<map version="docear 1.1" type="literature_annotations" dcr_id="1377252530894_1grl6v933xx72ya3jsw2wns1a" project="14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM" project_last_home="file:/home/thiago/projetos/RadFTAH/03_REVISAO_BIBLIOGRAFICA/04%20Docear/">
<!--To view this file, download Docear - The Academic Literature Suite from http://www.docear.org -->
<attribute_registry SHOW_ATTRIBUTES="hide"/>
<node FOLDED="false" ID="ID_1723255651" CREATED="1283093380553" MODIFIED="1428262156679" DCR_PRIVACY_LEVEL="DEMO"><richcontent TYPE="NODE">

<html>
  <head>
    
  </head>
  <body>
    <p style="text-align: center">
      Literature &amp; Annotations
    </p>
    <p style="text-align: center">
      <font size="1">(click icon to refresh)</font>
    </p>
  </body>
</html>
</richcontent>
<hook NAME="MapStyle" zoom="0.794">
    <properties show_icon_for_attributes="true" show_note_icons="true"/>

<map_styles>
<stylenode LOCALIZED_TEXT="styles.root_node">
<stylenode LOCALIZED_TEXT="styles.predefined" POSITION="right">
<stylenode LOCALIZED_TEXT="default" MAX_WIDTH="600" COLOR="#000000" STYLE="as_parent">
<font NAME="SansSerif" SIZE="10" BOLD="false" ITALIC="false"/>
</stylenode>
<stylenode LOCALIZED_TEXT="defaultstyle.details"/>
<stylenode LOCALIZED_TEXT="defaultstyle.note"/>
<stylenode LOCALIZED_TEXT="defaultstyle.floating">
<edge STYLE="hide_edge"/>
<cloud COLOR="#f0f0f0" SHAPE="ROUND_RECT"/>
</stylenode>
</stylenode>
<stylenode LOCALIZED_TEXT="styles.user-defined" POSITION="right">
<stylenode LOCALIZED_TEXT="styles.topic" COLOR="#18898b" STYLE="fork">
<font NAME="Liberation Sans" SIZE="10" BOLD="true"/>
</stylenode>
<stylenode LOCALIZED_TEXT="styles.subtopic" COLOR="#cc3300" STYLE="fork">
<font NAME="Liberation Sans" SIZE="10" BOLD="true"/>
</stylenode>
<stylenode LOCALIZED_TEXT="styles.subsubtopic" COLOR="#669900">
<font NAME="Liberation Sans" SIZE="10" BOLD="true"/>
</stylenode>
<stylenode LOCALIZED_TEXT="styles.important">
<icon BUILTIN="yes"/>
</stylenode>
</stylenode>
<stylenode LOCALIZED_TEXT="styles.AutomaticLayout" POSITION="right">
<stylenode LOCALIZED_TEXT="AutomaticLayout.level.root" COLOR="#000000">
<font SIZE="18"/>
</stylenode>
<stylenode LOCALIZED_TEXT="AutomaticLayout.level,1" COLOR="#0033ff">
<font SIZE="16"/>
</stylenode>
<stylenode LOCALIZED_TEXT="AutomaticLayout.level,2" COLOR="#00b439">
<font SIZE="14"/>
</stylenode>
<stylenode LOCALIZED_TEXT="AutomaticLayout.level,3" COLOR="#990000">
<font SIZE="12"/>
</stylenode>
<stylenode LOCALIZED_TEXT="AutomaticLayout.level,4" COLOR="#111111">
<font SIZE="10"/>
</stylenode>
</stylenode>
</stylenode>
</map_styles>
</hook>
<hook NAME="AutomaticEdgeColor" COUNTER="2"/>
<attribute NAME="mon_incoming_folder" VALUE="@@literature_repository@@"/>
<attribute NAME="mon_mindmap_folder" VALUE="@@library_mindmaps@@"/>
<attribute NAME="mon_auto" VALUE="1" OBJECT="java.lang.Integer|1"/>
<attribute NAME="mon_subdirs" VALUE="2" OBJECT="java.lang.Integer|2"/>
<attribute NAME="mon_flatten_dirs" VALUE="2" OBJECT="java.lang.Integer|2"/>
<attribute NAME="mon_add_extra_incoming_node" VALUE="2" OBJECT="java.lang.Integer|2"/>
<hook NAME="accessories/plugins/AutomaticLayout.properties" VALUE="ALL"/>
<node TEXT="Verifica&#xe7;&#xe3;o e Teste" POSITION="right" ID="ID_61962184" CREATED="1377254965195" MODIFIED="1428262156682" DCR_PRIVACY_LEVEL="DEMO">
<edge COLOR="#007c7c"/>
<node TEXT="Verification Methodology Manual for SystemVerilog" ID="ID_1296405716" CREATED="1411539431435" MODIFIED="1413321727263" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-0-387-25556-9.pdf">
<pdf_annotation type="PDF_FILE" object_id="0"/>
<attribute NAME="key" VALUE="Bergeron2006a"/>
<attribute NAME="authors" VALUE="Bergeron, Janick and Cerny, Eduard and Hunter, Alan and Nightingale, Andy"/>
<attribute NAME="title" VALUE="Verification methodology manual for SystemVerilog"/>
<attribute NAME="year" VALUE="2006"/>
</node>
<node TEXT="Writing Testbenches using SystemVerilog" ID="ID_1636028183" CREATED="1411539430620" MODIFIED="1413321727252" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-0-387-31275-0.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="64DF63DDE24975E11A9534E8DAC791DFE23AE5C4D24A0C01C5DD25D9D2E78CF">
    <pdf_title>Almost a hundred years later, after two collapses, the Quebec Bridge is still the longest cantilever bridge in the world. The cantilever technology has been replaced by the better, faster, cheaper suspension technology. SystemVerilog can similarly replace HDLs for better, faster, cheaper verification.</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Bergeron2006"/>
<attribute NAME="authors" VALUE="Bergeron, Janick"/>
<attribute NAME="title" VALUE="Writing testbenches using system Verilog"/>
<attribute NAME="year" VALUE="2006"/>
</node>
<node TEXT="CONSTRAINT-BASED VERIFICATION" ID="ID_1867973933" CREATED="1411539430632" MODIFIED="1413321727244" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-0-387-30784-8.pdf">
<pdf_annotation type="PDF_FILE" object_id="0"/>
<attribute NAME="key" VALUE="Yuan2006"/>
<attribute NAME="authors" VALUE="Yuan, Jun and Pixley, Carl and Aziz, Adnan"/>
<attribute NAME="title" VALUE="Constraint-based verification"/>
<attribute NAME="year" VALUE="2006"/>
</node>
<node TEXT="Functional verification of I2C core using SystemVerilog" ID="ID_883802629" CREATED="1411539430012" MODIFIED="1413321727236" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/104552-282349-1-PB.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="C6A9E063413F62EE83CC31D61E5322309496B8E1917A9ACA78D85816A656C51">
    <pdf_title>Functional verification of I2C core using SystemVerilog</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Nangia2014"/>
<attribute NAME="journal" VALUE="International Journal of Engineering, Science and Technology"/>
<attribute NAME="authors" VALUE="Nangia, Rakhi and Shukla, Neeraj Kr"/>
<attribute NAME="title" VALUE="Functional verification of I2C core using SystemVerilog"/>
<attribute NAME="year" VALUE="2014"/>
</node>
<node TEXT="Open Verification Methodology Cookbook" FOLDED="true" ID="ID_1338387301" CREATED="1411539417750" MODIFIED="1413321727229" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Glasser2009"/>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="Open Verification Methodology Cookbook" FOLDED="true" ID="ID_879608614" CREATED="1411539417747" MODIFIED="1413321727224" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="2" object_id="1960756424304051102" object_number="2635" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Glasser2009"/>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="Preface" ID="ID_210264809" CREATED="1411539418289" MODIFIED="1411539418289" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="6" object_id="1336191978153525750" object_number="2636" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="Contents" ID="ID_426202219" CREATED="1411539418300" MODIFIED="1411539418300" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="12" object_id="2807177191727440108" object_number="2692" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="List of Figures" ID="ID_1162005934" CREATED="1411539418315" MODIFIED="1411539418315" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="15" object_id="5625195788682546021" object_number="2690" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="Introduction" ID="ID_145038873" CREATED="1411539418329" MODIFIED="1411539418329" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="19" object_id="3974392303354874018" object_number="2688" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="Verification Principles" FOLDED="true" ID="ID_766340183" CREATED="1411539418340" MODIFIED="1411539418340" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="21" object_id="9007529383116801109" object_number="2684" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="1.1 Verification Basics" FOLDED="true" ID="ID_924014960" CREATED="1411539418351" MODIFIED="1411539418351" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="21" object_id="161024229514751542" object_number="2685" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="1.1.1 Two Questions" ID="ID_1503255343" CREATED="1411539418367" MODIFIED="1411539418367" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="22" object_id="6434076879476845167" object_number="2715" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="1.1.2 Does It Work?" ID="ID_1232481645" CREATED="1411539418395" MODIFIED="1411539418395" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="22" object_id="3109281845230925743" object_number="2720" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="1.1.3 Are We Done?" ID="ID_1058488722" CREATED="1411539418423" MODIFIED="1411539418423" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="25" object_id="6365554701427823748" object_number="2718" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="1.1.4 Two-Loop Flow" ID="ID_1424209701" CREATED="1411539418450" MODIFIED="1411539418450" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="26" object_id="8198800472115081981" object_number="2716" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="1.2 First Testbench" FOLDED="true" ID="ID_1426083395" CREATED="1411539418477" MODIFIED="1411539418477" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="27" object_id="6068107432592185465" object_number="2704" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="1.2.1 DUT" ID="ID_1399803490" CREATED="1411539418499" MODIFIED="1411539418500" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="29" object_id="1043114220516181746" object_number="2705" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="1.2.2 Scoreboard" ID="ID_523309793" CREATED="1411539418527" MODIFIED="1411539418527" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="30" object_id="3336448613126596047" object_number="2707" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="1.3 Second Testbench" FOLDED="true" ID="ID_196225307" CREATED="1411539418553" MODIFIED="1411539418553" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="31" object_id="7566737959189740001" object_number="2701" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="1.3.1 3-Bit Counter" ID="ID_861823709" CREATED="1411539418568" MODIFIED="1411539418568" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="33" object_id="2460193006443396814" object_number="2702" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="1.4 Layered Organization of Testbenches" FOLDED="true" ID="ID_231685321" CREATED="1411539418585" MODIFIED="1411539418585" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="37" object_id="863429464820942802" object_number="2697" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="1.4.1 Transactors" ID="ID_637510683" CREATED="1411539418600" MODIFIED="1411539418600" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="39" object_id="1423098866474916430" object_number="2698" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="1.4.2 Operational Components" ID="ID_22918147" CREATED="1411539418618" MODIFIED="1411539418618" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="39" object_id="8967644049323975263" object_number="2713" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="1.4.3 Analysis Components" ID="ID_1432977250" CREATED="1411539418639" MODIFIED="1411539418639" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="40" object_id="6101734329359718434" object_number="2711" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="1.4.4 Controller" ID="ID_371301542" CREATED="1411539418658" MODIFIED="1411539418659" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="41" object_id="1763743977335264302" object_number="2700" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="1.5 Two Domains" ID="ID_425896949" CREATED="1411539418678" MODIFIED="1411539418678" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="41" object_id="4649977921455903265" object_number="2695" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="1.6 Summary" ID="ID_427723051" CREATED="1411539418692" MODIFIED="1411539418692" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="43" object_id="3346654392219361802" object_number="2687" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="Fundamentals of Object-Oriented Programming" FOLDED="true" ID="ID_386757580" CREATED="1411539418710" MODIFIED="1411539418710" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="44" object_id="6515588954641757138" object_number="2680" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="2.1 Procedural vs. OOP" ID="ID_153053099" CREATED="1411539418725" MODIFIED="1411539418725" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="44" object_id="7244009777566966688" object_number="2681" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="2.2 Classes and Objects" ID="ID_259460345" CREATED="1411539418740" MODIFIED="1411539418740" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="46" object_id="2289670426122609331" object_number="2734" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="2.3 Object Relationships" FOLDED="true" ID="ID_1937355140" CREATED="1411539418762" MODIFIED="1411539418762" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="50" object_id="559638769971473876" object_number="2730" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="2.3.1 HAS-A" ID="ID_45041905" CREATED="1411539419046" MODIFIED="1411539419046" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="50" object_id="4833088122414588198" object_number="2731" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="2.3.2 IS-A" ID="ID_690911308" CREATED="1411539419067" MODIFIED="1411539419067" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="51" object_id="6542249329588242622" object_number="2733" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="2.4 Virtual Functions and Polymorphism" ID="ID_836135829" CREATED="1411539419086" MODIFIED="1411539419086" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="53" object_id="1571835900279633401" object_number="2728" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="2.5 Generic Programming" FOLDED="true" ID="ID_570433358" CREATED="1411539419100" MODIFIED="1411539419100" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="57" object_id="2728865863673432901" object_number="2725" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="2.5.1 Generic Stack" ID="ID_1356759518" CREATED="1411539419116" MODIFIED="1411539419116" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="59" object_id="5276208419535536785" object_number="2726" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="2.6 Classes and Modules" ID="ID_1072721023" CREATED="1411539419131" MODIFIED="1411539419132" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="62" object_id="2740098326428980821" object_number="2723" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="2.7 OOP and Verification" ID="ID_1989727056" CREATED="1411539419144" MODIFIED="1411539419144" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="65" object_id="4621361618329833906" object_number="2683" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="Transaction-Level Modeling" FOLDED="true" ID="ID_289730658" CREATED="1411539419156" MODIFIED="1411539419156" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="66" object_id="1477747137981336000" object_number="2676" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="3.1 Abstraction" ID="ID_1966461277" CREATED="1411539419169" MODIFIED="1411539419169" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="66" object_id="3118711384544495852" object_number="2677" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="3.2 Definition of a Transaction" ID="ID_215661074" CREATED="1411539419184" MODIFIED="1411539419184" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="68" object_id="593791693847932079" object_number="2749" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="3.3 Interfaces" ID="ID_676740375" CREATED="1411539419201" MODIFIED="1411539419201" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="69" object_id="4529856224522274469" object_number="2747" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="3.4 TLM Idioms" FOLDED="true" ID="ID_1038699292" CREATED="1411539419224" MODIFIED="1411539419224" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="71" object_id="6388060660198794178" object_number="2743" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="3.4.1 Put" ID="ID_1649766056" CREATED="1411539419243" MODIFIED="1411539419243" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="71" object_id="4187055629326046912" object_number="2744" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="3.4.2 Get" ID="ID_858843318" CREATED="1411539419264" MODIFIED="1411539419265" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="74" object_id="4492909539793104588" object_number="2754" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="3.4.3 Transport" ID="ID_534306787" CREATED="1411539419288" MODIFIED="1411539419288" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="75" object_id="2767529339444463592" object_number="2752" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="3.4.4 Blocking vs. Nonblocking" ID="ID_1117326290" CREATED="1411539419310" MODIFIED="1411539419310" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="78" object_id="486906986280060964" object_number="2746" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="3.5 Isolating Components with Channels" ID="ID_855356753" CREATED="1411539419334" MODIFIED="1411539419334" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="81" object_id="7280015404653464443" object_number="2741" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="3.6 Forming a Transaction-Level Connection" ID="ID_12106070" CREATED="1411539419353" MODIFIED="1411539419353" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="84" object_id="4756497704748474281" object_number="2739" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="3.7 Summary" ID="ID_479366746" CREATED="1411539419370" MODIFIED="1411539419370" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="85" object_id="792057739145226773" object_number="2679" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="OVM Mechanics" FOLDED="true" ID="ID_1894833093" CREATED="1411539419386" MODIFIED="1411539419387" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="86" object_id="1621886119612795734" object_number="2672" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="4.1 Components and Hierarchy" FOLDED="true" ID="ID_1614148979" CREATED="1411539419403" MODIFIED="1411539419403" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="86" object_id="8076600304495654583" object_number="2673" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="4.1.1 Traversing the Hierarchy" ID="ID_632988948" CREATED="1411539419420" MODIFIED="1411539419420" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="88" object_id="8451501548662826878" object_number="2794" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="4.1.2 Singleton Top" ID="ID_1658637950" CREATED="1411539419444" MODIFIED="1411539419444" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="90" object_id="3387718880360270484" object_number="2795" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="4.2 Connectivity" FOLDED="true" ID="ID_1265512765" CREATED="1411539419467" MODIFIED="1411539419468" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="90" object_id="7087077570149466276" object_number="2777" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="4.2.1 Connecting across the Hierarchy" ID="ID_224801070" CREATED="1411539419488" MODIFIED="1411539419489" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="91" object_id="7666576925297226616" object_number="2778" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="4.2.2 Note to AVM Users" ID="ID_1933713192" CREATED="1411539419510" MODIFIED="1411539419511" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="96" object_id="2456803954433736953" object_number="2780" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="4.3 Phases" ID="ID_961821874" CREATED="1411539419529" MODIFIED="1411539419529" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="96" object_id="4047344505244802773" object_number="2775" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="4.4 Config" FOLDED="true" ID="ID_240761071" CREATED="1411539419549" MODIFIED="1411539419550" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="100" object_id="7005625461420997490" object_number="2772" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="4.4.1 Configuration and Phasing" ID="ID_1045609664" CREATED="1411539419572" MODIFIED="1411539419572" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="104" object_id="7477806263579552620" object_number="2773" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="4.5 Factory" FOLDED="true" ID="ID_980175375" CREATED="1411539419595" MODIFIED="1411539419595" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="106" object_id="4127069935311457926" object_number="2768" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="4.5.1 How the Factory Works" ID="ID_280064210" CREATED="1411539419613" MODIFIED="1411539419613" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="107" object_id="7962787994414132116" object_number="2769" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="4.5.2 The OVM Factory API" ID="ID_1249593892" CREATED="1411539419635" MODIFIED="1411539419636" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="113" object_id="3240923181108787329" object_number="2784" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="4.5.3 String-Based or Type-Based?" ID="ID_1339113800" CREATED="1411539419658" MODIFIED="1411539419658" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="116" object_id="8196242103169237546" object_number="2771" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="4.6 Shutting Down the Testbench" FOLDED="true" ID="ID_467344744" CREATED="1411539419679" MODIFIED="1411539419679" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="117" object_id="7169658668005644168" object_number="2765" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="4.6.1 Timeout" ID="ID_867222662" CREATED="1411539419694" MODIFIED="1411539419694" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="120" object_id="7758355571267904534" object_number="2766" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="4.7 Connecting Testbenches to Hardware" ID="ID_1382373367" CREATED="1411539419716" MODIFIED="1411539419716" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="121" object_id="5781505197484814122" object_number="2763" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="4.8 Tests and Testbenches" ID="ID_146576696" CREATED="1411539419733" MODIFIED="1411539419733" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="127" object_id="1820693142312855669" object_number="2761" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="4.9 Reporting" FOLDED="true" ID="ID_1876292032" CREATED="1411539419748" MODIFIED="1411539419748" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="128" object_id="4624014374653898142" object_number="2757" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="4.9.1 Basic Messaging" ID="ID_838875820" CREATED="1411539419758" MODIFIED="1411539419759" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="128" object_id="5164973512123756904" object_number="2758" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="4.9.2 Message Actions" ID="ID_101832395" CREATED="1411539419777" MODIFIED="1411539419777" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="130" object_id="2476882011560282783" object_number="2792" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="4.9.3 Message Files" ID="ID_92883926" CREATED="1411539419800" MODIFIED="1411539419800" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="131" object_id="839287895915763577" object_number="2791" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="4.9.4 Message Handlers" ID="ID_244569954" CREATED="1411539419823" MODIFIED="1411539419824" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="131" object_id="2067128895865010657" object_number="2789" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="4.9.5 Altering the Flow of Control" ID="ID_1081767082" CREATED="1411539419845" MODIFIED="1411539419845" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="133" object_id="4307964615819665829" object_number="2760" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="4.10 Summary" ID="ID_818831409" CREATED="1411539419865" MODIFIED="1411539419865" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="136" object_id="2926418445964118830" object_number="2675" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="Testbench Fundamentals" FOLDED="true" ID="ID_235047033" CREATED="1411539419879" MODIFIED="1411539419879" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="137" object_id="733463265783264266" object_number="2668" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="5.1 Drivers and Monitors" ID="ID_1019258365" CREATED="1411539419888" MODIFIED="1411539419888" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="137" object_id="38316985484833314" object_number="2669" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="5.2 Introducing the HFPB Protocol" FOLDED="true" ID="ID_198053142" CREATED="1411539419904" MODIFIED="1411539419904" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="141" object_id="7134113637074894638" object_number="2802" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="5.2.1 HFPB Write Operation" ID="ID_1425390951" CREATED="1411539419921" MODIFIED="1411539419921" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="143" object_id="519097364255330175" object_number="2803" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="5.2.2 Basic Read Operation" ID="ID_640576604" CREATED="1411539419944" MODIFIED="1411539419944" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="144" object_id="2680663277866359273" object_number="2805" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="5.3 An RTL Memory Slave" ID="ID_1698748085" CREATED="1411539419985" MODIFIED="1411539419985" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="145" object_id="2363638911815202350" object_number="2800" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="5.4 Monitors and Analysis Ports" ID="ID_565361166" CREATED="1411539420003" MODIFIED="1411539420003" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="148" object_id="3682471808587665393" object_number="2798" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="5.5 Summary" ID="ID_1160101826" CREATED="1411539420020" MODIFIED="1411539420021" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="150" object_id="425834768215721427" object_number="2671" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="Reuse" FOLDED="true" ID="ID_1494321291" CREATED="1411539420041" MODIFIED="1411539420041" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="151" object_id="2335300976311013120" object_number="2664" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="6.1 Types of Reuse (or Reuse of Types)" ID="ID_618098240" CREATED="1411539420055" MODIFIED="1411539420055" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="151" object_id="2874031179547792651" object_number="2665" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="6.2 Reusable Components" ID="ID_642762318" CREATED="1411539420073" MODIFIED="1411539420073" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="152" object_id="9215757571482877092" object_number="2815" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="6.3 Agents" ID="ID_909127181" CREATED="1411539420091" MODIFIED="1411539420091" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="156" object_id="506528819981993285" object_number="2813" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="6.4 Reusable HFPB Protocol" ID="ID_1999613860" CREATED="1411539420111" MODIFIED="1411539420111" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="158" object_id="8022386379120008866" object_number="2811" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="6.5 Agent Example" ID="ID_299082049" CREATED="1411539420127" MODIFIED="1411539420127" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="164" object_id="4333190538624072250" object_number="2809" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="6.6 Summary" ID="ID_944974895" CREATED="1411539420148" MODIFIED="1411539420148" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="166" object_id="6187117209845768200" object_number="2667" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="Complete Testbenches" FOLDED="true" ID="ID_648050049" CREATED="1411539420165" MODIFIED="1411539420166" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="167" object_id="1182159396109192970" object_number="2660" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="7.1 Floating Point Unit" ID="ID_1784221211" CREATED="1411539420179" MODIFIED="1411539420179" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="167" object_id="5050026946362072270" object_number="2661" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="7.2 Coverage Collectors" ID="ID_1940240640" CREATED="1411539420191" MODIFIED="1411539420191" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="170" object_id="5946385530222641908" object_number="2824" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="7.3 FPU Agent" ID="ID_1672849832" CREATED="1411539420210" MODIFIED="1411539420210" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="172" object_id="4053781961574088232" object_number="2822" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="7.4 Scoreboards" ID="ID_1340454236" CREATED="1411539420229" MODIFIED="1411539420229" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="175" object_id="3021498888877160370" object_number="2820" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="7.5 Different Tests" ID="ID_11013797" CREATED="1411539420246" MODIFIED="1411539420246" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="177" object_id="5441922069901283691" object_number="2818" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="7.6 Summary" ID="ID_1160840801" CREATED="1411539420266" MODIFIED="1411539420266" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="180" object_id="2331500771627744111" object_number="2663" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="Sequences" FOLDED="true" ID="ID_1729344366" CREATED="1411539418210" MODIFIED="1411539418210" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="181" object_id="5899224593025229721" object_number="2656" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="8.1 Sequence Basics" ID="ID_1038830202" CREATED="1411539420287" MODIFIED="1411539420287" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="181" object_id="6717695087903537254" object_number="2657" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="8.2 A Sequence Example" ID="ID_311087733" CREATED="1411539420306" MODIFIED="1411539420307" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="182" object_id="1095168545376537483" object_number="2837" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="8.3 Anatomy of a Sequence" ID="ID_314579540" CREATED="1411539420326" MODIFIED="1411539420326" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="187" object_id="7587243416062362648" object_number="2835" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="8.4 Another Sequence API" ID="ID_1926830902" CREATED="1411539418273" MODIFIED="1411539418273" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="189" object_id="7991908084849355962" object_number="2833" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="8.5 Response Routing" ID="ID_1859288903" CREATED="1411539418259" MODIFIED="1411539418259" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="191" object_id="1027726190736435242" object_number="2831" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="8.6 Sequences in Parallel" ID="ID_901533000" CREATED="1411539418243" MODIFIED="1411539418243" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="195" object_id="9114022457643293865" object_number="2829" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="8.7 Constructing APIs with Sequences" ID="ID_1588471518" CREATED="1411539418227" MODIFIED="1411539418227" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="197" object_id="8430790175825747672" object_number="2827" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="8.8 Summary" ID="ID_609979817" CREATED="1411539418207" MODIFIED="1411539418207" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="200" object_id="2413035104026801395" object_number="2659" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="Block-to-System" FOLDED="true" ID="ID_650591942" CREATED="1411539418145" MODIFIED="1411539418145" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="201" object_id="3808319095697153306" object_number="2652" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="9.1 Reusing Block-Level Components" ID="ID_130133619" CREATED="1411539418193" MODIFIED="1411539418193" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="201" object_id="3563942787496917997" object_number="2653" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="9.2 Reusing Block-Level Testbenches" ID="ID_552444771" CREATED="1411539418178" MODIFIED="1411539418178" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="203" object_id="3020085213029000274" object_number="2842" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="9.3 Testing at the System Level" ID="ID_631854864" CREATED="1411539418163" MODIFIED="1411539418163" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="209" object_id="4704124431931108855" object_number="2840" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="9.4 Summary" ID="ID_1223867895" CREATED="1411539418140" MODIFIED="1411539418140" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="211" object_id="3676995192980616622" object_number="2655" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="Coding Conventions" FOLDED="true" ID="ID_1168739535" CREATED="1411539417963" MODIFIED="1411539417963" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="212" object_id="669123756887069028" object_number="2648" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="10.1 Naming Scheme" ID="ID_1742571532" CREATED="1411539418116" MODIFIED="1411539418116" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="212" object_id="2357426380258746656" object_number="2649" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="10.2 Global or Local?" ID="ID_1568611840" CREATED="1411539418097" MODIFIED="1411539418097" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="216" object_id="736133262302519043" object_number="2852" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="10.3 Objects" FOLDED="true" ID="ID_969719620" CREATED="1411539418038" MODIFIED="1411539418038" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="219" object_id="2053434838431222263" object_number="2848" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="10.3.1 Components" ID="ID_1840337489" CREATED="1411539418075" MODIFIED="1411539418075" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="220" object_id="4526166731745700170" object_number="2849" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="10.3.2 Sequences" ID="ID_1190404994" CREATED="1411539418056" MODIFIED="1411539418057" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="222" object_id="9098219460940356378" object_number="2855" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="10.3.3 Transactions and Sequence Items" ID="ID_1349396638" CREATED="1411539418034" MODIFIED="1411539418034" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="222" object_id="8427767550569335838" object_number="2851" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="10.4 Packages" ID="ID_1997158591" CREATED="1411539418009" MODIFIED="1411539418009" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="223" object_id="4568991102430856417" object_number="2846" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="10.5 Comments" ID="ID_223687381" CREATED="1411539417984" MODIFIED="1411539417984" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="225" object_id="2985257195117956930" object_number="2845" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="10.6 Summary" ID="ID_1320077538" CREATED="1411539417958" MODIFIED="1411539417958" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="225" object_id="9206259127833738896" object_number="2651" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="Afterword" ID="ID_1757747783" CREATED="1411539417938" MODIFIED="1411539417938" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="227" object_id="9173326903280944473" object_number="2646" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="Graphic Notation" FOLDED="true" ID="ID_1240953154" CREATED="1411539417788" MODIFIED="1411539417788" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="228" object_id="2226160260898334065" object_number="2642" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
<node TEXT="A.1 Components" ID="ID_357882435" CREATED="1411539417919" MODIFIED="1411539417919" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="228" object_id="3687626180618752409" object_number="2643" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="A.2 Interfaces" ID="ID_441090181" CREATED="1411539417898" MODIFIED="1411539417898" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="229" object_id="7438331764571075469" object_number="2864" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="A.3 Interconnect" ID="ID_1156363230" CREATED="1411539417861" MODIFIED="1411539417861" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="230" object_id="8756999238627876366" object_number="2862" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="A.4 Channels" ID="ID_556600853" CREATED="1411539417836" MODIFIED="1411539417837" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="231" object_id="6045484288597960710" object_number="2860" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="A.5 Analysis Ports" ID="ID_613290105" CREATED="1411539417812" MODIFIED="1411539417812" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="232" object_id="2330812619724876936" object_number="2858" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="A.6 Summary" ID="ID_1430432816" CREATED="1411539417785" MODIFIED="1411539417785" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="233" object_id="6649236444253625108" object_number="2645" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
<node TEXT="Bibliography" ID="ID_1168010770" CREATED="1411539417767" MODIFIED="1411539417767" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="234" object_id="1222825409876904995" object_number="2640" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="Index" ID="ID_325098266" CREATED="1411539417744" MODIFIED="1411539417744" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-0968-8.pdf">
<pdf_annotation type="BOOKMARK" page="236" object_id="8137858738788521882" object_number="2638" document_hash="F8336E70573DD332663D7F35240662FE00C02EE52A4586C3EF8B8314EF84">
    <pdf_title>Open Verification Methodology Cookbook</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Glasser, Mark"/>
<attribute NAME="title" VALUE="Open verification methodology cookbook"/>
<attribute NAME="year" VALUE="2009"/>
</node>
</node>
</node>
<node TEXT="Testbench Components Verification Using Fault Injection Techniques" ID="ID_1526681197" CREATED="1411539430626" MODIFIED="1413321727214" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/05510515.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="C7125C0EA367CFE412CB9C0FE538EC04233D0759A6556031A86F249CA9E68">
    <pdf_title>Testbench Components Verification Using Fault Injection Techniques</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="5510515"/>
<attribute NAME="authors" VALUE="Banciu, N. A and Toacse, G."/>
<attribute NAME="title" VALUE="Testbench components verification using fault injection techniques"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="STATISTICAL FAULT INJECTION AND ANALYSIS AT THE REGISTER TRANSFER LEVEL USING THE VERILOG PROCEDURAL INTERFACE" ID="ID_1442497964" CREATED="1411539430019" MODIFIED="1413321727204" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/ToomeyCT_Thesis_Final.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="76AE476322DF8FC739FD4FD341643FF7FEBF8BBDBAF08A55F53D646D9437B5">
    <pdf_title>STATISTICAL FAULT INJECTION AND ANALYSIS AT THE REGISTER</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Toomey2010"/>
<attribute NAME="authors" VALUE="Toomey, Corey Thomas"/>
<attribute NAME="title" VALUE="Statistical fault injection and analysis at the register transfer level using the Verilog procedural interface"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Digital System Test and Testable Design" FOLDED="true" ID="ID_1462454356" CREATED="1411539420365" MODIFIED="1413321727196" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Navabi2010"/>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Digital System Testand Testable Design" FOLDED="true" ID="ID_1257719614" CREATED="1411539420362" MODIFIED="1413321727190" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="4" object_id="1577159018423638220" object_number="6863" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Navabi2010"/>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Preface" ID="ID_1073691396" CREATED="1411539422242" MODIFIED="1411539422242" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="8" object_id="4059496685013271363" object_number="6865" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Acknowledgments" ID="ID_275543481" CREATED="1411539422227" MODIFIED="1411539422228" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="10" object_id="2514963382407355472" object_number="6930" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Contents" ID="ID_1593199987" CREATED="1411539422214" MODIFIED="1411539422214" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="12" object_id="1049739357640599466" object_number="6928" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Introduction" FOLDED="true" ID="ID_4896267" CREATED="1411539422182" MODIFIED="1411539422182" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="20" object_id="4238695830445598555" object_number="6925" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Chapters" ID="ID_398289310" CREATED="1411539422200" MODIFIED="1411539422200" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="20" object_id="4645726435326092303" object_number="6926" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Appendixes" ID="ID_546081936" CREATED="1411539422179" MODIFIED="1411539422180" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="23" object_id="8080291627132193634" object_number="6927" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Software and Course Materials" ID="ID_1480886229" CREATED="1411539422172" MODIFIED="1411539422172" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="24" object_id="8253576978198524221" object_number="6924" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Chapter 1: Basics of Test and Role of HDLs" FOLDED="true" ID="ID_85465179" CREATED="1411539421783" MODIFIED="1411539421783" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="26" object_id="8243308243115442204" object_number="6920" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="1.1 Design and Test" FOLDED="true" ID="ID_243626622" CREATED="1411539422006" MODIFIED="1411539422006" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="26" object_id="3249313665876480912" object_number="6922" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="1.1.1 RTL Design Process" FOLDED="true" ID="ID_1196934981" CREATED="1411539422078" MODIFIED="1411539422078" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="26" object_id="2396910588816769293" object_number="6962" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="1.1.1.1 RTL Simulation" ID="ID_1504034644" CREATED="1411539422155" MODIFIED="1411539422155" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="27" object_id="1311386290109439127" object_number="6968" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.1.1.2 RT Level Synthesis" ID="ID_1034083879" CREATED="1411539422130" MODIFIED="1411539422130" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="28" object_id="4473142456927189424" object_number="6971" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.1.1.3 Physical Layout" ID="ID_1401454821" CREATED="1411539422101" MODIFIED="1411539422101" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="28" object_id="5664917497138768964" object_number="6970" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.1.1.4 Chip Manufacturing" ID="ID_106797749" CREATED="1411539422075" MODIFIED="1411539422075" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="28" object_id="3534954847159110208" object_number="6969" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="1.1.2 Postmanufacturing Test" FOLDED="true" ID="ID_1188362930" CREATED="1411539422003" MODIFIED="1411539422003" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="29" object_id="1093429121337183182" object_number="6963" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="1.1.2.1 Device and Its Test Data" ID="ID_974615422" CREATED="1411539422057" MODIFIED="1411539422057" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="29" object_id="3508381162182086435" object_number="6964" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.1.2.2 Testers" ID="ID_839238392" CREATED="1411539422042" MODIFIED="1411539422042" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="30" object_id="5936739518145502244" object_number="6967" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.1.2.3 Using Test Results" ID="ID_1967234778" CREATED="1411539422023" MODIFIED="1411539422023" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="32" object_id="6380070914122675443" object_number="6966" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.1.2.4 Types of Tests" ID="ID_1738890939" CREATED="1411539422000" MODIFIED="1411539422000" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="33" object_id="6318288237134180877" object_number="6965" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="1.2 Test Concerns" FOLDED="true" ID="ID_30382737" CREATED="1411539421781" MODIFIED="1411539421781" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="33" object_id="9033743089805263659" object_number="6939" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="1.2.1 Test Methods" FOLDED="true" ID="ID_719908715" CREATED="1411539421886" MODIFIED="1411539421886" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="34" object_id="7246713927647222240" object_number="6940" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="1.2.1.1 Fault Model" ID="ID_990458918" CREATED="1411539421967" MODIFIED="1411539421967" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="35" object_id="2174303206848489323" object_number="6950" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.2.1.2 Fault Reduction" ID="ID_1124050166" CREATED="1411539421950" MODIFIED="1411539421950" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="35" object_id="5808189146276371677" object_number="6955" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.2.1.3 Fault Simulation" ID="ID_1231099115" CREATED="1411539421933" MODIFIED="1411539421933" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="35" object_id="6205034550889278312" object_number="6954" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.2.1.4 Testability Measurement" ID="ID_1736105221" CREATED="1411539421917" MODIFIED="1411539421917" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="35" object_id="1810379672870175271" object_number="6953" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.2.1.5 Test Generation" ID="ID_381551623" CREATED="1411539421901" MODIFIED="1411539421901" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="35" object_id="4371387314707406707" object_number="6952" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.2.1.6 Test Compaction" ID="ID_1291349437" CREATED="1411539421883" MODIFIED="1411539421883" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="36" object_id="4432599555100108127" object_number="6951" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="1.2.2 Testability Methods" FOLDED="true" ID="ID_1169239401" CREATED="1411539421810" MODIFIED="1411539421810" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="36" object_id="6179467395286688676" object_number="6945" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="1.2.2.1 Ad Hoc Testability" ID="ID_352480645" CREATED="1411539421864" MODIFIED="1411539421864" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="37" object_id="5669107607786003678" object_number="6946" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.2.2.2 Scan Insertion" ID="ID_771228580" CREATED="1411539421846" MODIFIED="1411539421846" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="37" object_id="7587209349527706019" object_number="6949" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.2.2.3 Boundary Scan" ID="ID_1703728983" CREATED="1411539421826" MODIFIED="1411539421826" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="37" object_id="7780709899588553102" object_number="6948" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.2.2.4 Built-in Self-test" ID="ID_884756192" CREATED="1411539421808" MODIFIED="1411539421808" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="38" object_id="8815228678221195538" object_number="6947" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="1.2.3 Testing Methods" ID="ID_1415402258" CREATED="1411539421795" MODIFIED="1411539421795" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="38" object_id="8936260634059197030" object_number="6944" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.2.4 Cost of Test" FOLDED="true" ID="ID_1689081394" CREATED="1411539421778" MODIFIED="1411539421779" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="38" object_id="4377408047417008282" object_number="6941" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="1.2.4.1 Rule of 10" ID="ID_1041706419" CREATED="1411539422256" MODIFIED="1411539422256" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="38" object_id="2846125939827551616" object_number="6942" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.2.4.2 Chip Testing" ID="ID_149845057" CREATED="1411539422277" MODIFIED="1411539422277" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="39" object_id="134274298175315345" object_number="6943" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="1.3 HDLs in Digital System Test" FOLDED="true" ID="ID_1157912154" CREATED="1411539422295" MODIFIED="1411539422295" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="40" object_id="4273421416650250456" object_number="6936" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="1.3.1 Hardware Modeling" ID="ID_1230402043" CREATED="1411539422309" MODIFIED="1411539422309" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="40" object_id="43605377235764293" object_number="6937" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.3.2 Developing Test Methods" ID="ID_356864044" CREATED="1411539422328" MODIFIED="1411539422328" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="40" object_id="6891987103515788451" object_number="6958" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.3.3 Virtual Testers" ID="ID_1098700769" CREATED="1411539422340" MODIFIED="1411539422340" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="41" object_id="5530898717064409832" object_number="6957" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.3.4 Testability Hardware Evaluation" ID="ID_1409046863" CREATED="1411539422355" MODIFIED="1411539422355" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="41" object_id="7783130106860011850" object_number="6956" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.3.5 Protocol Aware ATE" ID="ID_1280525326" CREATED="1411539422374" MODIFIED="1411539422374" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="41" object_id="7400105248029210904" object_number="6938" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="1.4 ATE Architecture and Instrumentation1" FOLDED="true" ID="ID_1363420236" CREATED="1411539422393" MODIFIED="1411539422393" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="42" object_id="3607461286843671297" object_number="6933" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="1.4.1 Digital Stimulus and Measure Instruments" ID="ID_1028389310" CREATED="1411539422408" MODIFIED="1411539422408" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="42" object_id="4481606720302530057" object_number="6934" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.4.2 DC Instrumentation" ID="ID_1955443531" CREATED="1411539422427" MODIFIED="1411539422427" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="42" object_id="7986744615140347144" object_number="6961" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.4.3 AC Instrumentation" ID="ID_236713652" CREATED="1411539422445" MODIFIED="1411539422445" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="42" object_id="3946310644420501329" object_number="6960" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.4.4 RF Instrumentation" ID="ID_1632482242" CREATED="1411539422458" MODIFIED="1411539422459" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="43" object_id="3897849638364198526" object_number="6959" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="1.4.5 ATE" ID="ID_1785842570" CREATED="1411539422475" MODIFIED="1411539422475" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="43" object_id="7772664177820971599" object_number="6935" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="1.5 Summary" ID="ID_326757709" CREATED="1411539422512" MODIFIED="1411539422512" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="44" object_id="5546464472094221021" object_number="6932" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="References" ID="ID_416151410" CREATED="1411539422524" MODIFIED="1411539422524" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="45" object_id="5324132544628109881" object_number="6923" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Chapter 2: Verilog HDL for Design and Test" FOLDED="true" ID="ID_1944736598" CREATED="1411539422536" MODIFIED="1411539422536" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="46" object_id="8643861936437192726" object_number="6916" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="2.1 Motivations of Using HDLs for Developing Test Methods" ID="ID_935444577" CREATED="1411539422546" MODIFIED="1411539422546" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="46" object_id="5452885833076196545" object_number="6918" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.2 Using Verilog in Design" FOLDED="true" ID="ID_720009536" CREATED="1411539422562" MODIFIED="1411539422562" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="47" object_id="1019482971189640266" object_number="6994" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="2.2.1 Using Verilog for Simulation" ID="ID_692584871" CREATED="1411539422579" MODIFIED="1411539422579" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="47" object_id="4201165791217442660" object_number="6995" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.2.2 Using Verilog for Synthesis" FOLDED="true" ID="ID_1311477468" CREATED="1411539422594" MODIFIED="1411539422594" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="48" object_id="398076460405826850" object_number="6996" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="2.2.2.1 Postsynthesis Simulation" ID="ID_1879660574" CREATED="1411539422608" MODIFIED="1411539422608" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="48" object_id="8003273971854571343" object_number="6997" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="2.3 Using Verilog in Test" FOLDED="true" ID="ID_1137596772" CREATED="1411539422630" MODIFIED="1411539422630" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="49" object_id="1664063381717975755" object_number="6991" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="2.3.1 Good Circuit Analysis" ID="ID_1695023465" CREATED="1411539422645" MODIFIED="1411539422645" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="49" object_id="102168258853979630" object_number="6992" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.3.2 Fault List Compilation and Testability Analysis" ID="ID_658963273" CREATED="1411539422667" MODIFIED="1411539422667" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="49" object_id="5102953448776470673" object_number="7000" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.3.3 Fault Simulation" ID="ID_613834508" CREATED="1411539422684" MODIFIED="1411539422684" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="50" object_id="4673576442425478162" object_number="6999" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.3.4 Test Generation" ID="ID_1274837208" CREATED="1411539422708" MODIFIED="1411539422708" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="51" object_id="2601846186273428759" object_number="6998" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.3.5 Testability Hardware Design" ID="ID_1687942757" CREATED="1411539422726" MODIFIED="1411539422726" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="51" object_id="6112946254580587965" object_number="6993" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="2.4 Basic Structures of Verilog" FOLDED="true" ID="ID_1590189208" CREATED="1411539422744" MODIFIED="1411539422744" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="52" object_id="1769445020508396593" object_number="6988" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="2.4.1 Modules, Ports, Wires, and Variables" ID="ID_790007831" CREATED="1411539422763" MODIFIED="1411539422763" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="53" object_id="2552280317043122317" object_number="6989" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.4.2 Levels of Abstraction" ID="ID_168591599" CREATED="1411539422780" MODIFIED="1411539422780" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="54" object_id="5880207787753059422" object_number="7001" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.4.3 Logic Value System" ID="ID_846733952" CREATED="1411539422801" MODIFIED="1411539422801" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="54" object_id="7957345631802951363" object_number="6990" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="2.5 Combinational Circuits" FOLDED="true" ID="ID_282916240" CREATED="1411539422817" MODIFIED="1411539422817" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="55" object_id="4549044727917496805" object_number="6985" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="2.5.1 Transistor-level Description" ID="ID_1943441598" CREATED="1411539422833" MODIFIED="1411539422833" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="55" object_id="4205193302299406576" object_number="6986" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.5.2 Gate-level Description" ID="ID_1191400453" CREATED="1411539422850" MODIFIED="1411539422850" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="56" object_id="2781032955313133962" object_number="7008" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.5.3 Equation-level Description" ID="ID_75296123" CREATED="1411539422871" MODIFIED="1411539422871" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="57" object_id="764793367708975163" object_number="7007" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.5.4 Procedural Level Description" FOLDED="true" ID="ID_582479247" CREATED="1411539422893" MODIFIED="1411539422893" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="57" object_id="5516687068853884141" object_number="7004" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="2.5.4.1 Multiplexer Example" ID="ID_1418587790" CREATED="1411539422913" MODIFIED="1411539422913" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="58" object_id="2006837036938150737" object_number="7005" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.5.4.2 Procedural ALU Example" ID="ID_1119384502" CREATED="1411539423445" MODIFIED="1411539423445" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="59" object_id="4266783587677024896" object_number="7006" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="2.5.5 Instantiating Other Modules" FOLDED="true" ID="ID_1959648231" CREATED="1411539423467" MODIFIED="1411539423467" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="59" object_id="5404242355398051817" object_number="6987" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="2.5.5.1 ALU Example Using Adder" ID="ID_683541060" CREATED="1411539423485" MODIFIED="1411539423486" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="59" object_id="8940482312757986083" object_number="7002" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.5.5.2 Iterative Instantiation" ID="ID_1143680857" CREATED="1411539423508" MODIFIED="1411539423508" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="60" object_id="1941645949810375411" object_number="7003" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="2.6 Sequential Circuits" FOLDED="true" ID="ID_1357720383" CREATED="1411539423530" MODIFIED="1411539423531" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="61" object_id="6881830858221078366" object_number="6982" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="2.6.1 Registers and Shift Registers" ID="ID_1158191025" CREATED="1411539423545" MODIFIED="1411539423545" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="61" object_id="5973113733738996060" object_number="6983" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.6.2 State Machine Coding" FOLDED="true" ID="ID_414576623" CREATED="1411539423568" MODIFIED="1411539423568" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="61" object_id="5918030800577224250" object_number="6984" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="2.6.2.1 Residue-5 Divider" ID="ID_956154" CREATED="1411539423588" MODIFIED="1411539423588" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="62" object_id="6146220964696085376" object_number="7009" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.6.2.2 The Moore Implementation of Residue-5 in Verilog" ID="ID_181600422" CREATED="1411539423608" MODIFIED="1411539423608" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="62" object_id="1499917127082248124" object_number="7011" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.6.2.3 Huffman Coding Style" ID="ID_1501237293" CREATED="1411539423629" MODIFIED="1411539423630" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="65" object_id="6780045825184007469" object_number="7010" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="2.7 A Complete Example (Adding Machine)" FOLDED="true" ID="ID_1346071279" CREATED="1411539423658" MODIFIED="1411539423658" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="67" object_id="9204621725847557375" object_number="6979" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="2.7.1 Control/Data Partitioning" ID="ID_703728871" CREATED="1411539423674" MODIFIED="1411539423674" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="67" object_id="3160558312391590992" object_number="6980" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.7.2 Adding Machine Specification" ID="ID_1103561611" CREATED="1411539423691" MODIFIED="1411539423691" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="67" object_id="4487449353444081645" object_number="7014" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.7.3 CPU Implementation" FOLDED="true" ID="ID_409374965" CREATED="1411539423715" MODIFIED="1411539423715" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="68" object_id="4727603235513514047" object_number="6981" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="2.7.3.1 Datapath Design" ID="ID_470908" CREATED="1411539423735" MODIFIED="1411539423735" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="68" object_id="2030991324496610458" object_number="7012" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.7.3.2 Controller Design" ID="ID_1142613097" CREATED="1411539423769" MODIFIED="1411539423770" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="69" object_id="5713866416343255970" object_number="7017" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.7.3.3 Datapath HDL Description" ID="ID_1584515118" CREATED="1411539423786" MODIFIED="1411539423786" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="69" object_id="2518722689836217917" object_number="7016" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.7.3.4 Controller HDL Description" ID="ID_538038449" CREATED="1411539423808" MODIFIED="1411539423808" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="69" object_id="4114751491351563007" object_number="7015" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.7.3.5 The Complete HDL Design" ID="ID_1303924772" CREATED="1411539423829" MODIFIED="1411539423829" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="72" object_id="4628999286570117579" object_number="7013" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="2.8 Testbench Techniques" FOLDED="true" ID="ID_671179827" CREATED="1411539423848" MODIFIED="1411539423848" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="73" object_id="995810265545859552" object_number="6976" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="2.8.1 Testbench Techniques" ID="ID_492914219" CREATED="1411539423866" MODIFIED="1411539423866" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="73" object_id="3921268797866602546" object_number="6977" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.8.2 A Simple Combinational Testbench" ID="ID_1792511034" CREATED="1411539423882" MODIFIED="1411539423882" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="74" object_id="1936892618417406114" object_number="7023" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.8.3 A Simple Sequential Testbench" ID="ID_555826869" CREATED="1411539423902" MODIFIED="1411539423902" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="75" object_id="7653286299028601391" object_number="7022" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.8.4 Limiting Data Sets" ID="ID_1679703540" CREATED="1411539423921" MODIFIED="1411539423921" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="76" object_id="1839569631892100317" object_number="7021" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.8.5 Synchronized Data and Response Handling" ID="ID_1871310247" CREATED="1411539423939" MODIFIED="1411539423939" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="76" object_id="1912789859959021516" object_number="7020" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.8.6 Random Time Intervals" ID="ID_1306019196" CREATED="1411539423955" MODIFIED="1411539423955" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="77" object_id="537184867241631339" object_number="7019" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.8.7 Text IO" ID="ID_1003298420" CREATED="1411539423976" MODIFIED="1411539423976" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="78" object_id="5923014563404293497" object_number="7018" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.8.8 Simulation Code Coverage" ID="ID_554085644" CREATED="1411539423995" MODIFIED="1411539423995" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="79" object_id="807227705546525463" object_number="6978" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="2.9 PLI Basics" FOLDED="true" ID="ID_1928045846" CREATED="1411539424013" MODIFIED="1411539424014" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="81" object_id="8038242006208903366" object_number="6973" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="2.9.1 Access Routines" ID="ID_896913015" CREATED="1411539424029" MODIFIED="1411539424030" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="82" object_id="7554412919522419428" object_number="6974" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.9.2 Steps for HDL/PLI Implementation" ID="ID_1515569143" CREATED="1411539424047" MODIFIED="1411539424047" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="82" object_id="8799364477524819643" object_number="7024" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="2.9.3 Fault Injection in the HDL/PLI Environment" ID="ID_1279692379" CREATED="1411539424068" MODIFIED="1411539424068" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="84" object_id="8560246704986926839" object_number="6975" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="2.10 Summary" ID="ID_879532454" CREATED="1411539424086" MODIFIED="1411539424086" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="87" object_id="5574021585169755605" object_number="6972" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="References" ID="ID_1416970848" CREATED="1411539424104" MODIFIED="1411539424104" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="87" object_id="1784599101160564001" object_number="6919" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Chapter 3: Fault and Defect Modeling" FOLDED="true" ID="ID_1929855136" CREATED="1411539424125" MODIFIED="1411539424125" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="88" object_id="5557020944618687901" object_number="6912" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="3.1 Fault Modeling" FOLDED="true" ID="ID_365617972" CREATED="1411539424134" MODIFIED="1411539424134" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="88" object_id="8931866103998104077" object_number="6914" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="3.1.1 Fault Abstraction" ID="ID_1525705803" CREATED="1411539424147" MODIFIED="1411539424147" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="89" object_id="3131340887274739173" object_number="7058" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.1.2 Functional Faults" ID="ID_9187044" CREATED="1411539424168" MODIFIED="1411539424168" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="92" object_id="5495966973869104131" object_number="7060" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.1.3 Structural Faults" ID="ID_904128438" CREATED="1411539424201" MODIFIED="1411539424201" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="93" object_id="1026318579098666914" object_number="7059" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="3.2 Structural Gate Level Faults" FOLDED="true" ID="ID_1243894128" CREATED="1411539424222" MODIFIED="1411539424222" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="96" object_id="6193471746256509014" object_number="7035" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="3.2.1 Recognizing Faults" ID="ID_22078824" CREATED="1411539424237" MODIFIED="1411539424237" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="96" object_id="773812262237436257" object_number="7036" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.2.2 Stuck-open Faults" ID="ID_308968225" CREATED="1411539424259" MODIFIED="1411539424259" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="97" object_id="7933511927045115248" object_number="7048" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.2.3 Stuck-at-0 Faults" ID="ID_1603293855" CREATED="1411539424280" MODIFIED="1411539424280" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="97" object_id="2748657002868502888" object_number="7047" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.2.4 Stuck-at-1 Faults" ID="ID_1640364311" CREATED="1411539424299" MODIFIED="1411539424300" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="98" object_id="840895932412148600" object_number="7046" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.2.5 Bridging Faults" FOLDED="true" ID="ID_369712443" CREATED="1411539424324" MODIFIED="1411539424324" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="98" object_id="7394167533459769194" object_number="7043" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="3.2.5.1 AND-bridging Faults" ID="ID_959112642" CREATED="1411539424345" MODIFIED="1411539424345" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="99" object_id="6959824570566845853" object_number="7044" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.2.5.2 OR-bridging Faults" ID="ID_380691546" CREATED="1411539424365" MODIFIED="1411539424365" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="99" object_id="1441123991191578597" object_number="7045" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="3.2.6 State-dependent Faults" ID="ID_1948091925" CREATED="1411539424385" MODIFIED="1411539424385" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="100" object_id="91305692939974146" object_number="7042" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.2.7 Multiple Faults" ID="ID_1740674005" CREATED="1411539424401" MODIFIED="1411539424401" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="100" object_id="5269955028124840732" object_number="7041" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.2.8 Single Stuck-at Structural Faults" FOLDED="true" ID="ID_1306044781" CREATED="1411539424416" MODIFIED="1411539424416" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="102" object_id="3658428456751216198" object_number="7038" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="3.2.8.1 Stuck-at Faults" ID="ID_1027976116" CREATED="1411539424427" MODIFIED="1411539424427" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="102" object_id="6751397804373692844" object_number="7039" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.2.8.2 Single Fault" ID="ID_897571149" CREATED="1411539424442" MODIFIED="1411539424442" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="107" object_id="5935777771539515055" object_number="7040" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="3.2.9 Detecting Single Stuck-at Faults" ID="ID_37597178" CREATED="1411539424461" MODIFIED="1411539424461" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="108" object_id="6325763172826036430" object_number="7037" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="3.3 Issues Related to Gate Level Faults" FOLDED="true" ID="ID_1606956676" CREATED="1411539424476" MODIFIED="1411539424476" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="109" object_id="3141468397997825522" object_number="7032" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="3.3.1 Detecting Bridging Faults" ID="ID_1714855375" CREATED="1411539424493" MODIFIED="1411539424493" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="109" object_id="6313964164109236264" object_number="7033" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.3.2 Undetectable Faults" ID="ID_453287935" CREATED="1411539424508" MODIFIED="1411539424508" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="110" object_id="343003791264054177" object_number="7049" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.3.3 Redundant Faults" ID="ID_591808240" CREATED="1411539424524" MODIFIED="1411539424524" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="110" object_id="5535489156452158288" object_number="7034" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="3.4 Fault Collapsing" FOLDED="true" ID="ID_305914673" CREATED="1411539424536" MODIFIED="1411539424536" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="111" object_id="2971171617141561137" object_number="7029" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="3.4.1 Indistinguishable Faults" ID="ID_1844404106" CREATED="1411539424551" MODIFIED="1411539424551" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="111" object_id="8969752566060419294" object_number="7030" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.4.2 Equivalent Single Stuck-at Faults" ID="ID_413962893" CREATED="1411539424569" MODIFIED="1411539424569" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="111" object_id="5801400227493508519" object_number="7057" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.4.3 Gate-oriented Fault Collapsing" FOLDED="true" ID="ID_514620063" CREATED="1411539424584" MODIFIED="1411539424584" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="112" object_id="1374489140025125164" object_number="7054" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="3.4.3.1 Gate Faults" ID="ID_1295440959" CREATED="1411539424595" MODIFIED="1411539424595" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="112" object_id="3575842717032427487" object_number="7055" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.4.3.2 Gate-oriented Fault Collapsing Procedure" ID="ID_1569435224" CREATED="1411539424626" MODIFIED="1411539424626" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="113" object_id="5878827004366241453" object_number="7056" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="3.4.4 Line-oriented Fault Collapsing" ID="ID_1046358965" CREATED="1411539424646" MODIFIED="1411539424646" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="114" object_id="7778821905980953465" object_number="7053" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.4.5 Problem with Reconvergent Fanouts" ID="ID_499663916" CREATED="1411539424661" MODIFIED="1411539424661" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="116" object_id="2335911152445053415" object_number="7052" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.4.6 Dominance Fault Collapsing" FOLDED="true" ID="ID_399315327" CREATED="1411539424682" MODIFIED="1411539424682" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="117" object_id="3785200231945021536" object_number="7031" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="3.4.6.1 Dominance Principles" ID="ID_853142506" CREATED="1411539424699" MODIFIED="1411539424699" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="117" object_id="8965098392953778958" object_number="7050" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.4.6.2 Dominance in Fanout-free Circuits" ID="ID_488931409" CREATED="1411539424722" MODIFIED="1411539424722" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="119" object_id="9122483354093470968" object_number="7051" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="3.5 Fault Collapsing in Verilog" FOLDED="true" ID="ID_1764804752" CREATED="1411539424744" MODIFIED="1411539424744" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="120" object_id="3818699288434021182" object_number="7026" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="3.5.1 Verilog Testbench for Fault Collapsing" ID="ID_1649543203" CREATED="1411539424759" MODIFIED="1411539424759" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="120" object_id="7381034091736922852" object_number="7027" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="3.5.2 PLI Implementation of Fault Collapsing" ID="ID_1110544990" CREATED="1411539424779" MODIFIED="1411539424779" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="122" object_id="4187702975876929365" object_number="7028" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="3.6 Summary" ID="ID_1187560574" CREATED="1411539424795" MODIFIED="1411539424795" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="125" object_id="1699264461268829809" object_number="7025" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="References" ID="ID_985301205" CREATED="1411539424814" MODIFIED="1411539424814" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="126" object_id="6028762552337155691" object_number="6915" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Chapter 4: Fault Simulation Applications and Methods" FOLDED="true" ID="ID_1880277271" CREATED="1411539424830" MODIFIED="1411539424831" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="127" object_id="5103042806467791522" object_number="6908" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="4.1 Fault Simulation" FOLDED="true" ID="ID_1797157918" CREATED="1411539424846" MODIFIED="1411539424846" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="127" object_id="6477914171979339248" object_number="6910" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="4.1.1 Gate-level Fault Simulation" ID="ID_743537777" CREATED="1411539424861" MODIFIED="1411539424861" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="127" object_id="4692606737996809176" object_number="7097" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.1.2 Fault Simulation Requirements" FOLDED="true" ID="ID_335843685" CREATED="1411539424876" MODIFIED="1411539424876" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="128" object_id="1878579212777313632" object_number="7106" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="4.1.2.1 Gate-level Simulation" ID="ID_1546807315" CREATED="1411539424896" MODIFIED="1411539424896" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="129" object_id="6014201705157294878" object_number="7107" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.1.2.2 Behavioral Simulation" ID="ID_1588159173" CREATED="1411539424916" MODIFIED="1411539424916" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="129" object_id="3413930729059851173" object_number="7111" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.1.2.3 Reading Data Files" ID="ID_122730437" CREATED="1411539424938" MODIFIED="1411539424939" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="129" object_id="846936035886310415" object_number="7110" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.1.2.4 Fault Injection Capability" ID="ID_1475461684" CREATED="1411539424961" MODIFIED="1411539424961" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="129" object_id="1509519145335779337" object_number="7109" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.1.2.5 Writing Report Files" ID="ID_963693552" CREATED="1411539424983" MODIFIED="1411539424983" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="129" object_id="2123145371723181924" object_number="7108" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="4.1.3 An HDL Environment" FOLDED="true" ID="ID_542955605" CREATED="1411539425005" MODIFIED="1411539425005" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="129" object_id="3025230236933343445" object_number="7103" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="4.1.3.1 Input Files and Information" ID="ID_212345643" CREATED="1411539425022" MODIFIED="1411539425022" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="131" object_id="3536526323986578462" object_number="7104" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.1.3.2 Fault Injection" ID="ID_1241034409" CREATED="1411539425045" MODIFIED="1411539425045" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="133" object_id="5146346775709522315" object_number="7112" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.1.3.3 Performing Fault Simulation" ID="ID_1128241282" CREATED="1411539425077" MODIFIED="1411539425077" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="133" object_id="7775953181310153036" object_number="7105" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="4.1.4 Sequential Circuit Fault Simulation" ID="ID_526890665" CREATED="1411539425097" MODIFIED="1411539425097" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="135" object_id="6539799333815208637" object_number="7102" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.1.5 Fault Dropping" ID="ID_1202780403" CREATED="1411539425111" MODIFIED="1411539425111" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="135" object_id="3966212700988582522" object_number="7101" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.1.6 Related Terminologies" FOLDED="true" ID="ID_1375137620" CREATED="1411539425125" MODIFIED="1411539425125" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="135" object_id="6490641890999211401" object_number="7098" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="4.1.6.1 Fault Activation" ID="ID_1461511418" CREATED="1411539425139" MODIFIED="1411539425139" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="136" object_id="5995482954584309942" object_number="7099" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.1.6.2 Fault Propagation" ID="ID_1333172146" CREATED="1411539425157" MODIFIED="1411539425157" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="136" object_id="3597720158611233970" object_number="7114" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.1.6.3 Fault Detection" ID="ID_1646879311" CREATED="1411539425176" MODIFIED="1411539425176" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="136" object_id="5314033698220415552" object_number="7113" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.1.6.4 Fault Blocking" ID="ID_93277161" CREATED="1411539425198" MODIFIED="1411539425198" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="136" object_id="5250062566066928987" object_number="7100" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="4.2 Fault Simulation Applications" FOLDED="true" ID="ID_1783827013" CREATED="1411539425217" MODIFIED="1411539425218" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="136" object_id="2818228712632797901" object_number="7065" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="4.2.1 Fault Coverage" FOLDED="true" ID="ID_1802228357" CREATED="1411539425235" MODIFIED="1411539425235" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="137" object_id="2435638940911513954" object_number="7066" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="4.2.1.1 Fault Coverage Procedure" ID="ID_1666109391" CREATED="1411539425252" MODIFIED="1411539425253" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="137" object_id="5983417639289564792" object_number="7076" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.2.1.2 HDL-based Fault Coverage" ID="ID_1597051558" CREATED="1411539425275" MODIFIED="1411539425275" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="138" object_id="7841727212627082582" object_number="7078" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.2.1.3 Sequential Circuit Fault Coverage" ID="ID_1435924948" CREATED="1411539425298" MODIFIED="1411539425298" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="138" object_id="8133919065060116806" object_number="7077" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="4.2.2 Fault Simulation in Test Generation" FOLDED="true" ID="ID_1884142814" CREATED="1411539425319" MODIFIED="1411539425319" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="138" object_id="2063332049256956951" object_number="7070" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="4.2.2.1 Test Refinement" ID="ID_1685321997" CREATED="1411539425336" MODIFIED="1411539425336" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="139" object_id="3180615527348983124" object_number="7071" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.2.2.2 Random Test Generation" ID="ID_521690200" CREATED="1411539425358" MODIFIED="1411539425358" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="140" object_id="7566790971005319689" object_number="7073" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.2.2.3 Fault-oriented Test Generation" ID="ID_21453902" CREATED="1411539425379" MODIFIED="1411539425380" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="140" object_id="1854156031443306911" object_number="7072" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="4.2.3 Fault Dictionary Creation" FOLDED="true" ID="ID_971780607" CREATED="1411539425401" MODIFIED="1411539425401" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="141" object_id="1100567014834082292" object_number="7067" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="4.2.3.1 Fault Dictionary" ID="ID_211952157" CREATED="1411539425418" MODIFIED="1411539425418" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="141" object_id="2221495500899304304" object_number="7068" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.2.3.2 Generating a Fault Dictionary" ID="ID_899215" CREATED="1411539425439" MODIFIED="1411539425439" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="142" object_id="5746395364415823227" object_number="7075" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.2.3.3 Sequential Circuit Fault Dictionary" ID="ID_554979549" CREATED="1411539425460" MODIFIED="1411539425460" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="143" object_id="4989953061963390050" object_number="7074" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.2.3.4 Using Fault Dictionaries" ID="ID_1156676645" CREATED="1411539425480" MODIFIED="1411539425480" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="146" object_id="753803990984866615" object_number="7069" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="4.3 Fault Simulation Technologies" FOLDED="true" ID="ID_930316032" CREATED="1411539425502" MODIFIED="1411539425502" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="146" object_id="5235433331963336465" object_number="7062" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="4.3.1 Serial Fault Simulation" ID="ID_155107576" CREATED="1411539425531" MODIFIED="1411539425531" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="148" object_id="5182162645568277616" object_number="7063" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.3.2 Parallel Fault Simulation" FOLDED="true" ID="ID_1363702185" CREATED="1411539425551" MODIFIED="1411539425551" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="151" object_id="7373020695986089057" object_number="7089" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="4.3.2.1 Parallel Fault Simulation Algorithm" ID="ID_1912642284" CREATED="1411539425571" MODIFIED="1411539425571" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="151" object_id="4673459665472162936" object_number="7090" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.3.2.2 Verilog Implementation" ID="ID_1132063759" CREATED="1411539425591" MODIFIED="1411539425592" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="151" object_id="6049487396731167592" object_number="7092" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.3.2.3 Comparing Parallel Fault Simulation" ID="ID_1533794059" CREATED="1411539425611" MODIFIED="1411539425611" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="154" object_id="1132400799705400227" object_number="7091" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="4.3.3 Concurrent Fault Simulation" FOLDED="true" ID="ID_891714656" CREATED="1411539425633" MODIFIED="1411539425633" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="155" object_id="7807525756032744953" object_number="7086" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="4.3.3.1 Concurrent Fault Simulation Algorithm" ID="ID_307784650" CREATED="1411539425649" MODIFIED="1411539425649" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="155" object_id="6335786737402015718" object_number="7087" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.3.3.2 Implementing Concurrent Fault Simulation" ID="ID_1196503084" CREATED="1411539425669" MODIFIED="1411539425669" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="156" object_id="6876126742188712910" object_number="7093" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.3.3.3 Comparing Concurrent Fault Simulation" ID="ID_480869563" CREATED="1411539425690" MODIFIED="1411539425690" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="157" object_id="8406904858474978571" object_number="7088" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="4.3.4 Deductive Fault Simulation" FOLDED="true" ID="ID_1832610299" CREATED="1411539425710" MODIFIED="1411539425710" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="157" object_id="9053640170067727953" object_number="7083" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="4.3.4.1 Deductive Fault Simulation Algorithm" ID="ID_1583863228" CREATED="1411539425728" MODIFIED="1411539425728" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="157" object_id="5042745302023095950" object_number="7084" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.3.4.2 Gate Fault List Propagation" ID="ID_962355309" CREATED="1411539425750" MODIFIED="1411539425750" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="158" object_id="6215859062638712583" object_number="7094" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.3.4.3 Deductive Fault Simulation Example" ID="ID_40792738" CREATED="1411539425769" MODIFIED="1411539425769" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="159" object_id="3944964613859409176" object_number="7085" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="4.3.5 Comparison of Deductive Fault Simulation" ID="ID_541774494" CREATED="1411539425787" MODIFIED="1411539425788" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="161" object_id="1077884594941495962" object_number="7082" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.3.6 Critical Path Tracing Fault Simulation" FOLDED="true" ID="ID_723772290" CREATED="1411539425805" MODIFIED="1411539425805" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="161" object_id="1714372218861693333" object_number="7079" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="4.3.6.1 Basic CPT Implementation" ID="ID_1127710852" CREATED="1411539425819" MODIFIED="1411539425820" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="161" object_id="7483110796185698945" object_number="7080" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.3.6.2 Reconvergent Fanouts in CPT" ID="ID_1998775854" CREATED="1411539425835" MODIFIED="1411539425835" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="162" object_id="5659076540795578356" object_number="7096" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.3.6.3 CPT Example" ID="ID_1540663549" CREATED="1411539425852" MODIFIED="1411539425852" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="162" object_id="5141552638249596750" object_number="7095" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="4.3.6.4 Comparing CPT" ID="ID_1689485534" CREATED="1411539425866" MODIFIED="1411539425867" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="164" object_id="8955740557446550394" object_number="7081" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="4.3.7 Differential Fault Simulation" ID="ID_1686401625" CREATED="1411539425879" MODIFIED="1411539425879" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="164" object_id="4558134460298485139" object_number="7064" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="4.4 Summary" ID="ID_1089371370" CREATED="1411539425893" MODIFIED="1411539425893" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="165" object_id="3788591422598315715" object_number="7061" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="References" ID="ID_411091461" CREATED="1411539425908" MODIFIED="1411539425908" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="165" object_id="186793583749455730" object_number="6911" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Chapter 5: Test Pattern Generation Methods and Algorithms" FOLDED="true" ID="ID_805703749" CREATED="1411539425922" MODIFIED="1411539425923" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="167" object_id="6703133571793940823" object_number="6904" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="5.1 Test Generation Basics" FOLDED="true" ID="ID_934475076" CREATED="1411539425932" MODIFIED="1411539425932" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="167" object_id="1141184317533349056" object_number="6906" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="5.11 Boolean Difference" ID="ID_394452826" CREATED="1411539425945" MODIFIED="1411539425945" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="167" object_id="1304376650663568613" object_number="7139" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.1.2 Test Generation Process" FOLDED="true" ID="ID_1801648348" CREATED="1411539425963" MODIFIED="1411539425963" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="169" object_id="7744414575296000981" object_number="7144" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="5.1.2.1 Deterministic Search" ID="ID_896699685" CREATED="1411539425995" MODIFIED="1411539425995" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="169" object_id="1600371090184576031" object_number="7145" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.1.2.2 Random Search" ID="ID_1008091289" CREATED="1411539426017" MODIFIED="1411539426017" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="169" object_id="385969204005606643" object_number="7147" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.1.2.3 Methods and Algorithms" ID="ID_346455283" CREATED="1411539426033" MODIFIED="1411539426033" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="169" object_id="3565800752344288561" object_number="7146" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="5.1.3 Fault and Tests" FOLDED="true" ID="ID_14660419" CREATED="1411539426052" MODIFIED="1411539426052" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="170" object_id="1340706675357942353" object_number="7141" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="5.1.3.1 Fault-oriented Test Generation" ID="ID_1068512460" CREATED="1411539426071" MODIFIED="1411539426071" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="170" object_id="1235860365772798431" object_number="7142" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.1.3.2 Fault Independent Test Generation" ID="ID_1891802611" CREATED="1411539426084" MODIFIED="1411539426084" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="170" object_id="2539317982578380483" object_number="7149" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.1.3.3 Random Test Generation" ID="ID_1059427701" CREATED="1411539426099" MODIFIED="1411539426099" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="170" object_id="1651576644012191546" object_number="7148" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.1.3.4 Unspecified Inputs" ID="ID_532699856" CREATED="1411539426115" MODIFIED="1411539426115" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="170" object_id="1529215856009071879" object_number="7143" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="5.1.4 Terminologies and Definitions" ID="ID_4771705" CREATED="1411539426132" MODIFIED="1411539426132" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="171" object_id="1745635724021303038" object_number="7140" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="5.2 Controllability and Observability" FOLDED="true" ID="ID_789461041" CREATED="1411539426149" MODIFIED="1411539426149" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="171" object_id="2278197843063579054" object_number="7119" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="5.2.1 Controllability" ID="ID_479427543" CREATED="1411539426162" MODIFIED="1411539426162" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="172" object_id="6909489275716068491" object_number="7120" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.2.2 Observability" ID="ID_550898779" CREATED="1411539426177" MODIFIED="1411539426177" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="172" object_id="6545991903852071332" object_number="7128" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.2.3 Probability-based Controllability and Observability" FOLDED="true" ID="ID_1004448247" CREATED="1411539426191" MODIFIED="1411539426192" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="172" object_id="3709849487835236222" object_number="7125" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="5.2.3.1 Circuits without Reconvergent Fanout" ID="ID_690029593" CREATED="1411539426208" MODIFIED="1411539426208" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="174" object_id="5474636869842927455" object_number="7126" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.2.3.2 Reconvergent Fanouts" ID="ID_210333836" CREATED="1411539426232" MODIFIED="1411539426232" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="175" object_id="7073411319732628972" object_number="7130" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.2.3.3 Detection Probability" ID="ID_512349326" CREATED="1411539426250" MODIFIED="1411539426250" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="176" object_id="2854833157123492000" object_number="7129" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.2.3.4 Verilog Testbench" ID="ID_1417122170" CREATED="1411539426268" MODIFIED="1411539426268" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="178" object_id="4121506083924484154" object_number="7127" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="5.2.4 SCOAP Controllability and Observability" FOLDED="true" ID="ID_1604005920" CREATED="1411539426285" MODIFIED="1411539426285" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="179" object_id="2766279546160649961" object_number="7122" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="5.2.4.1 SCOAP Combinational Parameters" ID="ID_1116189292" CREATED="1411539426299" MODIFIED="1411539426299" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="179" object_id="85435575631192220" object_number="7123" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.2.4.2 SCOAP Combinational Examples" ID="ID_1013259665" CREATED="1411539426320" MODIFIED="1411539426320" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="181" object_id="4349859320714921084" object_number="7132" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.2.4.3 Verilog Testbench for SCOAP Parameter Calculations" ID="ID_957642450" CREATED="1411539426343" MODIFIED="1411539426343" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="182" object_id="9060645022244902952" object_number="7131" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.2.4.4 SCOAP Sequential Parameters" ID="ID_534417889" CREATED="1411539426360" MODIFIED="1411539426360" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="182" object_id="4276756390796957707" object_number="7124" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="5.2.5 Distances Based" ID="ID_1516894483" CREATED="1411539426376" MODIFIED="1411539426376" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="184" object_id="5965501321411820438" object_number="7121" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="5.3 Random Test Generation" FOLDED="true" ID="ID_584996923" CREATED="1411539426392" MODIFIED="1411539426392" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="184" object_id="8967775752010144001" object_number="7116" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="5.3.1 Limiting Number of Random Tests" FOLDED="true" ID="ID_492734189" CREATED="1411539426409" MODIFIED="1411539426410" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="184" object_id="3629794390022685079" object_number="7117" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="5.3.1.1 Estimating Hardest Detection" ID="ID_1219727065" CREATED="1411539426437" MODIFIED="1411539426437" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="186" object_id="1256362387239149163" object_number="7137" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.3.1.2 Detection Probability" ID="ID_330410005" CREATED="1411539426465" MODIFIED="1411539426465" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="186" object_id="8240790568552850638" object_number="7138" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="5.3.2 Combinational Circuit RTG" FOLDED="true" ID="ID_1980216411" CREATED="1411539426483" MODIFIED="1411539426483" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="187" object_id="1495045668488438405" object_number="7133" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="5.3.2.1 Fixed Expected Coverage per Test" ID="ID_198581841" CREATED="1411539426498" MODIFIED="1411539426498" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="187" object_id="759425328858368879" object_number="7134" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.3.2.2 Adjustable Expected Coverage per Test" ID="ID_1863161532" CREATED="1411539426516" MODIFIED="1411539426516" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="191" object_id="7860288532743226589" object_number="7136" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="5.3.2.3 Precalculated Expected Coverage per Test" ID="ID_1426768719" CREATED="1411539426537" MODIFIED="1411539426537" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="194" object_id="5455211505196682867" object_number="7135" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="5.3.3 Sequential Circuit RTG" ID="ID_541381537" CREATED="1411539426554" MODIFIED="1411539426554" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="195" object_id="7353074549514896678" object_number="7118" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="5.4 Summary" ID="ID_1336292037" CREATED="1411539426568" MODIFIED="1411539426568" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="198" object_id="3135460018233784949" object_number="7115" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="References" ID="ID_992389489" CREATED="1411539426583" MODIFIED="1411539426583" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="198" object_id="6050704663112245404" object_number="6907" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Chapter 6: Deterministic Test Generation Algorithms" FOLDED="true" ID="ID_1524799065" CREATED="1411539426600" MODIFIED="1411539426601" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="199" object_id="3808962257558553644" object_number="6900" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="6.1 Deterministic Test Generation Methods" FOLDED="true" ID="ID_1006141740" CREATED="1411539426617" MODIFIED="1411539426617" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="199" object_id="31966936138865678" object_number="6902" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="6.1.1 Two-phase Test Generation" ID="ID_1706652944" CREATED="1411539426631" MODIFIED="1411539426631" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="200" object_id="4199033696836946566" object_number="7162" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="6.1.2 Fault-oriented TG Basics" FOLDED="true" ID="ID_1707016881" CREATED="1411539426651" MODIFIED="1411539426652" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="201" object_id="6089294643118679181" object_number="7173" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="6.1.2.1 Basic TG Procedure" ID="ID_1088559025" CREATED="1411539426669" MODIFIED="1411539426669" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="201" object_id="6950984066093768797" object_number="7174" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="6.1.2.2 A More Formal Approach to TG" ID="ID_1375767769" CREATED="1411539426688" MODIFIED="1411539426688" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="204" object_id="5500551109029105839" object_number="7176" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="6.1.2.3 Multiple Sensitized Paths" ID="ID_1361421623" CREATED="1411539426707" MODIFIED="1411539426708" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="205" object_id="1127388591020472280" object_number="7175" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="6.1.3 The D-Algorithm" FOLDED="true" ID="ID_1142782831" CREATED="1411539426727" MODIFIED="1411539426727" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="206" object_id="3975267086497901696" object_number="7170" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="6.1.3.1 Primitive Cubes" ID="ID_1165156420" CREATED="1411539426747" MODIFIED="1411539426747" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="206" object_id="589468938873121121" object_number="7171" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="6.1.3.2 Propagation D-Cubes" ID="ID_841805997" CREATED="1411539426768" MODIFIED="1411539426769" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="208" object_id="1205333601331206663" object_number="7180" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="6.1.3.3 J-Frontier" ID="ID_1051729829" CREATED="1411539426786" MODIFIED="1411539426786" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="210" object_id="3666539162215411774" object_number="7179" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="6.1.3.4 D-Frontier" ID="ID_1280475669" CREATED="1411539426805" MODIFIED="1411539426805" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="210" object_id="7240628479064043632" object_number="7178" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="6.1.3.5 D-Algorithm Procedure" ID="ID_878597063" CREATED="1411539426822" MODIFIED="1411539426822" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="211" object_id="2949224794876401358" object_number="7177" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="6.1.3.6 Simplified D-Algorithm" ID="ID_1620704287" CREATED="1411539426842" MODIFIED="1411539426842" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="214" object_id="6759058544047449051" object_number="7172" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="6.1.4 PODEM (Path-oriented Test Generation)" FOLDED="true" ID="ID_1739865729" CREATED="1411539426860" MODIFIED="1411539426860" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="215" object_id="3960380858568060003" object_number="7167" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="6.1.4.1 Basic PODEM" ID="ID_1739376876" CREATED="1411539426879" MODIFIED="1411539426879" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="215" object_id="8329969015203766208" object_number="7168" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="6.1.4.2 A Smarter PODEM" ID="ID_1624638986" CREATED="1411539426898" MODIFIED="1411539426898" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="217" object_id="5244391077574737590" object_number="7169" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="6.1.5 Other Deterministic Fault-oriented TG Methods" FOLDED="true" ID="ID_1983525524" CREATED="1411539426918" MODIFIED="1411539426918" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="220" object_id="9057602119141580284" object_number="7164" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="6.1.5.1 Fan" ID="ID_1031379970" CREATED="1411539426938" MODIFIED="1411539426938" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="220" object_id="8574659211648659723" object_number="7165" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="6.1.5.2 Socrates" ID="ID_1934014696" CREATED="1411539426977" MODIFIED="1411539426977" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="221" object_id="181167176338007165" object_number="7166" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="6.1.6 Fault-independent Test Generation" ID="ID_1968658674" CREATED="1411539426998" MODIFIED="1411539426998" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="221" object_id="34687784611916514" object_number="7163" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="6.2 Sequential Circuit Test Generation" ID="ID_563191335" CREATED="1411539427012" MODIFIED="1411539427012" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="222" object_id="7831081525247980423" object_number="7154" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="6.3Test Data Compaction" FOLDED="true" ID="ID_1338842092" CREATED="1411539427032" MODIFIED="1411539427032" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="224" object_id="8238838955855099991" object_number="7151" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="6.3.1 Forms of Test Compaction" ID="ID_434594998" CREATED="1411539427046" MODIFIED="1411539427046" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="225" object_id="3036039835296009888" object_number="7152" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="6.3.2 Test Compatibility" FOLDED="true" ID="ID_1392837846" CREATED="1411539427063" MODIFIED="1411539427063" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="225" object_id="7544357399151302167" object_number="7158" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="6.3.2.1 Test Vector Compatibility" ID="ID_147610349" CREATED="1411539427082" MODIFIED="1411539427082" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="225" object_id="8997478962346387998" object_number="7159" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="6.3.2.2 Test Vector Reordering" ID="ID_1799898372" CREATED="1411539427100" MODIFIED="1411539427100" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="226" object_id="3527896562408866559" object_number="7161" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="6.3.2.3 Test Set Compatibility" ID="ID_1316616013" CREATED="1411539427126" MODIFIED="1411539427126" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="227" object_id="1551048219473995595" object_number="7160" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="6.3.3 Static Compaction" FOLDED="true" ID="ID_1615689295" CREATED="1411539427143" MODIFIED="1411539427143" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="228" object_id="1529170373773381970" object_number="7155" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="6.3.3.1 Static Combinational Compaction" ID="ID_1913739646" CREATED="1411539427156" MODIFIED="1411539427156" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="229" object_id="3532205475850266930" object_number="7156" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="6.3.3.2 Static Sequential Compaction" ID="ID_1707298494" CREATED="1411539427174" MODIFIED="1411539427174" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="230" object_id="2665573231661388183" object_number="7157" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="6.3.4 Dynamic Compaction" ID="ID_1709685582" CREATED="1411539427192" MODIFIED="1411539427192" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="233" object_id="8989109176578862089" object_number="7153" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="6.4 Summary" ID="ID_1212848501" CREATED="1411539427208" MODIFIED="1411539427208" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="235" object_id="8535402732771512589" object_number="7150" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="References" ID="ID_1463858742" CREATED="1411539427223" MODIFIED="1411539427223" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="235" object_id="344629186983389498" object_number="6903" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Chapter 7: Design for Test by Means of Scan" FOLDED="true" ID="ID_1734523150" CREATED="1411539427237" MODIFIED="1411539427237" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="237" object_id="7943803500324406732" object_number="6896" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="7.1 Making Circuits Testable" FOLDED="true" ID="ID_1941243938" CREATED="1411539427246" MODIFIED="1411539427246" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="237" object_id="62735823026303504" object_number="6898" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="7.1.1 Tradeoffs" ID="ID_778453687" CREATED="1411539427265" MODIFIED="1411539427265" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="237" object_id="5453009790741373562" object_number="7228" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.1.2 Testing Sequential Circuits" FOLDED="true" ID="ID_430275309" CREATED="1411539427284" MODIFIED="1411539427284" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="238" object_id="5192551961521408762" object_number="7230" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="7.1.2.1 Sequential Circuit Huffman Model" ID="ID_1363345793" CREATED="1411539427300" MODIFIED="1411539427300" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="238" object_id="4091507561860524966" object_number="7231" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.1.2.2 Unfolding Sequential Model" ID="ID_1209020915" CREATED="1411539427322" MODIFIED="1411539427322" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="238" object_id="2870432688369037695" object_number="7232" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="7.1.3 Testability of Combinational Circuits" ID="ID_581280010" CREATED="1411539427340" MODIFIED="1411539427340" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="239" object_id="5093530071448291524" object_number="7229" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="7.2 Testability Insertion" FOLDED="true" ID="ID_146974209" CREATED="1411539427357" MODIFIED="1411539427357" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="239" object_id="7370259701858014911" object_number="7191" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="7.2.1 Improving Observability" ID="ID_357378099" CREATED="1411539427369" MODIFIED="1411539427369" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="240" object_id="2863656119073319622" object_number="7192" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.2.2 Improving Controllability" ID="ID_1251373264" CREATED="1411539427388" MODIFIED="1411539427388" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="241" object_id="8936580912941840546" object_number="7199" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.2.3 Sharing Observability Pins" ID="ID_1051815176" CREATED="1411539427411" MODIFIED="1411539427412" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="242" object_id="1982739617136722515" object_number="7198" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.2.4 Sharing Control Pins" ID="ID_530171186" CREATED="1411539427432" MODIFIED="1411539427432" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="243" object_id="7596144092943836063" object_number="7197" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.2.5 Reducing Select Inputs" ID="ID_782082697" CREATED="1411539427447" MODIFIED="1411539427447" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="245" object_id="6457323642974658470" object_number="7196" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.2.6 Simultaneous Control and Observation" FOLDED="true" ID="ID_127693359" CREATED="1411539427460" MODIFIED="1411539427460" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="246" object_id="2046931433003206443" object_number="7193" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="7.2.6.1 Simultaneous Control of Test Points" ID="ID_524930194" CREATED="1411539427502" MODIFIED="1411539427503" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="246" object_id="8436976725068133894" object_number="7194" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.2.6.2 Simultaneous Observation of Test Points" ID="ID_1800406339" CREATED="1411539427521" MODIFIED="1411539427521" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="247" object_id="4882462589680150204" object_number="7200" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.2.6.3 Isolated Serial Scan" ID="ID_583615510" CREATED="1411539427541" MODIFIED="1411539427541" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="247" object_id="1401498013153598685" object_number="7195" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="7.3 Full Scan DFT Technique" FOLDED="true" ID="ID_1539320009" CREATED="1411539427561" MODIFIED="1411539427561" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="249" object_id="6300896159637475704" object_number="7188" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="7.3.1 Full Scan Insertion" FOLDED="true" ID="ID_98839889" CREATED="1411539427575" MODIFIED="1411539427575" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="250" object_id="3010967282665343096" object_number="7189" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="7.3.1.1 Scan Register" ID="ID_335309826" CREATED="1411539427593" MODIFIED="1411539427593" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="250" object_id="7680705408672983679" object_number="7213" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.3.1.2 Test Procedure" ID="ID_879580373" CREATED="1411539427612" MODIFIED="1411539427612" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="251" object_id="325088806495917146" object_number="7214" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="7.3.2 Flip-flop Structures" FOLDED="true" ID="ID_206950240" CREATED="1411539427631" MODIFIED="1411539427631" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="251" object_id="4307267421635242962" object_number="7203" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="7.3.2.1 Latches and Flip-flop" ID="ID_1993530871" CREATED="1411539427648" MODIFIED="1411539427648" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="251" object_id="1227958904241117501" object_number="7204" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.3.2.2 Multiplexed Test Data" ID="ID_1777442678" CREATED="1411539427669" MODIFIED="1411539427669" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="253" object_id="1082323941805649374" object_number="7207" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.3.2.3 Dual Clocking" ID="ID_548375941" CREATED="1411539427688" MODIFIED="1411539427688" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="253" object_id="6630777872648464550" object_number="7206" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.3.2.4 Two-port Flip-flops" ID="ID_780856075" CREATED="1411539427708" MODIFIED="1411539427708" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="255" object_id="6859012263773101481" object_number="7205" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="7.3.3 Full Scan Design and Test" FOLDED="true" ID="ID_1488334866" CREATED="1411539427727" MODIFIED="1411539427727" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="258" object_id="369796484423477283" object_number="7190" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="7.3.3.1 Design and Design Validation" ID="ID_527885203" CREATED="1411539427740" MODIFIED="1411539427740" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="258" object_id="5282169987505482648" object_number="7201" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.3.3.2 Synthesis and Netlist Generation" ID="ID_1238879035" CREATED="1411539427756" MODIFIED="1411539427756" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="259" object_id="1642825978912794148" object_number="7212" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.3.3.3 Unfolding" ID="ID_7435077" CREATED="1411539427776" MODIFIED="1411539427776" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="260" object_id="8442599022189616346" object_number="7211" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.3.3.4 Combinational TPG" ID="ID_1231951731" CREATED="1411539427795" MODIFIED="1411539427795" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="261" object_id="7679301175087702644" object_number="7210" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.3.3.5 Scan Insertion" ID="ID_863445462" CREATED="1411539427815" MODIFIED="1411539427815" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="262" object_id="6213812693896841589" object_number="7209" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.3.3.6 Developing a Virtual Tester" ID="ID_780443289" CREATED="1411539427835" MODIFIED="1411539427835" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="262" object_id="8842017941153883218" object_number="7208" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.3.3.7 Test Set Verification" ID="ID_286993264" CREATED="1411539427853" MODIFIED="1411539427854" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="268" object_id="3146162824477323499" object_number="7202" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="7.4 Scan Architectures" FOLDED="true" ID="ID_1371433712" CREATED="1411539427876" MODIFIED="1411539427876" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="268" object_id="616006153563297840" object_number="7185" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="7.4.1 Full Scan Design" ID="ID_524012889" CREATED="1411539427894" MODIFIED="1411539427894" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="269" object_id="1524372885317021576" object_number="7186" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.4.2 Shadow Register DFT" FOLDED="true" ID="ID_1017216138" CREATED="1411539427911" MODIFIED="1411539427911" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="269" object_id="3020711455447387911" object_number="7221" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="7.4.2.1 Shadow Architecture" ID="ID_1915811908" CREATED="1411539427926" MODIFIED="1411539427926" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="269" object_id="2721737566069014091" object_number="7222" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.4.2.2 Shadow Test Procedure" ID="ID_1843493208" CREATED="1411539427948" MODIFIED="1411539427948" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="270" object_id="1441970171246958933" object_number="7224" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.4.2.3 Shadow Versus Full Scan" ID="ID_1075272242" CREATED="1411539427967" MODIFIED="1411539427967" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="272" object_id="5217932481697646447" object_number="7223" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="7.4.3 Partial Scan Methods" FOLDED="true" ID="ID_1850303925" CREATED="1411539427986" MODIFIED="1411539427986" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="272" object_id="1166724719414564789" object_number="7218" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="7.4.3.1 A Partial Scan Architecture" ID="ID_577705502" CREATED="1411539428018" MODIFIED="1411539428018" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="272" object_id="5843605913185155476" object_number="7219" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.4.3.2 Partial Scan Test Procedure" ID="ID_991425903" CREATED="1411539428035" MODIFIED="1411539428036" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="274" object_id="657507723611814681" object_number="7225" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.4.3.3 Partial Scan Versus Full Scan" ID="ID_1645203351" CREATED="1411539428056" MODIFIED="1411539428056" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="275" object_id="3536861035091780495" object_number="7220" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="7.4.4 Multiple Scan Design" FOLDED="true" ID="ID_891097986" CREATED="1411539428075" MODIFIED="1411539428075" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="275" object_id="2911101921620676261" object_number="7215" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="7.4.4.1 Multiple Scan Architecture" ID="ID_403922774" CREATED="1411539428091" MODIFIED="1411539428091" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="276" object_id="4307082304717341387" object_number="7216" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.4.4.2 Multiple Scan Test Procedure" ID="ID_338285065" CREATED="1411539428111" MODIFIED="1411539428111" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="276" object_id="5544673875435554091" object_number="7226" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.4.4.3 Compared with Full Scan" ID="ID_79027724" CREATED="1411539428130" MODIFIED="1411539428130" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="277" object_id="8790602372333014618" object_number="7217" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="7.4.5 Other Scan Designs" ID="ID_1053768070" CREATED="1411539428151" MODIFIED="1411539428151" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="277" object_id="4091968257920672831" object_number="7187" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="7.5 RT Level Scan Design" FOLDED="true" ID="ID_1524897722" CREATED="1411539428166" MODIFIED="1411539428166" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="277" object_id="9094864044776155292" object_number="7182" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="7.5.1 RTL Design Full Scan" ID="ID_1059077455" CREATED="1411539428183" MODIFIED="1411539428183" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="277" object_id="1390746171107624695" object_number="7183" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.5.2 RTL Design Multiple Scan" ID="ID_1687696386" CREATED="1411539428200" MODIFIED="1411539428200" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="278" object_id="372747439050555786" object_number="7227" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="7.5.3 Scan Designs for RTL" ID="ID_446765689" CREATED="1411539428218" MODIFIED="1411539428219" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="282" object_id="2912646318915883585" object_number="7184" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="7.6 Summary" ID="ID_176944903" CREATED="1411539428231" MODIFIED="1411539428231" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="282" object_id="4379252912570733472" object_number="7181" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="References" ID="ID_1357938503" CREATED="1411539428243" MODIFIED="1411539428243" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="283" object_id="3092767429790995681" object_number="6899" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Chapter 8: Standard IEEE Test Access Methods" FOLDED="true" ID="ID_1110194841" CREATED="1411539428259" MODIFIED="1411539428259" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="284" object_id="1295158259262096741" object_number="6892" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="8.1 Boundary Scan Basics" ID="ID_1122579151" CREATED="1411539428267" MODIFIED="1411539428268" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="284" object_id="8685551177886657797" object_number="6894" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.2 Boundary Scan Architecture" FOLDED="true" ID="ID_1009723507" CREATED="1411539428281" MODIFIED="1411539428281" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="285" object_id="4222712255006136728" object_number="7243" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="8.2.1 Test Access Port" ID="ID_438433532" CREATED="1411539428292" MODIFIED="1411539428292" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="285" object_id="2027228813435923846" object_number="7244" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.2.2 BS-1149.1 Registers" FOLDED="true" ID="ID_346463366" CREATED="1411539428308" MODIFIED="1411539428308" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="286" object_id="6431583179300812792" object_number="7248" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="8.2.2.1 Instruction Register" ID="ID_550220533" CREATED="1411539428326" MODIFIED="1411539428326" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="287" object_id="4075161487896419517" object_number="7249" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.2.2.2 Data Registers" ID="ID_1195340135" CREATED="1411539428344" MODIFIED="1411539428344" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="288" object_id="8085575071599196336" object_number="7250" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="8.2.3 TAP Controller" ID="ID_21109008" CREATED="1411539428362" MODIFIED="1411539428362" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="290" object_id="8385940675485533952" object_number="7247" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.2.4 The Decoder Unit" ID="ID_953033513" CREATED="1411539428377" MODIFIED="1411539428377" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="294" object_id="2891207385124846686" object_number="7246" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.2.5 Select and O ther Units" ID="ID_1128737864" CREATED="1411539428391" MODIFIED="1411539428391" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="294" object_id="8911948395559485112" object_number="7245" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="8.3 Boundary Scan Test Instructions" FOLDED="true" ID="ID_1100563764" CREATED="1411539428410" MODIFIED="1411539428410" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="294" object_id="1530690507093916351" object_number="7241" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="8.3.1 Mandatory Instructions" FOLDED="true" ID="ID_1777019638" CREATED="1411539428425" MODIFIED="1411539428425" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="295" object_id="3103557121466270752" object_number="7242" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="8.3.1.1 Bypass Instruction" ID="ID_21171321" CREATED="1411539428438" MODIFIED="1411539428438" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="295" object_id="3520275499645604344" object_number="7251" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.3.1.2 Sample Instruction" ID="ID_987485778" CREATED="1411539428459" MODIFIED="1411539428459" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="295" object_id="7717677638216953500" object_number="7255" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.3.1.3 Preload Instruction" ID="ID_1042283753" CREATED="1411539428475" MODIFIED="1411539428475" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="296" object_id="1021908318070243459" object_number="7254" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.3.1.4 Extest Instructions" ID="ID_1944131147" CREATED="1411539428507" MODIFIED="1411539428507" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="298" object_id="4783962826527609268" object_number="7253" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.3.1.5 Intest Instruction" ID="ID_908178515" CREATED="1411539428520" MODIFIED="1411539428521" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="298" object_id="4378809507769422772" object_number="7252" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="8.4 Board Level Scan Chain Structure" FOLDED="true" ID="ID_753057713" CREATED="1411539428536" MODIFIED="1411539428536" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="300" object_id="577136638669109163" object_number="7238" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="8.4.1 One Serial Scan Chain" ID="ID_110323326" CREATED="1411539428549" MODIFIED="1411539428549" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="301" object_id="3732015410271909095" object_number="7239" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.4.2 Multiple-scan Chain with One Control Test Port" ID="ID_1041456752" CREATED="1411539428567" MODIFIED="1411539428567" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="301" object_id="2358319728858524608" object_number="7257" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.4.3 Multiple-scan Chains with One TDI, TDO but Multiple TMS" ID="ID_879098858" CREATED="1411539428584" MODIFIED="1411539428584" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="302" object_id="2372549007210127177" object_number="7256" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.4.4 Multiple-scan Chain, Multiple Access Port" ID="ID_92506655" CREATED="1411539428603" MODIFIED="1411539428603" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="302" object_id="907786413763800576" object_number="7240" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="8.5 RT Level Boundary Scan" FOLDED="true" ID="ID_101759812" CREATED="1411539428619" MODIFIED="1411539428619" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="304" object_id="8304541554871756863" object_number="7235" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="8.5.1 Inserting Boundary Scan Test Hardware for CUT" FOLDED="true" ID="ID_811982065" CREATED="1411539428632" MODIFIED="1411539428632" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="304" object_id="2134553036501273286" object_number="7236" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="8.5.1.1 Instruction Register" ID="ID_1856968608" CREATED="1411539428653" MODIFIED="1411539428653" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="304" object_id="5954775249383351414" object_number="7261" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.5.1.2 Decoder Unit" ID="ID_1946656630" CREATED="1411539428672" MODIFIED="1411539428672" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="305" object_id="1990344251030155217" object_number="7264" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.5.1.3 Boundary Scan Register" ID="ID_1081882477" CREATED="1411539428691" MODIFIED="1411539428691" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="306" object_id="5981817887675831176" object_number="7263" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.5.1.4 Testable Design" ID="ID_528509426" CREATED="1411539428709" MODIFIED="1411539428709" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="306" object_id="6858535753733748992" object_number="7262" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="8.5.2 Two Module Test Case" ID="ID_392057709" CREATED="1411539428728" MODIFIED="1411539428728" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="306" object_id="4031432077107584072" object_number="7260" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.5.3 Virtual Boundary Scan Tester" FOLDED="true" ID="ID_1304606140" CREATED="1411539428746" MODIFIED="1411539428747" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="308" object_id="1289987776768528044" object_number="7237" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="8.5.3.1 Boundary Scan Driver Module" ID="ID_857331740" CREATED="1411539428764" MODIFIED="1411539428764" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="309" object_id="8766355123950945194" object_number="7258" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.5.3.2 IO Driver Module" ID="ID_612299173" CREATED="1411539428782" MODIFIED="1411539428782" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="313" object_id="7714686644419350434" object_number="7259" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="8.6 Boundary Scan Description Language" ID="ID_955251288" CREATED="1411539428801" MODIFIED="1411539428801" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="313" object_id="6002089525274699858" object_number="7234" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="8.7 Summary" ID="ID_1582522854" CREATED="1411539428815" MODIFIED="1411539428815" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="315" object_id="6162642450486026428" object_number="7233" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="References" ID="ID_245903508" CREATED="1411539428828" MODIFIED="1411539428828" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="317" object_id="7560756074299059383" object_number="6895" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Chapter 9: Logic Built-in Self-test" FOLDED="true" ID="ID_739389892" CREATED="1411539421315" MODIFIED="1411539421315" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="318" object_id="4053832559324421146" object_number="6888" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.1 BIST Basics" FOLDED="true" ID="ID_1725945656" CREATED="1411539428842" MODIFIED="1411539428842" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="318" object_id="3516603125744310772" object_number="6890" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.1.1 Memory-based BIST" FOLDED="true" ID="ID_1627952286" CREATED="1411539428856" MODIFIED="1411539428856" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="318" object_id="7672274074659469826" object_number="7330" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.1.1.1 Providing Test Data" ID="ID_1048403389" CREATED="1411539428872" MODIFIED="1411539428872" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="319" object_id="4072869379822101803" object_number="7342" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.1.1.2 Test Response Analysis" ID="ID_1092258666" CREATED="1411539428892" MODIFIED="1411539428892" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="320" object_id="2090395180196195666" object_number="7343" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="9.1.2 BIST Effectiveness" ID="ID_1623718119" CREATED="1411539428912" MODIFIED="1411539428912" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="320" object_id="476867836324684182" object_number="7337" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.1.3 BIST Types" FOLDED="true" ID="ID_1500989419" CREATED="1411539428928" MODIFIED="1411539428928" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="320" object_id="7252442962560437662" object_number="7334" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.1.3.1 Offline BIST" ID="ID_328226579" CREATED="1411539428945" MODIFIED="1411539428945" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="320" object_id="4117151511454353708" object_number="7335" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.1.3.2 Online BIST" ID="ID_1582177427" CREATED="1411539428962" MODIFIED="1411539428963" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="320" object_id="2763081431232268522" object_number="7339" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.1.3.3 Hybrid BIST" ID="ID_1530282069" CREATED="1411539428994" MODIFIED="1411539428994" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="321" object_id="5260205663449441771" object_number="7338" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.1.3.4 Concurrent BIST" ID="ID_615058257" CREATED="1411539429014" MODIFIED="1411539429015" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="321" object_id="233937756619880197" object_number="7336" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="9.1.4 Designing a BIST" FOLDED="true" ID="ID_649716110" CREATED="1411539429033" MODIFIED="1411539429033" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="321" object_id="680692652083807688" object_number="7331" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.1.4.1 Architecture Design" ID="ID_1742318072" CREATED="1411539429050" MODIFIED="1411539429050" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="321" object_id="4382589123012151424" object_number="7332" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.1.4.2 Designing TPGs" ID="ID_1238926519" CREATED="1411539429068" MODIFIED="1411539429069" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="321" object_id="422864004197499697" object_number="7341" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.1.4.3 Designing ORAs" ID="ID_57467944" CREATED="1411539429088" MODIFIED="1411539429088" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="322" object_id="6466137160474078026" object_number="7340" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.1.4.4 BIST Procedure" ID="ID_1628244959" CREATED="1411539429107" MODIFIED="1411539429107" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="322" object_id="5467616221375302715" object_number="7333" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="9.2 Test Pattern Generation" FOLDED="true" ID="ID_658938861" CREATED="1411539429125" MODIFIED="1411539429125" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="323" object_id="8373012846129782505" object_number="7275" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.2.1 Engaging TPGs" ID="ID_1611033098" CREATED="1411539429138" MODIFIED="1411539429138" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="323" object_id="3653839949533082221" object_number="7276" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.2.2 Exhaustive Counters" ID="ID_578465634" CREATED="1411539429153" MODIFIED="1411539429153" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="323" object_id="7396223668392907351" object_number="7282" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.2.3 Ring Counters" ID="ID_1157022678" CREATED="1411539429170" MODIFIED="1411539429170" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="324" object_id="6131489746594344232" object_number="7281" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.2.4 Twisted Ring Counter" ID="ID_1516535824" CREATED="1411539429186" MODIFIED="1411539429186" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="325" object_id="137626145350124919" object_number="7280" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.2.5 Linear Feedback Shift Register" FOLDED="true" ID="ID_1563684348" CREATED="1411539429202" MODIFIED="1411539429202" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="326" object_id="3662414688402675889" object_number="7277" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.2.5.1 LFSR Characteristic Equation" ID="ID_1914588679" CREATED="1411539429220" MODIFIED="1411539429220" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="327" object_id="6385047023261485106" object_number="7278" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.2.5.2 Standard LFSR" ID="ID_66366182" CREATED="1411539429241" MODIFIED="1411539429241" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="327" object_id="6358144623756991453" object_number="7287" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.2.5.3 Period of LFSR" ID="ID_1949308648" CREATED="1411539429263" MODIFIED="1411539429263" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="328" object_id="1748360795084837171" object_number="7286" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.2.5.4 Modular LFSR" ID="ID_1508353681" CREATED="1411539429282" MODIFIED="1411539429282" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="330" object_id="4259118686293655128" object_number="7285" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.2.5.5 LFSR with Serial Input" ID="ID_596082371" CREATED="1411539429299" MODIFIED="1411539429299" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="331" object_id="448873016374003259" object_number="7284" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.2.5.6 Configurable LFSR" ID="ID_1062914819" CREATED="1411539429311" MODIFIED="1411539429311" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="332" object_id="5129854703552158097" object_number="7283" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.2.5.7 Weighted LFSR" ID="ID_1973781321" CREATED="1411539429327" MODIFIED="1411539429327" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="334" object_id="5369280704242184225" object_number="7279" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="9.3 Output Response Analysis" FOLDED="true" ID="ID_1042386441" CREATED="1411539429347" MODIFIED="1411539429347" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="335" object_id="6592501473408380486" object_number="7272" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.3.1 Engaging ORAs" ID="ID_167049234" CREATED="1411539429362" MODIFIED="1411539429362" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="335" object_id="4995701566333744234" object_number="7273" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.3.2 One&#x2019;s Counter" ID="ID_1629631430" CREATED="1411539429378" MODIFIED="1411539429378" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="335" object_id="5914183922729470119" object_number="7291" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.3.3 Transition Counter" ID="ID_1276390491" CREATED="1411539429398" MODIFIED="1411539429398" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="337" object_id="2882300669145697920" object_number="7290" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.3.4 Parity Checking" ID="ID_1151191406" CREATED="1411539429413" MODIFIED="1411539429413" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="339" object_id="6742692387030875434" object_number="7289" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.3.5 Serial LFSRs (SISR)" ID="ID_1667849476" CREATED="1411539429432" MODIFIED="1411539429432" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="339" object_id="6520747360946086547" object_number="7288" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.3.6 Parallel Signature Analysis" ID="ID_1064254878" CREATED="1411539429448" MODIFIED="1411539429448" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="340" object_id="3063150888594368491" object_number="7274" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="9.4 BIST Architectures" FOLDED="true" ID="ID_1579051445" CREATED="1411539421651" MODIFIED="1411539421651" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="342" object_id="7689035490099340297" object_number="7269" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.4.1 BIST-related Terminologies" FOLDED="true" ID="ID_1271881010" CREATED="1411539429467" MODIFIED="1411539429468" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="342" object_id="5969873983533906109" object_number="7270" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.4.1.1 TPGs and ORAs" ID="ID_360561375" CREATED="1411539429499" MODIFIED="1411539429499" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="342" object_id="3006295037068519843" object_number="7314" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.4.1.2 Test Cycles, Round, and Sessions" ID="ID_1559956756" CREATED="1411539429514" MODIFIED="1411539429514" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="343" object_id="7793343121658312145" object_number="7315" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="9.4.2 A Centralized and Separate Board-level BIST Architecture (CSBL)" FOLDED="true" ID="ID_635466727" CREATED="1411539429526" MODIFIED="1411539429527" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="343" object_id="7473882950732163373" object_number="7307" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.4.2.1 CSBL Hardware" ID="ID_1903127453" CREATED="1411539429539" MODIFIED="1411539429539" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="343" object_id="2029701737752018689" object_number="7308" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.4.2.2 CSBL Test Process" ID="ID_1390951225" CREATED="1411539429560" MODIFIED="1411539429560" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="344" object_id="2685080921614267617" object_number="7310" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.4.2.3 CSBL Features" ID="ID_354601001" CREATED="1411539429581" MODIFIED="1411539429582" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="344" object_id="5566295757848689594" object_number="7309" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="9.4.3 Built-in Evaluation and Self-test (BEST)" ID="ID_114206805" CREATED="1411539429601" MODIFIED="1411539429601" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="344" object_id="7362804382297470042" object_number="7306" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.4.4 Random Test Socket (RTS)" FOLDED="true" ID="ID_1220560195" CREATED="1411539429616" MODIFIED="1411539429616" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="345" object_id="7438624585727327620" object_number="7303" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.4.4.1 RTS Hardware" ID="ID_1731932509" CREATED="1411539429635" MODIFIED="1411539429635" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="345" object_id="3444538367495320368" object_number="7304" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.4.4.2 RTS Test Process" ID="ID_1754365915" CREATED="1411539429654" MODIFIED="1411539429654" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="346" object_id="9147219837845029168" object_number="7311" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.4.4.3 RTS Features and Improvements" ID="ID_1654277229" CREATED="1411539429673" MODIFIED="1411539429674" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="346" object_id="1976749813720104756" object_number="7305" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="9.4.5 LSSD On-chip Self Test" FOLDED="true" ID="ID_1223486482" CREATED="1411539429693" MODIFIED="1411539429693" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="347" object_id="1581969046543784093" object_number="7300" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.4.5.1 LOCST Architecture" ID="ID_177697818" CREATED="1411539429711" MODIFIED="1411539429711" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="347" object_id="4845979655696068681" object_number="7301" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.4.5.2 LOCST Test Process" ID="ID_847769542" CREATED="1411539429729" MODIFIED="1411539429729" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="348" object_id="7954495314548369190" object_number="7312" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.4.5.3 LOCST Features" ID="ID_1070385207" CREATED="1411539429746" MODIFIED="1411539429746" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="348" object_id="5279785954170393565" object_number="7302" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="9.4.6 Self-testing Using MISR and SRSG" FOLDED="true" ID="ID_1518620304" CREATED="1411539421722" MODIFIED="1411539421722" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="348" object_id="4519216048283581099" object_number="7297" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.4.6.1 STUMPS Structure" ID="ID_1803693798" CREATED="1411539421758" MODIFIED="1411539421759" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="348" object_id="3284702195463525891" object_number="7298" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.4.6.2 STUMPS Test Process" ID="ID_779609975" CREATED="1411539421740" MODIFIED="1411539421740" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="349" object_id="7251411449685617467" object_number="7313" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.4.6.3 STUMPS Features" ID="ID_751947216" CREATED="1411539421719" MODIFIED="1411539421720" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="349" object_id="6714847532534882863" object_number="7299" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="9.4.7 Concurrent BIST" FOLDED="true" ID="ID_1135396224" CREATED="1411539421703" MODIFIED="1411539421703" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="349" object_id="8332619450665241435" object_number="7295" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.4.7.1 CBIST Structure and Operation" ID="ID_1379757086" CREATED="1411539421700" MODIFIED="1411539421701" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="350" object_id="1818749755055478157" object_number="7296" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="9.4.8 BILBO" FOLDED="true" ID="ID_878924490" CREATED="1411539421667" MODIFIED="1411539421667" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="351" object_id="6089172198385570549" object_number="7292" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.4.8.1 BILBO Architecture" ID="ID_333044842" CREATED="1411539421682" MODIFIED="1411539421682" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="351" object_id="8485918472916237566" object_number="7293" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.4.8.2 BILBO Test Process" ID="ID_1047960119" CREATED="1411539421664" MODIFIED="1411539421665" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="352" object_id="4764271085087756000" object_number="7294" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="9.4.9 Enhancing Coverage" ID="ID_505608028" CREATED="1411539421648" MODIFIED="1411539421648" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="352" object_id="6827609042761906351" object_number="7271" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="9.5 RT Level BIST Design" FOLDED="true" ID="ID_1377370640" CREATED="1411539421360" MODIFIED="1411539421360" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="352" object_id="8851759764670988040" object_number="7266" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.5.1 CUT Design, Simulation, and Synthesis" ID="ID_1330343182" CREATED="1411539421630" MODIFIED="1411539421630" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="353" object_id="6732970331966242648" object_number="7267" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.5.2 RTS BIST Insertion" FOLDED="true" ID="ID_1821191453" CREATED="1411539421529" MODIFIED="1411539421529" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="353" object_id="7135362319043161402" object_number="7323" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.5.2.1 Scan Insertion in netlist" ID="ID_297102815" CREATED="1411539421609" MODIFIED="1411539421610" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="353" object_id="5288407461051423503" object_number="7324" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.5.2.2 Adding BIST Hardware" ID="ID_893076311" CREATED="1411539421587" MODIFIED="1411539421587" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="355" object_id="5654686009246623375" object_number="7327" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.5.2.3 Design of the BIST Controller" ID="ID_1789444603" CREATED="1411539421566" MODIFIED="1411539421566" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="356" object_id="6336413859824277958" object_number="7326" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.5.2.4 BISTed CUT Model" ID="ID_770333093" CREATED="1411539421527" MODIFIED="1411539421527" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="358" object_id="6848206904219132274" object_number="7325" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="9.5.3 Configuring the RTS BIST" FOLDED="true" ID="ID_571703903" CREATED="1411539421459" MODIFIED="1411539421459" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="359" object_id="629454839058975591" object_number="7320" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.5.3.1 Acceptable Configurations" ID="ID_1075353860" CREATED="1411539421505" MODIFIED="1411539421505" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="359" object_id="1910605315126622799" object_number="7321" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.5.3.2 Good Signatures" ID="ID_387043208" CREATED="1411539421482" MODIFIED="1411539421482" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="360" object_id="1290695758999144330" object_number="7328" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.5.3.3 Evaluating Configurations by Simulation" ID="ID_817957677" CREATED="1411539421457" MODIFIED="1411539421457" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="360" object_id="8775645885694447833" object_number="7322" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="9.5.4 Incorporating Configurations in BIST" ID="ID_1548307510" CREATED="1411539421437" MODIFIED="1411539421437" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="361" object_id="9021219356529710289" object_number="7319" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.5.5 Design of STUMPS" FOLDED="true" ID="ID_1029713219" CREATED="1411539421379" MODIFIED="1411539421379" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="363" object_id="9129287648521826296" object_number="7316" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="9.5.5.1 Inserting Scan Registers" ID="ID_1284865424" CREATED="1411539421420" MODIFIED="1411539421420" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="364" object_id="1754899659928939489" object_number="7317" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.5.5.2 Adding BIST Components" ID="ID_325979480" CREATED="1411539421402" MODIFIED="1411539421402" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="365" object_id="684337580805311054" object_number="7329" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="9.5.5.3 STUMPS Configuration" ID="ID_970437233" CREATED="1411539421375" MODIFIED="1411539421375" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="365" object_id="7325251643280191485" object_number="7318" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="9.5.6 RTS and STUMPS Results" ID="ID_1327723946" CREATED="1411539421357" MODIFIED="1411539421357" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="366" object_id="8539995149424604517" object_number="7268" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="9.6 Summary" ID="ID_1019976640" CREATED="1411539421337" MODIFIED="1411539421337" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="366" object_id="8609117123752384320" object_number="7265" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="References" ID="ID_68597097" CREATED="1411539421313" MODIFIED="1411539421313" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="366" object_id="8652672774790311287" object_number="6891" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Chapter 10: Test Compression" FOLDED="true" ID="ID_1025497191" CREATED="1411539420931" MODIFIED="1411539420931" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="368" object_id="3498102622315142263" object_number="6884" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="10.1 Test Data Compression" ID="ID_906558224" CREATED="1411539421293" MODIFIED="1411539421293" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="368" object_id="8156452558570163160" object_number="6886" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="10.2 Compression Methods" FOLDED="true" ID="ID_1141797163" CREATED="1411539421123" MODIFIED="1411539421123" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="370" object_id="9148472330315330713" object_number="7348" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="10.2.1 Code-based Schemes" FOLDED="true" ID="ID_1541256141" CREATED="1411539421203" MODIFIED="1411539421203" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="370" object_id="405305885912463876" object_number="7349" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="10.2.1.1 Huffman Codes" ID="ID_1707054386" CREATED="1411539421269" MODIFIED="1411539421269" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="372" object_id="5957133204390830564" object_number="7355" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="10.2.1.2 Dictionary-based Codes" ID="ID_487908493" CREATED="1411539421247" MODIFIED="1411539421247" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="374" object_id="8173237437451569985" object_number="7358" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="10.2.1.3 Run-length Codes" ID="ID_1683173371" CREATED="1411539421222" MODIFIED="1411539421222" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="378" object_id="3136202080534355604" object_number="7357" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="10.2.1.4 Golomb Codes" ID="ID_1932362306" CREATED="1411539421200" MODIFIED="1411539421200" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="378" object_id="248267888527984368" object_number="7356" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="10.2.2 Scan-based Schemes" FOLDED="true" ID="ID_1862503737" CREATED="1411539421121" MODIFIED="1411539421121" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="380" object_id="753744998640679234" object_number="7350" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="10.2.2.1 Broadcast Scan" ID="ID_1123961531" CREATED="1411539421179" MODIFIED="1411539421179" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="380" object_id="2105208746027339126" object_number="7351" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="10.2.2.2 Illinois Scan" ID="ID_1409589731" CREATED="1411539421160" MODIFIED="1411539421160" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="381" object_id="6620784437267143896" object_number="7354" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="10.2.2.3 Multiple-input Broadcast Scan" ID="ID_1835598850" CREATED="1411539421140" MODIFIED="1411539421140" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="382" object_id="2444712647996858817" object_number="7353" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="10.2.2.4 Other Methods" ID="ID_969568427" CREATED="1411539421117" MODIFIED="1411539421118" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="383" object_id="6785697820925713965" object_number="7352" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="10.3 Decompression Methods" FOLDED="true" ID="ID_422046682" CREATED="1411539420964" MODIFIED="1411539420964" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="385" object_id="1947385397308047737" object_number="7345" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="10.3.1 Decompression Hardware Architecture" ID="ID_1794953673" CREATED="1411539421098" MODIFIED="1411539421098" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="386" object_id="4710122357935262017" object_number="7346" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="10.3.2 Cyclical Scan Chain" ID="ID_1406222293" CREATED="1411539421075" MODIFIED="1411539421075" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="388" object_id="1336992612084225477" object_number="7362" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="10.3.3 Code-based Decompression" FOLDED="true" ID="ID_61873469" CREATED="1411539420985" MODIFIED="1411539420985" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="389" object_id="8064403130138986518" object_number="7359" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="10.3.3.1 Huffman" ID="ID_1114705777" CREATED="1411539421050" MODIFIED="1411539421050" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="389" object_id="1350314213527774903" object_number="7360" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="10.3.3.2 Dictionary-based" ID="ID_761763615" CREATED="1411539421029" MODIFIED="1411539421029" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="391" object_id="7675200120421113129" object_number="7364" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="10.3.3.3 Run-length" ID="ID_412844605" CREATED="1411539421005" MODIFIED="1411539421005" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="393" object_id="3071327734367230805" object_number="7363" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="10.3.3.4 Golomb" ID="ID_765270456" CREATED="1411539420981" MODIFIED="1411539420981" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="394" object_id="8242711982209207180" object_number="7361" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="10.3.4 Scan-Based Decompression" ID="ID_1071576482" CREATED="1411539420962" MODIFIED="1411539420962" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="395" object_id="2736357896208691269" object_number="7347" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="10.4 Summary" ID="ID_1426637362" CREATED="1411539420944" MODIFIED="1411539420944" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="395" object_id="6350164613537949345" object_number="7344" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="References" ID="ID_1457666211" CREATED="1411539420929" MODIFIED="1411539420929" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="395" object_id="7080882023059746580" object_number="6887" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Chapter 11: Memory Testing by Means of Memory BIST" FOLDED="true" ID="ID_1358144212" CREATED="1411539420478" MODIFIED="1411539420478" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="397" object_id="2113645392817349493" object_number="6880" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="11.1 Memory Testing" ID="ID_1253465960" CREATED="1411539420915" MODIFIED="1411539420915" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="397" object_id="3779097576938344483" object_number="6882" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="11.2 Memory Structure" ID="ID_607130915" CREATED="1411539420895" MODIFIED="1411539420895" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="398" object_id="4854154511903040950" object_number="7375" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="11.3 Memory Fault Model" FOLDED="true" ID="ID_606954560" CREATED="1411539420817" MODIFIED="1411539420817" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="399" object_id="9118924984150217006" object_number="7372" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="11.3.1 Stuck-at Faults" ID="ID_699605104" CREATED="1411539420874" MODIFIED="1411539420874" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="399" object_id="8711198750193525330" object_number="7373" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="11.3.2 Transition Faults" ID="ID_1732766822" CREATED="1411539420855" MODIFIED="1411539420855" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="400" object_id="5058036281646033530" object_number="7377" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="11.3.3 Coupling Faults" ID="ID_700278001" CREATED="1411539420837" MODIFIED="1411539420837" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="400" object_id="1559741614856704430" object_number="7376" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="11.3.4 Bridging and State CFs" ID="ID_1800699839" CREATED="1411539420813" MODIFIED="1411539420813" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="400" object_id="7818953676351466651" object_number="7374" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="11.4 Functional Test Procedures" FOLDED="true" ID="ID_1615901840" CREATED="1411539420716" MODIFIED="1411539420716" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="400" object_id="3688008626457873280" object_number="7369" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="11.4.1 March Test Algorithms" ID="ID_1337530967" CREATED="1411539420773" MODIFIED="1411539420773" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="400" object_id="9124594872481001695" object_number="7370" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="11.4.2 March C- Algorithm" ID="ID_885793638" CREATED="1411539420749" MODIFIED="1411539420749" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="401" object_id="1235297638024857162" object_number="7379" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="11.4.3 MATS+ Algorithm" ID="ID_1636476012" CREATED="1411539420732" MODIFIED="1411539420732" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="402" object_id="5630742417864435291" object_number="7378" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="11.4.4 Other March Tests" ID="ID_688681704" CREATED="1411539420713" MODIFIED="1411539420713" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="402" object_id="8317105180132578420" object_number="7371" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="11.5 MBIST Methods" FOLDED="true" ID="ID_969108137" CREATED="1411539420518" MODIFIED="1411539420518" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="403" object_id="607891968176317840" object_number="7366" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="11.5.1 Simple March MBIST" FOLDED="true" ID="ID_1670247339" CREATED="1411539420607" MODIFIED="1411539420607" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="403" object_id="5396984457903102212" object_number="7367" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="11.5.1.1 Simple March MBIST Architecture" ID="ID_167450654" CREATED="1411539420694" MODIFIED="1411539420694" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="403" object_id="8753294820234335417" object_number="7385" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="11.5.1.2 Test Session" ID="ID_54106260" CREATED="1411539420675" MODIFIED="1411539420675" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="405" object_id="4772243532423548412" object_number="7389" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="11.5.1.3 Simple March BIST Controller" ID="ID_1979555050" CREATED="1411539420656" MODIFIED="1411539420656" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="406" object_id="8903250150689392307" object_number="7388" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="11.5.1.4 Simple March BIST Structure" ID="ID_1732758273" CREATED="1411539420627" MODIFIED="1411539420627" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="406" object_id="6746080977246033488" object_number="7387" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="11.5.1.5 BIST Tester" ID="ID_205567206" CREATED="1411539420605" MODIFIED="1411539420605" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="406" object_id="3240736800954654345" object_number="7386" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="11.5.2 March C- MBIST" FOLDED="true" ID="ID_470353163" CREATED="1411539420564" MODIFIED="1411539420564" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="407" object_id="2786190094786999682" object_number="7382" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="11.5.2.1 March C- BIST Counter-sequencer" ID="ID_1335473578" CREATED="1411539420586" MODIFIED="1411539420586" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="408" object_id="6020449976105984411" object_number="7383" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="11.5.2.2 Decoder" ID="ID_815201461" CREATED="1411539420562" MODIFIED="1411539420562" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="408" object_id="2767727797174347484" object_number="7384" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="11.5.3 Disturb MBIST" FOLDED="true" ID="ID_1550459415" CREATED="1411539420514" MODIFIED="1411539420514" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="409" object_id="262749800010924651" object_number="7368" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="11.5.3.1 Disturb BIST Walking-0" ID="ID_470074477" CREATED="1411539420540" MODIFIED="1411539420540" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="411" object_id="281756844651572809" object_number="7380" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="11.5.3.2 Disturb BIST Structure" ID="ID_1250803831" CREATED="1411539420511" MODIFIED="1411539420511" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="411" object_id="2721754839580429829" object_number="7381" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="11.6 Summary" ID="ID_54363419" CREATED="1411539420495" MODIFIED="1411539420495" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="413" object_id="7691496369525136593" object_number="7365" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="References" ID="ID_1611141489" CREATED="1411539420473" MODIFIED="1411539420473" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="413" object_id="4495111510184986120" object_number="6883" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Appendix A&#xd;Using HDLs for Protocol Aware ATE1" ID="ID_296673601" CREATED="1411539420459" MODIFIED="1411539420460" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="414" object_id="1395732855476806320" object_number="6878" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Appendix B&#xd;Gate Components for PLI Test Applications" ID="ID_938979567" CREATED="1411539420445" MODIFIED="1411539420445" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="417" object_id="7202132335764787540" object_number="6876" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Appendix C&#xd;Programming Language Interface Test Utilities" ID="ID_1181162794" CREATED="1411539420429" MODIFIED="1411539420429" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="419" object_id="8732587893890378001" object_number="6874" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Appendix D&#xd;IEEE Std. 1149.1 Boundary Scan Verilog Description" ID="ID_1014880760" CREATED="1411539420413" MODIFIED="1411539420413" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="423" object_id="5125141276639563090" object_number="6872" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Appendix E&#xd;Boundary Scan IEEE std. 1149.1 Virtual Tester" ID="ID_1464947562" CREATED="1411539420399" MODIFIED="1411539420399" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="430" object_id="817447571082431852" object_number="6870" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Appendix F&#xd;Generating Netlist by Register Transfer LevelSynthesis (NetlistGen)" ID="ID_627037721" CREATED="1411539420380" MODIFIED="1411539420380" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="441" object_id="1789723519951972826" object_number="6868" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Index" ID="ID_1392652153" CREATED="1411539420358" MODIFIED="1411539420358" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4419-7548-5.pdf">
<pdf_annotation type="BOOKMARK" page="444" object_id="3205868375907874937" object_number="6866" document_hash="6665BC2721B8602830CE8237A1F214BCB4AEC0D89524F1B44ECC04DA94C91D3">
    <pdf_title>Digital System Test and Testable Design</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Navabi, Zainalabedin"/>
<attribute NAME="title" VALUE="Digital system test and testable design: using HDL models and architectures"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="SystemVerilog for Verifi cation: A Guide to Learning the Testbench Language Features" FOLDED="true" ID="ID_446203613" CREATED="1411539429765" MODIFIED="1413321727183" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="PDF_FILE" object_id="0"/>
<attribute NAME="key" VALUE="Spears2007"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
<node TEXT="System Verilog for Verification &#xd;" ID="ID_278222312" CREATED="1411539429938" MODIFIED="1411539429938" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="4" object_id="9120715842116967028" object_number="7890"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Preface" ID="ID_366809957" CREATED="1411539429947" MODIFIED="1411539429948" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="8" object_id="6082940762539558264" object_number="7892"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Acknowledgments" ID="ID_1594363221" CREATED="1411539429959" MODIFIED="1411539429959" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="14" object_id="8435784235674286005" object_number="7894"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Contents" ID="ID_26145672" CREATED="1411539429969" MODIFIED="1411539429969" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="16" object_id="5160143666196454217" object_number="7896"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="List of Figures" ID="ID_558285949" CREATED="1411539429928" MODIFIED="1411539429928" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="28" object_id="161828463301356409" object_number="7898"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="List of Tables" ID="ID_151206462" CREATED="1411539429918" MODIFIED="1411539429918" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="30" object_id="3676519579638087667" object_number="7900"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="List of Samples" ID="ID_1341798207" CREATED="1411539429908" MODIFIED="1411539429908" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="32" object_id="6240693770531471241" object_number="7902"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Chapter 1: Verification Guidelines" ID="ID_1577480201" CREATED="1411539429899" MODIFIED="1411539429899" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="46" object_id="1122480958430487428" object_number="7904"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Chapter 2: Data Types" ID="ID_669117988" CREATED="1411539429888" MODIFIED="1411539429888" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="69" object_id="8381875618321797972" object_number="7905"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Chapter 3: Procedural Statements and Routines" ID="ID_1848776127" CREATED="1411539429878" MODIFIED="1411539429878" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="112" object_id="479383068191830020" object_number="7906"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Chapter 4: Connecting the Testbench and Design" ID="ID_1161327056" CREATED="1411539429868" MODIFIED="1411539429868" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="129" object_id="2410151792682864500" object_number="7907"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Chapter 5: Basic OOP" ID="ID_1195023220" CREATED="1411539429858" MODIFIED="1411539429858" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="172" object_id="9093202264536649986" object_number="7908"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Chapter 6: Randomization" ID="ID_1088473257" CREATED="1411539429849" MODIFIED="1411539429849" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="209" object_id="3535383931989608409" object_number="7909"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Chapter 7: Threads and Interprocess Communication" ID="ID_541583256" CREATED="1411539429840" MODIFIED="1411539429840" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="268" object_id="5433968374989675225" object_number="7910"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Chapter 8: Advanced OOP and Testbench Guidelines" ID="ID_25256381" CREATED="1411539429827" MODIFIED="1411539429827" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="312" object_id="2071383997532493460" object_number="7911"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Chapter 9: Functional Coverage" ID="ID_801891407" CREATED="1411539429810" MODIFIED="1411539429810" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="361" object_id="8258428217368947588" object_number="7912"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Chapter 10: Advanced Interfaces" ID="ID_587520789" CREATED="1411539429800" MODIFIED="1411539429800" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="400" object_id="6508861035510929730" object_number="7913"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Chapter 11: A Complete SystemVerilog Testbench" ID="ID_1434826683" CREATED="1411539429792" MODIFIED="1411539429792" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="422" object_id="6694513634224717595" object_number="7914"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Chapter 12: Interfacing with C/C++" ID="ID_1926289126" CREATED="1411539429783" MODIFIED="1411539429783" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="452" object_id="6868878839786003219" object_number="7915"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="References" ID="ID_1622462772" CREATED="1411539429773" MODIFIED="1411539429773" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="492" object_id="2890115813252501994" object_number="7916"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Index" ID="ID_1185739877" CREATED="1411539429763" MODIFIED="1411539429763" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4614-0715-7.pdf">
<pdf_annotation type="BOOKMARK" page="493" object_id="6408585544998540662" object_number="7917"/>
<attribute NAME="authors" VALUE="Spears, Chris"/>
<attribute NAME="title" VALUE="SystemVerilog for Verification: A Guide to Learning the Testbench Language Features"/>
<attribute NAME="year" VALUE="2007"/>
</node>
</node>
<node TEXT="A Software-Implemented Fault Injection Methodology for Design and Validation of System Fault Tolerance" ID="ID_404114006" CREATED="1411247618805" MODIFIED="1413321727176" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias3/00941435.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="10EF84E043A5796FCB483B5FF7CE279B7608975955EEA114D82A073A74042DE">
    <pdf_title>for</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="941435"/>
<attribute NAME="authors" VALUE="Some, R.R. and Kim, W.S. and Khanoyan, G. and Callum, L. and Agrawal, A and Beahan, J.J."/>
<attribute NAME="title" VALUE="A software-implemented fault injection methodology for design and validation of system fault tolerance"/>
<attribute NAME="year" VALUE="2001"/>
</node>
</node>
<node TEXT="Arquiteturas" POSITION="right" ID="ID_898640622" CREATED="1377254976740" MODIFIED="1428262156993" DCR_PRIVACY_LEVEL="DEMO">
<edge COLOR="#7c7c00"/>
<node TEXT="MiniMIPS: An 8-Bit MIPS in an FPGA for Educational Purposes" ID="ID_1458520639" CREATED="1411247618766" MODIFIED="1413321727169" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06128570.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="5FF56780A5BCACE023A24384365ADABF1FDF4C93E721EC53591F1571F2BE5A">
    <pdf_title>An 8-Bit MIPS in an FPGA for Educational Purposes</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6128570"/>
<attribute NAME="authors" VALUE="Ortega-Sanchez, C."/>
<attribute NAME="title" VALUE="MiniMIPS: An 8-Bit MIPS in an FPGA for Educational Purposes"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="Arquiteturas Reconfigur&#xe1;veis" POSITION="right" ID="ID_313614411" CREATED="1411878828276" MODIFIED="1411926013482">
<edge COLOR="#0000ff"/>
<node TEXT="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques" FOLDED="true" ID="ID_1561346221" CREATED="1411611272174" MODIFIED="1413321727160" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="PDF_FILE" object_id="0"/>
<attribute NAME="key" VALUE="Beck2010"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Preface" ID="ID_354862630" CREATED="1411611275116" MODIFIED="1411611275117" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="6" object_id="2030601324183505047" object_number="3642"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Acknowledgements" ID="ID_1862376587" CREATED="1411611275106" MODIFIED="1411611275106" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="8" object_id="5528457529954682780" object_number="3643"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Contents" ID="ID_1923060187" CREATED="1411611275096" MODIFIED="1411611275096" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="9" object_id="1004196839375572784" object_number="3644"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Acronyms" ID="ID_315527879" CREATED="1411611275087" MODIFIED="1411611275087" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="13" object_id="1976492806684478473" object_number="3645"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Introduction" FOLDED="true" ID="ID_1398329462" CREATED="1411611274981" MODIFIED="1411611274981" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="16" object_id="6457273387474264728" object_number="3646"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Challenges" ID="ID_1684251122" CREATED="1411611275075" MODIFIED="1411611275075" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="16" object_id="889304913638841144" object_number="3647"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Main Motivations" FOLDED="true" ID="ID_254690811" CREATED="1411611275009" MODIFIED="1411611275009" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="19" object_id="6381347966779455991" object_number="3648"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Overcoming Some Limits of the Parallelism" ID="ID_942145623" CREATED="1411611275057" MODIFIED="1411611275057" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="19" object_id="5991741278456011158" object_number="3649"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Taking Advantage of Combinational and Reconfigurable Logic" ID="ID_1096469322" CREATED="1411611275043" MODIFIED="1411611275043" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="21" object_id="510712389768678065" object_number="3650"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Software Compatibility and Reuse of Existent Binary Code" ID="ID_1493721652" CREATED="1411611275023" MODIFIED="1411611275023" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="22" object_id="4721428321429771746" object_number="3651"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Increasing Yield and Reducing Manufacture Costs" ID="ID_1150631718" CREATED="1411611275007" MODIFIED="1411611275007" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="23" object_id="1221629557055314712" object_number="3652"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="This Book" ID="ID_1799251236" CREATED="1411611274994" MODIFIED="1411611274994" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="25" object_id="5547253574143600688" object_number="3653"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="References" ID="ID_664756180" CREATED="1411611274978" MODIFIED="1411611274978" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="25" object_id="7725440783903575618" object_number="3654"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Reconfigurable Systems" FOLDED="true" ID="ID_1260101989" CREATED="1411611274745" MODIFIED="1411611274745" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="27" object_id="8553529049280560905" object_number="3655"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Introduction" ID="ID_1276350993" CREATED="1411611274963" MODIFIED="1411611274963" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="27" object_id="5743571576627862262" object_number="3656"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Basic Principles" FOLDED="true" ID="ID_1300148958" CREATED="1411611274947" MODIFIED="1411611274947" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="29" object_id="7894612485056715951" object_number="3657"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Reconfiguration Steps" ID="ID_741794962" CREATED="1411611274944" MODIFIED="1411611274944" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="29" object_id="5136761393008705472" object_number="3658"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Underlying Execution Mechanism" ID="ID_1373376977" CREATED="1411611274931" MODIFIED="1411611274931" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="31" object_id="776307321796109950" object_number="3659"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Advantages of Using Reconfigurable Logic" FOLDED="true" ID="ID_861240050" CREATED="1411611274900" MODIFIED="1411611274900" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="34" object_id="2044595409760511524" object_number="3660"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Application" ID="ID_984864330" CREATED="1411611274914" MODIFIED="1411611274914" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="36" object_id="3212242837275756653" object_number="3661"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="An Instruction Merging Example" ID="ID_1709039518" CREATED="1411611274897" MODIFIED="1411611274897" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="36" object_id="5871964467361007343" object_number="3662"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Reconfigurable Logic Classification" FOLDED="true" ID="ID_202328451" CREATED="1411611274821" MODIFIED="1411611274821" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="38" object_id="1976063688340901556" object_number="3663"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Code Analysis and Transformation" ID="ID_574534103" CREATED="1411611274881" MODIFIED="1411611274881" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="38" object_id="5342397811984646569" object_number="3664"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="RU Coupling" ID="ID_384662934" CREATED="1411611274864" MODIFIED="1411611274864" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="39" object_id="5320660497399838600" object_number="3665"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Granularity" ID="ID_1292182420" CREATED="1411611274851" MODIFIED="1411611274851" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="41" object_id="1011901331938310438" object_number="3666"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Instruction Types" ID="ID_505957859" CREATED="1411611274835" MODIFIED="1411611274835" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="43" object_id="4315213674141703938" object_number="3667"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Reconfigurability" ID="ID_1746889380" CREATED="1411611274819" MODIFIED="1411611274819" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="44" object_id="9102711819850377019" object_number="3668"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Directions" FOLDED="true" ID="ID_1384362446" CREATED="1411611274762" MODIFIED="1411611274762" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="44" object_id="7035552857976162078" object_number="3669"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Heterogeneous Behavior of the Applications" ID="ID_780138362" CREATED="1411611274805" MODIFIED="1411611274805" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="45" object_id="7201835951313451406" object_number="3670"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Potential for Using Fine Grained Reconfigurable Arrays" ID="ID_1009719975" CREATED="1411611274792" MODIFIED="1411611274792" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="48" object_id="4839638763691662814" object_number="3671"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Coarse Grain Reconfigurable Architectures" ID="ID_1641895271" CREATED="1411611274779" MODIFIED="1411611274779" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="52" object_id="5879165606150760839" object_number="3672"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Comparing Both Granularities" ID="ID_1516250898" CREATED="1411611274759" MODIFIED="1411611274759" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="55" object_id="2338981376055870350" object_number="3673"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="References" ID="ID_1701875666" CREATED="1411611274742" MODIFIED="1411611274742" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="57" object_id="7456590206626357603" object_number="3674"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Deployment of Reconfigurable Systems" FOLDED="true" ID="ID_562019801" CREATED="1411611273044" MODIFIED="1411611273044" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="59" object_id="7169686072427295523" object_number="3675"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Introduction" ID="ID_1126148953" CREATED="1411611274731" MODIFIED="1411611274731" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="59" object_id="6080474021996470375" object_number="3676"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Examples of Reconfigurable Architectures" FOLDED="true" ID="ID_1603939193" CREATED="1411611273103" MODIFIED="1411611273103" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="60" object_id="468496374091566781" object_number="3677"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Chimaera" FOLDED="true" ID="ID_751695284" CREATED="1411611274627" MODIFIED="1411611274627" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="60" object_id="455970420323446833" object_number="3678"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling" ID="ID_1095147274" CREATED="1411611274714" MODIFIED="1411611274714" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="60" object_id="6300743087167337036" object_number="3679"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Reconfigurable System and Granularity" ID="ID_956552761" CREATED="1411611274699" MODIFIED="1411611274699" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="60" object_id="7693825989200665897" object_number="3680"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Instruction Type, Reconfiguration and Execution" ID="ID_137060900" CREATED="1411611274679" MODIFIED="1411611274679" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="61" object_id="5779923789588827726" object_number="3681"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation" ID="ID_104725420" CREATED="1411611274645" MODIFIED="1411611274645" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="62" object_id="485219167812502551" object_number="3682"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_642976773" CREATED="1411611274625" MODIFIED="1411611274625" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="62" object_id="4574958255624301750" object_number="3683"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="GARP" FOLDED="true" ID="ID_684493425" CREATED="1411611274516" MODIFIED="1411611274516" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="63" object_id="8316889984285796047" object_number="3684"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling" ID="ID_132261615" CREATED="1411611274607" MODIFIED="1411611274607" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="63" object_id="3577606164441981416" object_number="3685"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Granularity" ID="ID_131793227" CREATED="1411611274588" MODIFIED="1411611274588" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="63" object_id="2654094986782333447" object_number="3686"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Reconfigurable System" ID="ID_1835833162" CREATED="1411611274570" MODIFIED="1411611274570" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="63" object_id="5617736994415741921" object_number="3687"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Instruction Type, Reconfiguration and Execution" ID="ID_960644062" CREATED="1411611274552" MODIFIED="1411611274552" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="64" object_id="79351540433337929" object_number="3688"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation" ID="ID_1303552706" CREATED="1411611274535" MODIFIED="1411611274535" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="65" object_id="2238979260435014004" object_number="3689"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_590231532" CREATED="1411611274510" MODIFIED="1411611274510" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="65" object_id="491100463719667203" object_number="3690"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="REMARC" FOLDED="true" ID="ID_265145439" CREATED="1411611274423" MODIFIED="1411611274423" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="66" object_id="1532393023785530287" object_number="3691"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling" ID="ID_171280070" CREATED="1411611274492" MODIFIED="1411611274492" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="66" object_id="1570643212183055036" object_number="3692"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Reconfigurable System and Granularity" ID="ID_599659216" CREATED="1411611274471" MODIFIED="1411611274471" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="66" object_id="6761333024292823900" object_number="3693"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Instruction Type, Reconfiguration and Execution" ID="ID_1981569555" CREATED="1411611274455" MODIFIED="1411611274455" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="68" object_id="4775892407669691233" object_number="3694"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation" ID="ID_1376092996" CREATED="1411611274438" MODIFIED="1411611274439" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="69" object_id="3999592087905447075" object_number="3695"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_880392641" CREATED="1411611274420" MODIFIED="1411611274421" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="69" object_id="5331206854651612606" object_number="3696"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Rapid" FOLDED="true" ID="ID_1554107705" CREATED="1411611274351" MODIFIED="1411611274351" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="69" object_id="953135282416290509" object_number="3697"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling, Reconfigurable System and Granularity" ID="ID_1426862184" CREATED="1411611274401" MODIFIED="1411611274401" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="69" object_id="4807781040571251976" object_number="3698"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Instruction Type, Reconfiguration and Execution" ID="ID_340663011" CREATED="1411611274379" MODIFIED="1411611274379" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="70" object_id="6114292036525856291" object_number="3699"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation" ID="ID_446919748" CREATED="1411611274365" MODIFIED="1411611274365" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="70" object_id="1903375076987764630" object_number="3700"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_1111928271" CREATED="1411611274349" MODIFIED="1411611274349" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="70" object_id="4584578221303160309" object_number="3701"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Piperench (1999)" FOLDED="true" ID="ID_1405496398" CREATED="1411611274268" MODIFIED="1411611274268" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="71" object_id="775063456382365104" object_number="3702"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling" ID="ID_278964390" CREATED="1411611274332" MODIFIED="1411611274332" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="71" object_id="7554315259092164790" object_number="3703"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Reconfigurable System and Granularity" ID="ID_176745419" CREATED="1411611274317" MODIFIED="1411611274317" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="71" object_id="4197337545923212160" object_number="3704"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Instruction Type, Reconfiguration and Execution" ID="ID_1247497462" CREATED="1411611274304" MODIFIED="1411611274304" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="73" object_id="1785181381432976453" object_number="3705"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation" ID="ID_599412515" CREATED="1411611274288" MODIFIED="1411611274289" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="74" object_id="522812613533587494" object_number="3706"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_1753467298" CREATED="1411611274265" MODIFIED="1411611274265" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="74" object_id="5567769794789560391" object_number="3707"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Molen" FOLDED="true" ID="ID_1772585637" CREATED="1411611274206" MODIFIED="1411611274206" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="75" object_id="4547547477086184423" object_number="3708"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling, Reconfigurable System and Granularity" ID="ID_1630489880" CREATED="1411611274249" MODIFIED="1411611274249" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="75" object_id="3954530003523062959" object_number="3709"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Instruction Type, Reconfiguration and Execution" ID="ID_1178275315" CREATED="1411611274231" MODIFIED="1411611274231" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="75" object_id="9025653050931148677" object_number="3710"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation" ID="ID_568218449" CREATED="1411611274217" MODIFIED="1411611274217" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="76" object_id="6064864611885549151" object_number="3711"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_210622345" CREATED="1411611274203" MODIFIED="1411611274204" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="76" object_id="5198464129563756201" object_number="3712"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Morphosys" FOLDED="true" ID="ID_1664296611" CREATED="1411611274133" MODIFIED="1411611274133" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="77" object_id="8111718245450685416" object_number="3713"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling, Reconfigurable System and Granularity" ID="ID_1558740128" CREATED="1411611274192" MODIFIED="1411611274192" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="77" object_id="78047011968173949" object_number="3714"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Instruction Type, Reconfiguration and Execution" ID="ID_4878242" CREATED="1411611274173" MODIFIED="1411611274173" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="79" object_id="6390571507422385262" object_number="3715"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation " ID="ID_1618454088" CREATED="1411611274150" MODIFIED="1411611274150" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="79" object_id="6982931299923528022" object_number="3716"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_461880229" CREATED="1411611274131" MODIFIED="1411611274131" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="79" object_id="3070953303627621031" object_number="3717"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="ADRES" FOLDED="true" ID="ID_1880359612" CREATED="1411611274061" MODIFIED="1411611274061" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="80" object_id="6829200368012919951" object_number="3718"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling" ID="ID_1667215952" CREATED="1411611274112" MODIFIED="1411611274112" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="80" object_id="5306672518332028418" object_number="3719"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Reconfigurable System, Granularity, Instruction Type, Reconfiguration and Execution" ID="ID_968019682" CREATED="1411611274096" MODIFIED="1411611274097" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="80" object_id="6085475970180928881" object_number="3720"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation " ID="ID_913680669" CREATED="1411611274077" MODIFIED="1411611274078" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="81" object_id="3802278132876786660" object_number="3721"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_1229668110" CREATED="1411611274059" MODIFIED="1411611274059" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="81" object_id="7602880417965077582" object_number="3722"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Concise" FOLDED="true" ID="ID_1602631758" CREATED="1411611273998" MODIFIED="1411611273999" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="82" object_id="496628585550451469" object_number="3723"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling and Granularity" ID="ID_1961233028" CREATED="1411611274043" MODIFIED="1411611274043" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="82" object_id="7827076060676644013" object_number="3724"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Reconfigurable System, Instruction Type, Reconfiguration and Execution" ID="ID_1559392232" CREATED="1411611274025" MODIFIED="1411611274025" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="82" object_id="4453528950377403161" object_number="3725"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation" ID="ID_906411696" CREATED="1411611274009" MODIFIED="1411611274009" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="83" object_id="5288393233067947423" object_number="3726"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_1268689815" CREATED="1411611273996" MODIFIED="1411611273996" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="83" object_id="8459293271429638691" object_number="3727"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="PACT-XPP" FOLDED="true" ID="ID_731972551" CREATED="1411611273931" MODIFIED="1411611273931" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="83" object_id="3834933155781864752" object_number="3728"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling" ID="ID_643026580" CREATED="1411611273984" MODIFIED="1411611273984" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="84" object_id="250248676329534084" object_number="3729"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Reconfigurable System, Granularity, Instruction Type" ID="ID_941887141" CREATED="1411611273972" MODIFIED="1411611273972" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="84" object_id="1476781792760420601" object_number="3730"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Reconfiguration and Execution" ID="ID_1486926048" CREATED="1411611273961" MODIFIED="1411611273961" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="85" object_id="7819521788865807033" object_number="3731"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation" ID="ID_757854188" CREATED="1411611273946" MODIFIED="1411611273947" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="86" object_id="5354795483685752274" object_number="3732"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_1018164612" CREATED="1411611273929" MODIFIED="1411611273929" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="86" object_id="7750845334160349538" object_number="3733"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="RAW" FOLDED="true" ID="ID_22834972" CREATED="1411611273845" MODIFIED="1411611273845" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="87" object_id="5320032354070347942" object_number="3734"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling" ID="ID_418723088" CREATED="1411611273912" MODIFIED="1411611273913" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="87" object_id="1267860316013496167" object_number="3735"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Reconfigurable System and Granularity" ID="ID_1927961609" CREATED="1411611273894" MODIFIED="1411611273894" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="87" object_id="8975342359038796383" object_number="3736"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Instruction Type, Reconfiguration and Execution" ID="ID_839150534" CREATED="1411611273879" MODIFIED="1411611273879" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="88" object_id="3467718009116023349" object_number="3737"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation" ID="ID_1704087770" CREATED="1411611273861" MODIFIED="1411611273861" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="88" object_id="2476539790401390847" object_number="3738"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_847791035" CREATED="1411611273843" MODIFIED="1411611273843" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="88" object_id="6743099597405480998" object_number="3739"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Onechip" FOLDED="true" ID="ID_188257862" CREATED="1411611273763" MODIFIED="1411611273764" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="89" object_id="3320802872626239440" object_number="3740"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling" ID="ID_195894792" CREATED="1411611273824" MODIFIED="1411611273824" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="89" object_id="4128464638472405247" object_number="3741"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Reconfigurable System and Granularity" ID="ID_626662623" CREATED="1411611273808" MODIFIED="1411611273808" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="89" object_id="2161067461416532148" object_number="3742"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation" ID="ID_41792824" CREATED="1411611273794" MODIFIED="1411611273794" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="90" object_id="7139253304299218067" object_number="3743"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Instruction Type, Reconfiguration and Execution" ID="ID_1380739675" CREATED="1411611273780" MODIFIED="1411611273780" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="90" object_id="3895971702176372886" object_number="3744"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_1398870356" CREATED="1411611273762" MODIFIED="1411611273762" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="90" object_id="2593247301183472004" object_number="3745"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Chess" FOLDED="true" ID="ID_221746994" CREATED="1411611273723" MODIFIED="1411611273723" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="90" object_id="4021600204668074241" object_number="3746"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling, Reconfigurable System, Granularity, Instruction Type, Reconfiguration and Execution" ID="ID_1894716344" CREATED="1411611273740" MODIFIED="1411611273741" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="90" object_id="8776200169780649513" object_number="3747"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation, and Evaluation" ID="ID_782812701" CREATED="1411611273720" MODIFIED="1411611273720" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="92" object_id="6395356855673964751" object_number="3748"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="PRISM I" FOLDED="true" ID="ID_1638154838" CREATED="1411611273686" MODIFIED="1411611273686" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="92" object_id="5562700991220559243" object_number="3749"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling, Reconfigurable System, Granularity, Instruction Type, Reconfiguration and Execution" ID="ID_642461980" CREATED="1411611273706" MODIFIED="1411611273706" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="92" object_id="5113125722596152825" object_number="3750"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation " ID="ID_657471915" CREATED="1411611273696" MODIFIED="1411611273696" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="92" object_id="3962556899145626250" object_number="3751"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_316986900" CREATED="1411611273684" MODIFIED="1411611273684" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="92" object_id="8456741497554537102" object_number="3752"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="PRISM II" FOLDED="true" ID="ID_1297008574" CREATED="1411611273173" MODIFIED="1411611273173" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="92" object_id="457071357696750365" object_number="3753"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling" ID="ID_8007303" CREATED="1411611273231" MODIFIED="1411611273231" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="93" object_id="4505310965862368959" object_number="3754"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Reconfigurable System, Granularity, Instruction Type, Reconfiguration and Execution" ID="ID_1053219608" CREATED="1411611273210" MODIFIED="1411611273210" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="93" object_id="1238690232655240631" object_number="3755"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation " ID="ID_1895462305" CREATED="1411611273189" MODIFIED="1411611273189" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="94" object_id="8275365299931695639" object_number="3756"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_165944982" CREATED="1411611273171" MODIFIED="1411611273171" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="94" object_id="6322010140502450884" object_number="3757"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Nano" FOLDED="true" ID="ID_278914084" CREATED="1411611273100" MODIFIED="1411611273100" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="94" object_id="4683307707758689735" object_number="3758"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="RU Coupling" ID="ID_1932734194" CREATED="1411611273152" MODIFIED="1411611273152" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="94" object_id="4034698454512510034" object_number="3759"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Reconfigurable System, Granularity, Instruction Type, Reconfiguration and Execution" ID="ID_1426935008" CREATED="1411611273136" MODIFIED="1411611273136" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="94" object_id="3471829048651797023" object_number="3760"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Code Analysis and Transformation" ID="ID_353250159" CREATED="1411611273119" MODIFIED="1411611273119" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="95" object_id="7696978567807892941" object_number="3761"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_1041289073" CREATED="1411611273098" MODIFIED="1411611273098" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="95" object_id="5847481026685337881" object_number="3762"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="Recent Dataflow Architectures" ID="ID_1473180518" CREATED="1411611273089" MODIFIED="1411611273089" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="95" object_id="540711102995465699" object_number="3763"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Summary and Comparative Tables" FOLDED="true" ID="ID_860686064" CREATED="1411611273057" MODIFIED="1411611273057" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="97" object_id="5509354262454544400" object_number="3764"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Other Reconfigurable Architectures" ID="ID_1827937392" CREATED="1411611273074" MODIFIED="1411611273074" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="97" object_id="6808034334518070406" object_number="3765"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Benchmarks" ID="ID_1915624505" CREATED="1411611273055" MODIFIED="1411611273055" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="98" object_id="6052309774516062862" object_number="3766"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="References" ID="ID_1969630000" CREATED="1411611273038" MODIFIED="1411611273038" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="103" object_id="1258812215847630608" object_number="3767"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Dynamic Optimization Techniques" FOLDED="true" ID="ID_1763194481" CREATED="1411611272740" MODIFIED="1411611272740" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="108" object_id="9124419045692305474" object_number="3768"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Introduction" ID="ID_1337515212" CREATED="1411611273025" MODIFIED="1411611273025" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="108" object_id="7234312879871507584" object_number="3769"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Binary Translation" FOLDED="true" ID="ID_1940992837" CREATED="1411611272821" MODIFIED="1411611272821" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="108" object_id="1506827308127121424" object_number="3770"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Main Motivations" ID="ID_751514933" CREATED="1411611273010" MODIFIED="1411611273010" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="108" object_id="8997635488996484066" object_number="3771"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Basic Concepts" ID="ID_1122117137" CREATED="1411611272996" MODIFIED="1411611272996" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="110" object_id="7816947541144836675" object_number="3772"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Challenges" FOLDED="true" ID="ID_464674703" CREATED="1411611272908" MODIFIED="1411611272908" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="112" object_id="1649888096340838093" object_number="3773"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Register Mapping" ID="ID_1553341430" CREATED="1411611272980" MODIFIED="1411611272980" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="112" object_id="1075729888137270238" object_number="3774"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Memory Mapped I/O" ID="ID_1060176904" CREATED="1411611272966" MODIFIED="1411611272966" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="112" object_id="8597554814737218054" object_number="3775"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Atomic Instructions" ID="ID_991787713" CREATED="1411611272946" MODIFIED="1411611272946" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="112" object_id="8933319457042126096" object_number="3776"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Issues Related to the Code" ID="ID_1105346423" CREATED="1411611272923" MODIFIED="1411611272923" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="113" object_id="8905847849763495490" object_number="3777"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="OS Emulation" ID="ID_1407945536" CREATED="1411611272906" MODIFIED="1411611272906" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="113" object_id="7167842848432053445" object_number="3778"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Examples" FOLDED="true" ID="ID_916156273" CREATED="1411611272818" MODIFIED="1411611272818" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="113" object_id="2470474882463693577" object_number="3779"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="DAISY" ID="ID_421091148" CREATED="1411611272886" MODIFIED="1411611272886" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="115" object_id="8765973503416552281" object_number="3780"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="VEST" ID="ID_747084368" CREATED="1411611272870" MODIFIED="1411611272870" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="116" object_id="2271810317541418422" object_number="3781"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="DYNAMO" ID="ID_1296918227" CREATED="1411611272853" MODIFIED="1411611272853" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="118" object_id="2361301900268041831" object_number="3782"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Transmeta Crusoe" ID="ID_149647445" CREATED="1411611272836" MODIFIED="1411611272836" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="119" object_id="5241070170902517403" object_number="3783"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="FX!32" ID="ID_426277924" CREATED="1411611272816" MODIFIED="1411611272816" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="120" object_id="2493816316952782784" object_number="3784"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
</node>
<node TEXT="Reuse" FOLDED="true" ID="ID_352002474" CREATED="1411611272755" MODIFIED="1411611272755" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="122" object_id="2758476634368159297" object_number="3785"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Instruction Reuse" ID="ID_52943354" CREATED="1411611272805" MODIFIED="1411611272805" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="122" object_id="5155021661050984824" object_number="3786"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Value Prediction" ID="ID_1589720232" CREATED="1411611272793" MODIFIED="1411611272793" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="123" object_id="4640344098255785165" object_number="3787"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Block Reuse" ID="ID_1888380119" CREATED="1411611272785" MODIFIED="1411611272785" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="124" object_id="2879995196183372058" object_number="3788"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Trace Reuse" ID="ID_821104736" CREATED="1411611272770" MODIFIED="1411611272770" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="125" object_id="439454368007781758" object_number="3789"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Dynamic Trace Memoization and RST" ID="ID_94297442" CREATED="1411611272753" MODIFIED="1411611272753" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="127" object_id="7016229147538906107" object_number="3790"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="References" ID="ID_1390491920" CREATED="1411611272737" MODIFIED="1411611272737" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="128" object_id="2636770515225761874" object_number="3791"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Dynamic Detection and Reconfiguration" FOLDED="true" ID="ID_1141082785" CREATED="1411611272603" MODIFIED="1411611272604" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="131" object_id="2129009903879966380" object_number="3792"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Warp Processing" FOLDED="true" ID="ID_129019590" CREATED="1411611272688" MODIFIED="1411611272688" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="131" object_id="9201130299820383176" object_number="3793"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="The Reconfigurable Array" ID="ID_648493305" CREATED="1411611272726" MODIFIED="1411611272726" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="132" object_id="7974612045231065481" object_number="3794"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="How Translation Works" ID="ID_685974040" CREATED="1411611272707" MODIFIED="1411611272707" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="133" object_id="1660155425903780033" object_number="3795"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_390725146" CREATED="1411611272682" MODIFIED="1411611272682" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="135" object_id="8427694333292315758" object_number="3796"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Configurable Compute Array" FOLDED="true" ID="ID_1913106286" CREATED="1411611272634" MODIFIED="1411611272634" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="136" object_id="2956859884437170816" object_number="3797"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="The Reconfigurable Array" ID="ID_1346011634" CREATED="1411611272668" MODIFIED="1411611272668" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="136" object_id="8995676399463334793" object_number="3798"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Instruction Translator" ID="ID_493006605" CREATED="1411611272649" MODIFIED="1411611272649" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="137" object_id="7335457503590216912" object_number="3799"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Evaluation" ID="ID_1475127824" CREATED="1411611272632" MODIFIED="1411611272632" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="140" object_id="3031274678195550027" object_number="3800"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Drawbacks" ID="ID_1100631703" CREATED="1411611272621" MODIFIED="1411611272622" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="140" object_id="2239066229452177989" object_number="3801"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="References" ID="ID_526759653" CREATED="1411611272600" MODIFIED="1411611272600" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="141" object_id="5968055477495966072" object_number="3802"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="The DIM Reconfigurable System" FOLDED="true" ID="ID_1993785465" CREATED="1411611272331" MODIFIED="1411611272331" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="143" object_id="6634879886283852954" object_number="3803"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Introduction" FOLDED="true" ID="ID_1159052851" CREATED="1411611272584" MODIFIED="1411611272584" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="143" object_id="2111150536556931423" object_number="3804"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="General System Overview" ID="ID_1074412562" CREATED="1411611272582" MODIFIED="1411611272582" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="145" object_id="2514203765775767865" object_number="3805"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="The Reconfigurable Array in Details" ID="ID_1110969401" CREATED="1411611272562" MODIFIED="1411611272563" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="146" object_id="6045253400048175395" object_number="3806"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Translation, Reconfiguration and Execution" ID="ID_898988637" CREATED="1411611272549" MODIFIED="1411611272549" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="147" object_id="2178915771138659290" object_number="3807"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="The BT Algorithm in Details" FOLDED="true" ID="ID_732109254" CREATED="1411611272469" MODIFIED="1411611272469" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="150" object_id="4896188488448417335" object_number="3808"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Data Structure" ID="ID_1096857917" CREATED="1411611272536" MODIFIED="1411611272536" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="150" object_id="830345303179817283" object_number="3809"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="How It Works" ID="ID_628037731" CREATED="1411611272524" MODIFIED="1411611272525" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="151" object_id="9088968853610370792" object_number="3810"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Additional Extensions" ID="ID_1283535794" CREATED="1411611272502" MODIFIED="1411611272502" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="152" object_id="4615117956657544237" object_number="3811"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Handling False Dependencies" ID="ID_1297907414" CREATED="1411611272487" MODIFIED="1411611272488" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="154" object_id="6217293504411784980" object_number="3812"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Speculative Execution" ID="ID_1948761308" CREATED="1411611272466" MODIFIED="1411611272466" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="155" object_id="1023315996758199879" object_number="3813"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Case Studies" FOLDED="true" ID="ID_227020571" CREATED="1411611272423" MODIFIED="1411611272423" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="157" object_id="4876398517072506360" object_number="3814"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Coupling the Array to a Superscalar Processor" ID="ID_1011774418" CREATED="1411611272453" MODIFIED="1411611272453" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="157" object_id="5096349976782182228" object_number="3815"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Coupling the Array to the MIPS R3000 Processor" ID="ID_1047639672" CREATED="1411611272439" MODIFIED="1411611272440" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="161" object_id="8559795002973493031" object_number="3816"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Final Considerations" ID="ID_1558542098" CREATED="1411611272420" MODIFIED="1411611272420" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="166" object_id="7744233301066544239" object_number="3817"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="DIM in Stack Machines" ID="ID_1829015767" CREATED="1411611272413" MODIFIED="1411611272414" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="167" object_id="7739745340389841047" object_number="3818"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="On-Going and Future Works" FOLDED="true" ID="ID_1097376534" CREATED="1411611272348" MODIFIED="1411611272348" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="168" object_id="9156654989862467951" object_number="3819"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="First Studies on the Ideal Shape of the Reconfigurable Array" ID="ID_1182495415" CREATED="1411611272397" MODIFIED="1411611272398" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="168" object_id="8476954563146592214" object_number="3820"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Sleep Transistors" ID="ID_1422655738" CREATED="1411611272386" MODIFIED="1411611272386" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="170" object_id="1169604048777555557" object_number="3821"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Speculation of Variable Length" ID="ID_1622022876" CREATED="1411611272373" MODIFIED="1411611272373" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="171" object_id="2849297867080130650" object_number="3822"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="DSP, SIMD and Other Extensions" ID="ID_1738318029" CREATED="1411611272357" MODIFIED="1411611272357" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="171" object_id="8828462498752045890" object_number="3823"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Design Space to Be Explored" ID="ID_1040139226" CREATED="1411611272343" MODIFIED="1411611272343" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="171" object_id="5689626680471852277" object_number="3824"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="References" ID="ID_1373618588" CREATED="1411611272328" MODIFIED="1411611272328" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="171" object_id="3339310900995087254" object_number="3825"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Conclusions and Future Trends" FOLDED="true" ID="ID_207148261" CREATED="1411611272191" MODIFIED="1411611272191" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="174" object_id="2727713535971305063" object_number="3826"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Introduction" ID="ID_923820531" CREATED="1411611272314" MODIFIED="1411611272314" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="174" object_id="2635917845002450035" object_number="3827"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Decreasing the Routing Area of Reconfigurable Systems" ID="ID_963247452" CREATED="1411611272305" MODIFIED="1411611272305" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="174" object_id="5924341545088743693" object_number="3828"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Measuring the Impact of the OS in Reconfigurable Systems" ID="ID_1790110346" CREATED="1411611272296" MODIFIED="1411611272296" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="176" object_id="4118709119801558640" object_number="3829"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Reconfigurable Systems to Increase the Yield" ID="ID_193595773" CREATED="1411611272287" MODIFIED="1411611272287" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="177" object_id="530794646701753272" object_number="3830"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Study of the Area Overhead with Technology Scaling and Future Technologies" ID="ID_1680780183" CREATED="1411611272276" MODIFIED="1411611272276" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="178" object_id="3808809379726910921" object_number="3831"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Scheduling Targeting to Low-power" ID="ID_1079410491" CREATED="1411611272263" MODIFIED="1411611272263" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="179" object_id="332502637990195609" object_number="3832"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Granularity-Comparisons" ID="ID_1286973837" CREATED="1411611272250" MODIFIED="1411611272251" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="179" object_id="1070734871541973668" object_number="3833"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="Reconfigurable Systems Attacking Different Levels of Instruction Granularity" FOLDED="true" ID="ID_1986221019" CREATED="1411611272223" MODIFIED="1411611272223" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="179" object_id="7675592374805655896" object_number="3834"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
<node TEXT="Multithreading" ID="ID_1003808526" CREATED="1411611272237" MODIFIED="1411611272237" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="179" object_id="5209065938761665390" object_number="3835"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="CMP" ID="ID_1144993191" CREATED="1411611272219" MODIFIED="1411611272220" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="181" object_id="5187001969823277891" object_number="3836"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Final Considerations" ID="ID_1530150922" CREATED="1411611272204" MODIFIED="1411611272204" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="183" object_id="7505200306969678692" object_number="3837"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="References" ID="ID_1730977936" CREATED="1411611272183" MODIFIED="1411611272184" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="183" object_id="343493966616213667" object_number="3838"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Index" ID="ID_1932823843" CREATED="1411611272171" MODIFIED="1411611272171" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-90-481-3913-2.pdf">
<pdf_annotation type="BOOKMARK" page="185" object_id="2813382053892300590" object_number="3839"/>
<attribute NAME="authors" VALUE="Beck, Antonio Carlos Schneider and Carro, Luigi and Carro, Luigi"/>
<attribute NAME="title" VALUE="Dynamic Reconfigurable Architectures and Transparent Optimization Techniques: Automatic Acceleration of Software Execution"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="FPGA IMPLEMENTATION OF A RECONFIGURABLE MICROPROCESSOR" ID="ID_235941726" CREATED="1411836923941" MODIFIED="1413321727153" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/00590366.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="7F23218AB04D38EBB9DBC8D1609E319238B639365EFA83D746F2F3D44A83">
    <pdf_title>- -</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="590366"/>
<attribute NAME="authors" VALUE="Davidson, J."/>
<attribute NAME="title" VALUE="FPGA implementation of a reconfigurable microprocessor"/>
<attribute NAME="year" VALUE="1993"/>
</node>
</node>
<node TEXT="Radia&#xe7;&#xe3;o e Efeitos" POSITION="right" ID="ID_1382318753" CREATED="1377254985251" MODIFIED="1428262157094" DCR_PRIVACY_LEVEL="DEMO">
<edge COLOR="#7c0000"/>
<node TEXT="Radiation Effects in Si-NW GAA FET and CMOSInverter: A TCAD Simulation Study" ID="ID_368276847" CREATED="1411247614562" MODIFIED="1413321727133" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06166873.pdf" MOVED="1411878920151">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="D4D852F99AB0D925364677F4A756C5A8FAB3037A8D28642BF5470F141F1E13E">
    <pdf_title>Radiation Effects in Si-NW GAA FET and CMOS Inverter: A TCAD Simulation Study</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6166873"/>
<attribute NAME="journal" VALUE="Electron Devices, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Kaushal, G. and Rathod, S.S. and Maheshwaram, S. and Manhas, S. K. and Saxena, A K. and Dasgupta, S."/>
<attribute NAME="title" VALUE="Radiation Effects in Si-NW GAA FET and CMOS Inverter: A TCAD Simulation Study"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="The Study of the Transient Radiation Effects on Electronic Devices caused by Pulsed High Energy Gama-Ray" FOLDED="true" ID="ID_1402581234" CREATED="1411247614643" MODIFIED="1413321727117" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06393319.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="E4F37017881C199A537B67BBDDA677836036D7278486FF19B4F794A4728E9C">
    <pdf_title>The Study of the transient radiation effects on electronic devices caused by pulsed high energy gamma-ray</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6393319"/>
<attribute NAME="authors" VALUE="Seung-Chan Oh and Nam-Ho Lee and Heung-Ho Lee"/>
<attribute NAME="title" VALUE="The study of the transient radiation effects on electronic devices caused by pulsed high energy gamma-ray"/>
<attribute NAME="year" VALUE="2012"/>
<node TEXT="978-89-93215-04-5 95560/12/$15 &#x24d2;ICROS" ID="ID_1620288450" CREATED="1411247614636" MODIFIED="1411247614637" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06393319.pdf">
<pdf_annotation type="COMMENT" page="1" object_id="3169292198200091131" object_number="5390" document_hash="E4F37017881C199A537B67BBDDA677836036D7278486FF19B4F794A4728E9C">
    <pdf_title>The Study of the transient radiation effects on electronic devices caused by pulsed high energy gamma-ray</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Seung-Chan Oh and Nam-Ho Lee and Heung-Ho Lee"/>
<attribute NAME="title" VALUE="The study of the transient radiation effects on electronic devices caused by pulsed high energy gamma-ray"/>
<attribute NAME="year" VALUE="2012"/>
</node>
</node>
<node TEXT="Effects of Space Weather on Technology Infrastructure" ID="ID_1478385227" CREATED="1411611275269" MODIFIED="1413321727100" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4020-2754-3.pdf">
<pdf_annotation type="PDF_FILE" object_id="0"/>
<attribute NAME="key" VALUE="Baker2004"/>
<attribute NAME="journal" VALUE="Space Weather"/>
<attribute NAME="authors" VALUE="Baker, DN and Daly, Eamonn and Daglis, Ioannis and Kappenman, John G and Panasyuk, Mikhail"/>
<attribute NAME="title" VALUE="Effects of space weather on technology infrastructure"/>
<attribute NAME="year" VALUE="2004"/>
</node>
<node TEXT="THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS RELIABILITY" FOLDED="true" ID="ID_1065110152" CREATED="1411539430641" MODIFIED="1413321727086" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sierawski"/>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="DEDICATION" ID="ID_548237897" CREATED="1411539431419" MODIFIED="1411539431419" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="3" object_id="1986454600388620550" object_number="7" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="ACKNOWLEDGEMENTS" ID="ID_1560809412" CREATED="1411539431410" MODIFIED="1411539431410" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="4" object_id="725433042852303360" object_number="11" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="TABLE OF CONTENTS" ID="ID_36163837" CREATED="1411539431400" MODIFIED="1411539431400" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="5" object_id="8639638169784856269" object_number="15" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="LIST OF TABLES" ID="ID_806793567" CREATED="1411539431391" MODIFIED="1411539431391" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="8" object_id="8275505594006140748" object_number="19" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="LIST OF FIGURES" ID="ID_1762462215" CREATED="1411539431380" MODIFIED="1411539431381" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="9" object_id="3094408252241416631" object_number="23" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="I.  Introduction" FOLDED="true" ID="ID_951652527" CREATED="1411539431276" MODIFIED="1411539431276" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="13" object_id="5035175155978832479" object_number="27" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" High-Reliability Applications" ID="ID_60359850" CREATED="1411539431368" MODIFIED="1411539431368" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="14" object_id="7462611339188845373" object_number="31" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Quantitative Assessment of Reliability" ID="ID_1370225415" CREATED="1411539431354" MODIFIED="1411539431354" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="16" object_id="5825854461227274707" object_number="35" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Requirements on Reliability" ID="ID_678335889" CREATED="1411539431342" MODIFIED="1411539431342" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="17" object_id="6305668395750336397" object_number="39" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" SEU Mechanisms" ID="ID_1297850538" CREATED="1411539431332" MODIFIED="1411539431333" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="18" object_id="4260647317643884382" object_number="43" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Mitigation" ID="ID_553781714" CREATED="1411539431321" MODIFIED="1411539431321" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="21" object_id="4387477731586638590" object_number="47" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Background Work" FOLDED="true" ID="ID_107736457" CREATED="1411539431288" MODIFIED="1411539431289" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="22" object_id="2986513693136853719" object_number="51" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Trend in Single Event Sensitivity" ID="ID_1582948086" CREATED="1411539431308" MODIFIED="1411539431308" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="29" object_id="747639698743975215" object_number="55" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" The Onset of Proton Direct Ionization Upsets" ID="ID_704268703" CREATED="1411539431286" MODIFIED="1411539431286" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="31" object_id="4244617227023141865" object_number="59" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT=" Conclusions" ID="ID_198233441" CREATED="1411539431274" MODIFIED="1411539431275" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="32" object_id="1366855802230453179" object_number="63" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="II.  Physical Processes" FOLDED="true" ID="ID_589766435" CREATED="1411539431083" MODIFIED="1411539431083" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="34" object_id="4230179365090260051" object_number="67" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Electronic Interactions" FOLDED="true" ID="ID_1879701809" CREATED="1411539431247" MODIFIED="1411539431247" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="35" object_id="5755347021521399450" object_number="71" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Electronic Stopping" ID="ID_343527903" CREATED="1411539431260" MODIFIED="1411539431260" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="35" object_id="494864746297875673" object_number="75" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Electron Stripping" ID="ID_1709683802" CREATED="1411539431245" MODIFIED="1411539431245" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="36" object_id="6003601012608075799" object_number="79" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT=" Range" ID="ID_1903736105" CREATED="1411539431233" MODIFIED="1411539431233" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="38" object_id="3569412358948656843" object_number="83" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Nuclear Interactions" FOLDED="true" ID="ID_833373290" CREATED="1411539431128" MODIFIED="1411539431128" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="38" object_id="1891363686176373353" object_number="87" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Coulomb Scattering" ID="ID_1513524490" CREATED="1411539431221" MODIFIED="1411539431222" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="40" object_id="2108948252530750511" object_number="91" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Nuclear Elastic Scattering" ID="ID_1718255336" CREATED="1411539431205" MODIFIED="1411539431205" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="40" object_id="3941543586449960177" object_number="95" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Nuclear Inelastic Scattering" ID="ID_1748372295" CREATED="1411539431171" MODIFIED="1411539431171" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="41" object_id="5499252083565664397" object_number="99" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Spallation" ID="ID_721940751" CREATED="1411539431155" MODIFIED="1411539431155" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="41" object_id="7903627866358594319" object_number="103" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Pion Production" ID="ID_1930988071" CREATED="1411539431139" MODIFIED="1411539431139" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="41" object_id="2901803657965194328" object_number="107" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Capture" ID="ID_1195527394" CREATED="1411539431126" MODIFIED="1411539431126" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="42" object_id="3132559176184762017" object_number="111" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT=" Decay" FOLDED="true" ID="ID_1857837709" CREATED="1411539431096" MODIFIED="1411539431096" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="42" object_id="8483189838095604980" object_number="115" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Pion Decay" ID="ID_471552212" CREATED="1411539431112" MODIFIED="1411539431112" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="42" object_id="3494793929526962202" object_number="119" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Muon Decay" ID="ID_1665855931" CREATED="1411539431093" MODIFIED="1411539431093" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="43" object_id="6061941058383639400" object_number="123" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT=" Conclusions" ID="ID_1633616541" CREATED="1411539431081" MODIFIED="1411539431081" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="43" object_id="134235385235607098" object_number="127" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="III.  Radiation Environments" FOLDED="true" ID="ID_386405291" CREATED="1411539430985" MODIFIED="1411539430985" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="45" object_id="2548998950685207458" object_number="131" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Extraterrestrial Environments" FOLDED="true" ID="ID_1008664471" CREATED="1411539431044" MODIFIED="1411539431044" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="46" object_id="7969479227871706991" object_number="135" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Interplanetary Space" ID="ID_1670698533" CREATED="1411539431060" MODIFIED="1411539431060" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="46" object_id="5828884193149277793" object_number="139" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Near Earth" ID="ID_669038072" CREATED="1411539431041" MODIFIED="1411539431041" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="47" object_id="8417047383770046152" object_number="143" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT=" Terrestrial Environments" FOLDED="true" ID="ID_1645092483" CREATED="1411539430996" MODIFIED="1411539430996" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="52" object_id="3963061269768761283" object_number="147" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Neutron Component" ID="ID_69451090" CREATED="1411539431030" MODIFIED="1411539431030" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="55" object_id="6292386660997183122" object_number="151" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Proton Component" ID="ID_39216351" CREATED="1411539431011" MODIFIED="1411539431011" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="55" object_id="5297861583118513259" object_number="155" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Muon Component" ID="ID_1748954386" CREATED="1411539430994" MODIFIED="1411539430994" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="56" object_id="6241416672070289" object_number="159" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT=" Conclusions" ID="ID_388786719" CREATED="1411539430983" MODIFIED="1411539430983" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="58" object_id="6350051938668044110" object_number="163" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="IV.  Accelerated Testing" FOLDED="true" ID="ID_535662549" CREATED="1411539430817" MODIFIED="1411539430817" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="60" object_id="1801027664858960861" object_number="167" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Devices Under Test" ID="ID_1170127168" CREATED="1411539430975" MODIFIED="1411539430975" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="61" object_id="2541331209914071579" object_number="171" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Heavy Ion Accelerated Tests" FOLDED="true" ID="ID_1147723919" CREATED="1411539430956" MODIFIED="1411539430956" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="63" object_id="8253514585346285654" object_number="175" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Accelerated Test Setup" ID="ID_114184108" CREATED="1411539430963" MODIFIED="1411539430963" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="63" object_id="3974724524234394180" object_number="179" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Accelerated Test Results" ID="ID_469697825" CREATED="1411539430954" MODIFIED="1411539430954" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="64" object_id="9045489439377371077" object_number="183" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT=" Proton Accelerated Testing" FOLDED="true" ID="ID_1891397012" CREATED="1411539430928" MODIFIED="1411539430928" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="66" object_id="7309885148738389166" object_number="187" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Accelerated Test Setup" ID="ID_534210909" CREATED="1411539430942" MODIFIED="1411539430942" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="67" object_id="5579874118255937680" object_number="191" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Accelerated Test Results" ID="ID_19947611" CREATED="1411539430925" MODIFIED="1411539430926" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="68" object_id="7643501466018435569" object_number="195" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT=" Muon Accelerated Testing" FOLDED="true" ID="ID_708916291" CREATED="1411539430865" MODIFIED="1411539430865" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="71" object_id="5744955799232667162" object_number="199" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Accelerated Test Setup" ID="ID_1156496607" CREATED="1411539430911" MODIFIED="1411539430911" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="73" object_id="4235114071297314124" object_number="203" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Experimental Validation" ID="ID_1545510784" CREATED="1411539430898" MODIFIED="1411539430898" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="76" object_id="5187581450841916085" object_number="207" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Accelerated Test Results" ID="ID_1843731547" CREATED="1411539430879" MODIFIED="1411539430879" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="78" object_id="1578870726490703912" object_number="211" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Effect of technology" ID="ID_1655668820" CREATED="1411539430864" MODIFIED="1411539430864" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="81" object_id="1786739415219879748" object_number="215" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT=" Hardness Assurance Methods" FOLDED="true" ID="ID_1580716916" CREATED="1411539430832" MODIFIED="1411539430832" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="84" object_id="1340157309769038919" object_number="219" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Recommendations" ID="ID_516802228" CREATED="1411539430850" MODIFIED="1411539430850" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="84" object_id="4059343261570550386" object_number="223" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Low-Energy Proton Testing with a Cyclotron" ID="ID_236741569" CREATED="1411539430829" MODIFIED="1411539430829" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="89" object_id="6882242862552708745" object_number="227" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT=" Conclusions" ID="ID_1955941059" CREATED="1411539430813" MODIFIED="1411539430813" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="91" object_id="3603185063029225865" object_number="231" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="V.  Rate Prediction Analyses" FOLDED="true" ID="ID_1896282543" CREATED="1411539430731" MODIFIED="1411539430731" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="94" object_id="102833849757819995" object_number="235" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Traditional Approaches" ID="ID_1376208982" CREATED="1411539430803" MODIFIED="1411539430803" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="94" object_id="3546651579868407024" object_number="239" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" TCAD and SPICE Analysis" ID="ID_1293281457" CREATED="1411539430792" MODIFIED="1411539430792" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="95" object_id="2950821689174330812" object_number="243" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Radiation Transport Modeling" ID="ID_1661378821" CREATED="1411539430781" MODIFIED="1411539430782" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="98" object_id="8523555637839026756" object_number="247" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Single Event Upset Predictions" FOLDED="true" ID="ID_7831755" CREATED="1411539430748" MODIFIED="1411539430748" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="102" object_id="2116088210800043501" object_number="251" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Proton Response" ID="ID_1604417725" CREATED="1411539430768" MODIFIED="1411539430768" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="103" object_id="6196296645392897553" object_number="255" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Rate Predictions" ID="ID_1307317051" CREATED="1411539430746" MODIFIED="1411539430747" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="105" object_id="8094549216724237493" object_number="259" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT=" Conclusions" ID="ID_382617940" CREATED="1411539430724" MODIFIED="1411539430724" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="109" object_id="1433318075758272301" object_number="263" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="VI.  Implications for Future Devices" FOLDED="true" ID="ID_1260288935" CREATED="1411539430673" MODIFIED="1411539430673" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="111" object_id="3756696354433219150" object_number="267" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" Charge Collection Models" FOLDED="true" ID="ID_1876598956" CREATED="1411539430687" MODIFIED="1411539430687" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="113" object_id="4350500864242498993" object_number="271" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT=" On-Orbit Single Event Upsets" ID="ID_68557773" CREATED="1411539430702" MODIFIED="1411539430702" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="116" object_id="4011360246273503216" object_number="275" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT=" Terrestrial Single Event Upsets" ID="ID_462584090" CREATED="1411539430684" MODIFIED="1411539430684" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="119" object_id="1598612117203232661" object_number="279" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT=" Conclusions" ID="ID_1761743202" CREATED="1411539430671" MODIFIED="1411539430671" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="120" object_id="6735291104731113207" object_number="283" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="VII.  Conclusions" ID="ID_299205861" CREATED="1411539430663" MODIFIED="1411539430663" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="125" object_id="3302900070333455591" object_number="287" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Appendix A: EXPACS Generated Flux Spectra" ID="ID_1758654555" CREATED="1411539430652" MODIFIED="1411539430652" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="128" object_id="3799554695271332019" object_number="291" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="References " ID="ID_385098706" CREATED="1411539430638" MODIFIED="1411539430638" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/etd.pdf">
<pdf_annotation type="BOOKMARK" page="138" object_id="4320276829955624360" object_number="295" document_hash="F5ACD8DE6FF2823ADC269B6479CD29B923F86DFB2D3C5FAF049BC7F91F4CC44">
    <pdf_title>THE ROLE OF SINGLY-CHARGED PARTICLES IN MICROELECTRONICS</pdf_title>
</pdf_annotation>
<attribute NAME="authors" VALUE="Brian Sierawski"/>
<attribute NAME="title" VALUE="The Role of Singly-Charged Particles in Microelectronics Reliability"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="Compendium of Single Event Effects for Candidate Spacecraft Electronics for NASA" ID="ID_1248100795" CREATED="1411247618646" MODIFIED="1413321727076" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06353739.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="DE7C9C241BD457CFC82765F1AF62AFB313D27BC5D56B2ADF87D75170717BFF">
    <pdf_title>Compendium of Single Event Effects for Candidate Spacecraft Electronics for NASA</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="4077277"/>
<attribute NAME="authors" VALUE="O&apos;Bryan, M.V. and Poivey, C. and Kniffin, S.D. and Buchner, S.P. and Ladbury, R.L. and Oldham, T.R. and Howard, J.W. and LaBel, K.A and Sanders, AB. and Berg, M. and Marshall, C.J. and Marshall, P.W. and Kim, H.S. and Dung-Phan, AM. and Hawkins, D.K. and Carts, M.A and Forney, J.D. and Irwin, T. and Seidleck, C.M. and Cox, S.R. and Friendlich, M. and Flanigan, R.J. and Petrick, D. and Powell, W. and Karsh, J. and Baze, M.P."/>
<attribute NAME="title" VALUE="Compendium of Single Event Effects Results for Candidate Spacecraft Electronics for NASA"/>
<attribute NAME="year" VALUE="2006"/>
</node>
<node TEXT="Electromagnetic Interference and Ionizing Radiation Effects on CMOS Devices" ID="ID_865575048" CREATED="1411247618572" MODIFIED="1413321727065" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06204100.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="40F3BD4CA8D111EFF4AB1117A09042324658F5F35C155EAF4E1AE4551AF14AF4">
    <pdf_title>Electromagnetic Interference and Ionizing Radiation Effects on CMOS Devices</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6204100"/>
<attribute NAME="journal" VALUE="Plasma Science, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Estep, N.A and Petrosky, J.C. and McClory, J.W. and Kim, Y. and Terzuoli, AJ."/>
<attribute NAME="title" VALUE="Electromagnetic Interference and Ionizing Radiation Effects on CMOS Devices"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Total Ionizing Dose Effects in MOS and Low-Dose-Rate-Sensitive Linear-Bipolar Devices" ID="ID_1948641765" CREATED="1411247618578" MODIFIED="1413321727054" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06522833.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="2EFE6BA933F61650DD8C392DAD8143B6AFB371DC3FCE47529B5238B5F1B5B">
    <pdf_title>Total Ionizing Dose Effects in MOS and Low-Dose-Rate-Sensitive Linear-Bipolar Devices</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6522833"/>
<attribute NAME="journal" VALUE="Nuclear Science, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Fleetwood, D.M."/>
<attribute NAME="title" VALUE="Total Ionizing Dose Effects in MOS and Low-Dose-Rate-Sensitive Linear-Bipolar Devices"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="Radiation Effects on Embedded Systems" ID="ID_1149820032" CREATED="1411539417733" MODIFIED="1413321727042" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4020-5646-8.pdf">
<pdf_annotation type="PDF_FILE" object_id="0"/>
<attribute NAME="key" VALUE="Velazco2007"/>
<attribute NAME="authors" VALUE="Velazco, Raoul and Fouillat, Pascal and da Luz Reis, Ricardo Augusto"/>
<attribute NAME="title" VALUE="Radiation effects on embedded systems"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Ultra-Wideband, Short Pulse Electromagnetics 9" ID="ID_949771980" CREATED="1411611272152" MODIFIED="1413321727030" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-0-387-77845-7.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="F0EFC45435515DCCC3A19562C3CCC565FD7FA26FE3D29E921E2E1E5CE51D3E">
    <pdf_title>Ultra-Wideband, Short Pulse Electromagnetics 9</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="F.Sabath2010"/>
<attribute NAME="title" VALUE="Ultra-Wideband, Short Pulse Electromagnetics 9"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft" ID="ID_218977545" CREATED="1411611277971" MODIFIED="1428182312665" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<icon BUILTIN="button_ok"/>
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="Soft Errors in Modern Electronic Systems" FOLDED="true" ID="ID_930099762" CREATED="1411611275312" MODIFIED="1413321727007" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="PDF_FILE" object_id="0"/>
<attribute NAME="key" VALUE="Nicolaidis2011"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="Soft Errors in Modern Electronic Systems" ID="ID_52080828" CREATED="1411611275504" MODIFIED="1411611275504" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="4" object_id="9168383112971903320" object_number="4062"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Foreword" ID="ID_1438744658" CREATED="1411611275495" MODIFIED="1411611275495" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="6" object_id="1851227444392265332" object_number="4063"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Preface" ID="ID_266365052" CREATED="1411611275485" MODIFIED="1411611275486" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="10" object_id="4301024322456053092" object_number="4064"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Purpose" ID="ID_786008118" CREATED="1411611275473" MODIFIED="1411611275473" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="12" object_id="3238791392059585112" object_number="4065"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Acknowledgments" ID="ID_1587439118" CREATED="1411611275465" MODIFIED="1411611275465" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="14" object_id="4557709469154828486" object_number="4066"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Contents" ID="ID_336359198" CREATED="1411611275453" MODIFIED="1411611275453" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="16" object_id="8100574064628684589" object_number="4067"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Contributors" ID="ID_350020459" CREATED="1411611275443" MODIFIED="1411611275443" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="18" object_id="3772081554454503464" object_number="4068"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Chapter 1: Soft Errors from Space to Ground: Historical Overview, Empirical Evidence, and Future Trends" ID="ID_471627088" CREATED="1411611275428" MODIFIED="1411611275428" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="20" object_id="5262288717346362165" object_number="4069"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Chapter 2: Single Event Effects: Mechanisms and Classification" ID="ID_1690601147" CREATED="1411611275418" MODIFIED="1411611275419" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="45" object_id="4544531272852027089" object_number="4071"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Chapter 3: JEDEC Standards on Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray Induced Soft Errors" ID="ID_1207170157" CREATED="1411611275410" MODIFIED="1411611275410" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="73" object_id="7467402877495904661" object_number="4073"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Chapter 4: Gate Level Modeling and Simulation" ID="ID_528863859" CREATED="1411611275400" MODIFIED="1411611275401" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="95" object_id="6214262837538650419" object_number="4075"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Chapter 5: Circuit and System Level Single-Event Effects Modeling and Simulation" ID="ID_1881926534" CREATED="1411611275386" MODIFIED="1411611275386" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="121" object_id="9077180203723693108" object_number="4076"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Chapter 6: Hardware Fault Injection" ID="ID_643661094" CREATED="1411611275375" MODIFIED="1411611275375" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="159" object_id="5235187577723276962" object_number="4078"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Chapter 7: Integrated Circuit Qualification for Space and Ground-Level Applications: Accelerated Tests and Error-Rate Predictions" ID="ID_1605524941" CREATED="1411611275364" MODIFIED="1411611275364" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="185" object_id="5375840519276110268" object_number="4080"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Chapter 8: Circuit-Level Soft-Error Mitigation" ID="ID_217085758" CREATED="1411611275346" MODIFIED="1411611275346" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="220" object_id="1493078757546945567" object_number="4082"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Chapter 9: Software-Level Soft-Error Mitigation Techniques" ID="ID_1642596050" CREATED="1411611275337" MODIFIED="1411611275337" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="270" object_id="1601393538652322238" object_number="4084"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Chapter 10: Specification and Verification of Soft Error Performance in Reliable Electronic Systems" ID="ID_1356437643" CREATED="1411611275326" MODIFIED="1411611275326" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="303" object_id="7446364241604815443" object_number="4086"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Index" ID="ID_884449884" CREATED="1411611275310" MODIFIED="1411611275310" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6993-4.pdf">
<pdf_annotation type="BOOKMARK" page="303" object_id="8882200186071711986" object_number="4088"/>
<attribute NAME="title" VALUE="Soft Errors in Modern Electronic Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Soft Errors in Modern Electronic Systems" ID="ID_500119958" CREATED="1411790448879" MODIFIED="1411790448879"/>
</node>
<node TEXT="The Impact of Technology Scaling on Soft Error Rate Performance and Limits to the Efficacy of Error Correction" ID="ID_1453219291" CREATED="1411836924014" MODIFIED="1413321726999" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/01175845.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="A57525C42BE3AA58C97B1DB66717E7EA259863229BDE4A3B368EB3A892B4">
    <pdf_title>- -</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1175845"/>
<attribute NAME="authors" VALUE="Baumann, R."/>
<attribute NAME="title" VALUE="The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction"/>
<attribute NAME="year" VALUE="2002"/>
</node>
<node TEXT="Single-Event Upsets in Microelectronics: Fundamental Physics and Issues" ID="ID_1111008332" CREATED="1411539429997" MODIFIED="1413321726994" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/S0883769400017504a.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="CF88815F4FBDCC255289356FDA8277C412AE88C51A541C63777342F12517E8A">
    <pdf_title>ingle-Event Upsets in Microelectronics: Fundamental Physics and Issues</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="MRS:7964131"/>
<attribute NAME="journal" VALUE="MRS Bulletin"/>
<attribute NAME="authors" VALUE="Tang,Henry H.K. and Rodbell,Kenneth P."/>
<attribute NAME="title" VALUE="Single-Event Upsets in Microelectronics: Fundamental Physics and Issues"/>
<attribute NAME="year" VALUE="2003"/>
</node>
<node TEXT="Single-Event Effects in CMOS Image Sensors" ID="ID_429554744" CREATED="1411247622170" MODIFIED="1413321726989" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06519952.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="18285461374C9FBBAB3CD4AD4279A11E1B47A22C581CEECA8BA72F718C43152">
    <pdf_title>Single-Event Effects in CMOS Image Sensors</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6519952"/>
<attribute NAME="journal" VALUE="Nuclear Science, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Lalucaa, V. and Goiffon, V. and Magnan, P. and Rolland, G. and Petit, S."/>
<attribute NAME="title" VALUE="Single-Event Effects in CMOS Image Sensors"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="Update on High-Impact Papers Presented at the IEEE Nuclear and Space Radiation Effects Conference: The View in 2013" ID="ID_123087803" CREATED="1411247622135" MODIFIED="1413321726985" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06482273.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="A369AAFC35D92B86E2B555596ABA443526F83AFC955B40BCA4DE412583992E">
    <pdf_title>Update on High-Impact Papers Presented at the IEEE Nuclear and Space Radiation Effects Conference: The View in 2013</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6482273"/>
<attribute NAME="journal" VALUE="Nuclear Science, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Galloway, K.F. and Primich, T."/>
<attribute NAME="title" VALUE="Update on High-Impact Papers Presented at the IEEE Nuclear and Space Radiation Effects Conference: The View in 2013"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="Single-event soft errors in CMOS logic" ID="ID_578028470" CREATED="1411247622123" MODIFIED="1413321726982" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Technology Scaling and Soft Error Reliability" FOLDED="true" ID="ID_347099177" CREATED="1411247622128" MODIFIED="1428182275306" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06241810.pdf">
<icon BUILTIN="button_ok"/>
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="ABAA43484F344765CCC7E7905D8FBA274B76E24BA8D4B86D2C7F43879F8F46">
    <pdf_title>Technology Scaling and Soft Error Reliability</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6241810"/>
<attribute NAME="authors" VALUE="Massengill, L.W. and Bhuva, B.L. and Holman, W.T. and Alles, M.L. and Loveless, T.D."/>
<attribute NAME="title" VALUE="Technology scaling and soft error reliability"/>
<attribute NAME="year" VALUE="2012"/>
<node TEXT="cont... porque o assunto estah(...)" ID="ID_700653853" CREATED="1428120143712" MODIFIED="1428120143712" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06241810.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="1673439643406327793" object_number="18" document_hash="ABAA43484F344765CCC7E7905D8FBA274B76E24BA8D4B86D2C7F43879F8F46">
    <pdf_title>Technology Scaling and Soft Error Reliability</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6241810"/>
<attribute NAME="authors" VALUE="Massengill, L.W. and Bhuva, B.L. and Holman, W.T. and Alles, M.L. and Loveless, T.D."/>
<attribute NAME="title" VALUE="Technology scaling and soft error reliability"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Porque o assunto estah mais em voga do que nunca: lei de Moore e o dimensionamento dos dispositivos de circuito." ID="ID_1279793175" CREATED="1428120143721" MODIFIED="1428120143721" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06241810.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="3281766873568750093" object_number="19" document_hash="ABAA43484F344765CCC7E7905D8FBA274B76E24BA8D4B86D2C7F43879F8F46">
    <pdf_title>Technology Scaling and Soft Error Reliability</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6241810"/>
<attribute NAME="authors" VALUE="Massengill, L.W. and Bhuva, B.L. and Holman, W.T. and Alles, M.L. and Loveless, T.D."/>
<attribute NAME="title" VALUE="Technology scaling and soft error reliability"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Importancia dos Estudos em Soft Errors" ID="ID_59798776" CREATED="1428120143730" MODIFIED="1428120143730" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06241810.pdf">
<pdf_annotation type="COMMENT" page="1" object_id="1732074185340311947" object_number="25" document_hash="ABAA43484F344765CCC7E7905D8FBA274B76E24BA8D4B86D2C7F43879F8F46">
    <pdf_title>Technology Scaling and Soft Error Reliability</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6241810"/>
<attribute NAME="authors" VALUE="Massengill, L.W. and Bhuva, B.L. and Holman, W.T. and Alles, M.L. and Loveless, T.D."/>
<attribute NAME="title" VALUE="Technology scaling and soft error reliability"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="1980&#x2019;s  of  a  brief  bout  with  alpha  particle emissions  from  IC  packaging  contaminants  [2]  &#x2013;  a  problem directly solved by eliminating the troublemaking impurities. " ID="ID_153055158" CREATED="1428120143737" MODIFIED="1428120143738" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06241810.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="3584938197888302522" object_number="27" document_hash="ABAA43484F344765CCC7E7905D8FBA274B76E24BA8D4B86D2C7F43879F8F46">
    <pdf_title>Technology Scaling and Soft Error Reliability</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6241810"/>
<attribute NAME="authors" VALUE="Massengill, L.W. and Bhuva, B.L. and Holman, W.T. and Alles, M.L. and Loveless, T.D."/>
<attribute NAME="title" VALUE="Technology scaling and soft error reliability"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Today, the issue of extrinsic ionizing radiation is every bit as important to integrated circuit reliability as intrinsic failure modes, such as dielectric breakdown, hot electron injection, or contamination-induced  stuck-at  faults.   " ID="ID_1414486839" CREATED="1428120143750" MODIFIED="1428120143750" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06241810.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="2321787542769307336" object_number="29" document_hash="ABAA43484F344765CCC7E7905D8FBA274B76E24BA8D4B86D2C7F43879F8F46">
    <pdf_title>Technology Scaling and Soft Error Reliability</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6241810"/>
<attribute NAME="authors" VALUE="Massengill, L.W. and Bhuva, B.L. and Holman, W.T. and Alles, M.L. and Loveless, T.D."/>
<attribute NAME="title" VALUE="Technology scaling and soft error reliability"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="extremely  energetic  particles  found  in  orbital  and flight-altitude  environments  wreaked  havoc  with  sensitive integrated  electronics " ID="ID_1094401996" CREATED="1428120143759" MODIFIED="1428120143760" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06241810.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="3543786996240223645" object_number="31" document_hash="ABAA43484F344765CCC7E7905D8FBA274B76E24BA8D4B86D2C7F43879F8F46">
    <pdf_title>Technology Scaling and Soft Error Reliability</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6241810"/>
<attribute NAME="authors" VALUE="Massengill, L.W. and Bhuva, B.L. and Holman, W.T. and Alles, M.L. and Loveless, T.D."/>
<attribute NAME="title" VALUE="Technology scaling and soft error reliability"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="&#x2018;Soft  errors&#x2019;  due  to ionizing radiation &#x2018;single events&#x2019; and the &#x2018;soft error rate&#x2019; (SER) of  all  types  of  microelectronic  circuits  has  moved  into  the mainstream  conversation.  " ID="ID_96117569" CREATED="1428120143768" MODIFIED="1428120143768" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06241810.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="3544695887707043602" object_number="33" document_hash="ABAA43484F344765CCC7E7905D8FBA274B76E24BA8D4B86D2C7F43879F8F46">
    <pdf_title>Technology Scaling and Soft Error Reliability</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6241810"/>
<attribute NAME="authors" VALUE="Massengill, L.W. and Bhuva, B.L. and Holman, W.T. and Alles, M.L. and Loveless, T.D."/>
<attribute NAME="title" VALUE="Technology scaling and soft error reliability"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Many  other  technical  conferences,  such  as  the  IRPS,  now include  sessions  devoted  to  soft  errors  and  single  event phenomenon. " ID="ID_224636849" CREATED="1428120143780" MODIFIED="1428120143780" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06241810.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="7716996744683986836" object_number="35" document_hash="ABAA43484F344765CCC7E7905D8FBA274B76E24BA8D4B86D2C7F43879F8F46">
    <pdf_title>Technology Scaling and Soft Error Reliability</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6241810"/>
<attribute NAME="authors" VALUE="Massengill, L.W. and Bhuva, B.L. and Holman, W.T. and Alles, M.L. and Loveless, T.D."/>
<attribute NAME="title" VALUE="Technology scaling and soft error reliability"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Artigo que discute desde o porque do assunto estar em voga como os mais diversos aspectos da lei de Moore e o dimensionamento afetam a sensibilidade dos circuitos aos erros, alem de apresentar os novos tipos de erros decorrentes das altera&#xe7;oes dos dispositivos" ID="ID_1316801730" CREATED="1428120143789" MODIFIED="1428120143789" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06241810.pdf">
<pdf_annotation type="COMMENT" page="1" object_id="920899825887785936" object_number="37" document_hash="ABAA43484F344765CCC7E7905D8FBA274B76E24BA8D4B86D2C7F43879F8F46">
    <pdf_title>Technology Scaling and Soft Error Reliability</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6241810"/>
<attribute NAME="authors" VALUE="Massengill, L.W. and Bhuva, B.L. and Holman, W.T. and Alles, M.L. and Loveless, T.D."/>
<attribute NAME="title" VALUE="Technology scaling and soft error reliability"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="An  important  consideration  for  soft  error  susceptibility  is the volume of the radiation energy deposition region associated with  an  electrical  node. " ID="ID_20660081" CREATED="1428120143798" MODIFIED="1428120143798" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06241810.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="775035872443166191" object_number="47" document_hash="ABAA43484F344765CCC7E7905D8FBA274B76E24BA8D4B86D2C7F43879F8F46">
    <pdf_title>Technology Scaling and Soft Error Reliability</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6241810"/>
<attribute NAME="authors" VALUE="Massengill, L.W. and Bhuva, B.L. and Holman, W.T. and Alles, M.L. and Loveless, T.D."/>
<attribute NAME="title" VALUE="Technology scaling and soft error reliability"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="The  geometric  scaling  of  planar dimensions  has  not  been  accompanied  by  like  scaling  of  the non-planar  front-end-of-line  processing  dimensions  such  as well or epitaxial depths. " ID="ID_77898995" CREATED="1428120143806" MODIFIED="1428120143806" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06241810.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="6555774537224009154" object_number="48" document_hash="ABAA43484F344765CCC7E7905D8FBA274B76E24BA8D4B86D2C7F43879F8F46">
    <pdf_title>Technology Scaling and Soft Error Reliability</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6241810"/>
<attribute NAME="authors" VALUE="Massengill, L.W. and Bhuva, B.L. and Holman, W.T. and Alles, M.L. and Loveless, T.D."/>
<attribute NAME="title" VALUE="Technology scaling and soft error reliability"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="the efficiency of energy transfer from  ion  track  to  circuit  node  has  scaled  at  a  rate  closer  to feature  size  squared  rather  than  feature  size  cubed.  This  is important  because  the  circuit  switching  energy  also  scales  at roughly  feature  size  squared,  as  described  in  Section  III  &#x2013;  in competition with the volumetric scaling. " ID="ID_292259735" CREATED="1428120143815" MODIFIED="1428120143815" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06241810.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="6338835885775582812" object_number="49" document_hash="ABAA43484F344765CCC7E7905D8FBA274B76E24BA8D4B86D2C7F43879F8F46">
    <pdf_title>Technology Scaling and Soft Error Reliability</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6241810"/>
<attribute NAME="authors" VALUE="Massengill, L.W. and Bhuva, B.L. and Holman, W.T. and Alles, M.L. and Loveless, T.D."/>
<attribute NAME="title" VALUE="Technology scaling and soft error reliability"/>
<attribute NAME="year" VALUE="2012"/>
</node>
</node>
</node>
<node POSITION="right" ID="ID_534222974" CREATED="1377252859602" MODIFIED="1428262157150" MOVED="1377255389469" DCR_PRIVACY_LEVEL="DEMO" HGAP="131" VSHIFT="-161"><richcontent TYPE="NODE">

<html>
  <head>
    
  </head>
  <body>
    <p style="text-align: center">
      Dependabilidade(Dependability)
    </p>
  </body>
</html>
</richcontent>
<edge COLOR="#7c0000"/>
<node TEXT="Dependability in Electronic Systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances" FOLDED="true" ID="ID_1912538657" CREATED="1411611275522" MODIFIED="1413321726974" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf" MOVED="1411880090316">
<pdf_annotation type="PDF_FILE" object_id="0"/>
<attribute NAME="key" VALUE="Kanekawa2011"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="Preface" FOLDED="true" ID="ID_1050861268" CREATED="1411611277945" MODIFIED="1411611277946" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="5" object_id="1970866415583229483" object_number="4328"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="Reference" ID="ID_896112792" CREATED="1411611277942" MODIFIED="1411611277943" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="6" object_id="7821239583603890597" object_number="4329"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="Acknowledgements" ID="ID_1183836832" CREATED="1411611277928" MODIFIED="1411611277928" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="7" object_id="3313798816722938762" object_number="4331"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Contents" ID="ID_1671271031" CREATED="1411611277919" MODIFIED="1411611277919" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="9" object_id="3099459194473009845" object_number="4332"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="List of Figures" ID="ID_1231807003" CREATED="1411611277912" MODIFIED="1411611277912" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="13" object_id="7632995453596455456" object_number="4333"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="List of Tables" ID="ID_1559787346" CREATED="1411611277901" MODIFIED="1411611277901" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="21" object_id="136455768011885150" object_number="4334"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="List of Acronyms" ID="ID_488554054" CREATED="1411611277888" MODIFIED="1411611277888" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="22" object_id="4168343706749428940" object_number="4335"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="1 Introduction" FOLDED="true" ID="ID_845223471" CREATED="1411611277825" MODIFIED="1411611277826" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="25" object_id="6741949538321246676" object_number="4336"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="1.1 Trends in Failure Cause and Countermeasure" ID="ID_1771844541" CREATED="1411611277873" MODIFIED="1411611277873" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="25" object_id="5832247980185969380" object_number="4337"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="1.2 Contents and Organization of This Book" ID="ID_736965570" CREATED="1411611277862" MODIFIED="1411611277862" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="27" object_id="1934099701415505095" object_number="4338"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="1.3 For the Best Result" ID="ID_692706943" CREATED="1411611277846" MODIFIED="1411611277846" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="29" object_id="632076869695934526" object_number="4339"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="References" ID="ID_53020256" CREATED="1411611277820" MODIFIED="1411611277821" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="29" object_id="4159666137588866237" object_number="4340"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="2 Terrestrial Neutron-Induced Failures in Semiconductor Devices and Relevant Systems and Their Mitigation Techniques" FOLDED="true" ID="ID_1773317911" CREATED="1411611276975" MODIFIED="1411611276975" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="31" object_id="884467156898047083" object_number="4342"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="2.1 Introduction" FOLDED="true" ID="ID_127823539" CREATED="1411611277748" MODIFIED="1411611277748" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="31" object_id="7490955287357989018" object_number="4343"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="2.1.1 SER in Memory Devices" ID="ID_1997545564" CREATED="1411611277804" MODIFIED="1411611277804" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="31" object_id="6622070905332775684" object_number="4344"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.1.2 MCU in Memory Devices" ID="ID_394229216" CREATED="1411611277790" MODIFIED="1411611277790" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="32" object_id="774491220168196674" object_number="4345"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.1.3 SET and MNU in Logic Devices" ID="ID_453236146" CREATED="1411611277776" MODIFIED="1411611277776" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="32" object_id="6172393330606143260" object_number="4346"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.1.4 Chip/System-Level SER Problem: SER Estimation and Mitigation" ID="ID_740605266" CREATED="1411611277763" MODIFIED="1411611277763" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="33" object_id="7238630160329190485" object_number="4347"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.1.5 Scope of This Chapter" ID="ID_1125849123" CREATED="1411611277746" MODIFIED="1411611277746" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="33" object_id="3238878085174569941" object_number="4348"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="2.2 Basic Knowledge on Terrestrial Neutron-Induced Soft-Error in MOSFET Devices" FOLDED="true" ID="ID_1763337813" CREATED="1411611277711" MODIFIED="1411611277711" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="34" object_id="2121300704642875929" object_number="4349"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="2.2.1 Cosmic Rays from the Outer Space" ID="ID_1938072128" CREATED="1411611277725" MODIFIED="1411611277725" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="34" object_id="8182773170467568654" object_number="4350"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.2.2 Nuclear Spallation Reaction and Charge Collection in CMOSFET Device" ID="ID_1585937939" CREATED="1411611277709" MODIFIED="1411611277709" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="35" object_id="4588378516764414838" object_number="4351"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="2.3 Experimental Techniques to Quantify Soft-Error Rate (SER) and Their Standardization" FOLDED="true" ID="ID_1214460182" CREATED="1411611277623" MODIFIED="1411611277623" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="36" object_id="1483440185560957754" object_number="4352"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="2.3.1 The System to Quantify SER -- SECIS" ID="ID_1039714364" CREATED="1411611277696" MODIFIED="1411611277696" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="36" object_id="7888289279701700378" object_number="4353"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.3.2 Basic Method in JESD89A" FOLDED="true" ID="ID_814330097" CREATED="1411611277660" MODIFIED="1411611277660" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="37" object_id="7548099810176448844" object_number="4354"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="2.3.2.1 Spallation Neutron Methods" ID="ID_1953687580" CREATED="1411611277677" MODIFIED="1411611277677" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="37" object_id="2399876894940673213" object_number="4355"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.3.2.2 (Quasi-)Mono-Energetic Neutron Test" ID="ID_1637956288" CREATED="1411611277657" MODIFIED="1411611277657" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="37" object_id="2847532098370397134" object_number="4356"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="2.3.3 SEE Classification Techniques in Time Domain" ID="ID_258313966" CREATED="1411611277638" MODIFIED="1411611277638" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="39" object_id="2186700737276029310" object_number="4357"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.3.4 MCU Classification Techniques in Topological Space Domain" ID="ID_1297675204" CREATED="1411611277620" MODIFIED="1411611277620" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="40" object_id="365106842688144913" object_number="4358"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="2.4 Evolution of Multi-node Upset Problem" FOLDED="true" ID="ID_550539285" CREATED="1411611277509" MODIFIED="1411611277509" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="41" object_id="3953464299432587372" object_number="4359"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="2.4.1 MCU Characterization by Accelerator-Based Experiments" FOLDED="true" ID="ID_1988976994" CREATED="1411611277532" MODIFIED="1411611277532" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="41" object_id="2601399732644864639" object_number="4360"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="2.4.1.1 DUTs and Neutron Beams" ID="ID_339664520" CREATED="1411611277601" MODIFIED="1411611277601" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="41" object_id="7666163783440836898" object_number="4361"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.4.1.2 MCU Patterns" ID="ID_769373190" CREATED="1411611277581" MODIFIED="1411611277582" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="42" object_id="1401638251946917644" object_number="4362"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.4.1.3 Influence of Tap Locations" ID="ID_756214108" CREATED="1411611277564" MODIFIED="1411611277565" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="43" object_id="6749177285239854730" object_number="4363"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.4.1.4 MCU Category" ID="ID_244722542" CREATED="1411611277548" MODIFIED="1411611277548" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="44" object_id="5763508090327973579" object_number="4364"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.4.1.5 MCU Code" ID="ID_767287344" CREATED="1411611277526" MODIFIED="1411611277526" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="44" object_id="4667887127897100226" object_number="4365"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="2.4.2 Multi-coupled Bipolar Interaction (MCBI)" ID="ID_1387941662" CREATED="1411611277507" MODIFIED="1411611277507" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="45" object_id="3250624047987835549" object_number="4366"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="2.5 Simulation Techniques for Neutron-Induced Soft Error" FOLDED="true" ID="ID_1743853094" CREATED="1411611277391" MODIFIED="1411611277391" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="47" object_id="1512130893582163227" object_number="4367"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="2.5.1 Overall Microscopic Soft-Error Model" ID="ID_547395276" CREATED="1411611277493" MODIFIED="1411611277493" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="47" object_id="9137047076884570884" object_number="4368"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.5.2 Nuclear Spallation Reaction Models" ID="ID_1938904236" CREATED="1411611277480" MODIFIED="1411611277480" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="48" object_id="1024150465493754686" object_number="4369"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.5.3 Charge Deposition Model" ID="ID_994751674" CREATED="1411611277452" MODIFIED="1411611277452" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="48" object_id="6711694576950293781" object_number="4370"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.5.4 SRAM Device Model" ID="ID_1166908149" CREATED="1411611277436" MODIFIED="1411611277436" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="50" object_id="3528581652567596649" object_number="4371"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.5.5 Cell Matrix Model" ID="ID_1522894603" CREATED="1411611277423" MODIFIED="1411611277423" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="51" object_id="7542562962900757644" object_number="4372"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.5.6 Recycle Simulation Method" ID="ID_1655860137" CREATED="1411611277408" MODIFIED="1411611277408" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="52" object_id="2481410097422634967" object_number="4373"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.5.7 Validation of SRAM Model" ID="ID_860917077" CREATED="1411611277388" MODIFIED="1411611277389" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="53" object_id="6893517653005323513" object_number="4374"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="2.6 Prediction for Scaling Effects Down to 22nm Design Rule in SRAMs" FOLDED="true" ID="ID_1488424948" CREATED="1411611277228" MODIFIED="1411611277228" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="53" object_id="519778103867055934" object_number="4375"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="2.6.1 Roadmap Assumption" ID="ID_1617077426" CREATED="1411611277373" MODIFIED="1411611277374" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="53" object_id="4094514379248368665" object_number="4376"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.6.2 Results and Discussions" FOLDED="true" ID="ID_1857783208" CREATED="1411611277244" MODIFIED="1411611277244" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="54" object_id="5730674193987179122" object_number="4377"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="2.6.2.1 Overall Trends" ID="ID_1466042072" CREATED="1411611277357" MODIFIED="1411611277357" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="54" object_id="8293817402740434752" object_number="4378"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.6.2.2 Charge Deposition Density for Secondary Ions" ID="ID_1661423090" CREATED="1411611277338" MODIFIED="1411611277338" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="58" object_id="200640550302915879" object_number="4379"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.6.2.3 Total Charge Collected to Storage Node" ID="ID_741384117" CREATED="1411611277322" MODIFIED="1411611277322" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="59" object_id="1316111433187626481" object_number="4380"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.6.2.4 Failed Bit Map (FBM)" ID="ID_1647766150" CREATED="1411611277302" MODIFIED="1411611277302" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="60" object_id="4496672155831528147" object_number="4381"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.6.2.5 Energy Dependency of SEU/MCU Cross-Section" ID="ID_1096911196" CREATED="1411611277286" MODIFIED="1411611277286" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="60" object_id="4889353126278931344" object_number="4382"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.6.2.6 Trends in MCU Ratio" ID="ID_1073604355" CREATED="1411611277264" MODIFIED="1411611277264" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="62" object_id="3886141945428845746" object_number="4383"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.6.2.7 Trends in MCU Multiplicity Distribution" ID="ID_1218584230" CREATED="1411611277241" MODIFIED="1411611277241" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="62" object_id="3614739968011016750" object_number="4384"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="2.6.3 Validity of Simulated Results" ID="ID_1711191566" CREATED="1411611277226" MODIFIED="1411611277226" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="63" object_id="479415031268349411" object_number="4385"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="2.7 SER Estimation in Devices/Components/System" FOLDED="true" ID="ID_972860059" CREATED="1411611277180" MODIFIED="1411611277180" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="64" object_id="6797454753085016196" object_number="4386"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="2.7.1 Standards for SER Measurement for Memories" ID="ID_88868668" CREATED="1411611277209" MODIFIED="1411611277209" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="64" object_id="2048699544035569584" object_number="4387"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.7.2 Revisions Needed for the Standards" ID="ID_479928509" CREATED="1411611277193" MODIFIED="1411611277193" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="64" object_id="6128904021542911228" object_number="4388"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.7.3 Quantification of SER in Logic Devices and Related Issues" ID="ID_95760940" CREATED="1411611277177" MODIFIED="1411611277177" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="66" object_id="6807439679773986795" object_number="4389"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="2.8 An Example of Chip/Board-Level SER Measurement and Architectural Mitigation Techniques" FOLDED="true" ID="ID_462781856" CREATED="1411611277052" MODIFIED="1411611277052" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="67" object_id="5388102465464070120" object_number="4390"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="2.8.1 SER Test Procedures for Network Components" FOLDED="true" ID="ID_578749056" CREATED="1411611277109" MODIFIED="1411611277109" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="67" object_id="5917496139623517043" object_number="4391"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="2.8.1.1 Full and Partial Board Irradiation Test" ID="ID_663190073" CREATED="1411611277158" MODIFIED="1411611277158" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="67" object_id="1567866812999542485" object_number="4392"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.8.1.2 Neutron Facility" ID="ID_224780332" CREATED="1411611277143" MODIFIED="1411611277143" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="68" object_id="3604603506204597974" object_number="4393"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.8.1.3 Architecture of Test Component" ID="ID_1789989731" CREATED="1411611277126" MODIFIED="1411611277126" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="69" object_id="147508414753798906" object_number="4394"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.8.1.4 Test Procedures" ID="ID_1929096271" CREATED="1411611277107" MODIFIED="1411611277107" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="71" object_id="416707580873426704" object_number="4395"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="2.8.2 Results and Discussions" FOLDED="true" ID="ID_1605528828" CREATED="1411611277050" MODIFIED="1411611277050" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="73" object_id="2482849487998555339" object_number="4396"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="2.8.2.1 Test Results" ID="ID_365437856" CREATED="1411611277088" MODIFIED="1411611277089" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="73" object_id="2322794873525003378" object_number="4397"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.8.2.2 Efficacy of Partial Board Irradiation Test" ID="ID_1668552546" CREATED="1411611277067" MODIFIED="1411611277068" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="73" object_id="5347109116726955691" object_number="4398"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.8.2.3 Correlation Between the Irradiation Test and Field Data" ID="ID_712682921" CREATED="1411611277048" MODIFIED="1411611277048" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="74" object_id="7579465612421523870" object_number="4399"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
</node>
<node TEXT="2.9 Hierarchical Mitigation Strategies" FOLDED="true" ID="ID_493070877" CREATED="1411611277013" MODIFIED="1411611277013" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="75" object_id="6773989324137271486" object_number="4400"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="2.9.1 Basic Three Approaches" ID="ID_125402247" CREATED="1411611277029" MODIFIED="1411611277029" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="75" object_id="4441350821292980399" object_number="4401"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.9.2 Design on the Upper Bound (DOUB)" ID="ID_1313515397" CREATED="1411611277011" MODIFIED="1411611277011" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="76" object_id="4408710551545501660" object_number="4402"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="2.10 Inter Layer Built-In Reliability (LABIR)" ID="ID_1069526748" CREATED="1411611276996" MODIFIED="1411611276996" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="80" object_id="5456411614270009461" object_number="4403"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="2.11 Summary" ID="ID_1687338397" CREATED="1411611276986" MODIFIED="1411611276986" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="81" object_id="5851426589479696801" object_number="4404"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="References" ID="ID_1743553025" CREATED="1411611276973" MODIFIED="1411611276973" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="83" object_id="1475786377998683101" object_number="4405"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="3 Electromagnetic Compatibility" FOLDED="true" ID="ID_570346630" CREATED="1411611276745" MODIFIED="1411611276746" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="88" object_id="4873407891668555681" object_number="4406"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="3.1 Introduction" ID="ID_1022186960" CREATED="1411611276965" MODIFIED="1411611276965" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="88" object_id="7902583870656124272" object_number="4407"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="3.2 Quantitative Estimation of the EMI Radiation Based on the Measured Near-Field Magnetic Distribution" FOLDED="true" ID="ID_1106440505" CREATED="1411611276911" MODIFIED="1411611276911" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="91" object_id="3552931231180051385" object_number="4408"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="3.2.1 Measurement of the Magnetic Field Distribution Near the Circuit Board" ID="ID_1933512262" CREATED="1411611276940" MODIFIED="1411611276941" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="91" object_id="2595040914012049650" object_number="4409"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="3.2.2 Calculation of the Electric Current Distribution on the Circuit Board" ID="ID_1064158126" CREATED="1411611276926" MODIFIED="1411611276926" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="91" object_id="2996041424748902273" object_number="4410"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="3.2.3 Calculation of the Far-Field Radiated EMI" ID="ID_1050199320" CREATED="1411611276909" MODIFIED="1411611276909" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="93" object_id="7981700596601543978" object_number="4411"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="3.3 Development of a Non-contact Current Distribution Measurement Technique for LSI Packaging on PCBs" FOLDED="true" ID="ID_1586277296" CREATED="1411611276832" MODIFIED="1411611276833" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="94" object_id="3949511060177510621" object_number="4412"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="3.3.1 Electric Current Distribution Detection" FOLDED="true" ID="ID_60866892" CREATED="1411611276850" MODIFIED="1411611276850" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="94" object_id="2260391609774075842" object_number="4413"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="3.3.1.1 Target Specification" ID="ID_1100420697" CREATED="1411611276894" MODIFIED="1411611276894" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="94" object_id="2460086483648095667" object_number="4414"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="3.3.1.2 Conventional and Proposed Technique for Obtaining Current Distribution" ID="ID_732864917" CREATED="1411611276874" MODIFIED="1411611276874" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="94" object_id="245545596944969028" object_number="4415"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="3.3.1.3 High-Resolution Current Detecting Technique" ID="ID_713662982" CREATED="1411611276847" MODIFIED="1411611276847" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="97" object_id="650973702485639350" object_number="4416"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="3.3.2 The Current Detection Result and Its Verification" ID="ID_515537598" CREATED="1411611276830" MODIFIED="1411611276830" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="97" object_id="6861284555434245956" object_number="4417"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="3.4 Reduction Technique of Radiated Emission from Chassis with PCB" FOLDED="true" ID="ID_665743114" CREATED="1411611276771" MODIFIED="1411611276771" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="98" object_id="1384783111960738145" object_number="4418"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="3.4.1 Far-Field Measurement of Chassis with PCB" ID="ID_291401208" CREATED="1411611276814" MODIFIED="1411611276814" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="98" object_id="6366750111171193501" object_number="4419"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="3.4.2 Measurements of Junction Current" ID="ID_1294164327" CREATED="1411611276797" MODIFIED="1411611276797" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="102" object_id="2358120788913674496" object_number="4420"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="3.4.3 PSPICE Modeling" ID="ID_1490168807" CREATED="1411611276783" MODIFIED="1411611276783" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="103" object_id="6910571593462073299" object_number="4421"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="3.4.4 Experimental Validation" ID="ID_451394933" CREATED="1411611276768" MODIFIED="1411611276769" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="108" object_id="6460938297385803496" object_number="4422"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="3.5 Chapter Summary" ID="ID_937545109" CREATED="1411611276757" MODIFIED="1411611276757" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="109" object_id="4436948556162457496" object_number="4424"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="References" ID="ID_485950891" CREATED="1411611276743" MODIFIED="1411611276743" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="111" object_id="3856902537193407943" object_number="4425"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="4 Power Integrity" FOLDED="true" ID="ID_1038089292" CREATED="1411611276111" MODIFIED="1411611276111" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="113" object_id="4641103487935237482" object_number="4426"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="4.1 Introduction" ID="ID_321217751" CREATED="1411611276729" MODIFIED="1411611276730" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="113" object_id="7068137774496631830" object_number="4427"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.2 Detrimental Effect and Technical Trends of Power Integrity Design of Electronic Systems and Devices" FOLDED="true" ID="ID_898445709" CREATED="1411611276619" MODIFIED="1411611276619" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="114" object_id="6146160776066050649" object_number="4428"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="4.2.1 Detrimental Effect by Power Supply Noise on Semiconducting Devices" FOLDED="true" ID="ID_319810174" CREATED="1411611276654" MODIFIED="1411611276654" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="114" object_id="1134311438812025259" object_number="4429"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="4.2.1.1 Noise Margin Degradation" ID="ID_522476167" CREATED="1411611276713" MODIFIED="1411611276713" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="114" object_id="373601295480693222" object_number="4430"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.2.1.2 On-Chip Clock Timing" ID="ID_1931045549" CREATED="1411611276701" MODIFIED="1411611276701" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="115" object_id="8219779301262179434" object_number="4431"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.2.1.3 Signal Timing Uncertainty" ID="ID_531132633" CREATED="1411611276688" MODIFIED="1411611276688" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="116" object_id="2101465527582880519" object_number="4432"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.2.1.4 Jitter in Single-Ended Signaling" ID="ID_68569425" CREATED="1411611276671" MODIFIED="1411611276671" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="116" object_id="8180003259631171100" object_number="4433"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.2.1.5 Jitter in Differential Signaling" ID="ID_1562748717" CREATED="1411611276651" MODIFIED="1411611276651" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="118" object_id="7235575810336177992" object_number="4434"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="4.2.2 Trends of Power Supply Voltage and Power Supply Current for CMOS Semiconducting Devices" ID="ID_1307740322" CREATED="1411611276632" MODIFIED="1411611276632" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="120" object_id="5847226970478720344" object_number="4435"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.2.3 Trend of Power Distribution Network Design for Electronic Systems" ID="ID_579912562" CREATED="1411611276616" MODIFIED="1411611276617" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="122" object_id="3738219091999615499" object_number="4436"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="4.3 Design Methodology of Power Integrity" FOLDED="true" ID="ID_1758178048" CREATED="1411611276522" MODIFIED="1411611276522" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="124" object_id="4043458925821387677" object_number="4438"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="4.3.1 Definition of Power Supply Noise in Electric System" ID="ID_515858455" CREATED="1411611276601" MODIFIED="1411611276601" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="124" object_id="1726514293956602352" object_number="4439"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.3.2 Time-Domain and Frequency-Domain Design Methodology" FOLDED="true" ID="ID_1618948074" CREATED="1411611276520" MODIFIED="1411611276520" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="126" object_id="2927224804936094338" object_number="4440"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="4.3.2.1 Time-Domain (TD) Analysis" ID="ID_479004239" CREATED="1411611276579" MODIFIED="1411611276579" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="127" object_id="4493739170498121296" object_number="4441"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.3.2.2 Frequency-Domain Analysis" ID="ID_810241973" CREATED="1411611276560" MODIFIED="1411611276560" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="128" object_id="6311383673668014596" object_number="4442"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.3.2.3 Target Impedance" ID="ID_592415996" CREATED="1411611276540" MODIFIED="1411611276540" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="129" object_id="2008855810968967906" object_number="4443"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.3.2.4 Comparison Between TD and FD Analyses" ID="ID_135209688" CREATED="1411611276518" MODIFIED="1411611276518" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="136" object_id="7844131578416290303" object_number="4444"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
</node>
<node TEXT="4.4 Modeling and Design Methodologies of PDS" FOLDED="true" ID="ID_443370126" CREATED="1411611276283" MODIFIED="1411611276283" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="137" object_id="4911740612834278272" object_number="4445"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="4.4.1 Modeling of Electrical Circuit Parameters" FOLDED="true" ID="ID_290578382" CREATED="1411611276375" MODIFIED="1411611276375" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="138" object_id="7559683521493194936" object_number="4446"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="4.4.1.1 Voltage Regulator Module (VRM)" ID="ID_1400904620" CREATED="1411611276499" MODIFIED="1411611276499" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="138" object_id="6842438376854024708" object_number="4447"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.4.1.2 Bypass Capacitor" ID="ID_579065229" CREATED="1411611276475" MODIFIED="1411611276475" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="140" object_id="8232984792415885463" object_number="4448"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.4.1.3 Land of Bypass Capacitor" ID="ID_1971055934" CREATED="1411611276460" MODIFIED="1411611276460" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="141" object_id="4853790019836919884" object_number="4449"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.4.1.4 Power and Ground Planes" ID="ID_1742177767" CREATED="1411611276433" MODIFIED="1411611276433" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="142" object_id="3172474184289505010" object_number="4450"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.4.1.5 VIA" ID="ID_1608574924" CREATED="1411611276415" MODIFIED="1411611276415" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="142" object_id="4425833902683877470" object_number="4451"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.4.1.6 BGA" ID="ID_1158422983" CREATED="1411611276393" MODIFIED="1411611276393" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="142" object_id="8350173842742969859" object_number="4452"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.4.1.7 On-Chip Bypass Capacitors" ID="ID_453683401" CREATED="1411611276371" MODIFIED="1411611276371" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="143" object_id="1795589673823075492" object_number="4453"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="4.4.2 Design Strategies of PDS" FOLDED="true" ID="ID_1479617000" CREATED="1411611276280" MODIFIED="1411611276280" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="143" object_id="2096361710483387388" object_number="4454"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="4.4.2.1 Usage of Different Capacitors" ID="ID_1585871094" CREATED="1411611276354" MODIFIED="1411611276354" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="145" object_id="2630951174090996312" object_number="4455"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.4.2.2 Usage of a Capacitor with Large BQF" ID="ID_549669137" CREATED="1411611276337" MODIFIED="1411611276337" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="145" object_id="5277463266889412913" object_number="4456"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.4.2.3 Usage of a Large ESR" ID="ID_1135076913" CREATED="1411611276319" MODIFIED="1411611276319" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="146" object_id="3102056447158519803" object_number="4457"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.4.2.4 Usage of Multiple Terminal Components" ID="ID_1412021982" CREATED="1411611276299" MODIFIED="1411611276299" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="146" object_id="990283378473213812" object_number="4458"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.4.2.5 Place Components as Close as Possible" ID="ID_1477611177" CREATED="1411611276278" MODIFIED="1411611276278" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="147" object_id="8671547715191775742" object_number="4459"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
</node>
<node TEXT="4.5 Simultaneous Switching Noise (SSN)" FOLDED="true" ID="ID_49138737" CREATED="1411611276230" MODIFIED="1411611276230" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="147" object_id="6075391512460358783" object_number="4460"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="4.5.1 Principle of SSN" ID="ID_1563774692" CREATED="1411611276261" MODIFIED="1411611276261" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="148" object_id="556509641581092740" object_number="4461"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.5.2 S--G loop SSN" ID="ID_1656491391" CREATED="1411611276245" MODIFIED="1411611276245" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="149" object_id="1787770791979678089" object_number="4462"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.5.3 P--G loop SSN" ID="ID_210085907" CREATED="1411611276227" MODIFIED="1411611276227" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="151" object_id="4898126992014293311" object_number="4463"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="4.6 Measurement of Power Distribution System Performance" FOLDED="true" ID="ID_274485021" CREATED="1411611276139" MODIFIED="1411611276139" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="153" object_id="5813451043721409019" object_number="4464"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="4.6.1 On-Chip Voltage Waveform Measurement" FOLDED="true" ID="ID_838936443" CREATED="1411611276175" MODIFIED="1411611276175" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="153" object_id="7073495302530931831" object_number="4465"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="4.6.1.1 DAC" ID="ID_585126598" CREATED="1411611276208" MODIFIED="1411611276208" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="153" object_id="4655177434745551676" object_number="4466"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.6.1.2 Ring Oscillator" ID="ID_95464621" CREATED="1411611276189" MODIFIED="1411611276189" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="154" object_id="6800179819650296873" object_number="4467"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.6.1.3 Delay Observation" ID="ID_687366378" CREATED="1411611276172" MODIFIED="1411611276173" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="157" object_id="2310067853593827241" object_number="4468"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="4.6.2 On-Chip Power Supply Impedance Measurement" FOLDED="true" ID="ID_1964296724" CREATED="1411611276137" MODIFIED="1411611276137" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="159" object_id="485928014446178892" object_number="4469"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="4.6.2.1 Integrated Power Supply Frequency Domain Impedance Meter (IFDIM)" ID="ID_443402056" CREATED="1411611276156" MODIFIED="1411611276156" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="159" object_id="1544917897365092000" object_number="4470"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="4.6.2.2 Impulse Response Method" ID="ID_153387962" CREATED="1411611276135" MODIFIED="1411611276135" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="160" object_id="390812724926784303" object_number="4471"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
</node>
<node TEXT="4.7 Summary" ID="ID_10539660" CREATED="1411611276124" MODIFIED="1411611276124" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="162" object_id="8672686892086078395" object_number="4472"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="References" ID="ID_678656509" CREATED="1411611276108" MODIFIED="1411611276109" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="163" object_id="9029735361167144190" object_number="4473"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="5 Fault-Tolerant System Technology" FOLDED="true" ID="ID_502426057" CREATED="1411611275550" MODIFIED="1411611275550" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="165" object_id="7189074767424726811" object_number="4474"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="5.1 Introduction" ID="ID_162168949" CREATED="1411611276094" MODIFIED="1411611276094" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="165" object_id="8859647766548491619" object_number="4475"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.2 Metrics for Dependability" FOLDED="true" ID="ID_1129676986" CREATED="1411611276049" MODIFIED="1411611276049" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="166" object_id="8272116943920193754" object_number="4476"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="5.2.1 Reliability" ID="ID_1937269992" CREATED="1411611276079" MODIFIED="1411611276079" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="166" object_id="2786312141297002312" object_number="4477"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.2.2 Availability" ID="ID_1837186507" CREATED="1411611276064" MODIFIED="1411611276065" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="167" object_id="2222120894752213410" object_number="4478"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.2.3 Safety" ID="ID_1315046912" CREATED="1411611276046" MODIFIED="1411611276046" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="169" object_id="7936907037703582395" object_number="4479"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="5.3 Reliability Paradox" ID="ID_45626123" CREATED="1411611276035" MODIFIED="1411611276035" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="170" object_id="7742902359147557468" object_number="4480"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.4 Survey on Fault-Tolerant Systems" ID="ID_9634440" CREATED="1411611276022" MODIFIED="1411611276022" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="172" object_id="3057722927771898091" object_number="4481"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.5 Technical Issues" FOLDED="true" ID="ID_1446079319" CREATED="1411611275944" MODIFIED="1411611275945" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="175" object_id="468138474757045504" object_number="4482"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="5.5.1 High Performance" ID="ID_167627521" CREATED="1411611276006" MODIFIED="1411611276006" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="176" object_id="7967007009931030095" object_number="4483"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.5.2 Transparency" ID="ID_1193504104" CREATED="1411611275990" MODIFIED="1411611275990" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="178" object_id="7209618252732713099" object_number="4484"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.5.3 Physical Transparency" ID="ID_50960658" CREATED="1411611275977" MODIFIED="1411611275977" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="178" object_id="526286074083253478" object_number="4485"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.5.4 Fault Tolerance of Fault Tolerance for Ultimate Safety" ID="ID_1931437074" CREATED="1411611275962" MODIFIED="1411611275962" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="179" object_id="7229078801333217807" object_number="4486"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.5.5 Reliability of Software" ID="ID_217740583" CREATED="1411611275938" MODIFIED="1411611275938" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="182" object_id="5507286236032168089" object_number="4487"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="5.6 Industrial Approach" FOLDED="true" ID="ID_1532705950" CREATED="1411611275869" MODIFIED="1411611275869" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="183" object_id="3789251828626138340" object_number="4488"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="5.6.1 Autonomous Decentralized Systems" ID="ID_134050323" CREATED="1411611275923" MODIFIED="1411611275923" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="185" object_id="588677551257157564" object_number="4489"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.6.2 Space Application" ID="ID_1486260568" CREATED="1411611275910" MODIFIED="1411611275910" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="186" object_id="3309660150639145980" object_number="4490"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.6.3 Commercial Fault-Tolerant Systems" ID="ID_945834923" CREATED="1411611275884" MODIFIED="1411611275885" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="186" object_id="2636427037153995187" object_number="4491"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.6.4 Ultra-Safe System" ID="ID_620730188" CREATED="1411611275865" MODIFIED="1411611275865" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="187" object_id="4601078321826879060" object_number="4492"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="5.7 Availability Improvement vs. Coverage Improvement" ID="ID_199800921" CREATED="1411611275851" MODIFIED="1411611275852" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="188" object_id="4996654387839133105" object_number="4493"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.8 Trade-Off Between Availability and Coverage  Stepwise Negotiating Voting" FOLDED="true" ID="ID_1805204236" CREATED="1411611275767" MODIFIED="1411611275767" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="188" object_id="6909476793678508167" object_number="4495"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="5.8.1 Basic Concept" ID="ID_216009320" CREATED="1411611275838" MODIFIED="1411611275838" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="188" object_id="7286441237815360412" object_number="4496"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.8.2 Hiten Onboard Computer" ID="ID_407686888" CREATED="1411611275828" MODIFIED="1411611275828" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="191" object_id="2429988455838283133" object_number="4497"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.8.3 Fault-Tolerance Experiments" FOLDED="true" ID="ID_1209856969" CREATED="1411611275785" MODIFIED="1411611275785" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="192" object_id="3577018812234967309" object_number="4498"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="5.8.3.1 Fault-Injection Experiments" ID="ID_1442490157" CREATED="1411611275809" MODIFIED="1411611275810" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="192" object_id="9104951097612806208" object_number="4499"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.8.3.2 Field Data" ID="ID_1886440815" CREATED="1411611275782" MODIFIED="1411611275782" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="193" object_id="6499903313199223923" object_number="4500"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="5.8.4 Extension of SNV -- Redundancy Management" ID="ID_1215921303" CREATED="1411611275765" MODIFIED="1411611275765" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="195" object_id="6953935048259397871" object_number="4501"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="5.9 Coverage Improvement" FOLDED="true" ID="ID_11105587" CREATED="1411611275734" MODIFIED="1411611275734" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="197" object_id="9207997094976327766" object_number="4502"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="5.9.1 Self-Checking Comparator" ID="ID_178804320" CREATED="1411611275749" MODIFIED="1411611275749" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="198" object_id="6206501938732392139" object_number="4503"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.9.2 Optimal Time Diversity" ID="ID_365704048" CREATED="1411611275731" MODIFIED="1411611275731" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="201" object_id="5295666923616915641" object_number="4504"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="5.10 On-Chip Redundancy" ID="ID_670022986" CREATED="1411611275720" MODIFIED="1411611275720" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="206" object_id="1328833762740629870" object_number="4505"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.11 High Performance (Commercial Fault-Tolerant Computer)" FOLDED="true" ID="ID_1284861268" CREATED="1411611275580" MODIFIED="1411611275580" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="210" object_id="7865232507509953690" object_number="4506"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="5.11.1 Basic Concepts of TPR Architecture" FOLDED="true" ID="ID_1339553513" CREATED="1411611275683" MODIFIED="1411611275683" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="210" object_id="6516944996533379868" object_number="4507"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="5.11.1.1 System Reconfiguration by Collaboration of Hardware and Software" ID="ID_716497262" CREATED="1411611275703" MODIFIED="1411611275704" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="210" object_id="5536826708759504275" object_number="4508"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.11.1.2 Intra-board Fault-Masking" ID="ID_872962103" CREATED="1411611275680" MODIFIED="1411611275680" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="211" object_id="2591964187383725618" object_number="4509"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="5.11.2 System Configuration" ID="ID_165184771" CREATED="1411611275664" MODIFIED="1411611275665" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="211" object_id="3713899827041644450" object_number="4510"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.11.3 System Reconfiguration on Fault Occurrence" ID="ID_1101067229" CREATED="1411611275649" MODIFIED="1411611275649" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="213" object_id="5867536342947211195" object_number="4511"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.11.4 Processing Take-Over on Fault Occurrence" ID="ID_1412185489" CREATED="1411611275634" MODIFIED="1411611275634" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="213" object_id="8927322110273360646" object_number="4512"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.11.5 Fault Tolerance of Fault Tolerance" FOLDED="true" ID="ID_283503106" CREATED="1411611275594" MODIFIED="1411611275594" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="214" object_id="8865819777843284258" object_number="4513"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="5.11.5.1 Fault Tolerance of System Reconfiguration" ID="ID_1563522439" CREATED="1411611275612" MODIFIED="1411611275612" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="214" object_id="886023329445409344" object_number="4514"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="5.11.5.2 Fault Tolerance of MPU Checker" ID="ID_1270106427" CREATED="1411611275592" MODIFIED="1411611275592" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="214" object_id="7706130383200068353" object_number="4515"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="5.11.6 Commercial Product Model" ID="ID_45915627" CREATED="1411611275577" MODIFIED="1411611275577" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="217" object_id="478443810625592889" object_number="4516"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="5.12 Current Application Field: X-by-Wire" ID="ID_429319528" CREATED="1411611275563" MODIFIED="1411611275564" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="218" object_id="1681346506152524568" object_number="4518"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="References" ID="ID_1563068155" CREATED="1411611275548" MODIFIED="1411611275548" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="220" object_id="5452401674987610754" object_number="4519"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="6 Challenges in the Future" FOLDED="true" ID="ID_1287474963" CREATED="1411611275534" MODIFIED="1411611275534" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="223" object_id="6543461973822191449" object_number="4520"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
<node TEXT="References" ID="ID_1766195779" CREATED="1411611275529" MODIFIED="1411611275530" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="224" object_id="3002779859045438389" object_number="4521"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="Index" ID="ID_1946825338" CREATED="1411611275519" MODIFIED="1411611275519" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-1-4419-6715-2.pdf">
<pdf_annotation type="BOOKMARK" page="225" object_id="503645062786619423" object_number="4522"/>
<attribute NAME="authors" VALUE="Kanekawa, Nobuyasu and Ibe, Eishi H and Suga, Takashi and Uematsu, Yutaka"/>
<attribute NAME="title" VALUE="Dependability in electronic systems - Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances"/>
<attribute NAME="year" VALUE="2011"/>
</node>
</node>
<node TEXT="Atributos" ID="ID_1439541577" CREATED="1377253251000" MODIFIED="1428262157239" DCR_PRIVACY_LEVEL="DEMO">
<node TEXT="confiabilidade (reliability)" FOLDED="true" ID="ID_1342127086" CREATED="1377254593942" MODIFIED="1428262157239" MOVED="1411860866492" DCR_PRIVACY_LEVEL="DEMO">
<font BOLD="false"/>
<node TEXT="medida do tempo de funcionamento de um sistema at&#xe9; falhar, ou da probabilidade de n&#xe3;o falhar durante o tempo de miss&#xe3;o (ex.:MTTF, MTBF, 10-5 falhas/hora, 99.9%)" ID="ID_1611290074" CREATED="1411860915945" MODIFIED="1411860919478" MOVED="1411860922539"/>
</node>
<node TEXT="disponibilidade (availability)" FOLDED="true" ID="ID_1702652111" CREATED="1344508592622" MODIFIED="1428262157239" DCR_PRIVACY_LEVEL="DEMO">
<hook NAME="FirstGroupNode"/>
<node TEXT="medida do tempo (ou %) em que o sistema est&#xe1; operacional (ex.: MTBF/(MTBF+MTTR), 5000h/ano)" ID="ID_1771869519" CREATED="1411860934455" MODIFIED="1411860936807" MOVED="1411860939275"/>
</node>
<node TEXT="reparabilidade (maintainability)" FOLDED="true" ID="ID_1106797781" CREATED="1344508911688" MODIFIED="1428262157239" DCR_PRIVACY_LEVEL="DEMO">
<node TEXT="medida do tempo de reposi&#xe7;&#xe3;o em servi&#xe7;o do sistema        (ex.: MTTR)" ID="ID_1773051357" CREATED="1344508926204" MODIFIED="1428262157239" DCR_PRIVACY_LEVEL="DEMO"/>
</node>
<node TEXT="seguran&#xe7;a contra acidentes (safety)" FOLDED="true" ID="ID_1289497345" CREATED="1344509076356" MODIFIED="1428262157240" DCR_PRIVACY_LEVEL="DEMO">
<node TEXT="medida da fiabilidade do sistema relativa a faltas que ocasionem efeitos catastr&#xf3;ficos" ID="ID_938916906" CREATED="1411860999742" MODIFIED="1411861002690" MOVED="1411861005203"/>
</node>
<node TEXT="seguran&#xe7;a contra acesso n&#xe3;o autorizado (security)" FOLDED="true" ID="ID_1077168734" CREATED="1411860750229" MODIFIED="1411860764146">
<node TEXT="idem, relativo a faltas contra integridade, confidencialidade e autenticidade" ID="ID_1580126393" CREATED="1411861015289" MODIFIED="1411861017812" MOVED="1411861019923"/>
</node>
</node>
<node TEXT="Amea&#xe7;as" ID="ID_1598040635" CREATED="1377253207728" MODIFIED="1428262157240" DCR_PRIVACY_LEVEL="DEMO">
<node TEXT="Falha(fault)" FOLDED="true" ID="ID_1119530200" CREATED="1344508911688" MODIFIED="1428262157240" DCR_PRIVACY_LEVEL="DEMO">
<node TEXT="define-se como a causa f&#xed;sica ou algor&#xed;tmica do erro" ID="ID_1619338102" CREATED="1411863391820" MODIFIED="1411863408032" MOVED="1411863413368"/>
</node>
<node TEXT="Erro(error)" FOLDED="true" ID="ID_105182157" CREATED="1344509076356" MODIFIED="1428262157240" DCR_PRIVACY_LEVEL="DEMO">
<node TEXT=" Define-se que um sistema est&#xe1; em estado err&#xf4;neo, ou em erro, se o processamento posterior a partir desse estado pode levar a um defeito" ID="ID_575761268" CREATED="1411863458582" MODIFIED="1411863484409" MOVED="1411863489937"/>
</node>
<node TEXT="Defeito(failure)" FOLDED="true" ID="ID_1928953486" CREATED="1377254593942" MODIFIED="1428262157240" MOVED="1377254728216" DCR_PRIVACY_LEVEL="DEMO">
<font BOLD="false"/>
<node TEXT="&#xe9; definido como um desvio da especifica&#xe7;&#xe3;o" ID="ID_618166955" CREATED="1411863351666" MODIFIED="1411863425108" MOVED="1411863358800"/>
</node>
</node>
<node TEXT="Meios" ID="ID_1893786783" CREATED="1377253325287" MODIFIED="1428262157240" DCR_PRIVACY_LEVEL="DEMO">
<node TEXT="Toler&#xe2;ncia a Falhas" ID="ID_892954068" CREATED="1377253393791" MODIFIED="1428262157240" DCR_PRIVACY_LEVEL="DEMO">
<node TEXT="A Hybrid Fault Tolerant Architecture&#xa;for Robustness Improvement of Digital Circuits" ID="ID_1504078085" CREATED="1411611278055" MODIFIED="1413321726964" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/06114526.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="FAE1D9E958908A2717FD74F7B7DBF818E27DF8F5B8E390532E4C1A3F897728">
    <pdf_title>A Hybrid Fault Tolerant Architecture for Robustness Improvement of Digital Circuits</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6114526"/>
<attribute NAME="authors" VALUE="Tran, D. A and Virazel, A and Bosio, A and Dilillo, L. and Girard, P. and Pravossoudovitch, S. and Wunderlich, H. -J"/>
<attribute NAME="title" VALUE="A Hybrid Fault Tolerant Architecture for Robustness Improvement of Digital Circuits"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Software-Implemented Hardware Fault Tolerance Experiments COTS in Space" ID="ID_1828303689" CREATED="1411611278001" MODIFIED="1413321726954" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/SIHFT_000512.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="73B057B7848ACA3A0417480136E8CF71F5254FF9484FB77451E28AB1674B">
    <pdf_title>Software-Implemented Hardware Fault Tolerance Experiments COTS in Space</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Shirvani2000"/>
<attribute NAME="authors" VALUE="Shirvani, PP and Oh, N and McCluskey, EJ and Wood, DL and Lovellette, MN and Wood, KS"/>
<attribute NAME="title" VALUE="Software-implemented hardware fault tolerance experiments: COTS in space"/>
<attribute NAME="year" VALUE="2000"/>
</node>
<node TEXT="Fault-Tolerant Computing for Radiation Environments" ID="ID_339415893" CREATED="1411611277958" MODIFIED="1413321726945" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/CRC-TR-01-6.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="EB18B62F98D7CCDCF39A2932EADF5E38C2F343E444233DFDA99B429FA3B5">
    <pdf_title>TECHNICAL REPORT</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Shirvani2001"/>
<attribute NAME="authors" VALUE="Shirvani, Philip Payman and Adviser-Mccluskey, Edward J"/>
<attribute NAME="title" VALUE="Fault-tolerant computing for radiation environments"/>
<attribute NAME="year" VALUE="2001"/>
</node>
<node TEXT="Fault-Tolerance Projects at Stanford CRC" ID="ID_1890067867" CREATED="1411611275262" MODIFIED="1413321726933" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/shirvanimapld99.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="F07FE3B2732353CA4E5066D947998E472CF361BC34BE9E5CFAB8EC212858726">
    <pdf_title>Fault-Tolerance Projects at Stanford CRC</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Shirvani1999"/>
<attribute NAME="authors" VALUE="Shirvani, Philip P and Saxena, Nirmal and Oh, Nahmsuk and Mitra, Subhasish and Yu, Shu-Yi and Huang, Wei-Je and Fernandez-Gomez, Santiago and Touba, Nur A and McCluskey, Edward J"/>
<attribute NAME="title" VALUE="Fault-Tolerance Projects at Stanford CRC"/>
<attribute NAME="year" VALUE="1999"/>
</node>
<node TEXT="AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors" ID="ID_836763964" CREATED="1411247618509" MODIFIED="1413321726922" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/AR-SMT.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="3E8C555745A4B79315CE07BFF9FC1D8BA6BE684E40BA3419EBFB3998157AD6">
    <pdf_title>AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="781037"/>
<attribute NAME="authors" VALUE="Rotenberg, E."/>
<attribute NAME="title" VALUE="AR-SMT: a microarchitectural approach to fault tolerance in microprocessors"/>
<attribute NAME="year" VALUE="1999"/>
</node>
<node TEXT="Single Event Upset Tolerance in Flip-Flop Based Microprocessor Cores" ID="ID_1139968544" CREATED="1411611275149" MODIFIED="1413321726912" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/06378204.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="1797D527E212DF49487635C35246635E59EC78CB538FE83C9A58EF4837E85CE7">
    <pdf_title>Single Event Upset Tolerance in Flip-Flop Based Microprocessor Cores</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6378204"/>
<attribute NAME="authors" VALUE="Valadimas, S. and Tsiatouhas, Y. and Arapoyanni, A and Evans, A"/>
<attribute NAME="title" VALUE="Single event upset tolerance in flip-flop based microprocessor cores"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="SWIFT: Software Implemented Fault Tolerance" ID="ID_652368858" CREATED="1411247618585" MODIFIED="1413321726902" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/01402092.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="D8147595D213C833218CFECE5CE779C6397293DA426122F2EF673E54BB0D2">
    <pdf_title>SWIFT: Software Implemented Fault Tolerance</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1402092"/>
<attribute NAME="authors" VALUE="Reis, G.A and Chang, J. and Vachharajani, N. and Rangan, R. and August, D.I"/>
<attribute NAME="title" VALUE="SWIFT: software implemented fault tolerance"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="ALGORITHM-BASED FAULT TOLERANCE: A PERFORMANCE PERSPECTIVE BASED ON ERROR RATE" ID="ID_148624973" CREATED="1411611275215" MODIFIED="1413321726893" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/alyamaniDSN01.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="5B3F661BE05843B14158F46D23A291859F46529F891B84AC9BCD782BE5588A55">
    <pdf_title>w w</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Al-Yamani_algorithm-basedfault"/>
<attribute NAME="authors" VALUE="Ahmad A. Al-Yamani and Nahmsuk Oh and Edward J. McCluskey"/>
<attribute NAME="title" VALUE="Algorithm-Based Fault Tolerance: A Performance Perspective Based on Error Rate"/>
</node>
<node TEXT="Non-Intrusive Reconfigurable HW/SW Fault&#xa;Tolerance Approach to Detect Transient Faults in Microprocessor Systems" ID="ID_297030936" CREATED="1411611275250" MODIFIED="1413321726882" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/06131362.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="458A25552E5BFEBB0EF8999DE056919B317C612CE62983B5387A2FDBAEE086">
    <pdf_title>Non-Intrusive Reconfigurable HW/SW Fault Tolerance Approach to Detect Transient Faults in Microprocessor Systems</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6131362"/>
<attribute NAME="authors" VALUE="Azambuja, J.R. and Pagliarini, S. and Altieri, M. and Kastensmidt, F.L. and Hubner, M. and Becker, J. and Foucard, G. and Velazco, R."/>
<attribute NAME="title" VALUE="Non-intrusive reconfigurable HW/SW fault tolerance approach to detect transient faults in microprocessor systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Fault tolerant system design and SEU injection based testing" FOLDED="true" ID="ID_143909533" CREATED="1411539430068" MODIFIED="1413321726868" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Straka2013155"/>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
<node TEXT="Fault tolerant system design and SEU injection based testing" FOLDED="true" ID="ID_1369877333" CREATED="1411539430065" MODIFIED="1413321726862" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="1" object_id="422231591419846001" object_number="552" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Straka2013155"/>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
<node TEXT="1 Introduction" FOLDED="true" ID="ID_647856713" CREATED="1411539430465" MODIFIED="1411539430465" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="1" object_id="6881972343143052388" object_number="553" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
<node TEXT="1.1 On-line testing and fault tolerance of systems" ID="ID_89757678" CREATED="1411539430569" MODIFIED="1411539430569" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="1" object_id="3982118940914954054" object_number="587" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="1.2 Field Programmable Gate Arrays" ID="ID_1046433578" CREATED="1411539430553" MODIFIED="1411539430553" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="1" object_id="1268334707415058176" object_number="594" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="1.3 Granularity of system replication in FPGA" ID="ID_1674294692" CREATED="1411539430540" MODIFIED="1411539430540" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="2" object_id="207030701242867231" object_number="593" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="1.4 FT methodologies for FPGA-based designs" ID="ID_368141246" CREATED="1411539430525" MODIFIED="1411539430525" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="2" object_id="2074404814804871734" object_number="592" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="1.5 Principles of partial dynamic reconfiguration in FPGA" ID="ID_1993490107" CREATED="1411539430513" MODIFIED="1411539430513" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="4" object_id="3506216482639233071" object_number="591" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="1.6 Partially Reconfigurable Modules" ID="ID_728849892" CREATED="1411539430498" MODIFIED="1411539430498" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="4" object_id="3366148651374948901" object_number="590" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="1.7 Reconfigurable interfaces" ID="ID_1634841793" CREATED="1411539430479" MODIFIED="1411539430480" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="4" object_id="1094457645716621320" object_number="589" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="1.8 FPGA bitstream readback vs. bitstream scrubbing" ID="ID_1529901461" CREATED="1411539430463" MODIFIED="1411539430463" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="4" object_id="4248312557302695931" object_number="588" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
</node>
<node TEXT="2 Motivation for the research and problem definition" ID="ID_16371157" CREATED="1411539430450" MODIFIED="1411539430450" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="5" object_id="224599960714946530" object_number="572" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="3 Detection of errors in FPGA-based designs" ID="ID_1217169040" CREATED="1411539430441" MODIFIED="1411539430441" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="6" object_id="2604070674332927824" object_number="571" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="4 Highly dependable systems design into FPGA based on partial dynamic reconfiguration" FOLDED="true" ID="ID_1990764067" CREATED="1411539430409" MODIFIED="1411539430409" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="7" object_id="8152968833358290828" object_number="568" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
<node TEXT="4.1 Detection of faulty modules in FT architectures" ID="ID_1907331981" CREATED="1411539430422" MODIFIED="1411539430422" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="7" object_id="4431313094590322464" object_number="569" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="4.2 Main structure of FT design based on PRMs" ID="ID_817527336" CREATED="1411539430407" MODIFIED="1411539430407" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="7" object_id="3667610765969981164" object_number="570" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
</node>
<node TEXT="5 Error correction and recovery of faulty modules" FOLDED="true" ID="ID_1479227891" CREATED="1411539430359" MODIFIED="1411539430359" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="8" object_id="968811449485383779" object_number="565" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
<node TEXT="5.1 Partial reconfiguration controller" ID="ID_1079272494" CREATED="1411539430397" MODIFIED="1411539430397" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="8" object_id="3661685660137899828" object_number="566" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="5.2 Architecture and features of GPDRC" ID="ID_810281162" CREATED="1411539430386" MODIFIED="1411539430387" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="10" object_id="2805597214086833227" object_number="574" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="5.3 GPDRC implemented as TMR architecture with PDR" ID="ID_309638975" CREATED="1411539430372" MODIFIED="1411539430372" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="10" object_id="3497533573898794148" object_number="573" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="5.4 Synchronization problem and safety window" ID="ID_1219156540" CREATED="1411539430358" MODIFIED="1411539430358" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="10" object_id="4229454433711043609" object_number="567" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
</node>
<node TEXT="6 SEU simulation framework for testing fault tolerant systems based on FPGA" FOLDED="true" ID="ID_1774937775" CREATED="1411539430276" MODIFIED="1411539430276" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="11" object_id="3995713560517384949" object_number="562" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
<node TEXT="6.1 SEU simulation techniques" ID="ID_935226563" CREATED="1411539430343" MODIFIED="1411539430343" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="11" object_id="5246308184189775005" object_number="563" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="6.2 Requirements on testing platform and SEU generator" ID="ID_1249606053" CREATED="1411539430327" MODIFIED="1411539430327" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="11" object_id="1672465152986488425" object_number="578" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="6.3 Xilinx&#x2019;s solution" ID="ID_188463194" CREATED="1411539430314" MODIFIED="1411539430314" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="11" object_id="9134072049644693320" object_number="577" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="6.4 Proposed solution: external SEU generator" ID="ID_1973826111" CREATED="1411539430301" MODIFIED="1411539430302" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="12" object_id="6862259303046247277" object_number="576" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="6.5 SEU generator implementation" ID="ID_1633074961" CREATED="1411539430290" MODIFIED="1411539430290" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="12" object_id="1163517439280853743" object_number="575" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="6.6 SEU simulation framework" ID="ID_645087975" CREATED="1411539430272" MODIFIED="1411539430272" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="13" object_id="6456892155083255527" object_number="564" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
</node>
<node TEXT="7 Experimental results" FOLDED="true" ID="ID_1439828062" CREATED="1411539430131" MODIFIED="1411539430131" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="13" object_id="8985962939412129311" object_number="559" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
<node TEXT="7.1 Digital circuit for testing purposes" ID="ID_1856124800" CREATED="1411539430261" MODIFIED="1411539430261" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="13" object_id="8685035984533098786" object_number="560" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="7.2 Properties and experiments with FT architectures" ID="ID_876388155" CREATED="1411539430246" MODIFIED="1411539430247" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="13" object_id="2566705270982835479" object_number="583" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="7.3 Experiments with GPDRC and MicroBlaze" ID="ID_1721254932" CREATED="1411539430230" MODIFIED="1411539430231" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="14" object_id="4510232496331052371" object_number="582" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="7.4 Experiments with SEU simulation framework and FT architectures" FOLDED="true" ID="ID_1988252838" CREATED="1411539430147" MODIFIED="1411539430147" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="15" object_id="7054613299908779366" object_number="579" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
<node TEXT="7.4.1 Parameters of tested FT architectures" ID="ID_857400286" CREATED="1411539430215" MODIFIED="1411539430215" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="15" object_id="1367186759329722312" object_number="580" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="7.4.2 SEU simulation framework settings" ID="ID_1372994268" CREATED="1411539430199" MODIFIED="1411539430199" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="15" object_id="5945152589403978018" object_number="586" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="7.4.3 The first experiment &#x2013; how many SEUs will affect the correct function of the architecture" ID="ID_1245667740" CREATED="1411539430183" MODIFIED="1411539430183" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="15" object_id="1584981451134829740" object_number="585" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="7.4.4 The second experiment &#x2013; how many SEUs destroy the correct function of the architecture" ID="ID_541405464" CREATED="1411539430168" MODIFIED="1411539430168" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="15" object_id="2785910351341562818" object_number="584" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="7.4.5 The third experiment &#x2013; experiments with sequential component" ID="ID_348976243" CREATED="1411539430144" MODIFIED="1411539430144" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="16" object_id="2435671788619399545" object_number="581" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
</node>
<node TEXT="7.5 Evaluation of correct working of FT structure" ID="ID_1735436283" CREATED="1411539430127" MODIFIED="1411539430127" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="17" object_id="2441566141648325273" object_number="561" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
</node>
<node TEXT="8 The comparison of presented methodology with other techniques" ID="ID_1569990388" CREATED="1411539430111" MODIFIED="1411539430111" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="17" object_id="6418501525434393338" object_number="558" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="9 Conclusions and suggestions for future research" FOLDED="true" ID="ID_1994099911" CREATED="1411539430095" MODIFIED="1411539430095" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="17" object_id="9171785327800419055" object_number="556" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
<node TEXT="9.1 Future research" ID="ID_1171948181" CREATED="1411539430092" MODIFIED="1411539430092" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="18" object_id="4036357896414876156" object_number="557" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
</node>
<node TEXT="Acknowledgements" ID="ID_547707505" CREATED="1411539430080" MODIFIED="1411539430080" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="18" object_id="3999136010774003646" object_number="555" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="References" ID="ID_1903866217" CREATED="1411539430062" MODIFIED="1411539430063" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/1-s2.0-S0141933112001688-main.pdf">
<pdf_annotation type="BOOKMARK" page="18" object_id="8736435020772909201" object_number="554" document_hash="6648DBA58FBBFC928D5F9622FB60AE89E1F8D3A8C464BEFD3C82FABC6740B7">
    <pdf_title>Microprocessors and Microsystems</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Microprocessors and Microsystems "/>
<attribute NAME="authors" VALUE="Martin Straka and Jan Kastil and Zdenek Kotasek and Lukas Miculka"/>
<attribute NAME="title" VALUE="Fault tolerant system design and \{SEU\} injection based testing"/>
<attribute NAME="year" VALUE="2013"/>
</node>
</node>
</node>
<node TEXT="A Foundation for Adaptive Fault Tolerance in Software" ID="ID_187448554" CREATED="1411247622196" MODIFIED="1413321726850" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/01194806.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="C2BF5025B536A393C5577B7C34CACE1E6E9F436CE5FEE7CDF3AAB5BC463B7">
    <pdf_title>A Foundation for Adaptive Fault Tolerance in Software</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1194806"/>
<attribute NAME="authors" VALUE="Whisnant, K. and Kalbarczyk, Z. and Iyer, R.K."/>
<attribute NAME="title" VALUE="A foundation for adaptive fault tolerance in software"/>
<attribute NAME="year" VALUE="2003"/>
</node>
<node TEXT="Assessing Software Implemented Fault Detection and Fault Tolerance Mechanisms" ID="ID_1574436401" CREATED="1411247618662" MODIFIED="1413321726838" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/01250857.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="3EFF7CDA527E4103B5A1842F7ECF281E653F6582AA8819B270BC3A93262979">
    <pdf_title>Assessing Software Implemented Fault Detection and Fault Tolerance Mechanisms</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1250857"/>
<attribute NAME="authors" VALUE="Gawkowski, P. and Sosnowski, J."/>
<attribute NAME="title" VALUE="Assessing software implemented fault detection and fault tolerance mechanisms"/>
<attribute NAME="year" VALUE="2003"/>
</node>
<node TEXT="Learning From Advanced Hardware Verification for Hardware Dependent Software" ID="ID_1653689851" CREATED="1411539417630" MODIFIED="1413321726827" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/DVCon_2014_Imperas_Paper_Learning_From_Advanced_Hardware_Verification_for_Hardware_Dependent_Software.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="ED267DF7E81AC9AB7A852AFA4E44346C6275B22A497144B76EF72C1B49AEDA0">
    <pdf_title>Learning From Advanced Hardware Verification for Hardware Dependent Software</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="SimondDavidmann2014"/>
<attribute NAME="authors" VALUE="Simond Davidmann,&#xa;Duncan Graham"/>
<attribute NAME="title" VALUE="Learning From Advanced Hardware Verification for Hardware Dependent Software"/>
<attribute NAME="year" VALUE="2014"/>
</node>
<node TEXT="Designing Masking Fault-Tolerance via Nonmasking Fault-Tolerance" ID="ID_918319161" CREATED="1411247618670" MODIFIED="1413321726815" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/00689401.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="C219F4B5942887F5E8EF58B852BD34A9A442B6752C1F8B3BE7BBE61C8EF1371">
    <pdf_title>Designing Masking Fault-Tolerance via Nonmasking Fault-Tolerance</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="689401"/>
<attribute NAME="journal" VALUE="Software Engineering, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Arora, A and Kulkarni, S.S."/>
<attribute NAME="title" VALUE="Designing masking fault-tolerance via nonmasking fault-tolerance"/>
<attribute NAME="year" VALUE="1998"/>
</node>
<node TEXT="A Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation" ID="ID_1904488928" CREATED="1411611275226" MODIFIED="1413321726801" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/05640683.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="3C665B397D6E623C9CAED7FDA3CC6CF25A0DF95CDBF0F35C41274AB2F55">
    <pdf_title>A Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="5640683"/>
<attribute NAME="journal" VALUE="Solid-State Circuits, IEEE Journal of"/>
<attribute NAME="authors" VALUE="Bull, D. and Das, S. and Shivashankar, K. and Dasika, G.S. and Flautner, K. and Blaauw, D."/>
<attribute NAME="title" VALUE="A Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Fault-Tolerance Techniques for SRAM-based FPGAs" ID="ID_1677333206" CREATED="1411611272164" MODIFIED="1413321726790" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-0-387-31069-5.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="AD1A81AB5C7271B73E3E394F6380BC79F2CF52488B8719F1A82F8739B2DEB560">
    <pdf_title>Fault-Tolerance Techniques for SRAM-based FPGAs</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Kastensmidt2007"/>
<attribute NAME="authors" VALUE="Kastensmidt, Fernanda Lima and Reis, Ricardo"/>
<attribute NAME="title" VALUE="Fault-tolerance techniques for SRAM-based FPGAs"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="Software-implemented hardening against soft errors" ID="ID_588392281" CREATED="1411611275281" MODIFIED="1413321726779" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/SlidesMassimoViolante.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="5F1F8548C7C25DC2447EB6ED5B904F2C450881A689D6F445D30EED66426871C">
    <pdf_title>Software-implemented hardening against soft errors</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Violante"/>
<attribute NAME="authors" VALUE="Massimo Violante"/>
<attribute NAME="title" VALUE="Software-implemented hardening against soft errors (slides)"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="SOFTWARE-IMPLEMENTED HARDWARE FAULT TOLERANCE" ID="ID_1948858788" CREATED="1411611275193" MODIFIED="1413321726768" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-0-387-32937-6.pdf">
<pdf_annotation type="PDF_FILE" object_id="0"/>
<attribute NAME="key" VALUE="Goloubeva2006"/>
<attribute NAME="authors" VALUE="Goloubeva, Olga and Rebaudengo, Maurizio and Reorda, Matteo Sonza and Violante, Massimo"/>
<attribute NAME="title" VALUE="Software-implemented hardware fault tolerance"/>
<attribute NAME="year" VALUE="2006"/>
</node>
<node TEXT="CFEDR: Control-Flow Error Detection and&#xa;Recovery Using Encoded Signatures Monitoring" ID="ID_1193988716" CREATED="1411611275143" MODIFIED="1413321726757" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/06653578.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="49945B883679842CDD1839E5CB191F69ED01657328EBAC579F8ABD52C38AA9D">
    <pdf_title>CFEDR: Control-Flow Error Detection and Recovery Using Encoded Signatures Monitoring</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6653578"/>
<attribute NAME="authors" VALUE="Lanfang Tan and Ying Tan and Jianjun Xu"/>
<attribute NAME="title" VALUE="CFEDR: Control-flow error detection and recovery using encoded signatures monitoring"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="A New Approach to Software-Implemented Fault Tolerance" ID="ID_957692149" CREATED="1411539430599" MODIFIED="1413321726749" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/art%253A10.1023%252FB%253AJETT.0000039610.30724.b2.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="CD59C517A8D968B180E7BC7EAE9871C42E79E17FFE3D0E22BC6E38074A18CE">
    <pdf_title>A New Approach to Software-Implemented Fault Tolerance</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Rebaudengo2004"/>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Rebaudengo, M. and Reorda, M.Sonza and Violante, M."/>
<attribute NAME="title" VALUE="A New Approach to Software-Implemented Fault Tolerance"/>
<attribute NAME="year" VALUE="2004"/>
</node>
<node TEXT="Design of A Fault-Tolerant Microprocessor: A Simulation Approach" ID="ID_1834577424" CREATED="1411611272086" MODIFIED="1413321726743" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/00640142.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="827EC564DE4D81DFCD9F8B3BD7A5953CEA8B125AF25088BE2C85F1EE9A1977CF">
    <pdf_title>of</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="640142"/>
<attribute NAME="authors" VALUE="Kab Joo Lee and Gwan Choi"/>
<attribute NAME="title" VALUE="Design of a fault-tolerant microprocessor: a simulation approach"/>
<attribute NAME="year" VALUE="1997"/>
</node>
<node TEXT="Strategies for Fault-Tolerant, Space-Based Computing: Lessons Learned from the ARGOS Testbed" ID="ID_903914617" CREATED="1411611275199" MODIFIED="1413321726738" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/01035377.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="80CC2DDEFCD475FA10351BF58310D903346FB56581E19E7974D784DF965C1">
    <pdf_title>ARGOS</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1035377"/>
<attribute NAME="authors" VALUE="Lovellette, M.N. and Wood, K.S. and Wood, D. L. and Beall, J.H. and Shirvani, P.P. and Oh, N. and McCluskey, E.J."/>
<attribute NAME="title" VALUE="Strategies for fault-tolerant, space-based computing: Lessons learned from the ARGOS testbed"/>
<attribute NAME="year" VALUE="2002"/>
</node>
<node TEXT="An Experiment with Adaptive Fault Tolerance in Highly-Constrained Systems" ID="ID_1525179419" CREATED="1411247618702" MODIFIED="1413321726733" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/00842342.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="4A36585F92C581F88732BD9E8A6237CC22BAC3BA531499D4ED4B7B5BE1B5CE">
    <pdf_title>An Experiment with Adaptive Fault Tolerance in Highly-Constraint Systems</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="842342"/>
<attribute NAME="authors" VALUE="Shokri, E. and Beltas, P."/>
<attribute NAME="title" VALUE="An experiment with adaptive fault tolerance in highly-constrained systems"/>
<attribute NAME="year" VALUE="1999"/>
</node>
<node TEXT="Non-Intrusive Reconfigurable HW/SW Fault Tolerance Approach to Detect Transient Faults in Microprocessor Systems" ID="ID_1271063957" CREATED="1411247622189" MODIFIED="1413321726728" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06131362.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="458A25552E5BFEBB0EF8999DE056919B317C612CE62983B5387A2FDBAEE086">
    <pdf_title>Non-Intrusive Reconfigurable HW/SW Fault Tolerance Approach to Detect Transient Faults in Microprocessor Systems</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6131362"/>
<attribute NAME="authors" VALUE="Azambuja, J.R. and Pagliarini, S. and Altieri, M. and Kastensmidt, F.L. and Hubner, M. and Becker, J. and Foucard, G. and Velazco, R."/>
<attribute NAME="title" VALUE="Non-intrusive reconfigurable HW/SW fault tolerance approach to detect transient faults in microprocessor systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="SOFTWARE-IMPLEMENTED HARDWARE FAULT TOLERANCE" ID="ID_1229663338" CREATED="1411539429759" MODIFIED="1413321726723" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-0-387-32937-6.pdf">
<pdf_annotation type="PDF_FILE" object_id="0"/>
<attribute NAME="key" VALUE="Goloubeva2006"/>
<attribute NAME="authors" VALUE="Goloubeva, Olga and Rebaudengo, Maurizio and Reorda, Matteo Sonza and Violante, Massimo"/>
<attribute NAME="title" VALUE="Software-implemented hardware fault tolerance"/>
<attribute NAME="year" VALUE="2006"/>
</node>
<node TEXT="Electronics System Design Techniques for Safety Critical Applications" ID="ID_1682169673" CREATED="1411539420342" MODIFIED="1413321726717" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/bok%253A978-1-4020-8979-4.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="9B671AE6AAD67EBB9C64457625B74958F840D08384CF7BEA6EB1B748784154">
    <pdf_title>Electronics System Design Techniques for Safety Critical Applications</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sterpone2008"/>
<attribute NAME="authors" VALUE="Sterpone, Luca"/>
<attribute NAME="title" VALUE="Electronics system design techniques for safety critical applications"/>
<attribute NAME="year" VALUE="2008"/>
</node>
<node TEXT="Online hardening of programs against SEUs and SETs" ID="ID_1675312566" CREATED="1411539420348" MODIFIED="1413321726711" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/04030939.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="624DECE5868A49CD4E676E589DA9B913BB49749DC4BACCB69A6FF93CA1DE115">
    <pdf_title>Online hardening of programs against SEUs and SETs</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="4030939"/>
<attribute NAME="authors" VALUE="Lisboa, C. A L and Carro, L. and Reorda, M.S. and Violante, M."/>
<attribute NAME="title" VALUE="Online hardening of programs against SEUs and SETs"/>
<attribute NAME="year" VALUE="2006"/>
</node>
<node TEXT="Combined software and hardware techniques for the design of reliable IP processors" ID="ID_1726711939" CREATED="1411539429979" MODIFIED="1413321726707" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/04030937.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="4F5C8B37547F6DA9EAE2A51CEC8AE34B2ADB5EA41235B74369B0C078992FB">
    <pdf_title>Combined software and hardware techniques for the design of reliable IP processors</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="4030937"/>
<attribute NAME="authors" VALUE="Rebaudengo, M. and Sterpone, L. and Violante, M. and Bolchini, C. and Miele, A and Sciuto, D."/>
<attribute NAME="title" VALUE="Combined software and hardware techniques for the design of reliable IP processors"/>
<attribute NAME="year" VALUE="2006"/>
</node>
<node TEXT="A New Mitigation Approach for Soft Errors in Embedded Processors" ID="ID_27158660" CREATED="1411539430606" MODIFIED="1413321726704" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/04636948.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="FF49748F533AA0846ED05975387B3961CFF9D4021473A699C86557A65336CA3">
    <pdf_title>A New Mitigation Approach for Soft Errors in Embedded Processors</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="4636948"/>
<attribute NAME="journal" VALUE="Nuclear Science, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Abate, F. and Sterpone, L. and Violante, M."/>
<attribute NAME="title" VALUE="A New Mitigation Approach for Soft Errors in Embedded Processors"/>
<attribute NAME="year" VALUE="2008"/>
</node>
<node TEXT="Configurable tool to protect processors against SEE by software-based detection techniques" ID="ID_1423242595" CREATED="1411611277995" MODIFIED="1413321725964" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/06261259.pdf">
<pdf_annotation type="PDF_FILE" object_id="0"/>
<attribute NAME="key" VALUE="6261259"/>
<attribute NAME="authors" VALUE="Chielle, E. and Barth, Raul Sergio and Lapolli, Angelo Cardoso and Kastensmidt, F.L."/>
<attribute NAME="title" VALUE="Configurable tool to protect processors against SEE by software-based detection techniques"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="A Hybrid Approach for Detection and Correction of Transient Faults in SoCs" ID="ID_980490496" CREATED="1411611275274" MODIFIED="1413321725969" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/05551155.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="DC7AAA26B788E5BF257DE72FAEEE6EE7DE35F495C890FC7269EA3DD36212D690">
    <pdf_title>Short Papers</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="5551155"/>
<attribute NAME="journal" VALUE="Dependable and Secure Computing, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Bernardi, P. and Bolzani Poehls, L.M. and Grosso, M. and Reorda, M.S."/>
<attribute NAME="title" VALUE="A Hybrid Approach for Detection and Correction of Transient Faults in SoCs"/>
<attribute NAME="year" VALUE="2010"/>
</node>
<node TEXT="A Hybrid Approach to Design Error Detection and Correction" ID="ID_1834435057" CREATED="1411611275221" MODIFIED="1413321725974" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/00812294.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="A8357883C38DAA41BA2BE08FE685BBCB5A329968A7F11076F8FEEA649E4CB62">
    <pdf_title>Hybrid to Design Error Correctioii</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="812294"/>
<attribute NAME="authors" VALUE="Veneris, A and Hajj, IN."/>
<attribute NAME="title" VALUE="A hybrid approach to design error detection and correction [VLSI digital circuits]"/>
<attribute NAME="year" VALUE="1999"/>
</node>
<node TEXT="A Fault Tolerant Approach to Detect Transient Faults in Microprocessors Based on a Non-Intrusive Reconfigurable Hardware" ID="ID_352644806" CREATED="1411247618850" MODIFIED="1413321726023" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06236246.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="43C7E5F33622657FB22FD1EF41726939F21C040BC55D5B0BEDE7CD6BB802E">
    <pdf_title>A Fault Tolerant Approach to Detect Transient Faults in Microprocessors Based on a Non-Intrusive Reconfigurable Hardware</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6236246"/>
<attribute NAME="journal" VALUE="Nuclear Science, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Azambuja, J.R. and Pagliarini, S. and Altieri, M. and Kastensmidt, F.L. and Hubner, M. and Becker, J. and Foucard, G. and Velazco, R."/>
<attribute NAME="title" VALUE="A Fault Tolerant Approach to Detect Transient Faults in Microprocessors Based on a Non-Intrusive Reconfigurable Hardware"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="A Novel Co-Design Approach for Soft Errors Mitigation in Embedded Systems" ID="ID_347948509" CREATED="1411247618530" MODIFIED="1413321726061" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/05746555.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="424FAF394A9AB9418466BDCFDC250684522B2BBF855E9B09A71FDB518E8B247">
    <pdf_title>A Novel Co-Design Approach for Soft Errors Mitigation in Embedded Systems</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="5746555"/>
<attribute NAME="journal" VALUE="Nuclear Science, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Cuenca-Asensi, S. and Martinez-Alvarez, A and Restrepo-Calle, F. and Palomo, F.R. and Guzman-Miranda, H. and Aguirre, M.A"/>
<attribute NAME="title" VALUE="A Novel Co-Design Approach for Soft Errors Mitigation in Embedded Systems"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="An&#xe1;lise de T&#xe9;cnicas de Toler&#xe2;ncia a Falhas Baseadas em Software para a Prote&#xe7;&#xe3;o de Microprocessadores" ID="ID_278016786" CREATED="1411247618744" MODIFIED="1415472046962" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/000826746.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="DA584EA9D2B745F59431FF745986A71D7CE625BE4FCAB566C487EE154DC630">
    <pdf_title>Software</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Azambuja2010"/>
<attribute NAME="authors" VALUE="Azambuja, Jos&#xe9; Rodrigo Furlanetto de"/>
<attribute NAME="title" VALUE="An&#xe1;lise de t&#xe9;cnicas de toler&#xe2;ncia a falhas baseadas em software para a prote&#xe7;&#xe3;o de microprocessadores"/>
<attribute NAME="year" VALUE="2010"/>
</node>
</node>
<node TEXT="Modelagem e Inje&#xe7;&#xe3;o de Falhas" ID="ID_165684907" CREATED="1411926028455" MODIFIED="1411937098140">
<node TEXT="Physical Defect Modeling for Fault Insertion in System Reliability Test" ID="ID_1861870009" CREATED="1411836924270" MODIFIED="1413321726698" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/05355715.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="217F55669AC270293B499EA8316AD97C77EC713D7F925ADBBD4CD386ABB653C9">
    <pdf_title>Physical Defect Modeling for Fault Insertion in System Reliability Test</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="5355715"/>
<attribute NAME="authors" VALUE="Zhaobo Zhang and Zhanglei Wang and Xinli Gu and Chakrabarty, K."/>
<attribute NAME="title" VALUE="Physical defect modeling for fault insertion in system reliability test"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="A Study of the Effects of Transient Fault Injection into a 32-bit RISC with Built-in Watchdog" ID="ID_636165393" CREATED="1411836924285" MODIFIED="1413321726693" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/00243569.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="4E865C5163FDBC223F479D37AB8FF3CDCE4D2802271CE7F9BFC79CF99EC">
    <pdf_title>A study of the effects of transient fault injection into a 32-bit RISC with built-in watchdog</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="243569"/>
<attribute NAME="authors" VALUE="Ohlsson, J. and Rimen, M. and Gunneflo, U."/>
<attribute NAME="title" VALUE="A study of the effects of transient fault injection into a 32-bit RISC with built-in watchdog"/>
<attribute NAME="year" VALUE="1992"/>
</node>
<node TEXT="Simulator Independent Fault Simulation using WAVES" ID="ID_80508796" CREATED="1411539430613" MODIFIED="1413321726689" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/DELONG96A.PDF">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="83427726B2FA205ED3195836611B732622303F677054D07B90F16E8650A8D0D9">
    <pdf_title>Simulator Independent Fault Simulation Using WAVES</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="DeLong1996"/>
<attribute NAME="authors" VALUE="DeLong, Todd A and Smith, D Todd and Johnson, Barry W and Hanna, James P"/>
<attribute NAME="title" VALUE="Simulator Independent Fault Simulation Using WAVES"/>
<attribute NAME="year" VALUE="1996"/>
</node>
<node TEXT="Efficient analysis of single event transients" FOLDED="true" ID="ID_1458998057" CREATED="1411836924034" MODIFIED="1413321726684" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/1-s2.0-S1383762103001449-main.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="FC10A1C69A1603667ADBB5F1BA639A47FC2A3DEDDBE8FDED7925215764A84C">
    <pdf_title>Efficient analysis of single event transients</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="SonzaReorda2004239"/>
<attribute NAME="journal" VALUE="Journal of Systems Architecture "/>
<attribute NAME="authors" VALUE="M. Sonza Reorda and M. Violante"/>
<attribute NAME="title" VALUE="Efficient analysis of single event transients "/>
<attribute NAME="year" VALUE="2004"/>
<node TEXT="Efficient analysis of single event transients" FOLDED="true" ID="ID_1640460744" CREATED="1411836924028" MODIFIED="1411836924028" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/1-s2.0-S1383762103001449-main.pdf">
<pdf_annotation type="BOOKMARK" page="1" object_id="4907391926913859186" object_number="78" document_hash="FC10A1C69A1603667ADBB5F1BA639A47FC2A3DEDDBE8FDED7925215764A84C">
    <pdf_title>Efficient analysis of single event transients</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="SonzaReorda2004239"/>
<attribute NAME="journal" VALUE="Journal of Systems Architecture "/>
<attribute NAME="authors" VALUE="M. Sonza Reorda and M. Violante"/>
<attribute NAME="title" VALUE="Efficient analysis of single event transients "/>
<attribute NAME="year" VALUE="2004"/>
<node TEXT="Introduction" ID="ID_550410791" CREATED="1411836924247" MODIFIED="1411836924247" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/1-s2.0-S1383762103001449-main.pdf">
<pdf_annotation type="BOOKMARK" page="1" object_id="4180770027444454321" object_number="79" document_hash="FC10A1C69A1603667ADBB5F1BA639A47FC2A3DEDDBE8FDED7925215764A84C">
    <pdf_title>Efficient analysis of single event transients</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="SonzaReorda2004239"/>
<attribute NAME="journal" VALUE="Journal of Systems Architecture "/>
<attribute NAME="authors" VALUE="M. Sonza Reorda and M. Violante"/>
<attribute NAME="title" VALUE="Efficient analysis of single event transients "/>
<attribute NAME="year" VALUE="2004"/>
</node>
<node TEXT="Previous works" ID="ID_249322342" CREATED="1411836924219" MODIFIED="1411836924219" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/1-s2.0-S1383762103001449-main.pdf">
<pdf_annotation type="BOOKMARK" page="2" object_id="3573153056738487544" object_number="88" document_hash="FC10A1C69A1603667ADBB5F1BA639A47FC2A3DEDDBE8FDED7925215764A84C">
    <pdf_title>Efficient analysis of single event transients</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="SonzaReorda2004239"/>
<attribute NAME="journal" VALUE="Journal of Systems Architecture "/>
<attribute NAME="authors" VALUE="M. Sonza Reorda and M. Violante"/>
<attribute NAME="title" VALUE="Efficient analysis of single event transients "/>
<attribute NAME="year" VALUE="2004"/>
</node>
<node TEXT="Single event transients" ID="ID_1281796804" CREATED="1411836924199" MODIFIED="1411836924199" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/1-s2.0-S1383762103001449-main.pdf">
<pdf_annotation type="BOOKMARK" page="3" object_id="6080536715286635230" object_number="87" document_hash="FC10A1C69A1603667ADBB5F1BA639A47FC2A3DEDDBE8FDED7925215764A84C">
    <pdf_title>Efficient analysis of single event transients</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="SonzaReorda2004239"/>
<attribute NAME="journal" VALUE="Journal of Systems Architecture "/>
<attribute NAME="authors" VALUE="M. Sonza Reorda and M. Violante"/>
<attribute NAME="title" VALUE="Efficient analysis of single event transients "/>
<attribute NAME="year" VALUE="2004"/>
</node>
<node TEXT="Fault list reduction algorithm" ID="ID_1009641858" CREATED="1411836924174" MODIFIED="1411836924174" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/1-s2.0-S1383762103001449-main.pdf">
<pdf_annotation type="BOOKMARK" page="3" object_id="4867504166803318281" object_number="86" document_hash="FC10A1C69A1603667ADBB5F1BA639A47FC2A3DEDDBE8FDED7925215764A84C">
    <pdf_title>Efficient analysis of single event transients</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="SonzaReorda2004239"/>
<attribute NAME="journal" VALUE="Journal of Systems Architecture "/>
<attribute NAME="authors" VALUE="M. Sonza Reorda and M. Violante"/>
<attribute NAME="title" VALUE="Efficient analysis of single event transients "/>
<attribute NAME="year" VALUE="2004"/>
</node>
<node TEXT="Simplified SET fault model" ID="ID_1818145431" CREATED="1411836924154" MODIFIED="1411836924154" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/1-s2.0-S1383762103001449-main.pdf">
<pdf_annotation type="BOOKMARK" page="4" object_id="271026279812559491" object_number="83" document_hash="FC10A1C69A1603667ADBB5F1BA639A47FC2A3DEDDBE8FDED7925215764A84C">
    <pdf_title>Efficient analysis of single event transients</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="SonzaReorda2004239"/>
<attribute NAME="journal" VALUE="Journal of Systems Architecture "/>
<attribute NAME="authors" VALUE="M. Sonza Reorda and M. Violante"/>
<attribute NAME="title" VALUE="Efficient analysis of single event transients "/>
<attribute NAME="year" VALUE="2004"/>
</node>
<node TEXT="Experimental results" FOLDED="true" ID="ID_207790086" CREATED="1411836924094" MODIFIED="1411836924095" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/1-s2.0-S1383762103001449-main.pdf">
<pdf_annotation type="BOOKMARK" page="5" object_id="1984578537220786289" object_number="82" document_hash="FC10A1C69A1603667ADBB5F1BA639A47FC2A3DEDDBE8FDED7925215764A84C">
    <pdf_title>Efficient analysis of single event transients</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="SonzaReorda2004239"/>
<attribute NAME="journal" VALUE="Journal of Systems Architecture "/>
<attribute NAME="authors" VALUE="M. Sonza Reorda and M. Violante"/>
<attribute NAME="title" VALUE="Efficient analysis of single event transients "/>
<attribute NAME="year" VALUE="2004"/>
<node TEXT="Analysis of the fault list reduction algorithm" ID="ID_888253136" CREATED="1411836924124" MODIFIED="1411836924124" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/1-s2.0-S1383762103001449-main.pdf">
<pdf_annotation type="BOOKMARK" page="5" object_id="7698034048352325207" object_number="84" document_hash="FC10A1C69A1603667ADBB5F1BA639A47FC2A3DEDDBE8FDED7925215764A84C">
    <pdf_title>Efficient analysis of single event transients</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="SonzaReorda2004239"/>
<attribute NAME="journal" VALUE="Journal of Systems Architecture "/>
<attribute NAME="authors" VALUE="M. Sonza Reorda and M. Violante"/>
<attribute NAME="title" VALUE="Efficient analysis of single event transients "/>
<attribute NAME="year" VALUE="2004"/>
</node>
<node TEXT="Analysis of the vector-bounded fault model" ID="ID_1881031171" CREATED="1411836924088" MODIFIED="1411836924089" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/1-s2.0-S1383762103001449-main.pdf">
<pdf_annotation type="BOOKMARK" page="6" object_id="5638387622217530958" object_number="85" document_hash="FC10A1C69A1603667ADBB5F1BA639A47FC2A3DEDDBE8FDED7925215764A84C">
    <pdf_title>Efficient analysis of single event transients</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="SonzaReorda2004239"/>
<attribute NAME="journal" VALUE="Journal of Systems Architecture "/>
<attribute NAME="authors" VALUE="M. Sonza Reorda and M. Violante"/>
<attribute NAME="title" VALUE="Efficient analysis of single event transients "/>
<attribute NAME="year" VALUE="2004"/>
</node>
</node>
<node TEXT="Conclusions" ID="ID_1702805704" CREATED="1411836924068" MODIFIED="1411836924069" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/1-s2.0-S1383762103001449-main.pdf">
<pdf_annotation type="BOOKMARK" page="7" object_id="1001310632534794643" object_number="81" document_hash="FC10A1C69A1603667ADBB5F1BA639A47FC2A3DEDDBE8FDED7925215764A84C">
    <pdf_title>Efficient analysis of single event transients</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="SonzaReorda2004239"/>
<attribute NAME="journal" VALUE="Journal of Systems Architecture "/>
<attribute NAME="authors" VALUE="M. Sonza Reorda and M. Violante"/>
<attribute NAME="title" VALUE="Efficient analysis of single event transients "/>
<attribute NAME="year" VALUE="2004"/>
</node>
<node TEXT="References" ID="ID_1505471845" CREATED="1411836924025" MODIFIED="1411836924025" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias5/1-s2.0-S1383762103001449-main.pdf">
<pdf_annotation type="BOOKMARK" page="7" object_id="4566675062950120705" object_number="80" document_hash="FC10A1C69A1603667ADBB5F1BA639A47FC2A3DEDDBE8FDED7925215764A84C">
    <pdf_title>Efficient analysis of single event transients</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="SonzaReorda2004239"/>
<attribute NAME="journal" VALUE="Journal of Systems Architecture "/>
<attribute NAME="authors" VALUE="M. Sonza Reorda and M. Violante"/>
<attribute NAME="title" VALUE="Efficient analysis of single event transients "/>
<attribute NAME="year" VALUE="2004"/>
</node>
</node>
</node>
<node TEXT="A Survey on Fault Injection Techniques" ID="ID_14728378" CREATED="1411247618811" MODIFIED="1413321726680" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/04-Hissam.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="FAE777E67E88F91841A4464E68F81892CCEE0305ADE88CC2D7EE3DC351CC48">
    <pdf_title>A Survey on Fault Injection Techniques</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Ziade2004"/>
<attribute NAME="journal" VALUE="Int. Arab J. Inf. Technol."/>
<attribute NAME="authors" VALUE="Ziade, Haissam and Ayoubi, Rafic A and Velazco, Raoul and others"/>
<attribute NAME="title" VALUE="A survey on fault injection techniques"/>
<attribute NAME="year" VALUE="2004"/>
</node>
<node TEXT="High Speed Fault Injection Tool Implemented With Verilog HDL on FPGA for Testing Fault Tolerance Designs" ID="ID_1279092183" CREATED="1411539429989" MODIFIED="1411610056945" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/Q369699-libre.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="1D93784065D93E4A61DDB8D5CFACADD83F51CE6C37DE892D76A6BBBA24">
    <pdf_title>High Speed Fault Injection Tool Implemented With Verilog HDL on FPGA for Testing Fault Tolerance Designs</pdf_title>
</pdf_annotation>
</node>
<node TEXT="Physical Defect Modeling for Fault Insertion in System Reliability Test" ID="ID_1495605135" CREATED="1411539431428" MODIFIED="1413321726677" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/05355715.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="217F55669AC270293B499EA8316AD97C77EC713D7F925ADBBD4CD386ABB653C9">
    <pdf_title>Physical Defect Modeling for Fault Insertion in System Reliability Test</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="5355715"/>
<attribute NAME="authors" VALUE="Zhaobo Zhang and Zhanglei Wang and Xinli Gu and Chakrabarty, K."/>
<attribute NAME="title" VALUE="Physical defect modeling for fault insertion in system reliability test"/>
<attribute NAME="year" VALUE="2009"/>
</node>
<node TEXT="A Prototype of a VHDL-based Fault Injection Tool" ID="ID_603625913" CREATED="1411538427043" MODIFIED="1413321726673" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/00887180.pdf" MOVED="1411538444370">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="A944C981B5489B57C2D5A658031F83F5BF8E569A4ECCE06DC284C172B63">
    <pdf_title>A Tool</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="887180"/>
<attribute NAME="authors" VALUE="Baraza, J.-C. and Gracia, J. and Gil, D. and Gil, P."/>
<attribute NAME="title" VALUE="A prototype of a VHDL-based fault injection tool"/>
<attribute NAME="year" VALUE="2000"/>
</node>
<node TEXT="Analysis Of SEU Effects In A Pipelined Processor" ID="ID_10454439" CREATED="1411538861208" MODIFIED="1413321726670" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/01030193.pdf" MOVED="1411538880043">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="0B12550C88151CB3BEE0CB2369EAFE7A6B92DA7ACDCBE1808D67D02975BA53">
    <pdf_title>Analysis of SEU effects in a pipelined processor</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1030193"/>
<attribute NAME="authors" VALUE="Rebaudengo, M. and Reorda, M.S. and Violante, M."/>
<attribute NAME="title" VALUE="Analysis of SEU effects in a pipelined processor"/>
<attribute NAME="year" VALUE="2002"/>
</node>
<node TEXT="Accurate Analysis of Single Event Upsets in a Pipelined Microprocessor" ID="ID_960035522" CREATED="1411611272159" MODIFIED="1413321725997" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1023%252FA%253A1025130131636.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="E2ED74595EF085E2E8CBC753AFD35BB6DAA984EA882723479AAA86E7B4E2C923">
    <pdf_title>Accurate Analysis of Single Event Upsets in a Pipelined Microprocessor</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Rebaudengo2003"/>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Rebaudengo, M. and Reorda, M.Sonza and Violante, M."/>
<attribute NAME="title" VALUE="Accurate Analysis of Single Event Upsets in a Pipelined Microprocessor"/>
<attribute NAME="year" VALUE="2003"/>
</node>
</node>
<node TEXT="Detec&#xe7;&#xe3;o de Erros" ID="ID_1238543771" CREATED="1411880005892" MODIFIED="1411880040114">
<node TEXT="Reliability Analysis of Systems with Concurrent Error Detection" ID="ID_543376500" CREATED="1411611278059" MODIFIED="1413321726657" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/01672925.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="8C67D3D91FB9BAEE5CC875A6844E6991B7C7EB6BC66E4F7AFD58AAFBDFDB67">
    <pdf_title>Error Detection</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1672925"/>
<attribute NAME="journal" VALUE="Computers, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Ramamoorthy, C.V. and Yih-Wu Han"/>
<attribute NAME="title" VALUE="Reliability Analysis of Systems with Concurrent Error Detection"/>
<attribute NAME="year" VALUE="1975"/>
</node>
<node TEXT="Concurrent Error Detection Using Watchdog Processors - A Survey" ID="ID_1745161832" CREATED="1411611278044" MODIFIED="1413321726634" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/00002145.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="C4DFA6B670D417D74165A0E9AB4CDA9B7AEC6583AD8791BDB8EB32C9896096">
    <pdf_title>Concurrent Error Detection Using Watchdog Processors-A Survey</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="2145"/>
<attribute NAME="journal" VALUE="Computers, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Mahmood, A and McCluskey, E.J."/>
<attribute NAME="title" VALUE="Concurrent error detection using watchdog processors-a survey"/>
<attribute NAME="year" VALUE="1988"/>
</node>
<node TEXT="ED4I: Error Detection by Diverse Data and Duplicated Instructions" ID="ID_173818103" CREATED="1411611278065" MODIFIED="1413321726609" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/00980007.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="84A75D9D67169CF8FCBA212EC3658E035B71343E086BDAED346DAFC35D147">
    <pdf_title>5534.&gt;?@5A5;AB3C55 ;55;</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="980007"/>
<attribute NAME="journal" VALUE="Computers, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Oh, N. and Mitra, S and McCluskey, E.J."/>
<attribute NAME="title" VALUE="ED4I: error detection by diverse data and duplicated instructions"/>
<attribute NAME="year" VALUE="2002"/>
</node>
<node TEXT="Experimental Evaluation of Three Concurrent Error Detection Mechanisms" ID="ID_165605468" CREATED="1411611278030" MODIFIED="1413321726584" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/04243649.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="E954FD21BC57B26DDE104D5A83BF77B3FAC4E4AE2D8FCE445B88085F0C344CB">
    <pdf_title>Experimental</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="4243649"/>
<attribute NAME="authors" VALUE="Vahdatpour, A and Fazeli, M. and Miremadi, S.G."/>
<attribute NAME="title" VALUE="Experimental Evaluation of Three Concurrent Error Detection Mechanisms"/>
<attribute NAME="year" VALUE="2006"/>
</node>
<node TEXT="Error Detection by Duplicated Instructions in Super-Scalar Processors" ID="ID_948503780" CREATED="1411611275304" MODIFIED="1413321726560" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/00994913.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="9B7D52B8685D26C9D8A66D9ACC4B14C9EA2C9625E3AFE997335D3D9CAFC563E3">
    <pdf_title>Error Detection by Duplicated Instructions in Super-Scalar Processors</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="994913"/>
<attribute NAME="journal" VALUE="Reliability, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Oh, N. and Shirvani, P.P. and McCluskey, E.J."/>
<attribute NAME="title" VALUE="Error detection by duplicated instructions in super-scalar processors"/>
<attribute NAME="year" VALUE="2002"/>
</node>
<node TEXT="Design and Evaluation of Hybrid Fault-Detection Systems" ID="ID_15784652" CREATED="1411611275256" MODIFIED="1413321726535" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/01431553.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="37CD057959DB5A875DDB22DD476CAC374EF987DF5FFE2EA30C827D63E9D35">
    <pdf_title>Design and Evaluation of Hybrid Fault-Detection Systems</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1431553"/>
<attribute NAME="authors" VALUE="Reis, G.A and Chang, J. and Vachharajani, N. and Mukherjee, S.S. and Rangan, R. and August, D.I"/>
<attribute NAME="title" VALUE="Design and evaluation of hybrid fault-detection systems"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="Soft-error detection using control flow assertions" ID="ID_544471556" CREATED="1411611277990" MODIFIED="1413321726509" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/01250158.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="1388EE1C7B7C77B799506F97E75C116A55DB6AAC4A2288E28C33396727EEA8">
    <pdf_title>Soft-error Detection Using Control Flow Assertions</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1250158"/>
<attribute NAME="authors" VALUE="Goloubeva, O. and Rebaudengo, M. and Reorda, M.S. and Violante, M."/>
<attribute NAME="title" VALUE="Soft-error detection using control flow assertions"/>
<attribute NAME="year" VALUE="2003"/>
</node>
<node TEXT="Concurrent Detection of Software and Hardware Data-Access Faults" ID="ID_1306654622" CREATED="1411611277965" MODIFIED="1413321726491" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/00588046.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="E0F7374BD26FEB0489284A8798DE276D9E260D033868AC77B03DABCE12630">
    <pdf_title>Concurrent Detection of Software and Hardware Data-Access Faults</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="588046"/>
<attribute NAME="journal" VALUE="Computers, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Wilken, K.D. and Kong, T."/>
<attribute NAME="title" VALUE="Concurrent detection of software and hardware data-access faults"/>
<attribute NAME="year" VALUE="1997"/>
</node>
<node TEXT="A Study On The Hardware Implementation Of EDAC" ID="ID_441008017" CREATED="1411611275208" MODIFIED="1413321726465" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/04682244.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="14E12F1FF2EFD056FB1235299DA2DE7C227B380E8D632581CF12F638EC3">
    <pdf_title>A Study On The Hardware Implementation Of EDAC</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="4682244"/>
<attribute NAME="authors" VALUE="Li Hao and Lixin Yu"/>
<attribute NAME="title" VALUE="A Study on the Hardware Implementation Of EDAC"/>
<attribute NAME="year" VALUE="2008"/>
</node>
<node TEXT="Detecting SEEs in Microprocessors Through a Non-Intrusive Hybrid Technique" ID="ID_1346855554" CREATED="1411247614659" MODIFIED="1413321726429" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/05720529.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="17CA6DE573D6F4EEF27B7D76810A85EEE1417D224FEBB053E59524E5D45EEB">
    <pdf_title>Detecting SEEs in Microprocessors Through a Non-Intrusive Hybrid Technique</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="5720529"/>
<attribute NAME="journal" VALUE="Nuclear Science, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Azambuja, J.R. and Lapolli, A and Rosa, L. and Kastensmidt, F.L."/>
<attribute NAME="title" VALUE="Detecting SEEs in Microprocessors Through a Non-Intrusive Hybrid Technique"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="On-line Detection of Control-Flow Errors in SoCs by means of an Infrastructure IP core" ID="ID_616251369" CREATED="1411611275136" MODIFIED="1413321726405" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/01467779.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="B8AED7A81D228BBC8E0B0E6891E360DE5F8D5F9D287A953422B3A0EA9E584">
    <pdf_title>On-line Detection of Control-Flow Errors in SoCs by means of an Infrastructure IP core</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1467779"/>
<attribute NAME="authors" VALUE="Bernardi, P. and Bolzani, L. and Rebaudengo, M. and Reorda, M.S. and Vargas, F. and Violante, M."/>
<attribute NAME="title" VALUE="On-line detection of control-flow errors in SoCs by means of an infrastructure IP core"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="Procedure Call Duplication: Minimization of Energy Consumption with Constrained Error Detection Latency" ID="ID_1444775608" CREATED="1411611275168" MODIFIED="1413321726381" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/00966768.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="CCD3BCA35AB4FB5C5CB26E18143CD7E9EA80ABE74CACB6C44B6FE378657F4">
    <pdf_title>Procedure Call Duplication: Minimization of Energy Consumption with Constrained Error Detection Latency</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="966768"/>
<attribute NAME="authors" VALUE="Oh, N. and McCluskey, E.J."/>
<attribute NAME="title" VALUE="Procedure call duplication: minimization of energy consumption with constrained error detection latency"/>
<attribute NAME="year" VALUE="2001"/>
</node>
<node TEXT="Detecting SEEs in Microprocessors Through a Non-Intrusive Hybrid Technique" ID="ID_605248550" CREATED="1411611275513" MODIFIED="1413321726359" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/05720529.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="17CA6DE573D6F4EEF27B7D76810A85EEE1417D224FEBB053E59524E5D45EEB">
    <pdf_title>Detecting SEEs in Microprocessors Through a Non-Intrusive Hybrid Technique</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="5720529"/>
<attribute NAME="journal" VALUE="Nuclear Science, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Azambuja, J.R. and Lapolli, A and Rosa, L. and Kastensmidt, F.L."/>
<attribute NAME="title" VALUE="Detecting SEEs in Microprocessors Through a Non-Intrusive Hybrid Technique"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Soft Error Detection via Double Execution with Hardware Assistance" ID="ID_150472735" CREATED="1411611275237" MODIFIED="1413321726337" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/06334568.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="3C13F3858D4A3798C32266CAFFE364494B830A1A427A2F675961DDE5E6A6583">
    <pdf_title>Soft Error Detection via Double Execution with Hardware Assistance</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6334568"/>
<attribute NAME="authors" VALUE="Bustamante, L. and Al-Asaad, H."/>
<attribute NAME="title" VALUE="Soft error detection via double execution with hardware assistance"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="A New Concurrent Detection of Control Flow Errors Based on DCT Technique" ID="ID_336936749" CREATED="1411611275174" MODIFIED="1413321726316" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/04459660.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="FC19AD4ADFFAB5B34F5695A74B925D951B168E2E608146B48F1EDFC6884">
    <pdf_title>A New Concurrent Detection of Control Flow Errors Based on DCT Technique</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="4459660"/>
<attribute NAME="authors" VALUE="Hung-Chuan Lai and Shi-Jinn Horng and Yong-Yuan Chen and Pingzhi Fan and Yi Pan"/>
<attribute NAME="title" VALUE="A New Concurrent Detection of Control Flow Errors Based on DCT Technique"/>
<attribute NAME="year" VALUE="2007"/>
</node>
<node TEXT="A Hardware Approach to Concurrent Error Detection Capability Enhancement in COTS Processors" ID="ID_1089741212" CREATED="1411611278073" MODIFIED="1413321726296" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/01607502.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="EB7E4C34D186DE81967448C7FCE41392D195E603AC12B19FDB32C49D45">
    <pdf_title>A Hardware Approach to Concurrent Error Detection Capability Enhancement in COTS Processors</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1607502"/>
<attribute NAME="authors" VALUE="Rajabzadeh, A and Miremadi, S.-G."/>
<attribute NAME="title" VALUE="A hardware approach to concurrent error detection capability enhancement in COTS processors"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="Improving Error Detection with S elective Redundancy in Software-based Techniques" ID="ID_384380627" CREATED="1411247614698" MODIFIED="1413321726276" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06562659.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="EF9C252EA4816D3ACF3B773190119620F64A2B59BE76FAB47C23C7A169B7FC">
    <pdf_title>Improving Error Detection with Selective Redundancy in Software-based Techniques</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6562659"/>
<attribute NAME="authors" VALUE="Chielle, E. and Azambuja, J.R. and Barth, R.S. and Kastensmidt, F.L."/>
<attribute NAME="title" VALUE="Improving error detection with selective redundancy in software-based techniques"/>
<attribute NAME="year" VALUE="2013"/>
</node>
<node TEXT="Control-Flow Checking by Software Signatures" ID="ID_1076407100" CREATED="1411247618829" MODIFIED="1413321726258" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/00994926.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="DA4D594D38C7FD3721EE38EDA210BC8D265245B855D8F937D5CBDD8DF22CC3">
    <pdf_title>Control-Flow Checking by Software Signatures</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="994926"/>
<attribute NAME="journal" VALUE="Reliability, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Oh, N. and Shirvani, P.P. and McCluskey, E.J."/>
<attribute NAME="title" VALUE="Control-flow checking by software signatures"/>
<attribute NAME="year" VALUE="2002"/>
</node>
<node TEXT="Error Detection Enhancement in COTS Superscalar Processors with Event Monitoring Features" ID="ID_814842855" CREATED="1411611275162" MODIFIED="1413321726238" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/01276552.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="AB2DDC84ABCC66B2CA14FE6F778FDE5E93D1C49D377B4ADC9F0C6804C6447AA">
    <pdf_title>Error Detection Enhancement in COTS Superscalar Processors with Event Monitoring Features</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1276552"/>
<attribute NAME="authors" VALUE="Rajabzadeh, A and Mohandespour, M. and Miremadi, G."/>
<attribute NAME="title" VALUE="Error detection enhancement in COTS superscalar processors with event monitoring features"/>
<attribute NAME="year" VALUE="2004"/>
</node>
<node TEXT="Off-Chip Control Flow Checking of On-Chip Processor-Cache Instruction Stream" ID="ID_538573899" CREATED="1411611275232" MODIFIED="1413321726224" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/04030963.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="96C898D7FF3C0748894CB6A165513798A7F576D75BD7FB17262F69B6F49D0">
    <pdf_title>Off-Chip Control Flow Checking of On-Chip Processor-Cache Instruction Stream</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="4030963"/>
<attribute NAME="authors" VALUE="Rota, F. and Dutt, S. and Krishna, S."/>
<attribute NAME="title" VALUE="Off-Chip Control Flow Checking of On-Chip Processor-Cache Instruction Stream"/>
<attribute NAME="year" VALUE="2006"/>
</node>
<node TEXT="Transient Error Detection in Embedded Systems Using Reconfigurable Components" ID="ID_262750164" CREATED="1411247622113" MODIFIED="1413321726212" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/04197508.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="A16329FFD21CEE2F3EC97B965EC8BE31695A3648A7131A24D4E9904DAC22A6">
    <pdf_title>Using</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="4197508"/>
<attribute NAME="authors" VALUE="Vahdatpour, A and Fazeli, M. and Miremadi, S.G."/>
<attribute NAME="title" VALUE="Transient Error Detection in Embedded Systems Using Reconfigurable Components"/>
<attribute NAME="year" VALUE="2006"/>
</node>
<node TEXT="A New Hybrid Fault Detection Technique&#xa;for Systems-on-a-Chip" ID="ID_217945067" CREATED="1411539430027" MODIFIED="1413321726201" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/01566579.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="1A70A5D5EAAAF379FB56FE7432A683B755498C8C867B2BF89EDA6D55D3CEDB">
    <pdf_title>A New Hybrid Fault Detection Technique for Systems-on-a-Chip</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1566579"/>
<attribute NAME="journal" VALUE="Computers, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Bernardi, P. and Bolzani, L.M.V. and Rebaudengo, M. and Reorda, M.S. and Rodri&#x301;guez-Andina, J.J. and Violante, M."/>
<attribute NAME="title" VALUE="A new hybrid fault detection technique for systems-on-a-chip"/>
<attribute NAME="year" VALUE="2006"/>
</node>
<node TEXT="Software and Hardware Techniques for SEU Detection in IP Processors" FOLDED="true" ID="ID_1906916327" CREATED="1411539431587" MODIFIED="1413321726191" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/art%253A10.1007%252Fs10836-007-5028-0.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="D1A209A21D6DE35BEA80BAB5275D2D6B4CBF6B261A22B9A058BB4F5B8B48">
    <pdf_title>Software and Hardware Techniques for SEU Detection in IP Processors</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Bolchini2008"/>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Bolchini, C. and Miele, A. and Rebaudengo, M. and Salice, F. and Sciuto, D. and Sterpone, L. and Violante, M."/>
<attribute NAME="title" VALUE="Software and Hardware Techniques for SEU Detection in IP Processors"/>
<attribute NAME="year" VALUE="2008"/>
<node TEXT="Software and Hardware Techniques for SEU Detection in IP Processors" FOLDED="true" ID="ID_1587655122" CREATED="1411539431586" MODIFIED="1411539431586" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/art%253A10.1007%252Fs10836-007-5028-0.pdf">
<pdf_annotation type="BOOKMARK" page="1" object_id="4310668087726885420" object_number="128" document_hash="D1A209A21D6DE35BEA80BAB5275D2D6B4CBF6B261A22B9A058BB4F5B8B48">
    <pdf_title>Software and Hardware Techniques for SEU Detection in IP Processors</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Bolchini, C. and Miele, A. and Rebaudengo, M. and Salice, F. and Sciuto, D. and Sterpone, L. and Violante, M."/>
<attribute NAME="title" VALUE="Software and Hardware Techniques for SEU Detection in IP Processors"/>
<attribute NAME="year" VALUE="2008"/>
<node TEXT="Abstract" FOLDED="true" ID="ID_1589158886" CREATED="1411539431584" MODIFIED="1411539431584" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/art%253A10.1007%252Fs10836-007-5028-0.pdf">
<pdf_annotation type="BOOKMARK" page="1" object_id="8377569900832510307" object_number="129" document_hash="D1A209A21D6DE35BEA80BAB5275D2D6B4CBF6B261A22B9A058BB4F5B8B48">
    <pdf_title>Software and Hardware Techniques for SEU Detection in IP Processors</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Bolchini, C. and Miele, A. and Rebaudengo, M. and Salice, F. and Sciuto, D. and Sterpone, L. and Violante, M."/>
<attribute NAME="title" VALUE="Software and Hardware Techniques for SEU Detection in IP Processors"/>
<attribute NAME="year" VALUE="2008"/>
<node TEXT="Introduction" ID="ID_1030746879" CREATED="1411539431738" MODIFIED="1411539431738" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/art%253A10.1007%252Fs10836-007-5028-0.pdf">
<pdf_annotation type="BOOKMARK" page="1" object_id="3836657834506765161" object_number="130" document_hash="D1A209A21D6DE35BEA80BAB5275D2D6B4CBF6B261A22B9A058BB4F5B8B48">
    <pdf_title>Software and Hardware Techniques for SEU Detection in IP Processors</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Bolchini, C. and Miele, A. and Rebaudengo, M. and Salice, F. and Sciuto, D. and Sterpone, L. and Violante, M."/>
<attribute NAME="title" VALUE="Software and Hardware Techniques for SEU Detection in IP Processors"/>
<attribute NAME="year" VALUE="2008"/>
</node>
<node TEXT="The Proposed Approach" FOLDED="true" ID="ID_125944890" CREATED="1411539431660" MODIFIED="1411539431660" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/art%253A10.1007%252Fs10836-007-5028-0.pdf">
<pdf_annotation type="BOOKMARK" page="2" object_id="2836301608078365508" object_number="136" document_hash="D1A209A21D6DE35BEA80BAB5275D2D6B4CBF6B261A22B9A058BB4F5B8B48">
    <pdf_title>Software and Hardware Techniques for SEU Detection in IP Processors</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Bolchini, C. and Miele, A. and Rebaudengo, M. and Salice, F. and Sciuto, D. and Sterpone, L. and Violante, M."/>
<attribute NAME="title" VALUE="Software and Hardware Techniques for SEU Detection in IP Processors"/>
<attribute NAME="year" VALUE="2008"/>
<node TEXT="Fault Model" ID="ID_1889548021" CREATED="1411539431717" MODIFIED="1411539431717" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/art%253A10.1007%252Fs10836-007-5028-0.pdf">
<pdf_annotation type="BOOKMARK" page="2" object_id="3970173899349112169" object_number="137" document_hash="D1A209A21D6DE35BEA80BAB5275D2D6B4CBF6B261A22B9A058BB4F5B8B48">
    <pdf_title>Software and Hardware Techniques for SEU Detection in IP Processors</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Bolchini, C. and Miele, A. and Rebaudengo, M. and Salice, F. and Sciuto, D. and Sterpone, L. and Violante, M."/>
<attribute NAME="title" VALUE="Software and Hardware Techniques for SEU Detection in IP Processors"/>
<attribute NAME="year" VALUE="2008"/>
</node>
<node TEXT="Software Techniques" ID="ID_1603896857" CREATED="1411539431702" MODIFIED="1411539431702" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/art%253A10.1007%252Fs10836-007-5028-0.pdf">
<pdf_annotation type="BOOKMARK" page="2" object_id="3770916454980934529" object_number="140" document_hash="D1A209A21D6DE35BEA80BAB5275D2D6B4CBF6B261A22B9A058BB4F5B8B48">
    <pdf_title>Software and Hardware Techniques for SEU Detection in IP Processors</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Bolchini, C. and Miele, A. and Rebaudengo, M. and Salice, F. and Sciuto, D. and Sterpone, L. and Violante, M."/>
<attribute NAME="title" VALUE="Software and Hardware Techniques for SEU Detection in IP Processors"/>
<attribute NAME="year" VALUE="2008"/>
</node>
<node TEXT="Hardware Techniques" ID="ID_681234758" CREATED="1411539431683" MODIFIED="1411539431683" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/art%253A10.1007%252Fs10836-007-5028-0.pdf">
<pdf_annotation type="BOOKMARK" page="5" object_id="3811612192476631252" object_number="139" document_hash="D1A209A21D6DE35BEA80BAB5275D2D6B4CBF6B261A22B9A058BB4F5B8B48">
    <pdf_title>Software and Hardware Techniques for SEU Detection in IP Processors</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Bolchini, C. and Miele, A. and Rebaudengo, M. and Salice, F. and Sciuto, D. and Sterpone, L. and Violante, M."/>
<attribute NAME="title" VALUE="Software and Hardware Techniques for SEU Detection in IP Processors"/>
<attribute NAME="year" VALUE="2008"/>
</node>
<node TEXT="Software Tuning after Hardware Redundancy Introduction" ID="ID_213716994" CREATED="1411539431658" MODIFIED="1411539431658" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/art%253A10.1007%252Fs10836-007-5028-0.pdf">
<pdf_annotation type="BOOKMARK" page="5" object_id="2346918226577155494" object_number="138" document_hash="D1A209A21D6DE35BEA80BAB5275D2D6B4CBF6B261A22B9A058BB4F5B8B48">
    <pdf_title>Software and Hardware Techniques for SEU Detection in IP Processors</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Bolchini, C. and Miele, A. and Rebaudengo, M. and Salice, F. and Sciuto, D. and Sterpone, L. and Violante, M."/>
<attribute NAME="title" VALUE="Software and Hardware Techniques for SEU Detection in IP Processors"/>
<attribute NAME="year" VALUE="2008"/>
</node>
</node>
<node TEXT="Methodology Evaluation" FOLDED="true" ID="ID_1899663209" CREATED="1411539431623" MODIFIED="1411539431624" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/art%253A10.1007%252Fs10836-007-5028-0.pdf">
<pdf_annotation type="BOOKMARK" page="6" object_id="4783012943391935335" object_number="133" document_hash="D1A209A21D6DE35BEA80BAB5275D2D6B4CBF6B261A22B9A058BB4F5B8B48">
    <pdf_title>Software and Hardware Techniques for SEU Detection in IP Processors</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Bolchini, C. and Miele, A. and Rebaudengo, M. and Salice, F. and Sciuto, D. and Sterpone, L. and Violante, M."/>
<attribute NAME="title" VALUE="Software and Hardware Techniques for SEU Detection in IP Processors"/>
<attribute NAME="year" VALUE="2008"/>
<node TEXT="Case Study" ID="ID_1511342083" CREATED="1411539431643" MODIFIED="1411539431643" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/art%253A10.1007%252Fs10836-007-5028-0.pdf">
<pdf_annotation type="BOOKMARK" page="6" object_id="5416522020144869427" object_number="134" document_hash="D1A209A21D6DE35BEA80BAB5275D2D6B4CBF6B261A22B9A058BB4F5B8B48">
    <pdf_title>Software and Hardware Techniques for SEU Detection in IP Processors</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Bolchini, C. and Miele, A. and Rebaudengo, M. and Salice, F. and Sciuto, D. and Sterpone, L. and Violante, M."/>
<attribute NAME="title" VALUE="Software and Hardware Techniques for SEU Detection in IP Processors"/>
<attribute NAME="year" VALUE="2008"/>
</node>
<node TEXT="Experimental Results" ID="ID_298247279" CREATED="1411539431621" MODIFIED="1411539431622" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/art%253A10.1007%252Fs10836-007-5028-0.pdf">
<pdf_annotation type="BOOKMARK" page="7" object_id="2706032146595968469" object_number="135" document_hash="D1A209A21D6DE35BEA80BAB5275D2D6B4CBF6B261A22B9A058BB4F5B8B48">
    <pdf_title>Software and Hardware Techniques for SEU Detection in IP Processors</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Bolchini, C. and Miele, A. and Rebaudengo, M. and Salice, F. and Sciuto, D. and Sterpone, L. and Violante, M."/>
<attribute NAME="title" VALUE="Software and Hardware Techniques for SEU Detection in IP Processors"/>
<attribute NAME="year" VALUE="2008"/>
</node>
</node>
<node TEXT="Conclusion" ID="ID_1715234140" CREATED="1411539431600" MODIFIED="1411539431600" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/art%253A10.1007%252Fs10836-007-5028-0.pdf">
<pdf_annotation type="BOOKMARK" page="9" object_id="3959866534873462529" object_number="132" document_hash="D1A209A21D6DE35BEA80BAB5275D2D6B4CBF6B261A22B9A058BB4F5B8B48">
    <pdf_title>Software and Hardware Techniques for SEU Detection in IP Processors</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Bolchini, C. and Miele, A. and Rebaudengo, M. and Salice, F. and Sciuto, D. and Sterpone, L. and Violante, M."/>
<attribute NAME="title" VALUE="Software and Hardware Techniques for SEU Detection in IP Processors"/>
<attribute NAME="year" VALUE="2008"/>
</node>
<node TEXT="References" ID="ID_1854734421" CREATED="1411539431581" MODIFIED="1411539431581" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/art%253A10.1007%252Fs10836-007-5028-0.pdf">
<pdf_annotation type="BOOKMARK" page="9" object_id="7036775002617156920" object_number="131" document_hash="D1A209A21D6DE35BEA80BAB5275D2D6B4CBF6B261A22B9A058BB4F5B8B48">
    <pdf_title>Software and Hardware Techniques for SEU Detection in IP Processors</pdf_title>
</pdf_annotation>
<attribute NAME="journal" VALUE="Journal of Electronic Testing"/>
<attribute NAME="authors" VALUE="Bolchini, C. and Miele, A. and Rebaudengo, M. and Salice, F. and Sciuto, D. and Sterpone, L. and Violante, M."/>
<attribute NAME="title" VALUE="Software and Hardware Techniques for SEU Detection in IP Processors"/>
<attribute NAME="year" VALUE="2008"/>
</node>
</node>
</node>
</node>
<node TEXT="On-line Detection of Control-Flow Errors in SoCs by means of an Infrastructure IP core" ID="ID_1566727605" CREATED="1411539430035" MODIFIED="1413321726181" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/01467779.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="B8AED7A81D228BBC8E0B0E6891E360DE5F8D5F9D287A953422B3A0EA9E584">
    <pdf_title>On-line Detection of Control-Flow Errors in SoCs by means of an Infrastructure IP core</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1467779"/>
<attribute NAME="authors" VALUE="Bernardi, P. and Bolzani, L. and Rebaudengo, M. and Reorda, M.S. and Vargas, F. and Violante, M."/>
<attribute NAME="title" VALUE="On-line detection of control-flow errors in SoCs by means of an infrastructure IP core"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="Control-Flow Checking by Software Signatures" ID="ID_1150015022" CREATED="1411611275156" MODIFIED="1413321726171" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/00994926.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="DA4D594D38C7FD3721EE38EDA210BC8D265245B855D8F937D5CBDD8DF22CC3">
    <pdf_title>Control-Flow Checking by Software Signatures</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="994926"/>
<attribute NAME="journal" VALUE="Reliability, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Oh, N. and Shirvani, P.P. and McCluskey, E.J."/>
<attribute NAME="title" VALUE="Control-flow checking by software signatures"/>
<attribute NAME="year" VALUE="2002"/>
</node>
<node TEXT="Hybrid Soft Error Detection by means of Infrastructure IP cores" ID="ID_1409436893" CREATED="1411611277983" MODIFIED="1413321726159" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/01319663.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="E668D0EFFDC85F14458CACAC84F0BC471EBC34AD395A35259AFF3E68366862">
    <pdf_title>Hybrid Soft Error Detection by means of Infrastructure IP cores</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1319663"/>
<attribute NAME="authors" VALUE="Bolzani, L. and Rebaudengo, M. and Reorda, M.S. and Vargas, F. and Violante, M."/>
<attribute NAME="title" VALUE="Hybrid soft error detection by means of infrastructure IP cores [SoC implementation]"/>
<attribute NAME="year" VALUE="2004"/>
</node>
<node TEXT="Evaluating Selective Redundancy in Data-Flow Software-Based Techniques" ID="ID_162567518" CREATED="1411247614711" MODIFIED="1413321726148" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06560441.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="47631311DE21C49FF9483C5D3465208388655B4CFDB03B4A9F2622D24B0528">
    <pdf_title>Evaluating Selective Redundancy in Data-Flow Software-Based Techniques</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6560441"/>
<attribute NAME="authors" VALUE="Chielle, E. and Azambuja, J.R. and Barth, R.S. and Almeida, F. and Kastensmidt, F.L."/>
<attribute NAME="title" VALUE="Evaluating Selective Redundancy in Data-Flow Software-Based Techniques"/>
<attribute NAME="year" VALUE="2013"/>
<attribute NAME="journal" VALUE="Nuclear Science, IEEE Transactions on"/>
</node>
<node TEXT="Evaluating the Efficiency of Data-flow Software-based Techniques to Detect SEEs in Microprocessors" ID="ID_1355615074" CREATED="1411247618843" MODIFIED="1413321726137" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/05985914.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="D8A863A897D3B768F9852AEAE6AD4C87BA1A2F6EC252144C1068BE521D141F81">
    <pdf_title>Evaluating the Efficiency of Data-flow Software-based Techniques to Detect SEEs in Microprocessors</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="5985914"/>
<attribute NAME="authors" VALUE="Azambuja, J.R. and Lapolli, A and Altieri, M. and Kastensmidt, F.L."/>
<attribute NAME="title" VALUE="Evaluating the efficiency of data-flow software-based techniques to detect SEEs in microprocessors"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Hybrid Soft Error Detection by means of Infrastructure IP cores" ID="ID_1469915905" CREATED="1411539430005" MODIFIED="1413321726127" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/01319663.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="E668D0EFFDC85F14458CACAC84F0BC471EBC34AD395A35259AFF3E68366862">
    <pdf_title>Hybrid Soft Error Detection by means of Infrastructure IP cores</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1319663"/>
<attribute NAME="authors" VALUE="Bolzani, L. and Rebaudengo, M. and Reorda, M.S. and Vargas, F. and Violante, M."/>
<attribute NAME="title" VALUE="Hybrid soft error detection by means of infrastructure IP cores [SoC implementation]"/>
<attribute NAME="year" VALUE="2004"/>
</node>
<node TEXT="SIGNATURE VERIFICATION: A NEW CONCEPT FOR BUILDING SIMPLE AND EFFECTIVE WATCHDOG PROCESSORS" ID="ID_1334838232" CREATED="1411611275187" MODIFIED="1413321726115" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/00162054.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="9C9AC09069738F4E4D41242B207E9B13F9E24CE339457B79B39FA9379F1D9F7">
    <pdf_title>Joao</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="162054"/>
<attribute NAME="authors" VALUE="Madeira, H. and Camoes, J. and Silva, J.G."/>
<attribute NAME="title" VALUE="Signature verification: a new concept for building simple and effective watchdog processors"/>
<attribute NAME="year" VALUE="1991"/>
</node>
<node TEXT="Watchdog Processors and Structural Integrity Checking" ID="ID_487780065" CREATED="1411611278052" MODIFIED="1413321726107" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/01676066.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="2B32F32C5296F18345FAC346F5116B4125E773599FE164929A7673D52F4E7A1">
    <pdf_title>CONCLUSION</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1676066"/>
<attribute NAME="journal" VALUE="Computers, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Lu, D.J."/>
<attribute NAME="title" VALUE="Watchdog Processors and Structural Integrity Checking"/>
<attribute NAME="year" VALUE="1982"/>
</node>
<node TEXT="An Hybrid Architecture to Detect Transient Faults in Microprocessors" ID="ID_1887115306" CREATED="1411611278009" MODIFIED="1413321726101" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/06176590.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="25E992F7A2715694BC4A9929EB5ED384262CEDE3BD7D689051E82EFCCC97C48">
    <pdf_title>An Hybrid Architecture to Detect Transient Faults in Microprocessors</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="6176590"/>
<attribute NAME="authors" VALUE="Campagna, S. and Violante, M."/>
<attribute NAME="title" VALUE="An hybrid architecture to detect transient faults in microprocessors: An experimental validation"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Effectiveness And Limitations Of Various Software Techniques For &quot;soft Error&quot; Detection: A Comparative Study" ID="ID_975296772" CREATED="1411538599856" MODIFIED="1413321726095" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/00937838.pdf" MOVED="1411538638200">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="F695CF81FFCA501D92EEF01DDBD5F7A36452C774D962FF6AB48A0A6CD57AB">
    <pdf_title>of</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="937838"/>
<attribute NAME="authors" VALUE="Nicolescu, B. and Velazco, R. and Reorda, M.S."/>
<attribute NAME="title" VALUE="Effectiveness and limitations of various software techniques for &quot;soft error&quot; detection: a comparative study"/>
<attribute NAME="year" VALUE="2001"/>
</node>
<node TEXT="Evaluating the Efficiency of Data-flow Software-based Techniques to Detect SEEs in Microprocessors" ID="ID_1474275653" CREATED="1411611275125" MODIFIED="1413321726090" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/05985914.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="D8A863A897D3B768F9852AEAE6AD4C87BA1A2F6EC252144C1068BE521D141F81">
    <pdf_title>Evaluating the Efficiency of Data-flow Software-based Techniques to Detect SEEs in Microprocessors</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="5985914"/>
<attribute NAME="authors" VALUE="Azambuja, J.R. and Lapolli, A and Altieri, M. and Kastensmidt, F.L."/>
<attribute NAME="title" VALUE="Evaluating the efficiency of data-flow software-based techniques to detect SEEs in microprocessors"/>
<attribute NAME="year" VALUE="2011"/>
</node>
<node TEXT="Control-Flow Checking Using Watchdog Assists and Extended-Precision Checksums" ID="ID_1195631821" CREATED="1411611275243" MODIFIED="1413321726085" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/00054849.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="58B0B4ACAC7377702AA28ABA29D3A8BC9BBC43827DD48B2A2665187C09190">
    <pdf_title>micro rollback,</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="105615"/>
<attribute NAME="authors" VALUE="Saxena, N.R. and McCluskey, E.J."/>
<attribute NAME="title" VALUE="Control-flow checking using watchdog assists and extended-precision checksums"/>
<attribute NAME="year" VALUE="1989"/>
</node>
<node TEXT="Non-Intrusive Hybrid Signature-Based Technique to Detect SEEs in Microprocessors" ID="ID_795448803" CREATED="1411247618734" MODIFIED="1413321726080" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/azambuja_1.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="F335AFB3A22593BDB7C14EC2A3AC946BA7EBF195A75EBD5C2F911CD6FDE9">
    <pdf_title>Non-Intrusive Hybrid Signature-Based Technique to Detect SEEs in Microprocessors</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Azambuja20112011"/>
<attribute NAME="authors" VALUE="Azambuja, Jos{\&apos;e} Rodrigo and Altieri, Mauricio and Kastensmidt, Fernanda Lima and H{\&quot;u}bner, Michael and Becker, J{\&quot;u}rgen"/>
<attribute NAME="title" VALUE="Non-Intrusive Hybrid Signature-Based Technique to Detect SEEs in Microprocessors"/>
<attribute NAME="journal" VALUE="I Workshop on Dependability Issues in Deep-submicron Technologies (DDT)"/>
<attribute NAME="year" VALUE="2011&#xa;2011"/>
</node>
<node TEXT="Coping With SEUs/SETs In Microprocessors By Means Of Low-cost Solutions: A Comparison Study" ID="ID_1932792216" CREATED="1411539078080" MODIFIED="1413321726074" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias4/01039689.pdf" MOVED="1411539085113">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="C8925053177B2937F43893C17783318A640C37C894162BD34EA33734661AAC2">
    <pdf_title>Coping With SEUs/SETs in Microprocessors by Means of Low-Cost Solutions: A Comparison Study</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="1159312"/>
<attribute NAME="authors" VALUE="Rebaudengo, M. and Reorda, M.S. and Violante, M. and Nicolescu, B. and Velano, R."/>
<attribute NAME="title" VALUE="Coping with SEUs/SETs in microprocessors by means of low-cost solutions: a comparison study"/>
<attribute NAME="year" VALUE="2001"/>
</node>
<node TEXT="Design and Evaluation of System-Level Checks for On-Line Control Flow Error Detection" ID="ID_591459584" CREATED="1411247618818" MODIFIED="1413321726035" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/00774911.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="60B3C9FE54EA11D86CE2F51D393BA8580BFAC2A445D70A445FBB386B7BD44">
    <pdf_title>1045-9219/99/$10.00 &#xdf; 1999 IEEE</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="774911"/>
<attribute NAME="journal" VALUE="Parallel and Distributed Systems, IEEE Transactions on"/>
<attribute NAME="authors" VALUE="Alkhalifa, Z. and Nair, V.S.S. and Krishnamurthy, N. and Abraham, J.A"/>
<attribute NAME="title" VALUE="Design and evaluation of system-level checks for on-line control flow error detection"/>
<attribute NAME="year" VALUE="1999"/>
</node>
</node>
</node>
</node>
<node TEXT="Incoming" POSITION="left" ID="ID_684370683" CREATED="1377252712955" MODIFIED="1428262157312" MOVED="1411936998221" COLOR="#ffffff" BACKGROUND_COLOR="#006699" INCOMING="true" DCR_PRIVACY_LEVEL="DEMO" HGAP="178" VSHIFT="-247">
<font NAME="Courier New" BOLD="true"/>
<edge COLOR="#006699"/>
<node TEXT="SOC DESIGN METHODOLOGIES" ID="ID_732369618" CREATED="1411611275180" MODIFIED="1413321725986" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/bok%253A978-0-387-35597-9.pdf">
<pdf_annotation type="PDF_FILE" object_id="0"/>
<attribute NAME="key" VALUE="Robert2002"/>
<attribute NAME="authors" VALUE="Robert, Michel"/>
<attribute NAME="title" VALUE="SOC Design Methodologies"/>
<attribute NAME="year" VALUE="2002"/>
</node>
<node TEXT="00243569.pdf" ID="ID_821059820" CREATED="1428177571022" MODIFIED="1428177571035" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/00243569.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="4E865C5163FDBC223F479D37AB8FF3CDCE4D2802271CE7F9BFC79CF99EC">
    <pdf_title>A study of the effects of transient fault injection into a 32-bit RISC with built-in watchdog</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="243569"/>
<attribute NAME="authors" VALUE="Ohlsson, J. and Rimen, M. and Gunneflo, U."/>
<attribute NAME="title" VALUE="A study of the effects of transient fault injection into a 32-bit RISC with built-in watchdog"/>
<attribute NAME="year" VALUE="1992"/>
</node>
<node TEXT="06169884.pdf" ID="ID_1922042771" CREATED="1428261739680" MODIFIED="1428261739680" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
<node TEXT="Marcador de texto" ID="ID_1319842704" CREATED="1428261740212" MODIFIED="1428261740212" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="8564244483242778642" object_number="16" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_1418587909" CREATED="1428261740243" MODIFIED="1428261740243" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="2100198460402663904" object_number="17" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_1639995810" CREATED="1428261740275" MODIFIED="1428261740275" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="2392313976886904880" object_number="18" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_1166491325" CREATED="1428261740300" MODIFIED="1428261740301" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="7586727938008262433" object_number="19" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_650200511" CREATED="1428261740336" MODIFIED="1428261740336" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="7268610250591013335" object_number="20" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_44369531" CREATED="1428261740361" MODIFIED="1428261740361" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="1453412343087149515" object_number="21" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_448219423" CREATED="1428261740384" MODIFIED="1428261740384" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="743399106387069650" object_number="22" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_908018442" CREATED="1428261740409" MODIFIED="1428261740409" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="3771263917695625375" object_number="26" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_549905678" CREATED="1428261740434" MODIFIED="1428261740434" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="3160696907758385709" object_number="27" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_1752430446" CREATED="1428261740465" MODIFIED="1428261740465" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="2178059388644077582" object_number="28" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_114496451" CREATED="1428261740502" MODIFIED="1428261740502" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="205782282614850628" object_number="29" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_742704176" CREATED="1428261740541" MODIFIED="1428261740541" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="6234125630597688552" object_number="30" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_1353917241" CREATED="1428261740575" MODIFIED="1428261740575" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="9030914352246795910" object_number="34" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_1256643155" CREATED="1428261740611" MODIFIED="1428261740611" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="905479561688754089" object_number="35" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_1329645351" CREATED="1428261740179" MODIFIED="1428261740179" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="8001433097744807116" object_number="36" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_1256806747" CREATED="1428261740149" MODIFIED="1428261740149" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="6885634549519178333" object_number="37" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_549005850" CREATED="1428261740120" MODIFIED="1428261740120" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="2902729583879774800" object_number="38" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_760862863" CREATED="1428261740084" MODIFIED="1428261740085" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="7925303994730935084" object_number="39" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_1638228075" CREATED="1428261740045" MODIFIED="1428261740045" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="3" object_id="5683838597433603462" object_number="44" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_115564355" CREATED="1428261740014" MODIFIED="1428261740014" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="3" object_id="148194269665170479" object_number="45" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_125114106" CREATED="1428261739987" MODIFIED="1428261739987" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="3" object_id="7887533072631383019" object_number="47" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_964896677" CREATED="1428261739953" MODIFIED="1428261739953" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="3" object_id="4229322990208943998" object_number="48" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_1207535442" CREATED="1428261739921" MODIFIED="1428261739922" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="3" object_id="8948266205430070359" object_number="49" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_21405417" CREATED="1428261739899" MODIFIED="1428261739899" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="4" object_id="7037213756550361925" object_number="53" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_1971522939" CREATED="1428261739877" MODIFIED="1428261739877" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="4" object_id="7938421335778881865" object_number="54" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_661193658" CREATED="1428261739856" MODIFIED="1428261739856" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="4" object_id="2712945454062905657" object_number="55" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_1601429348" CREATED="1428261739834" MODIFIED="1428261739834" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="4" object_id="5430340251825301871" object_number="56" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_1434971919" CREATED="1428261739809" MODIFIED="1428261739810" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="4" object_id="2067560603607938156" object_number="57" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_857555549" CREATED="1428261739786" MODIFIED="1428261739786" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="4" object_id="2522959869328060400" object_number="58" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_899007381" CREATED="1428261739762" MODIFIED="1428261739762" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="4" object_id="9205405261611887532" object_number="59" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Marcador de texto" ID="ID_1482784004" CREATED="1428261739727" MODIFIED="1428261739727" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="8" object_id="2518262368551891221" object_number="74" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
<node TEXT="Discute muito bem os efeitos dos pulsos de energia: soft-delays, clock jitter e clock pulse, e tambem crosstalk. Mostra que os efeitos so mais acentuados quanto menor o no tecnologico. Discute tecnicas de hardening para crosstalking e dalays." ID="ID_1448209095" CREATED="1428261739578" MODIFIED="1428261739585" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias1/06169884.pdf">
<pdf_annotation type="COMMENT" page="8" object_id="8142867233262144928" object_number="75" document_hash="D23BA9A5251A6827223C0CC14B97EF4CCE459CD5278C8537E25ADB57C49D">
    <pdf_title>Single-event soft errors in CMOS logic</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="Sayil2012"/>
<attribute NAME="journal" VALUE="Potentials, IEEE"/>
<attribute NAME="authors" VALUE="Sayil, Selahattin and Wang, Juyu"/>
<attribute NAME="title" VALUE="Single-event soft errors in CMOS logic"/>
<attribute NAME="year" VALUE="2012"/>
</node>
</node>
<node TEXT="art%3A10.1007%2Fs10604-005-0066-9.pdf" ID="ID_373257430" CREATED="1428261740653" MODIFIED="1428261740653" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<pdf_annotation type="PDF_FILE" object_id="0" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
<node TEXT=" that the effect could be explained by the in&#xfb02;uence  of  separate  heavy  charged  particles  (HCP)  of galactic  cosmic  rays  (GCR)  which  penetrated  into memory cells of the RAM." ID="ID_504991902" CREATED="1428261741147" MODIFIED="1428261741147" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="9024027544064103483" object_number="21" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="It was referred to as soft errors and later as single event upsets (SEU) of the logical state of memory cells or single failures " ID="ID_1246809354" CREATED="1428261741102" MODIFIED="1428261741102" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="5908044548804724567" object_number="22" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT=" best known such experiments [2&#x2013;17] " ID="ID_689044452" CREATED="1428261741058" MODIFIED="1428261741058" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="4161637815253415706" object_number="25" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="It was found that in this case SEU were induced by alphaparticles of radioactive isotopes contained in the substance of microchip packages." ID="ID_566368248" CREATED="1428261741015" MODIFIED="1428261741015" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="39137271546415842" object_number="27" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="SEU effect began to be extensively studied at accelerators of heavy ions and protons [19] and also with the use of radio isotopic and laser sources [20]." ID="ID_1401183558" CREATED="1428261740973" MODIFIED="1428261740973" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="516710487591168546" object_number="29" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="under  investigation  [21] " ID="ID_529400789" CREATED="1428261740932" MODIFIED="1428261740932" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="6970875868586302432" object_number="31" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="&#x2014;Pulses of photocurrent in a semiconductor structure lead to inversion of the logical state of memory cells or to a functional interruption of VLSIC operation." ID="ID_488631535" CREATED="1428261740890" MODIFIED="1428261740890" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="6322024270129895637" object_number="33" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="&#x2014;Breakdowns of p-n junctions result in latching up (thyristor effect) of CMOS structures or in burning out of power MOS transistors." ID="ID_1834886050" CREATED="1428261740862" MODIFIED="1428261740862" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="1149011190368205621" object_number="34" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="&#x2014;Breakdowns of the gate dielectric or variations of built-in charge in MOS transistors cause sticking (parametric failure) of separate elements of VLSIC." ID="ID_550539821" CREATED="1428261740819" MODIFIED="1428261740819" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="1" object_id="4216505755657164990" object_number="35" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="Trata dos calculos para estimar a taxa de SEEs em um veiculo espacial, levando em considera&#xe7;ao o tempo de voo, taxa de incidencia de particulas, sensibilidade do circuito VLSI aos SEEs(usando a abordagem cross-section), etc..." ID="ID_1083292916" CREATED="1428261740790" MODIFIED="1428261740790" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<pdf_annotation type="COMMENT" page="1" object_id="3023865060852641015" object_number="37" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="above effects become a cause of appearance of both  intermittent  failures  (malfunctions)  and  permanent failures of VLSIC in electronic systems of control, and  systems  of  data  acquisition  and  storage  onboard spacecraft." ID="ID_803487700" CREATED="1428261740757" MODIFIED="1428261740757" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="4629645287119625816" object_number="47" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="optimal choice of these methods is based not only on knowing the nature of SEE  and  the  causes  of  their  occurrence,  but  also  on quantitative estimates of their rate in VLSIC due to irradiation by the &#xfb02;uxes of space radiation particles." ID="ID_461877641" CREATED="1428261740735" MODIFIED="1428261740736" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="7690362384961970214" object_number="48" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="calculations of the rate of SEE of any type is a sum of two components " ID="ID_691501981" CREATED="1428261740682" MODIFIED="1428261740683" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="4986607128345650579" object_number="49" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
</node>
<node TEXT="&#x3bd; ion is the rate of SEE appearing as a result of direct penetration of HCP of the space radiation into VLSIC (direct mechanism of SEE origination); and  &#x3bd; p is the rate of SEE appearing as a result of production of residual  nuclei  and  recoil  nuclei  in  VLSIC  through nuclear interactions of cosmic ray protons with the matter of VLSIC chips (nuclear mechanism of SEE origination)." ID="ID_427122307" CREATED="1428261740647" MODIFIED="1428261740647" LINK="project://14894DE1F4B6R6BPUTVU77NQUY8JQU570BZM/../02_PDFs/Referencias2/art%253A10.1007%252Fs10604-005-0066-9.pdf">
<pdf_annotation type="HIGHLIGHTED_TEXT" page="2" object_id="9213494415345921648" object_number="50" document_hash="DCE36ADBDE56CDB7E64A1E7622884692CBA2538C38D0679080D37F5F571EB4F2">
    <pdf_title>The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft</pdf_title>
</pdf_annotation>
<attribute NAME="key" VALUE="raey"/>
<attribute NAME="journal" VALUE="Cosmic Research"/>
<attribute NAME="authors" VALUE="Kuznetsov, N.V."/>
<attribute NAME="title" VALUE="The Rate of Single Event Upsets in Electronic Circuits onboard Spacecraft"/>
<attribute NAME="year" VALUE="2005"/>
</node>
</node>
</node>
</node>
</map>
