// Seed: 1487118141
module module_0;
  assign id_1 = 1'h0;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1
);
  module_0 modCall_1 ();
  assign id_3 = id_1;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_3 (
    output uwire id_0
    , id_7,
    input  uwire id_1,
    input  tri1  id_2,
    input  tri   id_3
    , id_8,
    input  wand  id_4,
    output wire  id_5
);
  wire id_9;
  module_2 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9
  );
endmodule
