// Seed: 2018045797
module module_0 (
    output tri id_0,
    input wor id_1,
    input tri id_2,
    output supply0 id_3,
    output uwire id_4,
    input wand id_5,
    output supply0 id_6,
    input uwire id_7,
    input wor id_8,
    output uwire id_9,
    input uwire id_10,
    input tri id_11,
    input supply1 id_12
);
  tri  id_14 = 1;
  wire id_15;
  for (id_16 = 1; 1; id_3 = 1'b0) wire id_17;
  wire id_18;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input wire id_2,
    input uwire id_3,
    input uwire id_4,
    output supply0 id_5
);
  wire id_7;
  tri0 id_8 = 1;
  assign id_7 = id_1;
  assign id_7 = id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_4,
      id_0,
      id_7,
      id_4,
      id_5,
      id_7,
      id_3,
      id_0,
      id_3,
      id_8,
      id_7
  );
endmodule
