/******************************************************************************
*
* Copyright (C) 2009 - 2014 Xilinx, Inc.  All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device, or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice, the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale, use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/

/*
 * helloworld.c: simple test application
 *
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * ------------------------------------------------
 * | UART TYPE   BAUD RATE                        |
 * ------------------------------------------------
 *   uartns550   9600
 *   uartlite    Configurable only in HW design
 *   ps7_uart    115200 (configured by bootrom/bsp)
 */

#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "xil_io.h"
#include "xiicps.h"
#include "timer_ps.h"
#include <time.h>
#include <stdlib.h>
#include <math.h>
/* I2S Register offsets */
#define I2S_RESET_REG 		0x00
#define I2S_CTRL_REG 		0x04
#define I2S_CLK_CTRL_REG 	0x08
#define I2S_FIFO_STS_REG 	0x20
#define I2S_RX_FIFO_REG 	0x28
#define I2S_TX_FIFO_REG 	0x2C

#define FIFO_ISR ( 0x00)
#define FIFO_IER ( 0x04)
#define FIFO_TDFV ( 0x0C)
#define FIFO_RDFO ( 0x1C)
#define FIFO_TDR ( 0x2C)
#define FIFO_TDFD ( 0x10)
#define FIFO_TLR ( 0x14)


#define FIFO_RLR ( 0x24)
#define FIFO_RDFD ( 0x20)
#define FIFO_RDR ( 0x30)

/* IIC address of the SSM2603 device and the desired IIC clock speed */
#define IIC_SLAVE_ADDR		0b0011010
#define IIC_SCLK_RATE		100000


#define AUDIO_IIC_ID XPAR_XIICPS_0_DEVICE_ID
#define AUDIO_CTRL_BASEADDR XPAR_AXI_I2S_ADI_0_S00_AXI_BASEADDR
#define SCU_TIMER_ID XPAR_SCUTIMER_DEVICE_ID


#define SWI_BASE_ADDR XPAR_AXI_GPIO_2_BASEADDR
#define LED_BASE_ADDR XPAR_AXI_GPIO_1_BASEADDR
#define BUT_BASE_ADDR XPAR_AXI_GPIO_0_BASEADDR

#define AUDIO_FIFO XPAR_AXI_FIFO_MM_S_0_BASEADDR

#define FIR_FIFO XPAR_AXI_FIFO_MM_S_1_BASEADDR

#define GLOBAL_TMR_BASEADDR XPAR_PS7_GLOBALTIMER_0_S_AXI_BASEADDR //timer baseaddress
#define GTIMER_COUNTER_LOWER_OFFSET 0x00                          //timer offset
/* ------------------------------------------------------------ */
/*				Low-Pass and High-Pass FIR filter coefficients									*/
/* ------------------------------------------------------------ */
#define coeffLP -0.008747420411798365, -0.01352684070757768, -0.021069157456114974, -0.02821205662046602, -0.03288466862750655, -0.032820056352546804, -0.026015856418133178, -0.011326253746998683, 0.01118086152569252, 0.039926269347420495, 0.07195575020178693, 0.10331516426959793, 0.12972205191226951, 0.14735052987683003, 0.15353880775461448, 0.14735052987683003, 0.12972205191226951, 0.10331516426959793, 0.07195575020178693, 0.039926269347420495, 0.01118086152569252, -0.011326253746998683, -0.026015856418133178, -0.032820056352546804, -0.03288466862750655, -0.02821205662046602, -0.021069157456114974, -0.01352684070757768, -0.008747420411798365

#define N_LP 29 //Low-Pass Filter Order

#define coeffHP   0.05946436587252379,   -0.08266255914551396,  -0.032374303236116855,   0.00216595808715192,   0.02865430955587078,   0.045067235048989344,   0.04435253660179216,   0.02016730464237364,   -0.027703198625664668,   -0.0913071374380985, -0.15595705304807897, -0.2038996657538856,   0.7782265468798992,   -0.2038996657538856,   -0.15595705304807897,   -0.0913071374380985,   -0.027703198625664668,   0.02016730464237364,   0.04435253660179216,   0.045067235048989344,   0.02865430955587078,   0.00216595808715192,   -0.032374303236116855,   -0.08266255914551396,   0.05946436587252379

#define N_HP 25  //High-Pass Filter Order

//test vector inputTest_250
#define N_INPUT_SAMPLES 200
int InputVector[N_INPUT_SAMPLES] = {0, 33, 65, 98, 131, 163, 195, 227, 259, 290, 321, 352, 383, 413, 442, 471, 500, 528, 556, 582, 609, 634, 659, 684, 707, 730, 752, 773, 793, 813, 831, 849, 866, 882, 897, 911, 924, 936, 947, 957, 966, 974, 981, 987, 991, 995, 998, 999, 1000, 999, 998, 995, 991, 987, 981, 974, 966, 957, 947, 936, 924, 911, 897, 882, 866, 849, 831, 813, 793, 773, 752, 730, 707, 684, 659, 634, 609, 582, 556, 528, 500, 471, 442, 413, 383, 352, 321, 290, 259, 227, 195, 163, 131, 98, 65, 33, 0, -33, -65, -98, -131, -163, -195, -227, -259, -290, -321, -352, -383, -413, -442, -471, -500, -528, -556, -582, -609, -634, -659, -684, -707, -730, -752, -773, -793, -813, -831, -849, -866, -882, -897, -911, -924, -936, -947, -957, -966, -974, -981, -987, -991, -995, -998, -999, -1000, -999, -998, -995, -991, -987, -981, -974, -966, -957, -947, -936, -924, -911, -897, -882, -866, -849, -831, -813, -793, -773, -752, -730, -707, -684, -659, -634, -609, -582, -556, -528, -500, -471, -442, -413, -383, -352, -321, -290, -259, -227, -195, -163, -131, -98, -65, -33, 0, 33, 65, 98, 131, 163, 195, 227};

// #define outputTest_F_250_LP 0, 0, -1, -2, -4, -8, -12, -17, -23, -28, -32, -34, -32, -26, -15, 0, 21, 46, 75, 105, 137, 169, 201, 231, 260, 288, 315, 340, 365, 389, 413, 436, 459, 481, 503, 524, 544, 564, 584, 603, 621, 638, 655, 671, 687, 701, 715, 728, 741, 752, 763, 773, 782, 791, 798, 805, 810, 815, 819, 822, 824, 825, 826, 825, 824, 822, 819, 815, 810, 805, 798, 791, 782, 773, 763, 752, 741, 728, 715, 701, 687, 671, 655, 638, 621, 603, 584, 564, 544, 524, 503, 481, 459, 436, 413, 389, 365, 341, 316, 291, 265, 239, 213, 187, 161, 134, 107, 81, 54, 27, 0, -27, -54, -81, -107, -134, -161, -187, -213, -239, -265, -291, -316, -341, -365, -389, -413, -436, -459, -481, -503, -524, -544, -564, -584, -603, -621, -638, -655, -671, -687, -701, -715, -728, -741, -752, -763, -773, -782, -791, -798, -805, -810, -815, -819, -822, -824, -825, -826, -825, -824, -822, -819, -815, -810, -805, -798, -791, -782, -773, -763, -752, -741, -728, -715, -701, -687, -671, -655, -638, -621, -603, -584, -564, -544, -524, -503, -481, -459, -436, -413, -389, -365, -341, -316, -291, -265, -239, -213, -187
// #define outputTest_F_250_HP 0, 1, 1, 0, -2, -3, -2, 0, 2, 4, 3, -3, -15, -3, 1, 3, 1, -1, -4, -5, -4, -3, -2, -1, -3, -3, -4, -4, -4, -4, -4, -5, -5, -6, -6, -6, -6, -6, -6, -7, -7, -7, -8, -8, -8, -8, -8, -8, -8, -8, -8, -9, -9, -8, -9, -8, -9, -9, -9, -9, -9, -9, -9, -9, -9, -8, -9, -8, -9, -9, -8, -8, -8, -8, -8, -8, -8, -8, -8, -7, -7, -7, -6, -6, -6, -6, -6, -6, -5, -5, -4, -4, -4, -4, -4, -3, -3, -3, -3, -2, -2, -2, -1, -1, 0, -1, -1, 0, 0, 0, 1, 1, 0, 1, 1, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4, 4, 5, 5, 6, 6, 6, 6, 6, 6, 7, 7, 7, 8, 8, 8, 8, 8, 8, 8, 8, 8, 9, 9, 8, 9, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 8, 9, 8, 9, 9, 8, 8, 8, 8, 8, 8, 8, 8, 8, 7, 7, 7, 6, 6, 6, 6, 6, 6, 5, 5, 4, 4, 4, 4, 4, 3, 3, 3, 3, 2, 2, 2, 1, 1

float LP[]={coeffLP};
float HP[]={coeffHP};

/* ------------------------------------------------------------ */
/*				Global Variables								*/
/* ------------------------------------------------------------ */

XIicPs Iic;		/* Instance of the IIC Device */

/* ------------------------------------------------------------ */
/*				Procedure Definitions							*/
/* ------------------------------------------------------------ */

int AudioRegSet(XIicPs *IIcPtr, u8 regAddr, u16 regData)
{
	int Status;
	u8 SendBuffer[2];

	SendBuffer[0] = regAddr << 1;
	SendBuffer[0] = SendBuffer[0] | ((regData >> 8) & 0b1);

	SendBuffer[1] = regData & 0xFF;

	Status = XIicPs_MasterSendPolled(IIcPtr, SendBuffer,
				 2, IIC_SLAVE_ADDR);
	if (Status != XST_SUCCESS) {
		xil_printf("IIC send failed\n\r");
		return XST_FAILURE;
	}
	/*
	 * Wait until bus is idle to start another transfer.
	 */
	while (XIicPs_BusIsBusy(IIcPtr)) {
		/* NOP */
	}
	return XST_SUCCESS;

}
/***	AudioInitialize(u16 timerID,  u16 iicID, u32 i2sAddr)
**
**	Parameters:
**		timerID - DEVICE_ID for the SCU timer
**		iicID 	- DEVICE_ID for the PS IIC controller connected to the SSM2603
**		i2sAddr - Physical Base address of the I2S controller
**
**	Return Value: int
**		XST_SUCCESS if successful
**
**	Errors:
**
**	Description:
**		Initializes the Audio demo. Must be called once and only once before calling
**		AudioRunDemo
**
*/
int AudioInitialize(u16 timerID,  u16 iicID, u32 i2sAddr) //, u32 i2sTransmAddr, u32 i2sReceivAddr)
{
	int Status;
	XIicPs_Config *Config;
	u32 i2sClkDiv;

	TimerInitialize(timerID);

	/*
	 * Initialize the IIC driver so that it's ready to use
	 * Look up the configuration in the config table,
	 * then initialize it.
	 */
	Config = XIicPs_LookupConfig(iicID);
	if (NULL == Config) {
		return XST_FAILURE;
	}

	Status = XIicPs_CfgInitialize(&Iic, Config, Config->BaseAddress);
	if (Status != XST_SUCCESS) {
		return XST_FAILURE;
	}

	/*
	 * Perform a self-test to ensure that the hardware was built correctly.
	 */
	Status = XIicPs_SelfTest(&Iic);
	if (Status != XST_SUCCESS) {
		return XST_FAILURE;
	}

	/*
	 * Set the IIC serial clock rate.
	 */
	Status = XIicPs_SetSClk(&Iic, IIC_SCLK_RATE);
	if (Status != XST_SUCCESS) {
		return XST_FAILURE;
	}


	/*
	 * Write to the SSM2603 audio codec registers to configure the device. Refer to the
	 * SSM2603 Audio Codec data sheet for information on what these writes do.
	 */
	Status = AudioRegSet(&Iic, 15, 0b000000000); //Perform Reset
	TimerDelay(75000);
	Status |= AudioRegSet(&Iic, 6, 0b000110000); //Power up
	Status |= AudioRegSet(&Iic, 0, 0b000010111);
	Status |= AudioRegSet(&Iic, 1, 0b000010111);
	Status |= AudioRegSet(&Iic, 2, 0b101111001);
	Status |= AudioRegSet(&Iic, 4, 0b000010000);
	Status |= AudioRegSet(&Iic, 5, 0b000000000);
	Status |= AudioRegSet(&Iic, 7, 0b000001010); //Changed so Word length is 24
	Status |= AudioRegSet(&Iic, 8, 0b000000000); //Changed so no CLKDIV2
	TimerDelay(75000);
	Status |= AudioRegSet(&Iic, 9, 0b000000001);
	Status |= AudioRegSet(&Iic, 6, 0b000100000);
	Status = AudioRegSet(&Iic, 4, 0b000010000);

	if (Status != XST_SUCCESS) {
		return XST_FAILURE;
	}

	i2sClkDiv = 1; //Set the BCLK to be MCLK / 4
	i2sClkDiv = i2sClkDiv | (31 << 16); //Set the LRCLK's to be BCLK / 64

	Xil_Out32(i2sAddr + I2S_CLK_CTRL_REG, i2sClkDiv); //Write clock div register

	Xil_Out32(AUDIO_CTRL_BASEADDR + I2S_RESET_REG, 0b110); //Reset RX and TX FIFOs
	Xil_Out32(AUDIO_CTRL_BASEADDR + I2S_CTRL_REG, 0b011); //Enable RX Fifo and TX FIFOs, disable mute
	return XST_SUCCESS;
}

void I2SFifoWrite (u32 i2sBaseAddr, u32 audioData)
{

	Xil_Out32(i2sBaseAddr + 0x10, audioData); // write DATA
    Xil_Out32(i2sBaseAddr + 0x14, 4);    // write the length of the DATA (4 bytes)

	//xil_printf("%x\n", Xil_In32(i2sBaseAddr + 0x00));
	while ((Xil_In32(i2sBaseAddr + 0x00)&0x08000000)!=0x08000000){;}  // waits for the transmission completes
	Xil_Out32(i2sBaseAddr + 0x00, 0x08000000);  // ack the transmission complete


}

u32 I2SFifoRead (u32 i2sBaseAddr)
{

	while (Xil_In32(i2sBaseAddr + 0x1C)==0){;} // waits for a sample in the FIFO
	int data = Xil_In32(i2sBaseAddr + 0x20);   // read the sample from the FIFO
return data;

}

void initialize_FIFO(u32 fifoAddr){
	Xil_Out32(AUDIO_FIFO + 0x2c, 0);

	    // init
	    xil_printf("FIFO_ISR:  0x%08x\n",Xil_In32(fifoAddr + FIFO_ISR));
	    print("write FIFO_ISR\n\r");
	    Xil_Out32(fifoAddr + FIFO_ISR, 0xFFFFFFFF);
	    xil_printf("FIFO_ISR:  0x%08x\n",Xil_In32(fifoAddr + FIFO_ISR));
	    xil_printf("FIFO_IER:  0x%08x\n",Xil_In32(fifoAddr + FIFO_IER));
	    xil_printf("FIFO_TDFV: 0x%08x\n",Xil_In32(fifoAddr + FIFO_TDFV));
	    xil_printf("FIFO_RDFO: 0x%08x\n",Xil_In32(fifoAddr + FIFO_RDFO));

	    print("Write IER\n\r");
	    Xil_Out32(fifoAddr + FIFO_IER, 0x0C000000);

	    print("Write TDR\n\r");
	    Xil_Out32(fifoAddr + FIFO_TDR, 0x00000000);


	    xil_printf("FIFO_ISR:  0x%08x\n",Xil_In32(fifoAddr + FIFO_ISR));
		print("write FIFO_ISR\n\r");
		Xil_Out32(fifoAddr + FIFO_ISR, 0xFFFFFFFF);
		xil_printf("FIFO_ISR:  0x%08x\n",Xil_In32(fifoAddr + FIFO_ISR));
		xil_printf("FIFO_IER:  0x%08x\n",Xil_In32(fifoAddr + FIFO_IER));
		xil_printf("FIFO_TDFV: 0x%08x\n",Xil_In32(fifoAddr + FIFO_TDFV));
		xil_printf("FIFO_RDFO: 0x%08x\n",Xil_In32(fifoAddr + FIFO_RDFO));


	    print("write FIFO_IER\n");
	    Xil_Out32(fifoAddr + FIFO_IER, 0x04100000);
	    xil_printf("FIFO_ISR:  0x%08x\n",Xil_In32(fifoAddr + FIFO_ISR));
	    print("write FIFO_ISR\n");
	    Xil_Out32(fifoAddr + FIFO_ISR, 0x00100000);



}

// Step 2: Definition of the filtering function

int FIR_Filter(int NewSample, int HistoryBuffer[], float Coefficients[], int FilterOrder) {
	float OutputSample =0;
	int i,j;

	for (i= FilterOrder-1; i>0; i--){
		HistoryBuffer[i]=HistoryBuffer[i-1];  //shifting samples in the buffer
	}
	HistoryBuffer[0]= NewSample;    //first element of the buffer corresponds to the input sample

	for (j=0; j<FilterOrder; j++){
		OutputSample += HistoryBuffer[j]*Coefficients[j];   //convolution
	}

	return (int)OutputSample;
}



int main()
{

	init_platform();

	print("Started!\n");


	AudioInitialize(SCU_TIMER_ID, AUDIO_IIC_ID, AUDIO_CTRL_BASEADDR);

	initialize_FIFO(AUDIO_FIFO);
	initialize_FIFO(FIR_FIFO);

	u32 t_start, t_end, delta_t;

	int count = 0;


	/* ------------------------------------------------------------ */
	/*			Step 1: Testing the loopback implementation		    */
	/* ------------------------------------------------------------ */
/*  //Decomment only this section to try step1 script
	int SampleL, SampleR;
	while (1){

		//Timer Start
		t_start = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_LOWER_OFFSET);

		//Acquisition
		SampleL = (int) I2SFifoRead(AUDIO_FIFO);
		SampleR = (int) I2SFifoRead(AUDIO_FIFO);

	    //Loopback and playout
        I2SFifoWrite(AUDIO_FIFO, SampleL);
        I2SFifoWrite(AUDIO_FIFO, SampleR);

		//Timer Stop
		t_end = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_LOWER_OFFSET);

		//Time measurement
        if (count == 48000) {
        	delta_t = t_end - t_start;
        	xil_printf("Ticks between samples: %d\n\r", delta_t);
		    // Theoretically: n_clock_cycles= global_timer_frequency/sample_rate
        	// global_timer_frequency= (1/2)*CPU_frequency
        	//333.5MHz / 48kHz = ~6948 ticks
        	count = 0;
        }

        count++;
	} */

	/* ------------------------------------------------------------ */
	/*				Step 2: Audio Filtering							*/
	/* ------------------------------------------------------------ */

	//Section for simulating test vector with low pass filter

/*  //Decomment only this section to try step2 script
	int Sample;
	int buffer[N_LP] = {0};
	int i;
	for (i=0; i<N_INPUT_SAMPLES; i++){
		Sample = InputVector[i];
		Sample = FIR_Filter(Sample, buffer, LP, N_LP);  //low pass filtering
		printf("%d\n", Sample);
	}

	*/
	/* ------------------------------------------------------------ */
	/*			Step 3: Measuring filter execution time 		    */
	/* ------------------------------------------------------------ */
/*  //Decomment only this section to try step3 script
	int SampleL, SampleR;
	static int histL[N_LP] = {0};
	static int histR[N_LP] = {0};

    //If we disable the cache, we need much more time (~32400 ticks)
	//Xil_ICacheDisable();
	//Xil_DCacheDisable();

	while (1) {

		//Timer start
		t_start = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_LOWER_OFFSET);

		//Acquisition
		SampleL = I2SFifoRead(AUDIO_FIFO);
		SampleR = I2SFifoRead(AUDIO_FIFO);

		//Reading switch status (SW[0] ON-> Filtering, SW[0] OFF-> No filtering)
		u32 sw_status = Xil_In32(SWI_BASE_ADDR);
		if (sw_status & 0x01) {
		//Filtering (Low-Pass Filtering)
			SampleL = FIR_Filter(SampleL, histL, LP, N_LP);
		    SampleR = FIR_Filter(SampleR, histR, LP, N_LP);
		}

		//Playout
		I2SFifoWrite(AUDIO_FIFO, SampleL);
		I2SFifoWrite(AUDIO_FIFO, SampleR);

		//Timer stop
		t_end = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_LOWER_OFFSET);

		//Execution time
		if (count == 48000) {
			delta_t = t_end - t_start;
		    xil_printf("Ticks between samples: %d\n\r", delta_t);
		    count = 0;
		}

		count ++;

	}

*/
	cleanup_platform();
	return 0;
}



