{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1741336147067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1741336147067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 07 13:29:06 2025 " "Processing started: Fri Mar 07 13:29:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1741336147067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1741336147067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UpDownBinaryCounter -c UpDownBinaryCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off UpDownBinaryCounter -c UpDownBinaryCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1741336147068 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1741336147604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updownbinarycounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file updownbinarycounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpDownBinaryCounter-Behavioral " "Found design unit 1: UpDownBinaryCounter-Behavioral" {  } { { "UpDownBinaryCounter.vhd" "" { Text "D:/alterafiles/lab_04_coa/task2/UpDownBinaryCounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741336148166 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpDownBinaryCounter " "Found entity 1: UpDownBinaryCounter" {  } { { "UpDownBinaryCounter.vhd" "" { Text "D:/alterafiles/lab_04_coa/task2/UpDownBinaryCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741336148166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741336148166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 My_Package " "Found design unit 1: My_Package" {  } { { "My_Package.vhd" "" { Text "D:/alterafiles/lab_04_coa/task2/My_Package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741336148169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741336148169 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UpDownBinaryCounter " "Elaborating entity \"UpDownBinaryCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1741336148245 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qnot2 UpDownBinaryCounter.vhd(16) " "Verilog HDL or VHDL warning at UpDownBinaryCounter.vhd(16): object \"qnot2\" assigned a value but never read" {  } { { "UpDownBinaryCounter.vhd" "" { Text "D:/alterafiles/lab_04_coa/task2/UpDownBinaryCounter.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1741336148259 "|UpDownBinaryCounter"}
{ "Warning" "WSGN_SEARCH_FILE" "mydlatch.vhd 2 1 " "Using design file mydlatch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myDLatch-bhv " "Found design unit 1: myDLatch-bhv" {  } { { "mydlatch.vhd" "" { Text "D:/alterafiles/lab_04_coa/task2/mydlatch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741336148343 ""} { "Info" "ISGN_ENTITY_NAME" "1 myDLatch " "Found entity 1: myDLatch" {  } { { "mydlatch.vhd" "" { Text "D:/alterafiles/lab_04_coa/task2/mydlatch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741336148343 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1741336148343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myDLatch myDLatch:U1 " "Elaborating entity \"myDLatch\" for hierarchy \"myDLatch:U1\"" {  } { { "UpDownBinaryCounter.vhd" "U1" { Text "D:/alterafiles/lab_04_coa/task2/UpDownBinaryCounter.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741336148345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1741336149539 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1741336150167 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741336150167 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1741336150279 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1741336150279 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1741336150279 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1741336150279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1741336150313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 07 13:29:10 2025 " "Processing ended: Fri Mar 07 13:29:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1741336150313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1741336150313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1741336150313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1741336150313 ""}
