LISTING FOR LOGIC DESCRIPTION FILE: MemDecode.pld                    Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Sat Nov 15 21:52:42 2025

  1:Name     MEMDecode ;
  2:PartNo   ATF22V10C ;
  3:Date     2025/11/07 ;
  4:Revision 5 ;
  5:Designer Frederic Segard ;
  6:Company  MicroHobbyist ;
  7:Assembly None ;
  8:Location None ;
  9:Device   g22v10 ;
 10:
 11:/* =========================================================
 12:   Compiler Options
 13:   ---------------------------------------------------------
 14:   cupl -m2lxfjanb -u C:\Wincupl\Shared\Atmel.DL %1.PLD
 15:   ========================================================= */
 16:
 17:/* -------- Inputs -------- */
 18:PIN 1  = E        ;  /* CPU E clock */
 19:PIN 2  = Q        ;  /* CPU Q clock for pre-qualifying the addresses */
 20:PIN 3  = RW       ;  /* Read/Write line form the CPU */
 21:PIN 4  = A4       ;
 22:PIN 5  = A5       ;
 23:PIN 6  = A6       ;
 24:PIN 7  = A7       ;
 25:PIN 8  = A8       ;
 26:PIN 9  = A9       ;
 27:PIN 10 = A10      ;
 28:PIN 11 = A11      ;
 29:/*  12 = GND         /* Tie to Ground */
 30:PIN 13 = A12      ;
 31:PIN 14 = A13      ;
 32:PIN 15 = A14      ;
 33:PIN 16 = A15      ;
 34:
 35:/* -------- Outputs (active-LOW) -------- */
 36:/*  24 =  VCC        /* Tie to +5V */
 37:PIN 23 = !CONST   ;  /* MMU Constant Region window ($F000-$FFFF, 4KB) */
 38:PIN 22 = !IORQ    ;  /* I/O mapped area ($FF00-$FFEF, 240B) */
 39:PIN 21 = !REG     ;  /* Registers or future expansion ($FE00-$FEFF, 256B) */
 40:PIN 20 = !PAGE    ;  /* MMU Page/Task registers ($FC00-$FDFF, 512B) */
 41:PIN 19 = !MREQ    ;  /* All Memory area ($0000-$FBFF  63KB  */
 42:                     /*             and  $FFF0-$FFFF  16B ) */
 43:PIN 18 = !RAMaddr ;  /* Classical RAM Addressing (future option?) */
 44:PIN 17 = !ROMaddr ;  /* Classical ROM Addressing (future option?) */
 45:
 46:/* Pre-qualifying address bus at rising of Q so I/O PLDs are ready */
 47:VMA = Q # E ;
 48:
 49:Fxxx = A15 & A14 & A13 & A12 ;
 50:xFxx = A11 & A10 & A9  & A8  ;
 51:xxFx =  A7 & A6  & A5  & A4  ;
 52:FFFx = Fxxx &  xFxx &  xxFx  ;
 53:

LISTING FOR LOGIC DESCRIPTION FILE: MemDecode.pld                    Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Sat Nov 15 21:52:42 2025

 54:/* $F000-$FFFF (4KB): I/O range */
 55:BlockCONST =  Fxxx ;
 56:
 57:/* $FF00-$FFEF (240B) : I/O range */
 58:BlockIORQ =  Fxxx & xFxx & (!(A7 & A6 & A5 & A4)) ;
 59:
 60:/* $FE00-$FEFF (256B) : Register range, or future expansion */
 61:BlockREG =  Fxxx & (A11 & A10 & A9 & !A8) ;
 62:
 63:/* $FC00-$FDFF (512B) : MMU Task/Page registers */
 64:BlockPAGE =  Fxxx & A11 & A10 & !A9 ;
 65:
 66:/* $0000-$FBFF + $FFF0-$FFFF (63KB): General memory area) */
 67:BlockMEM = (!(Fxxx & A11 & A10)) # FFFx ;
 68:
 69:BlockRAM = (!A15) # (Fxxx & !A11) # FFFx ;
 70:
 71:BlockROM = A15 & !A12;
 72:
 73:/* Output Equations (active-HIGH internal) */
 74:CONST   = BlockCONST & VMA ;
 75:IORQ    = BlockIORQ  & VMA ;
 76:REG     = BlockREG   & VMA ;
 77:PAGE    = BlockPAGE  & VMA ;
 78:MREQ    = BlockMEM   & VMA ;
 79:RAMaddr = BlockRAM   & VMA ;
 80:ROMaddr = BlockROM   & VMA ;
 81:



Jedec Fuse Checksum       (e302)
Jedec Transmit Checksum   (7278)
