Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Jul  8 08:52:14 2018
| Host         : Vivado-dev running 64-bit unknown
| Command      : report_control_sets -verbose -file lab4_top_control_sets_placed.rpt
| Design       : lab4_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      5 |            3 |
|      6 |            1 |
|      7 |            1 |
|     10 |            1 |
|     11 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            7 |
| No           | No                    | Yes                    |              32 |            9 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |              11 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             118 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+
|     Clock Signal     |                  Enable Signal                 |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+
|  ypos_reg[3]/G0      |                                                |                                                |                1 |              1 |
|  ypos_reg[2]/G0      |                                                |                                                |                1 |              1 |
|  ypos_reg[1]/G0      |                                                |                                                |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/en25                   | pulse_generator_small_0/VGA_VS_reg             |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/en25                   | pulse_generator_small_0/VGA_HS_reg             |                1 |              1 |
|  btnDebounce_U/E[0]  |                                                | btnDebounce_U/AR[0]                            |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/E[0]                   | pulse_generator_small_0/ypix_counter_reg[0][0] |                1 |              5 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/xpix_counter_reg[0][0] | pulse_generator_small_0/SR[0]                  |                1 |              5 |
|  CLK100MHZ_IBUF_BUFG |                                                |                                                |                4 |              6 |
|  btnDebounce_L/E[0]  |                                                | btnDebounce_L/AR[0]                            |                2 |              7 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/en25                   | pulse_generator_small_0/h_count_reg[9]         |                3 |             10 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_small_0/en25                   |                                                |                5 |             11 |
|  CLK100MHZ_IBUF_BUFG | btnDebounce_R/counter[0]_i_2__2_n_0            | btnDebounce_R/counter[0]_i_1__2_n_0            |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG | btnDebounce_L/counter[0]_i_2__0_n_0            | btnDebounce_L/counter[0]_i_1__0_n_0            |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG | btnDebounce_D/counter[0]_i_2__1_n_0            | btnDebounce_D/counter[0]_i_1__1_n_0            |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG | btnDebounce_U/counter[0]_i_2_n_0               | btnDebounce_U/counter[0]_i_1_n_0               |                6 |             24 |
|  CLK100MHZ_IBUF_BUFG |                                                | LED_OBUF[0]                                    |                9 |             32 |
+----------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+


