Warning (10268): Verilog HDL information at key_expansion.sv(20): always construct contains both blocking and non-blocking assignments File: C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/key_expansion.sv Line: 20
