// Seed: 1255887278
module module_0 (
    input wand id_0
);
  assign #(1) id_2 = id_0;
  assign id_3 = 1'b0;
  assign module_1.type_4 = 0;
  assign id_2 = id_0;
  assign id_2 = id_3;
  logic [7:0] id_4, id_5, id_6;
  wire id_7 = id_6[""];
  wire id_8;
endmodule
program module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  wand  id_2,
    id_11,
    output wand  id_3,
    input  tri0  id_4,
    input  wand  id_5,
    input  tri1  id_6,
    output tri1  id_7,
    input  wand  id_8,
    input  tri1  id_9
);
  assign id_3 = 1'b0;
  module_0 modCall_1 (id_2);
endmodule
