TimeQuest Timing Analyzer report for Dual_MOD10_counter
Mon Oct 30 14:16:50 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'freq_div:clk_div|clock_10Hz'
 12. Slow Model Setup: 'CLK_50MHz'
 13. Slow Model Setup: 'freq_div:clk_div|clock_100Khz_reg'
 14. Slow Model Setup: 'freq_div:clk_div|clock_100hz_reg'
 15. Slow Model Setup: 'freq_div:clk_div|clock_1Mhz_reg'
 16. Slow Model Setup: 'freq_div:clk_div|clock_1Khz_reg'
 17. Slow Model Setup: 'freq_div:clk_div|clock_10Khz_reg'
 18. Slow Model Hold: 'CLK_50MHz'
 19. Slow Model Hold: 'freq_div:clk_div|clock_100Khz_reg'
 20. Slow Model Hold: 'freq_div:clk_div|clock_100hz_reg'
 21. Slow Model Hold: 'freq_div:clk_div|clock_10Hz'
 22. Slow Model Hold: 'freq_div:clk_div|clock_10Khz_reg'
 23. Slow Model Hold: 'freq_div:clk_div|clock_1Khz_reg'
 24. Slow Model Hold: 'freq_div:clk_div|clock_1Mhz_reg'
 25. Slow Model Minimum Pulse Width: 'CLK_50MHz'
 26. Slow Model Minimum Pulse Width: 'freq_div:clk_div|clock_10Hz'
 27. Slow Model Minimum Pulse Width: 'freq_div:clk_div|clock_100Khz_reg'
 28. Slow Model Minimum Pulse Width: 'freq_div:clk_div|clock_100hz_reg'
 29. Slow Model Minimum Pulse Width: 'freq_div:clk_div|clock_10Khz_reg'
 30. Slow Model Minimum Pulse Width: 'freq_div:clk_div|clock_1Khz_reg'
 31. Slow Model Minimum Pulse Width: 'freq_div:clk_div|clock_1Mhz_reg'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Setup: 'freq_div:clk_div|clock_10Hz'
 44. Fast Model Setup: 'CLK_50MHz'
 45. Fast Model Setup: 'freq_div:clk_div|clock_100Khz_reg'
 46. Fast Model Setup: 'freq_div:clk_div|clock_100hz_reg'
 47. Fast Model Setup: 'freq_div:clk_div|clock_1Khz_reg'
 48. Fast Model Setup: 'freq_div:clk_div|clock_1Mhz_reg'
 49. Fast Model Setup: 'freq_div:clk_div|clock_10Khz_reg'
 50. Fast Model Hold: 'CLK_50MHz'
 51. Fast Model Hold: 'freq_div:clk_div|clock_100Khz_reg'
 52. Fast Model Hold: 'freq_div:clk_div|clock_100hz_reg'
 53. Fast Model Hold: 'freq_div:clk_div|clock_10Hz'
 54. Fast Model Hold: 'freq_div:clk_div|clock_10Khz_reg'
 55. Fast Model Hold: 'freq_div:clk_div|clock_1Khz_reg'
 56. Fast Model Hold: 'freq_div:clk_div|clock_1Mhz_reg'
 57. Fast Model Minimum Pulse Width: 'CLK_50MHz'
 58. Fast Model Minimum Pulse Width: 'freq_div:clk_div|clock_10Hz'
 59. Fast Model Minimum Pulse Width: 'freq_div:clk_div|clock_100Khz_reg'
 60. Fast Model Minimum Pulse Width: 'freq_div:clk_div|clock_100hz_reg'
 61. Fast Model Minimum Pulse Width: 'freq_div:clk_div|clock_10Khz_reg'
 62. Fast Model Minimum Pulse Width: 'freq_div:clk_div|clock_1Khz_reg'
 63. Fast Model Minimum Pulse Width: 'freq_div:clk_div|clock_1Mhz_reg'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Multicorner Timing Analysis Summary
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Progagation Delay
 76. Minimum Progagation Delay
 77. Setup Transfers
 78. Hold Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Dual_MOD10_counter                                                ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; CLK_50MHz                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50MHz }                         ;
; freq_div:clk_div|clock_1Khz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freq_div:clk_div|clock_1Khz_reg }   ;
; freq_div:clk_div|clock_1Mhz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freq_div:clk_div|clock_1Mhz_reg }   ;
; freq_div:clk_div|clock_10Hz       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freq_div:clk_div|clock_10Hz }       ;
; freq_div:clk_div|clock_10Khz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freq_div:clk_div|clock_10Khz_reg }  ;
; freq_div:clk_div|clock_100hz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freq_div:clk_div|clock_100hz_reg }  ;
; freq_div:clk_div|clock_100Khz_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freq_div:clk_div|clock_100Khz_reg } ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                          ;
+------------+-----------------+-----------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                          ;
+------------+-----------------+-----------------------------------+---------------------------------------------------------------+
; 446.63 MHz ; 446.63 MHz      ; freq_div:clk_div|clock_10Hz       ;                                                               ;
; 479.62 MHz ; 420.17 MHz      ; CLK_50MHz                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 791.77 MHz ; 500.0 MHz       ; freq_div:clk_div|clock_100Khz_reg ; limit due to high minimum pulse width violation (tch)         ;
; 812.35 MHz ; 500.0 MHz       ; freq_div:clk_div|clock_100hz_reg  ; limit due to high minimum pulse width violation (tch)         ;
; 932.84 MHz ; 500.0 MHz       ; freq_div:clk_div|clock_1Khz_reg   ; limit due to high minimum pulse width violation (tch)         ;
; 932.84 MHz ; 500.0 MHz       ; freq_div:clk_div|clock_1Mhz_reg   ; limit due to high minimum pulse width violation (tch)         ;
; 941.62 MHz ; 500.0 MHz       ; freq_div:clk_div|clock_10Khz_reg  ; limit due to high minimum pulse width violation (tch)         ;
+------------+-----------------+-----------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; freq_div:clk_div|clock_10Hz       ; -1.239 ; -5.962        ;
; CLK_50MHz                         ; -1.085 ; -8.058        ;
; freq_div:clk_div|clock_100Khz_reg ; -0.263 ; -0.313        ;
; freq_div:clk_div|clock_100hz_reg  ; -0.231 ; -0.274        ;
; freq_div:clk_div|clock_1Mhz_reg   ; -0.072 ; -0.180        ;
; freq_div:clk_div|clock_1Khz_reg   ; -0.072 ; -0.149        ;
; freq_div:clk_div|clock_10Khz_reg  ; -0.062 ; -0.131        ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Hold Summary                                   ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; CLK_50MHz                         ; 0.100 ; 0.000         ;
; freq_div:clk_div|clock_100Khz_reg ; 0.391 ; 0.000         ;
; freq_div:clk_div|clock_100hz_reg  ; 0.391 ; 0.000         ;
; freq_div:clk_div|clock_10Hz       ; 0.391 ; 0.000         ;
; freq_div:clk_div|clock_10Khz_reg  ; 0.391 ; 0.000         ;
; freq_div:clk_div|clock_1Khz_reg   ; 0.391 ; 0.000         ;
; freq_div:clk_div|clock_1Mhz_reg   ; 0.391 ; 0.000         ;
+-----------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLK_50MHz                         ; -1.380 ; -16.380       ;
; freq_div:clk_div|clock_10Hz       ; -0.500 ; -8.000        ;
; freq_div:clk_div|clock_100Khz_reg ; -0.500 ; -4.000        ;
; freq_div:clk_div|clock_100hz_reg  ; -0.500 ; -4.000        ;
; freq_div:clk_div|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; freq_div:clk_div|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; freq_div:clk_div|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freq_div:clk_div|clock_10Hz'                                                                                                                       ;
+--------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.239 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 2.275      ;
; -1.239 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 2.275      ;
; -1.239 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 2.275      ;
; -1.239 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 2.275      ;
; -1.101 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 2.137      ;
; -1.101 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 2.137      ;
; -1.101 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 2.137      ;
; -1.101 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 2.137      ;
; -0.985 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 2.021      ;
; -0.985 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 2.021      ;
; -0.985 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 2.021      ;
; -0.985 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 2.021      ;
; -0.898 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.934      ;
; -0.898 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.934      ;
; -0.898 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.934      ;
; -0.898 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.934      ;
; -0.287 ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.323      ;
; -0.281 ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.317      ;
; -0.267 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.303      ;
; -0.266 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.302      ;
; -0.264 ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.300      ;
; -0.239 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[1]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.275      ;
; -0.236 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.272      ;
; -0.234 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.270      ;
; -0.205 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.241      ;
; -0.115 ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.151      ;
; -0.099 ; MOD10_Count:inst1|r_reg[2] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.135      ;
; -0.078 ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.114      ;
; -0.077 ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.113      ;
; -0.044 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.080      ;
; 0.059  ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.977      ;
; 0.179  ; MOD10_Count:inst1|r_reg[2] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.857      ;
; 0.186  ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[1]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.850      ;
; 0.191  ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.845      ;
; 0.192  ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.844      ;
; 0.193  ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.843      ;
; 0.194  ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.842      ;
; 0.194  ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.842      ;
; 0.379  ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; MOD10_Count:inst1|r_reg[2] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[1]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
+--------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_50MHz'                                                                                                                                             ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.085 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.121      ;
; -1.085 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.121      ;
; -1.085 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.121      ;
; -1.085 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.121      ;
; -1.085 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.121      ;
; -1.085 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.121      ;
; -1.085 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.121      ;
; -1.061 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.097      ;
; -1.061 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.097      ;
; -1.061 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.097      ;
; -1.061 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.097      ;
; -1.061 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.097      ;
; -1.061 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.097      ;
; -1.061 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.097      ;
; -0.976 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.012      ;
; -0.976 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.012      ;
; -0.976 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.012      ;
; -0.976 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.012      ;
; -0.976 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.012      ;
; -0.976 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.012      ;
; -0.976 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.012      ;
; -0.944 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.980      ;
; -0.944 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.980      ;
; -0.944 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.980      ;
; -0.944 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.980      ;
; -0.944 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.980      ;
; -0.944 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.980      ;
; -0.944 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.980      ;
; -0.761 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.797      ;
; -0.761 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.797      ;
; -0.761 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.797      ;
; -0.761 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.797      ;
; -0.761 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.797      ;
; -0.761 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.797      ;
; -0.761 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.797      ;
; -0.719 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.755      ;
; -0.719 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.755      ;
; -0.719 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.755      ;
; -0.719 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.755      ;
; -0.719 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.755      ;
; -0.719 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.755      ;
; -0.719 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.755      ;
; -0.585 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.621      ;
; -0.585 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.621      ;
; -0.585 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.621      ;
; -0.585 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.621      ;
; -0.585 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.621      ;
; -0.585 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.621      ;
; -0.585 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.621      ;
; -0.463 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.499      ;
; -0.427 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.463      ;
; -0.308 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.344      ;
; -0.168 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.204      ;
; -0.099 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.135      ;
; -0.057 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.093      ;
; 0.077  ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.959      ;
; 0.226  ; freq_div:clk_div|clock_1Mhz_int   ; freq_div:clk_div|clock_1Mhz_reg   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.810      ;
; 0.236  ; freq_div:clk_div|clock_10Hz_reg   ; freq_div:clk_div|clock_10Hz       ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.800      ;
; 0.450  ; freq_div:clk_div|clock_10Khz_int  ; freq_div:clk_div|clock_10Khz_reg  ; freq_div:clk_div|clock_100Khz_reg ; CLK_50MHz   ; 1.000        ; 0.336      ; 0.922      ;
; 0.491  ; freq_div:clk_div|clock_10Hz_int   ; freq_div:clk_div|clock_10Hz_reg   ; freq_div:clk_div|clock_100hz_reg  ; CLK_50MHz   ; 1.000        ; 0.439      ; 0.984      ;
; 0.558  ; freq_div:clk_div|clock_1Khz_int   ; freq_div:clk_div|clock_1Khz_reg   ; freq_div:clk_div|clock_10Khz_reg  ; CLK_50MHz   ; 1.000        ; 0.315      ; 0.793      ;
; 0.592  ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_1Mhz_reg   ; CLK_50MHz   ; 1.000        ; 0.347      ; 0.791      ;
; 0.670  ; freq_div:clk_div|clock_100hz_int  ; freq_div:clk_div|clock_100hz_reg  ; freq_div:clk_div|clock_1Khz_reg   ; CLK_50MHz   ; 1.000        ; 0.416      ; 0.782      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freq_div:clk_div|clock_100Khz_reg'                                                                                                                                         ;
+--------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.263 ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.299      ;
; -0.050 ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.086      ;
; -0.028 ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.064      ;
; 0.003  ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.033      ;
; 0.225  ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.811      ;
; 0.227  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.228  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.228  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.379  ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freq_div:clk_div|clock_100hz_reg'                                                                                                                                      ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.231 ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 1.267      ;
; -0.043 ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 1.079      ;
; -0.043 ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 1.079      ;
; 0.003  ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 1.033      ;
; 0.227  ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.228  ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.231  ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.805      ;
; 0.248  ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.788      ;
; 0.379  ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freq_div:clk_div|clock_1Mhz_reg'                                                                                                                                         ;
+--------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.072 ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.108      ;
; -0.071 ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.107      ;
; -0.037 ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.073      ;
; -0.037 ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.073      ;
; 0.068  ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.968      ;
; 0.237  ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.242  ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.794      ;
; 0.243  ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.793      ;
; 0.379  ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freq_div:clk_div|clock_1Khz_reg'                                                                                                                                       ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.072 ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.108      ;
; -0.069 ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.044 ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.080      ;
; -0.008 ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.044      ;
; 0.066  ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.970      ;
; 0.231  ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.805      ;
; 0.233  ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.803      ;
; 0.233  ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.803      ;
; 0.379  ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freq_div:clk_div|clock_10Khz_reg'                                                                                                                                      ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.062 ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.098      ;
; -0.038 ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.074      ;
; -0.035 ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.071      ;
; -0.031 ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.067      ;
; 0.236  ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.800      ;
; 0.236  ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.800      ;
; 0.240  ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.796      ;
; 0.241  ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.795      ;
; 0.379  ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_50MHz'                                                                                                                                             ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.100 ; freq_div:clk_div|clock_100hz_int  ; freq_div:clk_div|clock_100hz_reg  ; freq_div:clk_div|clock_1Khz_reg   ; CLK_50MHz   ; 0.000        ; 0.416      ; 0.782      ;
; 0.178 ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_1Mhz_reg   ; CLK_50MHz   ; 0.000        ; 0.347      ; 0.791      ;
; 0.212 ; freq_div:clk_div|clock_1Khz_int   ; freq_div:clk_div|clock_1Khz_reg   ; freq_div:clk_div|clock_10Khz_reg  ; CLK_50MHz   ; 0.000        ; 0.315      ; 0.793      ;
; 0.279 ; freq_div:clk_div|clock_10Hz_int   ; freq_div:clk_div|clock_10Hz_reg   ; freq_div:clk_div|clock_100hz_reg  ; CLK_50MHz   ; 0.000        ; 0.439      ; 0.984      ;
; 0.320 ; freq_div:clk_div|clock_10Khz_int  ; freq_div:clk_div|clock_10Khz_reg  ; freq_div:clk_div|clock_100Khz_reg ; CLK_50MHz   ; 0.000        ; 0.336      ; 0.922      ;
; 0.534 ; freq_div:clk_div|clock_10Hz_reg   ; freq_div:clk_div|clock_10Hz       ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.800      ;
; 0.544 ; freq_div:clk_div|clock_1Mhz_int   ; freq_div:clk_div|clock_1Mhz_reg   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.810      ;
; 0.693 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.959      ;
; 0.805 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.071      ;
; 0.820 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.086      ;
; 0.821 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.087      ;
; 0.827 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.093      ;
; 0.842 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.108      ;
; 0.858 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.124      ;
; 0.860 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.126      ;
; 0.861 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.127      ;
; 0.869 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.135      ;
; 0.938 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.204      ;
; 1.078 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.344      ;
; 1.197 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.463      ;
; 1.203 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.469      ;
; 1.204 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.470      ;
; 1.228 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.494      ;
; 1.233 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.499      ;
; 1.244 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.510      ;
; 1.246 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.512      ;
; 1.274 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.540      ;
; 1.280 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.546      ;
; 1.315 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.581      ;
; 1.317 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.583      ;
; 1.345 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.611      ;
; 1.351 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.617      ;
; 1.355 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.621      ;
; 1.355 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.621      ;
; 1.355 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.621      ;
; 1.355 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.621      ;
; 1.386 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.652      ;
; 1.387 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.653      ;
; 1.422 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.688      ;
; 1.457 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.723      ;
; 1.458 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.724      ;
; 1.489 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.755      ;
; 1.489 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.755      ;
; 1.489 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.755      ;
; 1.489 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.755      ;
; 1.489 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.755      ;
; 1.493 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.759      ;
; 1.529 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.795      ;
; 1.531 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.797      ;
; 1.531 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.797      ;
; 1.531 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.797      ;
; 1.531 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.797      ;
; 1.531 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.797      ;
; 1.531 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.797      ;
; 1.564 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.830      ;
; 1.600 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.866      ;
; 1.671 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.937      ;
; 1.714 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.980      ;
; 1.746 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.012      ;
; 1.746 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.012      ;
; 1.831 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.097      ;
; 1.831 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.097      ;
; 1.831 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.097      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freq_div:clk_div|clock_100Khz_reg'                                                                                                                                         ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.391 ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.542 ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.545 ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.811      ;
; 0.767 ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.033      ;
; 0.798 ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.064      ;
; 0.820 ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.086      ;
; 1.033 ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.299      ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freq_div:clk_div|clock_100hz_reg'                                                                                                                                      ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.522 ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.788      ;
; 0.539 ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.805      ;
; 0.542 ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.767 ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 1.033      ;
; 0.813 ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 1.079      ;
; 1.001 ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 1.267      ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freq_div:clk_div|clock_10Hz'                                                                                                                       ;
+-------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[1]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MOD10_Count:inst1|r_reg[2] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.576 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.842      ;
; 0.576 ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.842      ;
; 0.577 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.843      ;
; 0.578 ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.844      ;
; 0.579 ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.845      ;
; 0.584 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[1]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.850      ;
; 0.591 ; MOD10_Count:inst1|r_reg[2] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.857      ;
; 0.711 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.977      ;
; 0.814 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.080      ;
; 0.847 ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.113      ;
; 0.848 ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.114      ;
; 0.869 ; MOD10_Count:inst1|r_reg[2] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.135      ;
; 0.885 ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.151      ;
; 0.975 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.241      ;
; 1.004 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.270      ;
; 1.006 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.272      ;
; 1.009 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[1]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.275      ;
; 1.034 ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.300      ;
; 1.036 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.302      ;
; 1.037 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.303      ;
; 1.051 ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.317      ;
; 1.057 ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.323      ;
; 1.668 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.934      ;
; 1.668 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.934      ;
; 1.668 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.934      ;
; 1.668 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.934      ;
; 1.755 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 2.021      ;
; 1.755 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 2.021      ;
; 1.755 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 2.021      ;
; 1.755 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 2.021      ;
; 1.871 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 2.137      ;
; 1.871 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 2.137      ;
; 1.871 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 2.137      ;
; 1.871 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 2.137      ;
; 2.009 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 2.275      ;
; 2.009 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 2.275      ;
; 2.009 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 2.275      ;
; 2.009 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 2.275      ;
+-------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freq_div:clk_div|clock_10Khz_reg'                                                                                                                                      ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.529 ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.796      ;
; 0.534 ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.800      ;
; 0.801 ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.067      ;
; 0.805 ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.071      ;
; 0.808 ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.074      ;
; 0.832 ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.098      ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freq_div:clk_div|clock_1Khz_reg'                                                                                                                                       ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.537 ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.803      ;
; 0.539 ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.805      ;
; 0.704 ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.970      ;
; 0.778 ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.044      ;
; 0.814 ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.080      ;
; 0.839 ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.105      ;
; 0.842 ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.108      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freq_div:clk_div|clock_1Mhz_reg'                                                                                                                                         ;
+-------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.527 ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.794      ;
; 0.533 ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.702 ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.968      ;
; 0.807 ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.073      ;
; 0.807 ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.073      ;
; 0.841 ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.108      ;
+-------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_50MHz'                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50MHz ; Rise       ; CLK_50MHz                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[6]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_100Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_100Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_100hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_100hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_10Hz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_10Hz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_10Hz|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_10Hz|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_10Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_10Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_1Khz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_1Khz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_1Mhz_int|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_1Mhz_int|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_1Mhz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_1Mhz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[6]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[6]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freq_div:clk_div|clock_10Hz'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[3]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; clk_div|clock_10Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; clk_div|clock_10Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; clk_div|clock_10Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; clk_div|clock_10Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; clk_div|clock_10Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; clk_div|clock_10Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[3]|clk                   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freq_div:clk_div|clock_100Khz_reg'                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|clock_10Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|clock_10Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|count_10Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|count_10Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|count_10Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|count_10Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|count_10Khz[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|count_10Khz[2]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freq_div:clk_div|clock_100hz_reg'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|clock_10Hz_int          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|clock_10Hz_int          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|count_10hz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|count_10hz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|count_10hz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|count_10hz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|count_10hz[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|count_10hz[2]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freq_div:clk_div|clock_10Khz_reg'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|clock_1Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|clock_1Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|count_1Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|count_1Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|count_1Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|count_1Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|count_1Khz[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|count_1Khz[2]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freq_div:clk_div|clock_1Khz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|clock_100hz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|clock_100hz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|count_100hz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|count_100hz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|count_100hz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|count_100hz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|count_100hz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|count_100hz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freq_div:clk_div|clock_1Mhz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|clock_100Khz_int       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|clock_100Khz_int       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|count_100Khz[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|count_100Khz[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|count_100Khz[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|count_100Khz[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|count_100Khz[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|count_100Khz[2]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; i_EN      ; freq_div:clk_div|clock_10Hz ; 6.472 ; 6.472 ; Fall       ; freq_div:clk_div|clock_10Hz ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; i_EN      ; freq_div:clk_div|clock_10Hz ; -4.735 ; -4.735 ; Fall       ; freq_div:clk_div|clock_10Hz ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+--------------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+--------+--------+------------+-----------------------------+
; o_CO         ; freq_div:clk_div|clock_10Hz ; 10.103 ; 10.103 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_0 ; freq_div:clk_div|clock_10Hz ; 10.401 ; 10.401 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_1 ; freq_div:clk_div|clock_10Hz ; 9.816  ; 9.816  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_2 ; freq_div:clk_div|clock_10Hz ; 9.104  ; 9.104  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_3 ; freq_div:clk_div|clock_10Hz ; 9.590  ; 9.590  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_4 ; freq_div:clk_div|clock_10Hz ; 9.350  ; 9.350  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_5 ; freq_div:clk_div|clock_10Hz ; 9.325  ; 9.325  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_6 ; freq_div:clk_div|clock_10Hz ; 9.116  ; 9.116  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_0 ; freq_div:clk_div|clock_10Hz ; 7.820  ; 7.820  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_1 ; freq_div:clk_div|clock_10Hz ; 7.114  ; 7.114  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_2 ; freq_div:clk_div|clock_10Hz ; 7.370  ; 7.370  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_3 ; freq_div:clk_div|clock_10Hz ; 7.316  ; 7.316  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_4 ; freq_div:clk_div|clock_10Hz ; 7.553  ; 7.553  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_5 ; freq_div:clk_div|clock_10Hz ; 7.808  ; 7.808  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_6 ; freq_div:clk_div|clock_10Hz ; 7.578  ; 7.578  ; Fall       ; freq_div:clk_div|clock_10Hz ;
+--------------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; o_CO         ; freq_div:clk_div|clock_10Hz ; 9.004 ; 9.004 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_0 ; freq_div:clk_div|clock_10Hz ; 9.507 ; 9.507 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_1 ; freq_div:clk_div|clock_10Hz ; 8.923 ; 8.923 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_2 ; freq_div:clk_div|clock_10Hz ; 8.239 ; 8.239 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_3 ; freq_div:clk_div|clock_10Hz ; 8.678 ; 8.678 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_4 ; freq_div:clk_div|clock_10Hz ; 8.436 ; 8.436 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_5 ; freq_div:clk_div|clock_10Hz ; 8.430 ; 8.430 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_6 ; freq_div:clk_div|clock_10Hz ; 8.217 ; 8.217 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_0 ; freq_div:clk_div|clock_10Hz ; 7.646 ; 7.646 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_1 ; freq_div:clk_div|clock_10Hz ; 6.627 ; 6.627 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_2 ; freq_div:clk_div|clock_10Hz ; 6.884 ; 6.884 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_3 ; freq_div:clk_div|clock_10Hz ; 7.142 ; 7.142 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_4 ; freq_div:clk_div|clock_10Hz ; 7.373 ; 7.373 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_5 ; freq_div:clk_div|clock_10Hz ; 7.334 ; 7.334 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_6 ; freq_div:clk_div|clock_10Hz ; 7.092 ; 7.092 ; Fall       ; freq_div:clk_div|clock_10Hz ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; i_EN       ; o_CO        ; 14.336 ;    ;    ; 14.336 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; i_EN       ; o_CO        ; 14.336 ;    ;    ; 14.336 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; freq_div:clk_div|clock_10Hz       ; -0.084 ; -0.336        ;
; CLK_50MHz                         ; -0.017 ; -0.119        ;
; freq_div:clk_div|clock_100Khz_reg ; 0.419  ; 0.000         ;
; freq_div:clk_div|clock_100hz_reg  ; 0.425  ; 0.000         ;
; freq_div:clk_div|clock_1Khz_reg   ; 0.504  ; 0.000         ;
; freq_div:clk_div|clock_1Mhz_reg   ; 0.504  ; 0.000         ;
; freq_div:clk_div|clock_10Khz_reg  ; 0.510  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; CLK_50MHz                         ; 0.012 ; 0.000         ;
; freq_div:clk_div|clock_100Khz_reg ; 0.215 ; 0.000         ;
; freq_div:clk_div|clock_100hz_reg  ; 0.215 ; 0.000         ;
; freq_div:clk_div|clock_10Hz       ; 0.215 ; 0.000         ;
; freq_div:clk_div|clock_10Khz_reg  ; 0.215 ; 0.000         ;
; freq_div:clk_div|clock_1Khz_reg   ; 0.215 ; 0.000         ;
; freq_div:clk_div|clock_1Mhz_reg   ; 0.215 ; 0.000         ;
+-----------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLK_50MHz                         ; -1.380 ; -16.380       ;
; freq_div:clk_div|clock_10Hz       ; -0.500 ; -8.000        ;
; freq_div:clk_div|clock_100Khz_reg ; -0.500 ; -4.000        ;
; freq_div:clk_div|clock_100hz_reg  ; -0.500 ; -4.000        ;
; freq_div:clk_div|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; freq_div:clk_div|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; freq_div:clk_div|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freq_div:clk_div|clock_10Hz'                                                                                                                       ;
+--------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.084 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.116      ;
; -0.084 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.116      ;
; -0.084 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.116      ;
; -0.084 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.116      ;
; -0.017 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.049      ;
; 0.023  ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.009      ;
; 0.023  ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.009      ;
; 0.023  ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.009      ;
; 0.023  ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 1.009      ;
; 0.037  ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.995      ;
; 0.037  ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.995      ;
; 0.037  ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.995      ;
; 0.037  ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.995      ;
; 0.386  ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.646      ;
; 0.394  ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.638      ;
; 0.398  ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.634      ;
; 0.409  ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.623      ;
; 0.409  ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.623      ;
; 0.416  ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.616      ;
; 0.421  ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[1]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.611      ;
; 0.422  ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.610      ;
; 0.423  ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.609      ;
; 0.463  ; MOD10_Count:inst1|r_reg[2] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.569      ;
; 0.473  ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.559      ;
; 0.474  ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.558      ;
; 0.476  ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.556      ;
; 0.514  ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.518      ;
; 0.556  ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.476      ;
; 0.602  ; MOD10_Count:inst1|r_reg[2] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.430      ;
; 0.605  ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[1]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.427      ;
; 0.608  ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.424      ;
; 0.608  ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.424      ;
; 0.610  ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.422      ;
; 0.610  ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.422      ;
; 0.611  ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.421      ;
; 0.665  ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; MOD10_Count:inst1|r_reg[2] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[1]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
+--------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_50MHz'                                                                                                                                             ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -0.017 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.049      ;
; -0.016 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.048      ;
; -0.016 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.048      ;
; -0.016 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.048      ;
; -0.016 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.048      ;
; -0.016 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.048      ;
; -0.016 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.048      ;
; -0.016 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.048      ;
; 0.047  ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.985      ;
; 0.047  ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.985      ;
; 0.047  ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.985      ;
; 0.047  ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.985      ;
; 0.047  ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.985      ;
; 0.047  ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.985      ;
; 0.047  ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.985      ;
; 0.059  ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.973      ;
; 0.059  ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.973      ;
; 0.059  ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.973      ;
; 0.059  ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.973      ;
; 0.059  ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.973      ;
; 0.059  ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.973      ;
; 0.059  ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.973      ;
; 0.127  ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.905      ;
; 0.127  ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.905      ;
; 0.127  ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.905      ;
; 0.127  ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.905      ;
; 0.127  ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.905      ;
; 0.127  ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.905      ;
; 0.127  ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.905      ;
; 0.148  ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.884      ;
; 0.148  ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.884      ;
; 0.148  ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.884      ;
; 0.148  ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.884      ;
; 0.148  ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.884      ;
; 0.148  ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.884      ;
; 0.148  ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.884      ;
; 0.212  ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.820      ;
; 0.212  ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.820      ;
; 0.212  ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.820      ;
; 0.212  ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.820      ;
; 0.212  ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.820      ;
; 0.212  ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.820      ;
; 0.212  ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.820      ;
; 0.341  ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.691      ;
; 0.357  ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.675      ;
; 0.407  ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.625      ;
; 0.443  ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.589      ;
; 0.487  ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.545      ;
; 0.500  ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.532      ;
; 0.564  ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.468      ;
; 0.625  ; freq_div:clk_div|clock_1Mhz_int   ; freq_div:clk_div|clock_1Mhz_reg   ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.407      ;
; 0.632  ; freq_div:clk_div|clock_10Hz_reg   ; freq_div:clk_div|clock_10Hz       ; CLK_50MHz                         ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.400      ;
; 0.772  ; freq_div:clk_div|clock_10Khz_int  ; freq_div:clk_div|clock_10Khz_reg  ; freq_div:clk_div|clock_100Khz_reg ; CLK_50MHz   ; 1.000        ; 0.215      ; 0.475      ;
; 0.781  ; freq_div:clk_div|clock_10Hz_int   ; freq_div:clk_div|clock_10Hz_reg   ; freq_div:clk_div|clock_100hz_reg  ; CLK_50MHz   ; 1.000        ; 0.231      ; 0.482      ;
; 0.838  ; freq_div:clk_div|clock_1Khz_int   ; freq_div:clk_div|clock_1Khz_reg   ; freq_div:clk_div|clock_10Khz_reg  ; CLK_50MHz   ; 1.000        ; 0.202      ; 0.396      ;
; 0.865  ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_1Mhz_reg   ; CLK_50MHz   ; 1.000        ; 0.228      ; 0.395      ;
; 0.868  ; freq_div:clk_div|clock_100hz_int  ; freq_div:clk_div|clock_100hz_reg  ; freq_div:clk_div|clock_1Khz_reg   ; CLK_50MHz   ; 1.000        ; 0.225      ; 0.389      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freq_div:clk_div|clock_100Khz_reg'                                                                                                                                        ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.419 ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.613      ;
; 0.510 ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.521 ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.511      ;
; 0.522 ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.510      ;
; 0.627 ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.627 ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.628 ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.628 ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.665 ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freq_div:clk_div|clock_100hz_reg'                                                                                                                                     ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.425 ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.607      ;
; 0.512 ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.512 ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.521 ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.511      ;
; 0.629 ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.629 ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.630 ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.640 ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.392      ;
; 0.665 ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freq_div:clk_div|clock_1Khz_reg'                                                                                                                                      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.504 ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.528      ;
; 0.508 ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.510 ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.514 ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.561 ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.471      ;
; 0.630 ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.630 ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.631 ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.665 ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freq_div:clk_div|clock_1Mhz_reg'                                                                                                                                        ;
+-------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.504 ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.528      ;
; 0.506 ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.526      ;
; 0.506 ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.526      ;
; 0.513 ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.519      ;
; 0.562 ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.470      ;
; 0.633 ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.637 ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.395      ;
; 0.637 ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.395      ;
; 0.665 ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freq_div:clk_div|clock_10Khz_reg'                                                                                                                                     ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.510 ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.510 ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.515 ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.517      ;
; 0.516 ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.516      ;
; 0.632 ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.632 ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.635 ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.397      ;
; 0.636 ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.396      ;
; 0.665 ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_50MHz'                                                                                                                                             ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.012 ; freq_div:clk_div|clock_100hz_int  ; freq_div:clk_div|clock_100hz_reg  ; freq_div:clk_div|clock_1Khz_reg   ; CLK_50MHz   ; 0.000        ; 0.225      ; 0.389      ;
; 0.015 ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_1Mhz_reg   ; CLK_50MHz   ; 0.000        ; 0.228      ; 0.395      ;
; 0.042 ; freq_div:clk_div|clock_1Khz_int   ; freq_div:clk_div|clock_1Khz_reg   ; freq_div:clk_div|clock_10Khz_reg  ; CLK_50MHz   ; 0.000        ; 0.202      ; 0.396      ;
; 0.099 ; freq_div:clk_div|clock_10Hz_int   ; freq_div:clk_div|clock_10Hz_reg   ; freq_div:clk_div|clock_100hz_reg  ; CLK_50MHz   ; 0.000        ; 0.231      ; 0.482      ;
; 0.108 ; freq_div:clk_div|clock_10Khz_int  ; freq_div:clk_div|clock_10Khz_reg  ; freq_div:clk_div|clock_100Khz_reg ; CLK_50MHz   ; 0.000        ; 0.215      ; 0.475      ;
; 0.248 ; freq_div:clk_div|clock_10Hz_reg   ; freq_div:clk_div|clock_10Hz       ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.400      ;
; 0.255 ; freq_div:clk_div|clock_1Mhz_int   ; freq_div:clk_div|clock_1Mhz_reg   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.407      ;
; 0.316 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.468      ;
; 0.360 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.512      ;
; 0.370 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.522      ;
; 0.376 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.528      ;
; 0.380 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.532      ;
; 0.385 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.538      ;
; 0.393 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.545      ;
; 0.437 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.589      ;
; 0.473 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.625      ;
; 0.508 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.660      ;
; 0.516 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.668      ;
; 0.523 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.675      ;
; 0.525 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.677      ;
; 0.526 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.678      ;
; 0.539 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|clock_1Mhz_int   ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.691      ;
; 0.543 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.695      ;
; 0.553 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.705      ;
; 0.560 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.712      ;
; 0.561 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.713      ;
; 0.578 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.730      ;
; 0.588 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.740      ;
; 0.595 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.747      ;
; 0.610 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.762      ;
; 0.623 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.775      ;
; 0.630 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.782      ;
; 0.645 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.797      ;
; 0.658 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.810      ;
; 0.668 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.820      ;
; 0.668 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.820      ;
; 0.668 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.820      ;
; 0.668 ; freq_div:clk_div|count_1Mhz[4]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.820      ;
; 0.680 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.832      ;
; 0.693 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.845      ;
; 0.715 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.867      ;
; 0.732 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.884      ;
; 0.732 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.884      ;
; 0.732 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.884      ;
; 0.732 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.884      ;
; 0.732 ; freq_div:clk_div|count_1Mhz[5]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.884      ;
; 0.750 ; freq_div:clk_div|count_1Mhz[0]    ; freq_div:clk_div|count_1Mhz[6]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.902      ;
; 0.753 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.905      ;
; 0.753 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.905      ;
; 0.753 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[3]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.905      ;
; 0.753 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[4]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.905      ;
; 0.753 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[5]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.905      ;
; 0.753 ; freq_div:clk_div|count_1Mhz[6]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.905      ;
; 0.821 ; freq_div:clk_div|count_1Mhz[1]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.973      ;
; 0.833 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.985      ;
; 0.833 ; freq_div:clk_div|count_1Mhz[2]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.985      ;
; 0.896 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[1]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.048      ;
; 0.896 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[2]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.048      ;
; 0.896 ; freq_div:clk_div|count_1Mhz[3]    ; freq_div:clk_div|count_1Mhz[0]    ; CLK_50MHz                         ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.048      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freq_div:clk_div|clock_100Khz_reg'                                                                                                                                         ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.252 ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.358 ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|count_10Khz[0]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.511      ;
; 0.370 ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|count_10Khz[2]  ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.461 ; freq_div:clk_div|count_10Khz[1]  ; freq_div:clk_div|clock_10Khz_int ; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.613      ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freq_div:clk_div|clock_100hz_reg'                                                                                                                                      ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.392      ;
; 0.250 ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.359 ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.511      ;
; 0.368 ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|count_10hz[2]  ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; freq_div:clk_div|count_10hz[1]  ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.455 ; freq_div:clk_div|count_10hz[0]  ; freq_div:clk_div|clock_10Hz_int ; freq_div:clk_div|clock_100hz_reg ; freq_div:clk_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.607      ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freq_div:clk_div|clock_10Hz'                                                                                                                       ;
+-------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[1]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MOD10_Count:inst1|r_reg[2] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.269 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.421      ;
; 0.270 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.422      ;
; 0.270 ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.422      ;
; 0.272 ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.424      ;
; 0.272 ; MOD10_Count:inst1|r_reg[0] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.424      ;
; 0.275 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst|r_reg[1]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.427      ;
; 0.278 ; MOD10_Count:inst1|r_reg[2] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.430      ;
; 0.324 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.476      ;
; 0.366 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.518      ;
; 0.404 ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.556      ;
; 0.406 ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.558      ;
; 0.407 ; MOD10_Count:inst1|r_reg[3] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.559      ;
; 0.417 ; MOD10_Count:inst1|r_reg[2] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.569      ;
; 0.457 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.609      ;
; 0.458 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.610      ;
; 0.459 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst|r_reg[1]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.611      ;
; 0.464 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[0]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.616      ;
; 0.471 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[2]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.623      ;
; 0.471 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst|r_reg[3]  ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.623      ;
; 0.482 ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.634      ;
; 0.486 ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.638      ;
; 0.494 ; MOD10_Count:inst1|r_reg[1] ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.646      ;
; 0.843 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.995      ;
; 0.843 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.995      ;
; 0.843 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.995      ;
; 0.843 ; MOD10_Count:inst|r_reg[3]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 0.995      ;
; 0.857 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.009      ;
; 0.857 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.009      ;
; 0.857 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.009      ;
; 0.857 ; MOD10_Count:inst|r_reg[1]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.009      ;
; 0.897 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.049      ;
; 0.897 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.049      ;
; 0.897 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.049      ;
; 0.897 ; MOD10_Count:inst|r_reg[2]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.049      ;
; 0.964 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[3] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.116      ;
; 0.964 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[1] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.116      ;
; 0.964 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[2] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.116      ;
; 0.964 ; MOD10_Count:inst|r_reg[0]  ; MOD10_Count:inst1|r_reg[0] ; freq_div:clk_div|clock_10Hz ; freq_div:clk_div|clock_10Hz ; 0.000        ; 0.000      ; 1.116      ;
+-------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freq_div:clk_div|clock_10Khz_reg'                                                                                                                                      ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.244 ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.397      ;
; 0.248 ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.364 ; freq_div:clk_div|count_1Khz[1]  ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.517      ;
; 0.370 ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|count_1Khz[0]  ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; freq_div:clk_div|count_1Khz[2]  ; freq_div:clk_div|clock_1Khz_int ; freq_div:clk_div|clock_10Khz_reg ; freq_div:clk_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freq_div:clk_div|clock_1Khz_reg'                                                                                                                                       ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.249 ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.319 ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.471      ;
; 0.366 ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.370 ; freq_div:clk_div|count_100hz[1]  ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|count_100hz[2]  ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.376 ; freq_div:clk_div|count_100hz[0]  ; freq_div:clk_div|clock_100hz_int ; freq_div:clk_div|clock_1Khz_reg ; freq_div:clk_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.528      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freq_div:clk_div|clock_1Mhz_reg'                                                                                                                                         ;
+-------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.395      ;
; 0.247 ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.318 ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.470      ;
; 0.367 ; freq_div:clk_div|count_100Khz[1]  ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.519      ;
; 0.374 ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|count_100Khz[2]  ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; freq_div:clk_div|count_100Khz[0]  ; freq_div:clk_div|clock_100Khz_int ; freq_div:clk_div|clock_1Mhz_reg ; freq_div:clk_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.528      ;
+-------+-----------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_50MHz'                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50MHz ; Rise       ; CLK_50MHz                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:clk_div|count_1Mhz[6]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_100Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_100Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_100hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_100hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_10Hz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_10Hz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_10Hz|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_10Hz|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_10Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_10Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_1Khz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_1Khz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_1Mhz_int|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_1Mhz_int|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|clock_1Mhz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|clock_1Mhz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[6]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; clk_div|count_1Mhz[6]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freq_div:clk_div|clock_10Hz'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst1|r_reg[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Fall       ; MOD10_Count:inst|r_reg[3]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; clk_div|clock_10Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; clk_div|clock_10Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; clk_div|clock_10Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; clk_div|clock_10Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; clk_div|clock_10Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; clk_div|clock_10Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst1|r_reg[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Hz ; Rise       ; inst|r_reg[3]|clk                   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freq_div:clk_div|clock_100Khz_reg'                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|clock_10Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|clock_10Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|count_10Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|count_10Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|count_10Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|count_10Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|count_10Khz[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; freq_div:clk_div|count_10Khz[2]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100Khz_reg ; Rise       ; clk_div|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freq_div:clk_div|clock_100hz_reg'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|clock_10Hz_int          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|clock_10Hz_int          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|count_10hz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|count_10hz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|count_10hz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|count_10hz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|count_10hz[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; freq_div:clk_div|count_10hz[2]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_100hz_reg ; Rise       ; clk_div|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freq_div:clk_div|clock_10Khz_reg'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|clock_1Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|clock_1Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|count_1Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|count_1Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|count_1Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|count_1Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|count_1Khz[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; freq_div:clk_div|count_1Khz[2]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_10Khz_reg ; Rise       ; clk_div|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freq_div:clk_div|clock_1Khz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|clock_100hz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|clock_100hz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|count_100hz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|count_100hz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|count_100hz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|count_100hz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|count_100hz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; freq_div:clk_div|count_100hz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Khz_reg ; Rise       ; clk_div|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freq_div:clk_div|clock_1Mhz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|clock_100Khz_int       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|clock_100Khz_int       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|count_100Khz[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|count_100Khz[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|count_100Khz[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|count_100Khz[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|count_100Khz[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; freq_div:clk_div|count_100Khz[2]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:clk_div|clock_1Mhz_reg ; Rise       ; clk_div|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; i_EN      ; freq_div:clk_div|clock_10Hz ; 3.390 ; 3.390 ; Fall       ; freq_div:clk_div|clock_10Hz ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; i_EN      ; freq_div:clk_div|clock_10Hz ; -2.636 ; -2.636 ; Fall       ; freq_div:clk_div|clock_10Hz ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; o_CO         ; freq_div:clk_div|clock_10Hz ; 5.299 ; 5.299 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_0 ; freq_div:clk_div|clock_10Hz ; 5.580 ; 5.580 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_1 ; freq_div:clk_div|clock_10Hz ; 5.308 ; 5.308 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_2 ; freq_div:clk_div|clock_10Hz ; 5.002 ; 5.002 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_3 ; freq_div:clk_div|clock_10Hz ; 5.205 ; 5.205 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_4 ; freq_div:clk_div|clock_10Hz ; 5.104 ; 5.104 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_5 ; freq_div:clk_div|clock_10Hz ; 5.079 ; 5.079 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_6 ; freq_div:clk_div|clock_10Hz ; 4.986 ; 4.986 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_0 ; freq_div:clk_div|clock_10Hz ; 4.255 ; 4.255 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_1 ; freq_div:clk_div|clock_10Hz ; 3.936 ; 3.936 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_2 ; freq_div:clk_div|clock_10Hz ; 4.065 ; 4.065 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_3 ; freq_div:clk_div|clock_10Hz ; 4.019 ; 4.019 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_4 ; freq_div:clk_div|clock_10Hz ; 4.120 ; 4.120 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_5 ; freq_div:clk_div|clock_10Hz ; 4.253 ; 4.253 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_6 ; freq_div:clk_div|clock_10Hz ; 4.141 ; 4.141 ; Fall       ; freq_div:clk_div|clock_10Hz ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; o_CO         ; freq_div:clk_div|clock_10Hz ; 4.820 ; 4.820 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_0 ; freq_div:clk_div|clock_10Hz ; 5.083 ; 5.083 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_1 ; freq_div:clk_div|clock_10Hz ; 4.818 ; 4.818 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_2 ; freq_div:clk_div|clock_10Hz ; 4.515 ; 4.515 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_3 ; freq_div:clk_div|clock_10Hz ; 4.698 ; 4.698 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_4 ; freq_div:clk_div|clock_10Hz ; 4.588 ; 4.588 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_5 ; freq_div:clk_div|clock_10Hz ; 4.583 ; 4.583 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_6 ; freq_div:clk_div|clock_10Hz ; 4.489 ; 4.489 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_0 ; freq_div:clk_div|clock_10Hz ; 4.181 ; 4.181 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_1 ; freq_div:clk_div|clock_10Hz ; 3.716 ; 3.716 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_2 ; freq_div:clk_div|clock_10Hz ; 3.843 ; 3.843 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_3 ; freq_div:clk_div|clock_10Hz ; 3.941 ; 3.941 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_4 ; freq_div:clk_div|clock_10Hz ; 4.039 ; 4.039 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_5 ; freq_div:clk_div|clock_10Hz ; 4.043 ; 4.043 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_6 ; freq_div:clk_div|clock_10Hz ; 3.925 ; 3.925 ; Fall       ; freq_div:clk_div|clock_10Hz ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; i_EN       ; o_CO        ; 7.605 ;    ;    ; 7.605 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; i_EN       ; o_CO        ; 7.605 ;    ;    ; 7.605 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; -1.239  ; 0.012 ; N/A      ; N/A     ; -1.380              ;
;  CLK_50MHz                         ; -1.085  ; 0.012 ; N/A      ; N/A     ; -1.380              ;
;  freq_div:clk_div|clock_100Khz_reg ; -0.263  ; 0.215 ; N/A      ; N/A     ; -0.500              ;
;  freq_div:clk_div|clock_100hz_reg  ; -0.231  ; 0.215 ; N/A      ; N/A     ; -0.500              ;
;  freq_div:clk_div|clock_10Hz       ; -1.239  ; 0.215 ; N/A      ; N/A     ; -0.500              ;
;  freq_div:clk_div|clock_10Khz_reg  ; -0.062  ; 0.215 ; N/A      ; N/A     ; -0.500              ;
;  freq_div:clk_div|clock_1Khz_reg   ; -0.072  ; 0.215 ; N/A      ; N/A     ; -0.500              ;
;  freq_div:clk_div|clock_1Mhz_reg   ; -0.072  ; 0.215 ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                    ; -15.067 ; 0.0   ; 0.0      ; 0.0     ; -44.38              ;
;  CLK_50MHz                         ; -8.058  ; 0.000 ; N/A      ; N/A     ; -16.380             ;
;  freq_div:clk_div|clock_100Khz_reg ; -0.313  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  freq_div:clk_div|clock_100hz_reg  ; -0.274  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  freq_div:clk_div|clock_10Hz       ; -5.962  ; 0.000 ; N/A      ; N/A     ; -8.000              ;
;  freq_div:clk_div|clock_10Khz_reg  ; -0.131  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  freq_div:clk_div|clock_1Khz_reg   ; -0.149  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  freq_div:clk_div|clock_1Mhz_reg   ; -0.180  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
+------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; i_EN      ; freq_div:clk_div|clock_10Hz ; 6.472 ; 6.472 ; Fall       ; freq_div:clk_div|clock_10Hz ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; i_EN      ; freq_div:clk_div|clock_10Hz ; -2.636 ; -2.636 ; Fall       ; freq_div:clk_div|clock_10Hz ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+--------------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+--------+--------+------------+-----------------------------+
; o_CO         ; freq_div:clk_div|clock_10Hz ; 10.103 ; 10.103 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_0 ; freq_div:clk_div|clock_10Hz ; 10.401 ; 10.401 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_1 ; freq_div:clk_div|clock_10Hz ; 9.816  ; 9.816  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_2 ; freq_div:clk_div|clock_10Hz ; 9.104  ; 9.104  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_3 ; freq_div:clk_div|clock_10Hz ; 9.590  ; 9.590  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_4 ; freq_div:clk_div|clock_10Hz ; 9.350  ; 9.350  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_5 ; freq_div:clk_div|clock_10Hz ; 9.325  ; 9.325  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_6 ; freq_div:clk_div|clock_10Hz ; 9.116  ; 9.116  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_0 ; freq_div:clk_div|clock_10Hz ; 7.820  ; 7.820  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_1 ; freq_div:clk_div|clock_10Hz ; 7.114  ; 7.114  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_2 ; freq_div:clk_div|clock_10Hz ; 7.370  ; 7.370  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_3 ; freq_div:clk_div|clock_10Hz ; 7.316  ; 7.316  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_4 ; freq_div:clk_div|clock_10Hz ; 7.553  ; 7.553  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_5 ; freq_div:clk_div|clock_10Hz ; 7.808  ; 7.808  ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_6 ; freq_div:clk_div|clock_10Hz ; 7.578  ; 7.578  ; Fall       ; freq_div:clk_div|clock_10Hz ;
+--------------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; o_CO         ; freq_div:clk_div|clock_10Hz ; 4.820 ; 4.820 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_0 ; freq_div:clk_div|clock_10Hz ; 5.083 ; 5.083 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_1 ; freq_div:clk_div|clock_10Hz ; 4.818 ; 4.818 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_2 ; freq_div:clk_div|clock_10Hz ; 4.515 ; 4.515 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_3 ; freq_div:clk_div|clock_10Hz ; 4.698 ; 4.698 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_4 ; freq_div:clk_div|clock_10Hz ; 4.588 ; 4.588 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_5 ; freq_div:clk_div|clock_10Hz ; 4.583 ; 4.583 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display1_6 ; freq_div:clk_div|clock_10Hz ; 4.489 ; 4.489 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_0 ; freq_div:clk_div|clock_10Hz ; 4.181 ; 4.181 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_1 ; freq_div:clk_div|clock_10Hz ; 3.716 ; 3.716 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_2 ; freq_div:clk_div|clock_10Hz ; 3.843 ; 3.843 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_3 ; freq_div:clk_div|clock_10Hz ; 3.941 ; 3.941 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_4 ; freq_div:clk_div|clock_10Hz ; 4.039 ; 4.039 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_5 ; freq_div:clk_div|clock_10Hz ; 4.043 ; 4.043 ; Fall       ; freq_div:clk_div|clock_10Hz ;
; o_display2_6 ; freq_div:clk_div|clock_10Hz ; 3.925 ; 3.925 ; Fall       ; freq_div:clk_div|clock_10Hz ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; i_EN       ; o_CO        ; 14.336 ;    ;    ; 14.336 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; i_EN       ; o_CO        ; 7.605 ;    ;    ; 7.605 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLK_50MHz                         ; CLK_50MHz                         ; 86       ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_1Khz_reg   ; CLK_50MHz                         ; 1        ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_1Mhz_reg   ; CLK_50MHz                         ; 1        ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_10Khz_reg  ; CLK_50MHz                         ; 1        ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_100hz_reg  ; CLK_50MHz                         ; 1        ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_100Khz_reg ; CLK_50MHz                         ; 1        ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_1Khz_reg   ; freq_div:clk_div|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_1Mhz_reg   ; freq_div:clk_div|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_10Hz       ; freq_div:clk_div|clock_10Hz       ; 0        ; 0        ; 0        ; 46       ;
; freq_div:clk_div|clock_10Khz_reg  ; freq_div:clk_div|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_100hz_reg  ; freq_div:clk_div|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLK_50MHz                         ; CLK_50MHz                         ; 86       ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_1Khz_reg   ; CLK_50MHz                         ; 1        ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_1Mhz_reg   ; CLK_50MHz                         ; 1        ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_10Khz_reg  ; CLK_50MHz                         ; 1        ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_100hz_reg  ; CLK_50MHz                         ; 1        ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_100Khz_reg ; CLK_50MHz                         ; 1        ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_1Khz_reg   ; freq_div:clk_div|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_1Mhz_reg   ; freq_div:clk_div|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_10Hz       ; freq_div:clk_div|clock_10Hz       ; 0        ; 0        ; 0        ; 46       ;
; freq_div:clk_div|clock_10Khz_reg  ; freq_div:clk_div|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_100hz_reg  ; freq_div:clk_div|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; freq_div:clk_div|clock_100Khz_reg ; freq_div:clk_div|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 65    ; 65   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Oct 30 14:16:49 2023
Info: Command: quartus_sta Dual_MOD10_counter -c Dual_MOD10_counter
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Dual_MOD10_counter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_50MHz CLK_50MHz
    Info (332105): create_clock -period 1.000 -name freq_div:clk_div|clock_10Hz freq_div:clk_div|clock_10Hz
    Info (332105): create_clock -period 1.000 -name freq_div:clk_div|clock_100hz_reg freq_div:clk_div|clock_100hz_reg
    Info (332105): create_clock -period 1.000 -name freq_div:clk_div|clock_1Khz_reg freq_div:clk_div|clock_1Khz_reg
    Info (332105): create_clock -period 1.000 -name freq_div:clk_div|clock_10Khz_reg freq_div:clk_div|clock_10Khz_reg
    Info (332105): create_clock -period 1.000 -name freq_div:clk_div|clock_100Khz_reg freq_div:clk_div|clock_100Khz_reg
    Info (332105): create_clock -period 1.000 -name freq_div:clk_div|clock_1Mhz_reg freq_div:clk_div|clock_1Mhz_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.239
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.239        -5.962 freq_div:clk_div|clock_10Hz 
    Info (332119):    -1.085        -8.058 CLK_50MHz 
    Info (332119):    -0.263        -0.313 freq_div:clk_div|clock_100Khz_reg 
    Info (332119):    -0.231        -0.274 freq_div:clk_div|clock_100hz_reg 
    Info (332119):    -0.072        -0.180 freq_div:clk_div|clock_1Mhz_reg 
    Info (332119):    -0.072        -0.149 freq_div:clk_div|clock_1Khz_reg 
    Info (332119):    -0.062        -0.131 freq_div:clk_div|clock_10Khz_reg 
Info (332146): Worst-case hold slack is 0.100
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.100         0.000 CLK_50MHz 
    Info (332119):     0.391         0.000 freq_div:clk_div|clock_100Khz_reg 
    Info (332119):     0.391         0.000 freq_div:clk_div|clock_100hz_reg 
    Info (332119):     0.391         0.000 freq_div:clk_div|clock_10Hz 
    Info (332119):     0.391         0.000 freq_div:clk_div|clock_10Khz_reg 
    Info (332119):     0.391         0.000 freq_div:clk_div|clock_1Khz_reg 
    Info (332119):     0.391         0.000 freq_div:clk_div|clock_1Mhz_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -16.380 CLK_50MHz 
    Info (332119):    -0.500        -8.000 freq_div:clk_div|clock_10Hz 
    Info (332119):    -0.500        -4.000 freq_div:clk_div|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 freq_div:clk_div|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 freq_div:clk_div|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 freq_div:clk_div|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 freq_div:clk_div|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.084
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.084        -0.336 freq_div:clk_div|clock_10Hz 
    Info (332119):    -0.017        -0.119 CLK_50MHz 
    Info (332119):     0.419         0.000 freq_div:clk_div|clock_100Khz_reg 
    Info (332119):     0.425         0.000 freq_div:clk_div|clock_100hz_reg 
    Info (332119):     0.504         0.000 freq_div:clk_div|clock_1Khz_reg 
    Info (332119):     0.504         0.000 freq_div:clk_div|clock_1Mhz_reg 
    Info (332119):     0.510         0.000 freq_div:clk_div|clock_10Khz_reg 
Info (332146): Worst-case hold slack is 0.012
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.012         0.000 CLK_50MHz 
    Info (332119):     0.215         0.000 freq_div:clk_div|clock_100Khz_reg 
    Info (332119):     0.215         0.000 freq_div:clk_div|clock_100hz_reg 
    Info (332119):     0.215         0.000 freq_div:clk_div|clock_10Hz 
    Info (332119):     0.215         0.000 freq_div:clk_div|clock_10Khz_reg 
    Info (332119):     0.215         0.000 freq_div:clk_div|clock_1Khz_reg 
    Info (332119):     0.215         0.000 freq_div:clk_div|clock_1Mhz_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -16.380 CLK_50MHz 
    Info (332119):    -0.500        -8.000 freq_div:clk_div|clock_10Hz 
    Info (332119):    -0.500        -4.000 freq_div:clk_div|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 freq_div:clk_div|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 freq_div:clk_div|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 freq_div:clk_div|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 freq_div:clk_div|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4546 megabytes
    Info: Processing ended: Mon Oct 30 14:16:50 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


