<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス VstMultOp</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceArmISA.html">ArmISA</a>::<a class="el" href="classArmISA_1_1VstMultOp.html">VstMultOp</a>
  </div>
</div>
<div class="contents">
<h1>クラス VstMultOp</h1><!-- doxytag: class="ArmISA::VstMultOp" --><!-- doxytag: inherits="ArmISA::PredMacroOp" -->
<p><code>#include &lt;<a class="el" href="macromem_8hh_source.html">macromem.hh</a>&gt;</code></p>
<div class="dynheader">
VstMultOpに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classArmISA_1_1VstMultOp.gif" usemap="#VstMultOp_map" alt=""/>
  <map id="VstMultOp_map" name="VstMultOp_map">
<area href="classArmISA_1_1PredMacroOp.html" alt="PredMacroOp" shape="rect" coords="0,224,93,248"/>
<area href="classArmISA_1_1PredOp.html" alt="PredOp" shape="rect" coords="0,168,93,192"/>
<area href="classArmISA_1_1ArmStaticInst.html" alt="ArmStaticInst" shape="rect" coords="0,112,93,136"/>
<area href="classStaticInst.html" alt="StaticInst" shape="rect" coords="0,56,93,80"/>
<area href="classRefCounted.html" alt="RefCounted" shape="rect" coords="0,0,93,24"/>
</map>
 </div>
</div>

<p><a href="classArmISA_1_1VstMultOp-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VstMultOp.html#a701693769a1feaeea70657430ea392b3">VstMultOp</a> (const char *mnem, <a class="el" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108">ExtMachInst</a> <a class="el" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4">machInst</a>, OpClass __opClass, unsigned <a class="el" href="namespaceArmISA.html#a0da89c280130b84ae26405a901396428">width</a>, <a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a> <a class="el" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, <a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a> vd, unsigned regs, unsigned inc, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> align, <a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a> <a class="el" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a>)</td></tr>
</table>
<hr/><a name="_details"></a><h2>説明</h2>
<p>Base class for microcoded integer memory instructions. </p>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a701693769a1feaeea70657430ea392b3"></a><!-- doxytag: member="ArmISA::VstMultOp::VstMultOp" ref="a701693769a1feaeea70657430ea392b3" args="(const char *mnem, ExtMachInst machInst, OpClass __opClass, unsigned width, RegIndex rn, RegIndex vd, unsigned regs, unsigned inc, uint32_t size, uint32_t align, RegIndex rm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1VstMultOp.html">VstMultOp</a> </td>
          <td>(</td>
          <td class="paramtype">const char *&nbsp;</td>
          <td class="paramname"> <em>mnem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108">ExtMachInst</a>&nbsp;</td>
          <td class="paramname"> <em>machInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">OpClass&nbsp;</td>
          <td class="paramname"> <em>__opClass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>vd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>inc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>align</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rm</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00761"></a>00761                                                                                :
<a name="l00762"></a>00762     <a class="code" href="classArmISA_1_1PredMacroOp.html#a4d1de434734e67db31db5b479940c0cc" title="Constructor.">PredMacroOp</a>(mnem, <a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, __opClass)
<a name="l00763"></a>00763 {
<a name="l00764"></a>00764     assert(regs &gt; 0 &amp;&amp; regs &lt;= 4);
<a name="l00765"></a>00765     assert(regs % elems == 0);
<a name="l00766"></a>00766 
<a name="l00767"></a>00767     <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a> = (regs &gt; 2) ? 2 : 1;
<a name="l00768"></a>00768     <span class="keywordtype">bool</span> wb = (<a class="code" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a> != 15);
<a name="l00769"></a>00769     <span class="keywordtype">bool</span> interleave = (elems &gt; 1);
<a name="l00770"></a>00770 
<a name="l00771"></a>00771     <span class="keywordflow">if</span> (wb) <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a>++;
<a name="l00772"></a>00772     <span class="keywordflow">if</span> (interleave) <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a> += (regs / elems);
<a name="l00773"></a>00773     <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a>];
<a name="l00774"></a>00774 
<a name="l00775"></a>00775     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> noAlign = <a class="code" href="classArmISA_1_1TLB.html#a1e31c6b4a233c7e98a3e85eba0c84f0daf6e40c9fd5825f3b3a4f2d45d4a64c68">TLB::MustBeOne</a>;
<a name="l00776"></a>00776 
<a name="l00777"></a>00777     <a class="code" href="classStaticInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb" title="Logical register index type.">RegIndex</a> rMid = interleave ? <a class="code" href="namespaceArmISA.html#ac5bd0125daa93dac8dfda6a9fcd0fdf7">NumFloatV7ArchRegs</a> : vd * 2;
<a name="l00778"></a>00778 
<a name="l00779"></a>00779     <span class="keywordtype">unsigned</span> uopIdx = 0;
<a name="l00780"></a>00780     <span class="keywordflow">if</span> (interleave) {
<a name="l00781"></a>00781         <span class="keywordflow">switch</span> (elems) {
<a name="l00782"></a>00782           <span class="keywordflow">case</span> 4:
<a name="l00783"></a>00783             assert(regs == 4);
<a name="l00784"></a>00784             <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon8Uop&gt;(
<a name="l00785"></a>00785                     size, <a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, rMid, vd * 2, inc * 2);
<a name="l00786"></a>00786             <span class="keywordflow">break</span>;
<a name="l00787"></a>00787           <span class="keywordflow">case</span> 3:
<a name="l00788"></a>00788             assert(regs == 3);
<a name="l00789"></a>00789             <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon6Uop&gt;(
<a name="l00790"></a>00790                     size, machInst, rMid, vd * 2, inc * 2);
<a name="l00791"></a>00791             <span class="keywordflow">break</span>;
<a name="l00792"></a>00792           <span class="keywordflow">case</span> 2:
<a name="l00793"></a>00793             assert(regs == 4 || regs == 2);
<a name="l00794"></a>00794             <span class="keywordflow">if</span> (regs == 4) {
<a name="l00795"></a>00795                 <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon4Uop&gt;(
<a name="l00796"></a>00796                         size, machInst, rMid, vd * 2, inc * 2);
<a name="l00797"></a>00797                 <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon4Uop&gt;(
<a name="l00798"></a>00798                         size, machInst, rMid + 4, vd * 2 + 2, inc * 2);
<a name="l00799"></a>00799             } <span class="keywordflow">else</span> {
<a name="l00800"></a>00800                 <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon4Uop&gt;(
<a name="l00801"></a>00801                         size, machInst, rMid, vd * 2, inc * 2);
<a name="l00802"></a>00802             }
<a name="l00803"></a>00803             <span class="keywordflow">break</span>;
<a name="l00804"></a>00804           <span class="keywordflow">default</span>:
<a name="l00805"></a>00805             <span class="comment">// Bad number of elements to interleave</span>
<a name="l00806"></a>00806             <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#aa8dd388981e62e592eb420a58ab290b7a4e81c184ac3ad48a389cd4454c4a05bb">Unknown</a>(machInst);
<a name="l00807"></a>00807         }
<a name="l00808"></a>00808     }
<a name="l00809"></a>00809     <span class="keywordflow">switch</span> (regs) {
<a name="l00810"></a>00810       <span class="keywordflow">case</span> 4:
<a name="l00811"></a>00811         <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(
<a name="l00812"></a>00812                 size, <a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, rMid, <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, 0, align);
<a name="l00813"></a>00813         <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(
<a name="l00814"></a>00814                 size, machInst, rMid + 4, rn, 16, noAlign);
<a name="l00815"></a>00815         <span class="keywordflow">break</span>;
<a name="l00816"></a>00816       <span class="keywordflow">case</span> 3:
<a name="l00817"></a>00817         microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(
<a name="l00818"></a>00818                 size, machInst, rMid, rn, 0, align);
<a name="l00819"></a>00819         microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon8Uop&gt;(
<a name="l00820"></a>00820                 size, machInst, rMid + 4, rn, 16, noAlign);
<a name="l00821"></a>00821         <span class="keywordflow">break</span>;
<a name="l00822"></a>00822       <span class="keywordflow">case</span> 2:
<a name="l00823"></a>00823         microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(
<a name="l00824"></a>00824                 size, machInst, rMid, rn, 0, align);
<a name="l00825"></a>00825         <span class="keywordflow">break</span>;
<a name="l00826"></a>00826       <span class="keywordflow">case</span> 1:
<a name="l00827"></a>00827         microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon8Uop&gt;(
<a name="l00828"></a>00828                 size, machInst, rMid, rn, 0, align);
<a name="l00829"></a>00829         <span class="keywordflow">break</span>;
<a name="l00830"></a>00830       <span class="keywordflow">default</span>:
<a name="l00831"></a>00831         <span class="comment">// Unknown number of registers</span>
<a name="l00832"></a>00832         microOps[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#aa8dd388981e62e592eb420a58ab290b7a4e81c184ac3ad48a389cd4454c4a05bb">Unknown</a>(machInst);
<a name="l00833"></a>00833     }
<a name="l00834"></a>00834     <span class="keywordflow">if</span> (wb) {
<a name="l00835"></a>00835         <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a> != 15 &amp;&amp; <a class="code" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a> != 13) {
<a name="l00836"></a>00836             <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] =
<a name="l00837"></a>00837                 <span class="keyword">new</span> MicroAddUop(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, <a class="code" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a>, 0, <a class="code" href="namespaceArmISA.html#a209d79feaaef0aa2f54ae62e53ee90dea0226b11632995cf028f321326046753e">ArmISA::LSL</a>);
<a name="l00838"></a>00838         } <span class="keywordflow">else</span> {
<a name="l00839"></a>00839             <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[uopIdx++] =
<a name="l00840"></a>00840                 <span class="keyword">new</span> MicroAddiUop(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, regs * 8);
<a name="l00841"></a>00841         }
<a name="l00842"></a>00842     }
<a name="l00843"></a>00843     assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a>);
<a name="l00844"></a>00844 
<a name="l00845"></a>00845     <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">numMicroops</a> - 1; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00846"></a>00846         <a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html">MicroOp</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>].<a class="code" href="classRefCountingPtr.html#a07f851191ad3a7c5c1598ef14f710f96" title="Directly access the pointer itself without taking a reference.">get</a>());
<a name="l00847"></a>00847         assert(uopPtr);
<a name="l00848"></a>00848         uopPtr-&gt;<a class="code" href="classStaticInst.html#a962e50e6bada636e2fee41feb5650da8">setDelayedCommit</a>();
<a name="l00849"></a>00849     }
<a name="l00850"></a>00850     <a class="code" href="classArmISA_1_1PredMacroOp.html#a824cafc0dae7c0bbc33402c635074879">microOps</a>[numMicroops - 1]-&gt;setLastMicroop();
<a name="l00851"></a>00851 }

</pre></div></p>

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/arm/insts/<a class="el" href="macromem_8hh_source.html">macromem.hh</a></li>
<li>arch/arm/insts/<a class="el" href="macromem_8cc.html">macromem.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
