#ifndef __TIMER_H__
#define __TIMER_H__

#include <stdint.h>

typedef volatile uint32_t TimerRegister;

typedef struct GeneralTimerRegs GeneralTimerRegs;//tim2 to tim5

struct GeneralTimerRegs{
	TimerRegister Cr1;				// 0x00	control register 1
	TimerRegister Cr2;				// 0x04	control register 2
	TimerRegister SlaveMode;		// 0x08	slave mode control register
	TimerRegister DMAInterruptEn;	// 0x0C	DMA/Interrupt enable register
	TimerRegister Status;			// 0x10	status register
	TimerRegister EventGeneration;	// 0x14	event generation register
	TimerRegister Ccmr1;			// 0x18	capture/compare mode register 1
	TimerRegister Ccmr2;			// 0x1C	capture/compare mode register 2
	TimerRegister Ccer;				// 0x20	capture/compare enable register
	TimerRegister Counter;			// 0x24	counter
	TimerRegister Prescaler;		// 0x28	prescaler
	TimerRegister Arr;				// 0x2C	auto-reload register
	TimerRegister Reserved0;		// 0x30	reserved
	TimerRegister Ccr1;				// 0x34	capture/compare register 1
	TimerRegister Ccr2;				// 0x38	capture/compare register 2
	TimerRegister Ccr3;				// 0x3C	capture/compare register 3
	TimerRegister Ccr4;				// 0x40	capture/compare register 4
	TimerRegister Dcr;				// 0x48	DMA control register
	TimerRegister Dmar;				// 0x4C	DMA address for full transfer
	TimerRegister Or;				// 0x50	option register
};


typedef enum
{
  TIM_STATE_RESET      ,       	//= 0x00U,    /*!< Peripheral not yet initialized or disabled  */
  TIM_STATE_READY      ,       	//= 0x01U,    /*!< Peripheral Initialized and ready for use    */
  TIM_STATE_BUSY       ,      	//= 0x02U,    /*!< An internal process is ongoing              */
  TIM_STATE_TIMEOUT    ,       	//= 0x03U,    /*!< Timeout state                               */
  TIM_STATE_ERROR      ,       	//= 0x04U     /*!< Reception process is ongoing                */
}TIM_State_TypeDef;


typedef enum
{
  Ok       = 0x00U,
  Error    = 0x01U,
  Busy     = 0x02U,
  Timeout  = 0x03U
}Status_TypeDef;


typedef struct Timer_Handle_TypeDef Timer_Handle_TypeDef;

struct Timer_Handle_TypeDef{
	GeneralTimerRegs *instance;
	volatile TIM_State_TypeDef state;
};

Timer_Handle_TypeDef tim2;

#define timer1 ((TimerRegister *)0x40010000)
#define timer2 ((TimerRegister *)0x40000000)
#define timer3 ((TimerRegister *)0x40000400)
#define timer4 ((TimerRegister *)0x40000800)
#define timer5 ((TimerRegister *)0x40000C00)
#define timer6 ((TimerRegister *)0x40001000)
#define timer7 ((TimerRegister *)0x40001400)
#define timer8 ((TimerRegister *)0x40010400)
#define timer9 ((TimerRegister *)0x40014000)
#define timer10 ((TimerRegister *)0x40014400)
#define timer11 ((TimerRegister *)0x40014800)
#define timer12 ((TimerRegister *)0x40001800)
#define timer13 ((TimerRegister *)0x40001C00)
#define timer14 ((TimerRegister *)0x40002000)

/*----------channel---------*/
#define timerChannel_1                    	0x00000000
#define timerChannel_2                      0x00000004
#define timerChannel_3                      0x00000008
#define timerChannel_4                      0x0000000C
#define timerChannel_All                    0x00000018

/*-------channelState-------*/
#define timer_Ccx_ENABLE                   0x00000001U
#define timer_Ccx_DISABLE                  0x00000000U
#define timer_CcxN_ENABLE                  0x00000004U
#define timer_CcxN_DISABLE                 0x00000000U

#define timer_Cen

//timer Macros
#define timer_SET_COUNTER(tim, value)	(tim)->CNT = (value)
#define timer_SET_OC(tim,cha,value)		*(&((tim)->CCR1) + (ch) -1) = (value)


void timer2Init(Timer_Handle_TypeDef *timer);
Status_TypeDef Timer_Base_Start(Timer_Handle_TypeDef *timer);





#endif /* __TIMER_H__ */
