Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jun 20 13:44:53 2019
| Host         : joseangelSSD-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RS232top_timing_summary_routed.rpt -rpx RS232top_timing_summary_routed.rpx
| Design       : RS232top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 76 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     44.391        0.000                      0                  139        0.060        0.000                      0                  139        3.000        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_Clk_Gen    {0.000 25.000}     50.000          20.000          
  clkfbout_Clk_Gen    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_Clk_Gen_1  {0.000 25.000}     50.000          20.000          
  clkfbout_Clk_Gen_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_Clk_Gen         44.391        0.000                      0                  139        0.162        0.000                      0                  139       24.500        0.000                       0                    78  
  clkfbout_Clk_Gen                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_Clk_Gen_1       44.394        0.000                      0                  139        0.162        0.000                      0                  139       24.500        0.000                       0                    78  
  clkfbout_Clk_Gen_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Clk_Gen_1  clk_out1_Clk_Gen         44.391        0.000                      0                  139        0.060        0.000                      0                  139  
clk_out1_Clk_Gen    clk_out1_Clk_Gen_1       44.391        0.000                      0                  139        0.060        0.000                      0                  139  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen
  To Clock:  clk_out1_Clk_Gen

Setup :            0  Failing Endpoints,  Worst Slack       44.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.391ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.478ns (27.190%)  route 3.958ns (72.810%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.459     2.556    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.331     2.887 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.806     3.693    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.124     3.817 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.714     4.531    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_reg
    SLICE_X8Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.513    48.493    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X8Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.577    49.070    
                         clock uncertainty           -0.103    48.967    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)       -0.045    48.922    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         48.922    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                 44.391    

Slack (MET) :             44.437ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.354ns (27.373%)  route 3.592ns (72.627%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          1.167     4.042    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.103    49.011    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    48.479    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.479    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                 44.437    

Slack (MET) :             44.626ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.354ns (28.462%)  route 3.403ns (71.538%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.977     3.852    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.103    49.011    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    48.479    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.479    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 44.626    

Slack (MET) :             44.636ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.478ns (28.141%)  route 3.774ns (71.859%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 48.572 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.459     2.556    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.331     2.887 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.806     3.693    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.124     3.817 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.531     4.347    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_reg
    SLICE_X6Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.592    48.572    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.559    49.131    
                         clock uncertainty           -0.103    49.028    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)       -0.045    48.983    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         48.983    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                 44.636    

Slack (MET) :             44.723ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.354ns (29.050%)  route 3.307ns (70.950%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.881     3.756    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.103    49.011    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    48.479    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.479    
                         arrival time                          -3.756    
  -------------------------------------------------------------------
                         slack                                 44.723    

Slack (MET) :             44.734ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.354ns (29.121%)  route 3.296ns (70.879%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.870     3.745    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.103    49.011    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    48.479    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.479    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                 44.734    

Slack (MET) :             44.864ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.354ns (27.206%)  route 3.623ns (72.794%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 f  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 r  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 f  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           1.083     3.180    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X8Y79          LUT6 (Prop_lut6_I2_O)        0.331     3.511 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.561     4.072    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X8Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.513    48.493    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.577    49.070    
                         clock uncertainty           -0.103    48.967    
    SLICE_X8Y79          FDSE (Setup_fdse_C_D)       -0.031    48.936    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         48.936    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 44.864    

Slack (MET) :             44.935ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.354ns (27.259%)  route 3.613ns (72.741%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 48.572 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 f  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 r  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 f  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           1.083     3.180    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X8Y79          LUT6 (Prop_lut6_I2_O)        0.331     3.511 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.551     4.062    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X6Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.592    48.572    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.559    49.131    
                         clock uncertainty           -0.103    49.028    
    SLICE_X6Y79          FDSE (Setup_fdse_C_D)       -0.031    48.997    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         48.997    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 44.935    

Slack (MET) :             45.033ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.354ns (30.497%)  route 3.086ns (69.503%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.660     3.535    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.103    49.011    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    48.568    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.568    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 45.033    

Slack (MET) :             45.403ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.354ns (31.752%)  route 2.910ns (68.248%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.484     3.360    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.513    48.493    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.577    49.070    
                         clock uncertainty           -0.103    48.967    
    SLICE_X9Y79          FDRE (Setup_fdre_C_CE)      -0.205    48.762    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         48.762    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                 45.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.655%)  route 0.266ns (65.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.266    -0.192    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][1]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.881    -0.792    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.538    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.355    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Shift/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Shift/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.791%)  route 0.061ns (27.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    Shift/clk_out1
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Shift/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.372    Shift/shift_reg[2]
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Shift/clk_out1
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[2]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.047    -0.537    Shift/Q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Shift/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Shift/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.909%)  route 0.153ns (52.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.568    -0.596    Shift/clk_out1
    SLICE_X11Y81         FDRE                                         r  Shift/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Shift/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.153    -0.302    Shift/shift_reg[1]
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Shift/clk_out1
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[0]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.085    -0.498    Shift/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.455%)  route 0.266ns (67.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.598    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.266    -0.204    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.879    -0.794    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.540    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.130    -0.410    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.118%)  route 0.271ns (67.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.598    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.271    -0.200    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.879    -0.794    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.540    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130    -0.410    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Shift/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Shift/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    Shift/clk_out1
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Shift/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.328    Shift/shift_reg[0]
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Shift/clk_out1
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[0]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.046    -0.538    Shift/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Transmitter/pulse_width_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/pulse_width_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    Transmitter/clk_out1
    SLICE_X9Y80          FDCE                                         r  Transmitter/pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  Transmitter/pulse_width_reg[6]/Q
                         net (fo=5, routed)           0.083    -0.386    Transmitter/pulse_width[6]
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.099    -0.287 r  Transmitter/pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    Transmitter/pulse_siguiente[5]
    SLICE_X9Y80          FDCE                                         r  Transmitter/pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Transmitter/clk_out1
    SLICE_X9Y80          FDCE                                         r  Transmitter/pulse_width_reg[5]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X9Y80          FDCE (Hold_fdce_C_D)         0.092    -0.505    Transmitter/pulse_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.053%)  route 0.139ns (45.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.296    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X9Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.834    -0.839    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.070    -0.516    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Receiver/estado_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/contador_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.250%)  route 0.169ns (44.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.568    -0.596    Receiver/CLK
    SLICE_X10Y81         FDCE                                         r  Receiver/estado_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  Receiver/estado_a_reg[0]/Q
                         net (fo=15, routed)          0.169    -0.263    Receiver/estado_a[0]
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.045    -0.218 r  Receiver/contador[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    Receiver/contador_siguiente[1]
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.837    -0.836    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[1]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X8Y81          FDCE (Hold_fdce_C_D)         0.121    -0.440    Receiver/contador_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Transmitter/pulse_width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/pulse_width_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.569    -0.595    Transmitter/clk_out1
    SLICE_X8Y82          FDCE                                         r  Transmitter/pulse_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  Transmitter/pulse_width_reg[0]/Q
                         net (fo=6, routed)           0.128    -0.304    Transmitter/pulse_width[0]
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  Transmitter/pulse_width[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    Transmitter/pulse_siguiente[3]
    SLICE_X9Y82          FDCE                                         r  Transmitter/pulse_width_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838    -0.835    Transmitter/clk_out1
    SLICE_X9Y82          FDCE                                         r  Transmitter/pulse_width_reg[3]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X9Y82          FDCE (Hold_fdce_C_D)         0.092    -0.490    Transmitter/pulse_width_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_Gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y32     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y32     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   Clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X4Y81      ACK_out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y81      Data_FF_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y81      Data_FF_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y81      Data_FF_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y81      Data_FF_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y81      Data_FF_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X9Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X8Y81      Receiver/contador_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X8Y81      Receiver/contador_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X4Y81      ACK_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y81      Data_FF_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y81      Data_FF_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y81      Data_FF_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y81      Data_FF_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y81      Data_FF_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y81      Data_FF_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y81      Data_FF_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y81      Data_FF_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y78      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_Gen
  To Clock:  clkfbout_Clk_Gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_Gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen_1
  To Clock:  clk_out1_Clk_Gen_1

Setup :            0  Failing Endpoints,  Worst Slack       44.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.394ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.478ns (27.190%)  route 3.958ns (72.810%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.459     2.556    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.331     2.887 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.806     3.693    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.124     3.817 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.714     4.531    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_reg
    SLICE_X8Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.513    48.493    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X8Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.577    49.070    
                         clock uncertainty           -0.100    48.971    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)       -0.045    48.926    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         48.926    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                 44.394    

Slack (MET) :             44.440ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.354ns (27.373%)  route 3.592ns (72.627%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          1.167     4.042    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.100    49.014    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    48.482    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.482    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                 44.440    

Slack (MET) :             44.630ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.354ns (28.462%)  route 3.403ns (71.538%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.977     3.852    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.100    49.014    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    48.482    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.482    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 44.630    

Slack (MET) :             44.639ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.478ns (28.141%)  route 3.774ns (71.859%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 48.572 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.459     2.556    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.331     2.887 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.806     3.693    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.124     3.817 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.531     4.347    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_reg
    SLICE_X6Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.592    48.572    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.559    49.131    
                         clock uncertainty           -0.100    49.032    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)       -0.045    48.987    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         48.987    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                 44.639    

Slack (MET) :             44.726ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.354ns (29.050%)  route 3.307ns (70.950%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.881     3.756    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.100    49.014    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    48.482    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.482    
                         arrival time                          -3.756    
  -------------------------------------------------------------------
                         slack                                 44.726    

Slack (MET) :             44.737ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.354ns (29.121%)  route 3.296ns (70.879%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.870     3.745    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.100    49.014    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    48.482    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.482    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                 44.737    

Slack (MET) :             44.867ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.354ns (27.206%)  route 3.623ns (72.794%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 f  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 r  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 f  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           1.083     3.180    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X8Y79          LUT6 (Prop_lut6_I2_O)        0.331     3.511 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.561     4.072    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X8Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.513    48.493    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.577    49.070    
                         clock uncertainty           -0.100    48.971    
    SLICE_X8Y79          FDSE (Setup_fdse_C_D)       -0.031    48.940    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         48.940    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 44.867    

Slack (MET) :             44.938ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.354ns (27.259%)  route 3.613ns (72.741%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 48.572 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 f  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 r  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 f  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           1.083     3.180    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X8Y79          LUT6 (Prop_lut6_I2_O)        0.331     3.511 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.551     4.062    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X6Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.592    48.572    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.559    49.131    
                         clock uncertainty           -0.100    49.032    
    SLICE_X6Y79          FDSE (Setup_fdse_C_D)       -0.031    49.001    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 44.938    

Slack (MET) :             45.036ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.354ns (30.497%)  route 3.086ns (69.503%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.660     3.535    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.100    49.014    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    48.571    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.571    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 45.036    

Slack (MET) :             45.406ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.354ns (31.752%)  route 2.910ns (68.248%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.484     3.360    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.513    48.493    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.577    49.070    
                         clock uncertainty           -0.100    48.971    
    SLICE_X9Y79          FDRE (Setup_fdre_C_CE)      -0.205    48.766    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         48.766    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                 45.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.655%)  route 0.266ns (65.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.266    -0.192    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][1]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.881    -0.792    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.538    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.355    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Shift/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Shift/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.791%)  route 0.061ns (27.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    Shift/clk_out1
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Shift/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.372    Shift/shift_reg[2]
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Shift/clk_out1
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[2]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.047    -0.537    Shift/Q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Shift/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Shift/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.909%)  route 0.153ns (52.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.568    -0.596    Shift/clk_out1
    SLICE_X11Y81         FDRE                                         r  Shift/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Shift/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.153    -0.302    Shift/shift_reg[1]
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Shift/clk_out1
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[0]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.085    -0.498    Shift/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.455%)  route 0.266ns (67.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.598    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.266    -0.204    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.879    -0.794    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.540    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.130    -0.410    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.118%)  route 0.271ns (67.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.598    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.271    -0.200    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.879    -0.794    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.540    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130    -0.410    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Shift/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Shift/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    Shift/clk_out1
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Shift/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.328    Shift/shift_reg[0]
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Shift/clk_out1
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[0]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.046    -0.538    Shift/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Transmitter/pulse_width_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/pulse_width_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    Transmitter/clk_out1
    SLICE_X9Y80          FDCE                                         r  Transmitter/pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  Transmitter/pulse_width_reg[6]/Q
                         net (fo=5, routed)           0.083    -0.386    Transmitter/pulse_width[6]
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.099    -0.287 r  Transmitter/pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    Transmitter/pulse_siguiente[5]
    SLICE_X9Y80          FDCE                                         r  Transmitter/pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Transmitter/clk_out1
    SLICE_X9Y80          FDCE                                         r  Transmitter/pulse_width_reg[5]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X9Y80          FDCE (Hold_fdce_C_D)         0.092    -0.505    Transmitter/pulse_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.053%)  route 0.139ns (45.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.296    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X9Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.834    -0.839    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.070    -0.516    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Receiver/estado_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/contador_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.250%)  route 0.169ns (44.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.568    -0.596    Receiver/CLK
    SLICE_X10Y81         FDCE                                         r  Receiver/estado_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  Receiver/estado_a_reg[0]/Q
                         net (fo=15, routed)          0.169    -0.263    Receiver/estado_a[0]
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.045    -0.218 r  Receiver/contador[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    Receiver/contador_siguiente[1]
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.837    -0.836    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[1]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X8Y81          FDCE (Hold_fdce_C_D)         0.121    -0.440    Receiver/contador_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Transmitter/pulse_width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/pulse_width_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.569    -0.595    Transmitter/clk_out1
    SLICE_X8Y82          FDCE                                         r  Transmitter/pulse_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  Transmitter/pulse_width_reg[0]/Q
                         net (fo=6, routed)           0.128    -0.304    Transmitter/pulse_width[0]
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  Transmitter/pulse_width[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    Transmitter/pulse_siguiente[3]
    SLICE_X9Y82          FDCE                                         r  Transmitter/pulse_width_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838    -0.835    Transmitter/clk_out1
    SLICE_X9Y82          FDCE                                         r  Transmitter/pulse_width_reg[3]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X9Y82          FDCE (Hold_fdce_C_D)         0.092    -0.490    Transmitter/pulse_width_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_Gen_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y32     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y32     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   Clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X4Y81      ACK_out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y81      Data_FF_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y81      Data_FF_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y81      Data_FF_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y81      Data_FF_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y81      Data_FF_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X9Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y79      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X8Y81      Receiver/contador_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X8Y81      Receiver/contador_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X4Y81      ACK_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y81      Data_FF_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y81      Data_FF_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y81      Data_FF_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y81      Data_FF_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y81      Data_FF_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y81      Data_FF_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y81      Data_FF_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y81      Data_FF_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y78      Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_Gen_1
  To Clock:  clkfbout_Clk_Gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_Gen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen_1
  To Clock:  clk_out1_Clk_Gen

Setup :            0  Failing Endpoints,  Worst Slack       44.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.391ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.478ns (27.190%)  route 3.958ns (72.810%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.459     2.556    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.331     2.887 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.806     3.693    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.124     3.817 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.714     4.531    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_reg
    SLICE_X8Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.513    48.493    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X8Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.577    49.070    
                         clock uncertainty           -0.103    48.967    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)       -0.045    48.922    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         48.922    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                 44.391    

Slack (MET) :             44.437ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.354ns (27.373%)  route 3.592ns (72.627%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          1.167     4.042    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.103    49.011    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    48.479    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.479    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                 44.437    

Slack (MET) :             44.626ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.354ns (28.462%)  route 3.403ns (71.538%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.977     3.852    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.103    49.011    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    48.479    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.479    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 44.626    

Slack (MET) :             44.636ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.478ns (28.141%)  route 3.774ns (71.859%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 48.572 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.459     2.556    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.331     2.887 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.806     3.693    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.124     3.817 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.531     4.347    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_reg
    SLICE_X6Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.592    48.572    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.559    49.131    
                         clock uncertainty           -0.103    49.028    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)       -0.045    48.983    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         48.983    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                 44.636    

Slack (MET) :             44.723ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.354ns (29.050%)  route 3.307ns (70.950%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.881     3.756    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.103    49.011    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    48.479    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.479    
                         arrival time                          -3.756    
  -------------------------------------------------------------------
                         slack                                 44.723    

Slack (MET) :             44.734ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.354ns (29.121%)  route 3.296ns (70.879%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.870     3.745    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.103    49.011    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    48.479    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.479    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                 44.734    

Slack (MET) :             44.864ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.354ns (27.206%)  route 3.623ns (72.794%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 f  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 r  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 f  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           1.083     3.180    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X8Y79          LUT6 (Prop_lut6_I2_O)        0.331     3.511 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.561     4.072    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X8Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.513    48.493    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.577    49.070    
                         clock uncertainty           -0.103    48.967    
    SLICE_X8Y79          FDSE (Setup_fdse_C_D)       -0.031    48.936    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         48.936    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 44.864    

Slack (MET) :             44.935ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.354ns (27.259%)  route 3.613ns (72.741%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 48.572 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 f  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 r  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 f  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           1.083     3.180    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X8Y79          LUT6 (Prop_lut6_I2_O)        0.331     3.511 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.551     4.062    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X6Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.592    48.572    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.559    49.131    
                         clock uncertainty           -0.103    49.028    
    SLICE_X6Y79          FDSE (Setup_fdse_C_D)       -0.031    48.997    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         48.997    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 44.935    

Slack (MET) :             45.033ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.354ns (30.497%)  route 3.086ns (69.503%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.660     3.535    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.103    49.011    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    48.568    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.568    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 45.033    

Slack (MET) :             45.403ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.354ns (31.752%)  route 2.910ns (68.248%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.484     3.360    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.513    48.493    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.577    49.070    
                         clock uncertainty           -0.103    48.967    
    SLICE_X9Y79          FDRE (Setup_fdre_C_CE)      -0.205    48.762    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         48.762    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                 45.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.655%)  route 0.266ns (65.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.266    -0.192    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][1]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.881    -0.792    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.538    
                         clock uncertainty            0.103    -0.435    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.252    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Shift/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Shift/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.791%)  route 0.061ns (27.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    Shift/clk_out1
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Shift/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.372    Shift/shift_reg[2]
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Shift/clk_out1
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[2]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.103    -0.481    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.047    -0.434    Shift/Q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Shift/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Shift/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.909%)  route 0.153ns (52.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.568    -0.596    Shift/clk_out1
    SLICE_X11Y81         FDRE                                         r  Shift/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Shift/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.153    -0.302    Shift/shift_reg[1]
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Shift/clk_out1
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[0]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.103    -0.480    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.085    -0.395    Shift/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.455%)  route 0.266ns (67.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.598    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.266    -0.204    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.879    -0.794    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.540    
                         clock uncertainty            0.103    -0.437    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.130    -0.307    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.118%)  route 0.271ns (67.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.598    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.271    -0.200    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.879    -0.794    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.540    
                         clock uncertainty            0.103    -0.437    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130    -0.307    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Shift/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Shift/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    Shift/clk_out1
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Shift/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.328    Shift/shift_reg[0]
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Shift/clk_out1
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[0]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.103    -0.481    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.046    -0.435    Shift/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Transmitter/pulse_width_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/pulse_width_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    Transmitter/clk_out1
    SLICE_X9Y80          FDCE                                         r  Transmitter/pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  Transmitter/pulse_width_reg[6]/Q
                         net (fo=5, routed)           0.083    -0.386    Transmitter/pulse_width[6]
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.099    -0.287 r  Transmitter/pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    Transmitter/pulse_siguiente[5]
    SLICE_X9Y80          FDCE                                         r  Transmitter/pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Transmitter/clk_out1
    SLICE_X9Y80          FDCE                                         r  Transmitter/pulse_width_reg[5]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.103    -0.494    
    SLICE_X9Y80          FDCE (Hold_fdce_C_D)         0.092    -0.402    Transmitter/pulse_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.053%)  route 0.139ns (45.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.296    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X9Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.834    -0.839    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.103    -0.483    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.070    -0.413    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Receiver/estado_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/contador_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.250%)  route 0.169ns (44.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.568    -0.596    Receiver/CLK
    SLICE_X10Y81         FDCE                                         r  Receiver/estado_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  Receiver/estado_a_reg[0]/Q
                         net (fo=15, routed)          0.169    -0.263    Receiver/estado_a[0]
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.045    -0.218 r  Receiver/contador[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    Receiver/contador_siguiente[1]
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.837    -0.836    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[1]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.103    -0.458    
    SLICE_X8Y81          FDCE (Hold_fdce_C_D)         0.121    -0.337    Receiver/contador_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Transmitter/pulse_width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/pulse_width_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.569    -0.595    Transmitter/clk_out1
    SLICE_X8Y82          FDCE                                         r  Transmitter/pulse_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  Transmitter/pulse_width_reg[0]/Q
                         net (fo=6, routed)           0.128    -0.304    Transmitter/pulse_width[0]
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  Transmitter/pulse_width[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    Transmitter/pulse_siguiente[3]
    SLICE_X9Y82          FDCE                                         r  Transmitter/pulse_width_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838    -0.835    Transmitter/clk_out1
    SLICE_X9Y82          FDCE                                         r  Transmitter/pulse_width_reg[3]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.103    -0.479    
    SLICE_X9Y82          FDCE (Hold_fdce_C_D)         0.092    -0.387    Transmitter/pulse_width_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen
  To Clock:  clk_out1_Clk_Gen_1

Setup :            0  Failing Endpoints,  Worst Slack       44.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.391ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.478ns (27.190%)  route 3.958ns (72.810%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.459     2.556    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.331     2.887 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.806     3.693    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.124     3.817 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.714     4.531    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_reg
    SLICE_X8Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.513    48.493    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X8Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.577    49.070    
                         clock uncertainty           -0.103    48.967    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)       -0.045    48.922    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         48.922    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                 44.391    

Slack (MET) :             44.437ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.354ns (27.373%)  route 3.592ns (72.627%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          1.167     4.042    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.103    49.011    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    48.479    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.479    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                 44.437    

Slack (MET) :             44.626ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.354ns (28.462%)  route 3.403ns (71.538%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.977     3.852    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.103    49.011    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    48.479    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.479    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 44.626    

Slack (MET) :             44.636ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.478ns (28.141%)  route 3.774ns (71.859%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 48.572 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.459     2.556    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.331     2.887 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.806     3.693    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.124     3.817 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.531     4.347    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_reg
    SLICE_X6Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.592    48.572    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.559    49.131    
                         clock uncertainty           -0.103    49.028    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)       -0.045    48.983    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         48.983    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                 44.636    

Slack (MET) :             44.723ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.354ns (29.050%)  route 3.307ns (70.950%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.881     3.756    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.103    49.011    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    48.479    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.479    
                         arrival time                          -3.756    
  -------------------------------------------------------------------
                         slack                                 44.723    

Slack (MET) :             44.734ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.354ns (29.121%)  route 3.296ns (70.879%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.870     3.745    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.103    49.011    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    48.479    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.479    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                 44.734    

Slack (MET) :             44.864ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.354ns (27.206%)  route 3.623ns (72.794%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 f  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 r  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 f  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           1.083     3.180    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X8Y79          LUT6 (Prop_lut6_I2_O)        0.331     3.511 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.561     4.072    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X8Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.513    48.493    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.577    49.070    
                         clock uncertainty           -0.103    48.967    
    SLICE_X8Y79          FDSE (Setup_fdse_C_D)       -0.031    48.936    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         48.936    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 44.864    

Slack (MET) :             44.935ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.354ns (27.259%)  route 3.613ns (72.741%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 48.572 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 f  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 r  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 f  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           1.083     3.180    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X8Y79          LUT6 (Prop_lut6_I2_O)        0.331     3.511 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.551     4.062    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X6Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.592    48.572    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.559    49.131    
                         clock uncertainty           -0.103    49.028    
    SLICE_X6Y79          FDSE (Setup_fdse_C_D)       -0.031    48.997    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         48.997    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 44.935    

Slack (MET) :             45.033ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.354ns (30.497%)  route 3.086ns (69.503%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 48.536 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.660     3.535    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.557    48.536    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.577    49.114    
                         clock uncertainty           -0.103    49.011    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    48.568    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.568    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 45.033    

Slack (MET) :             45.403ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen_1 rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.354ns (31.752%)  route 2.910ns (68.248%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.635    -0.905    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  Receiver/contador_reg[4]/Q
                         net (fo=6, routed)           0.991     0.604    Receiver/contador[4]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.150     0.754 f  Receiver/Internal_memory_i_2/O
                         net (fo=4, routed)           0.988     1.742    Receiver/Internal_memory_i_2_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.355     2.097 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.447     2.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.331     2.875 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.484     3.360    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          1.513    48.493    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.577    49.070    
                         clock uncertainty           -0.103    48.967    
    SLICE_X9Y79          FDRE (Setup_fdre_C_CE)      -0.205    48.762    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         48.762    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                 45.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.655%)  route 0.266ns (65.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.266    -0.192    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][1]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.881    -0.792    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.538    
                         clock uncertainty            0.103    -0.435    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.252    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Shift/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Shift/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.791%)  route 0.061ns (27.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    Shift/clk_out1
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Shift/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.372    Shift/shift_reg[2]
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Shift/clk_out1
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[2]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.103    -0.481    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.047    -0.434    Shift/Q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Shift/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Shift/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.909%)  route 0.153ns (52.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.568    -0.596    Shift/clk_out1
    SLICE_X11Y81         FDRE                                         r  Shift/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Shift/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.153    -0.302    Shift/shift_reg[1]
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Shift/clk_out1
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[0]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.103    -0.480    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.085    -0.395    Shift/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.455%)  route 0.266ns (67.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.598    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.266    -0.204    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.879    -0.794    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.540    
                         clock uncertainty            0.103    -0.437    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.130    -0.307    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.118%)  route 0.271ns (67.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.598    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.271    -0.200    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.879    -0.794    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.540    
                         clock uncertainty            0.103    -0.437    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130    -0.307    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Shift/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Shift/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    Shift/clk_out1
    SLICE_X10Y80         FDRE                                         r  Shift/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Shift/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.328    Shift/shift_reg[0]
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Shift/clk_out1
    SLICE_X11Y80         FDCE                                         r  Shift/Q_reg[0]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.103    -0.481    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.046    -0.435    Shift/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Transmitter/pulse_width_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/pulse_width_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    Transmitter/clk_out1
    SLICE_X9Y80          FDCE                                         r  Transmitter/pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  Transmitter/pulse_width_reg[6]/Q
                         net (fo=5, routed)           0.083    -0.386    Transmitter/pulse_width[6]
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.099    -0.287 r  Transmitter/pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    Transmitter/pulse_siguiente[5]
    SLICE_X9Y80          FDCE                                         r  Transmitter/pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    Transmitter/clk_out1
    SLICE_X9Y80          FDCE                                         r  Transmitter/pulse_width_reg[5]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.103    -0.494    
    SLICE_X9Y80          FDCE (Hold_fdce_C_D)         0.092    -0.402    Transmitter/pulse_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.053%)  route 0.139ns (45.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.296    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X9Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.834    -0.839    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y78          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.103    -0.483    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.070    -0.413    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Receiver/estado_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/contador_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.250%)  route 0.169ns (44.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.568    -0.596    Receiver/CLK
    SLICE_X10Y81         FDCE                                         r  Receiver/estado_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  Receiver/estado_a_reg[0]/Q
                         net (fo=15, routed)          0.169    -0.263    Receiver/estado_a[0]
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.045    -0.218 r  Receiver/contador[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    Receiver/contador_siguiente[1]
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.837    -0.836    Receiver/CLK
    SLICE_X8Y81          FDCE                                         r  Receiver/contador_reg[1]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.103    -0.458    
    SLICE_X8Y81          FDCE (Hold_fdce_C_D)         0.121    -0.337    Receiver/contador_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Transmitter/pulse_width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/pulse_width_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen_1 rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.569    -0.595    Transmitter/clk_out1
    SLICE_X8Y82          FDCE                                         r  Transmitter/pulse_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  Transmitter/pulse_width_reg[0]/Q
                         net (fo=6, routed)           0.128    -0.304    Transmitter/pulse_width[0]
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  Transmitter/pulse_width[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    Transmitter/pulse_siguiente[3]
    SLICE_X9Y82          FDCE                                         r  Transmitter/pulse_width_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838    -0.835    Transmitter/clk_out1
    SLICE_X9Y82          FDCE                                         r  Transmitter/pulse_width_reg[3]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.103    -0.479    
    SLICE_X9Y82          FDCE (Hold_fdce_C_D)         0.092    -0.387    Transmitter/pulse_width_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.129    





