// Seed: 1419627047
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    output tri id_3,
    input supply1 id_4,
    input wor id_5
);
  assign id_3 = -1;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri  id_2,
    input  tri1 id_3,
    output tri0 id_4,
    output tri  id_5,
    input  wand id_6,
    input  tri  id_7,
    input  wor  id_8
);
  logic id_10;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_7,
      id_1,
      id_8,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_12;
  module_2 modCall_1 (
      id_5,
      id_4
  );
endmodule
