Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  8 12:29:38 2019
| Host         : DESKTOP-V61H4BB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CNTxALU_timing_summary_routed.rpt -pb CNTxALU_timing_summary_routed.pb -rpx CNTxALU_timing_summary_routed.rpx -warn_on_violation
| Design       : CNTxALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: SSEG/Refresh_Rate_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: TxC/Q1_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: TxC/Q2_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: TxC/Q3_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.899        0.000                      0                   13        0.246        0.000                      0                   13        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.899        0.000                      0                   13        0.246        0.000                      0                   13        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.541     6.133    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.790 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.790    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.907 r  SSEG/Refresh_Rate_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.907    SSEG/Refresh_Rate_reg[4]_i_1_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.230 r  SSEG/Refresh_Rate_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.230    SSEG/Refresh_Rate_reg[8]_i_1_n_6
    SLICE_X56Y28         FDRE                                         r  SSEG/Refresh_Rate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.441    14.782    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  SSEG/Refresh_Rate_reg[9]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y28         FDRE (Setup_fdre_C_D)        0.109    15.129    SSEG/Refresh_Rate_reg[9]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.983ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.531ns (73.903%)  route 0.541ns (26.097%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.541     6.133    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.790 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.790    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.907 r  SSEG/Refresh_Rate_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.907    SSEG/Refresh_Rate_reg[4]_i_1_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.146 r  SSEG/Refresh_Rate_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.146    SSEG/Refresh_Rate_reg[8]_i_1_n_5
    SLICE_X56Y28         FDRE                                         r  SSEG/Refresh_Rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.441    14.782    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  SSEG/Refresh_Rate_reg[10]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y28         FDRE (Setup_fdre_C_D)        0.109    15.129    SSEG/Refresh_Rate_reg[10]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  7.983    

Slack (MET) :             8.003ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.511ns (73.648%)  route 0.541ns (26.352%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.541     6.133    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.790 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.790    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.907 r  SSEG/Refresh_Rate_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.907    SSEG/Refresh_Rate_reg[4]_i_1_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.126 r  SSEG/Refresh_Rate_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.126    SSEG/Refresh_Rate_reg[8]_i_1_n_7
    SLICE_X56Y28         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.441    14.782    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y28         FDRE (Setup_fdre_C_D)        0.109    15.129    SSEG/Refresh_Rate_reg[8]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  8.003    

Slack (MET) :             8.014ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.498ns (73.480%)  route 0.541ns (26.520%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.541     6.133    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.790 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.790    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.113 r  SSEG/Refresh_Rate_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.113    SSEG/Refresh_Rate_reg[4]_i_1_n_6
    SLICE_X56Y27         FDRE                                         r  SSEG/Refresh_Rate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.439    14.780    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  SSEG/Refresh_Rate_reg[5]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y27         FDRE (Setup_fdre_C_D)        0.109    15.127    SSEG/Refresh_Rate_reg[5]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                  8.014    

Slack (MET) :             8.022ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 1.490ns (73.376%)  route 0.541ns (26.624%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.541     6.133    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.790 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.790    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.105 r  SSEG/Refresh_Rate_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.105    SSEG/Refresh_Rate_reg[4]_i_1_n_4
    SLICE_X56Y27         FDRE                                         r  SSEG/Refresh_Rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.439    14.780    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  SSEG/Refresh_Rate_reg[7]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y27         FDRE (Setup_fdre_C_D)        0.109    15.127    SSEG/Refresh_Rate_reg[7]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  8.022    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 1.414ns (72.340%)  route 0.541ns (27.660%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.541     6.133    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.790 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.790    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.029 r  SSEG/Refresh_Rate_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.029    SSEG/Refresh_Rate_reg[4]_i_1_n_5
    SLICE_X56Y27         FDRE                                         r  SSEG/Refresh_Rate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.439    14.780    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  SSEG/Refresh_Rate_reg[6]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y27         FDRE (Setup_fdre_C_D)        0.109    15.127    SSEG/Refresh_Rate_reg[6]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                  8.098    

Slack (MET) :             8.118ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.394ns (72.054%)  route 0.541ns (27.946%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.541     6.133    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.790 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.790    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.009 r  SSEG/Refresh_Rate_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.009    SSEG/Refresh_Rate_reg[4]_i_1_n_7
    SLICE_X56Y27         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.439    14.780    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y27         FDRE (Setup_fdre_C_D)        0.109    15.127    SSEG/Refresh_Rate_reg[4]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  8.118    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 1.285ns (70.386%)  route 0.541ns (29.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.541     6.133    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     6.900 r  SSEG/Refresh_Rate_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.900    SSEG/Refresh_Rate_reg[0]_i_1_n_4
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.438    14.779    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[3]/C
                         clock pessimism              0.295    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X56Y26         FDRE (Setup_fdre_C_D)        0.109    15.148    SSEG/Refresh_Rate_reg[3]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.313ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 1.220ns (69.293%)  route 0.541ns (30.707%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.553     5.074    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.541     6.133    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     6.835 r  SSEG/Refresh_Rate_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.835    SSEG/Refresh_Rate_reg[0]_i_1_n_5
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.438    14.779    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
                         clock pessimism              0.295    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X56Y26         FDRE (Setup_fdre_C_D)        0.109    15.148    SSEG/Refresh_Rate_reg[2]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  8.313    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 TxC/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxC/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.664ns (39.833%)  route 1.003ns (60.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.632     5.153    TxC/clk_100MHz_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  TxC/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  TxC/Q2_reg/Q
                         net (fo=2, routed)           1.003     6.674    TxC/Q2
    SLICE_X60Y13         LUT2 (Prop_lut2_I0_O)        0.146     6.820 r  TxC/Q3_i_1/O
                         net (fo=1, routed)           0.000     6.820    TxC/Q3_i_1_n_0
    SLICE_X60Y13         FDRE                                         r  TxC/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.513    14.854    TxC/clk_100MHz_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  TxC/Q3_reg/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X60Y13         FDRE (Setup_fdre_C_D)        0.118    15.236    TxC/Q3_reg
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                  8.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 TxC/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxC/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.792%)  route 0.195ns (51.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.590     1.473    TxC/clk_100MHz_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  TxC/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  TxC/Q1_reg/Q
                         net (fo=2, routed)           0.195     1.809    TxC/Q1
    SLICE_X60Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.854 r  TxC/Q2_i_1/O
                         net (fo=1, routed)           0.000     1.854    TxC/Q2_i_1_n_0
    SLICE_X60Y13         FDRE                                         r  TxC/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.859     1.986    TxC/clk_100MHz_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  TxC/Q2_reg/C
                         clock pessimism             -0.498     1.488    
    SLICE_X60Y13         FDRE (Hold_fdre_C_D)         0.120     1.608    TxC/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.439    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  SSEG/Refresh_Rate_reg[2]/Q
                         net (fo=1, routed)           0.114     1.718    SSEG/Refresh_Rate_reg_n_0_[2]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  SSEG/Refresh_Rate_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    SSEG/Refresh_Rate_reg[0]_i_1_n_5
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.822     1.949    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y26         FDRE (Hold_fdre_C_D)         0.134     1.573    SSEG/Refresh_Rate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.439    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  SSEG/Refresh_Rate_reg[2]/Q
                         net (fo=1, routed)           0.114     1.718    SSEG/Refresh_Rate_reg_n_0_[2]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.864 r  SSEG/Refresh_Rate_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    SSEG/Refresh_Rate_reg[0]_i_1_n_4
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.822     1.949    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[3]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y26         FDRE (Hold_fdre_C_D)         0.134     1.573    SSEG/Refresh_Rate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.484%)  route 0.151ns (35.516%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.558     1.441    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  SSEG/Refresh_Rate_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  SSEG/Refresh_Rate_reg[10]/Q
                         net (fo=22, routed)          0.151     1.756    SSEG/p_0_in
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  SSEG/Refresh_Rate_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    SSEG/Refresh_Rate_reg[8]_i_1_n_5
    SLICE_X56Y28         FDRE                                         r  SSEG/Refresh_Rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.825     1.952    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  SSEG/Refresh_Rate_reg[10]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.134     1.575    SSEG/Refresh_Rate_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.439    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  SSEG/Refresh_Rate_reg[0]/Q
                         net (fo=1, routed)           0.163     1.766    SSEG/Refresh_Rate_reg_n_0_[0]
    SLICE_X56Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.811 r  SSEG/Refresh_Rate[0]_i_2/O
                         net (fo=1, routed)           0.000     1.811    SSEG/Refresh_Rate[0]_i_2_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.881 r  SSEG/Refresh_Rate_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    SSEG/Refresh_Rate_reg[0]_i_1_n_7
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.822     1.949    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[0]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y26         FDRE (Hold_fdre_C_D)         0.134     1.573    SSEG/Refresh_Rate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.558     1.441    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  SSEG/Refresh_Rate_reg[4]/Q
                         net (fo=1, routed)           0.170     1.776    SSEG/Refresh_Rate_reg_n_0_[4]
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  SSEG/Refresh_Rate_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    SSEG/Refresh_Rate_reg[4]_i_1_n_7
    SLICE_X56Y27         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.824     1.951    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.134     1.575    SSEG/Refresh_Rate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.558     1.441    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  SSEG/Refresh_Rate_reg[8]/Q
                         net (fo=1, routed)           0.170     1.776    SSEG/Refresh_Rate_reg_n_0_[8]
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  SSEG/Refresh_Rate_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    SSEG/Refresh_Rate_reg[8]_i_1_n_7
    SLICE_X56Y28         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.825     1.952    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.134     1.575    SSEG/Refresh_Rate_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.439    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.175     1.778    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.889 r  SSEG/Refresh_Rate_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.889    SSEG/Refresh_Rate_reg[0]_i_1_n_6
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.822     1.949    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y26         FDRE (Hold_fdre_C_D)         0.134     1.573    SSEG/Refresh_Rate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.558     1.441    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  SSEG/Refresh_Rate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  SSEG/Refresh_Rate_reg[5]/Q
                         net (fo=1, routed)           0.175     1.780    SSEG/Refresh_Rate_reg_n_0_[5]
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.891 r  SSEG/Refresh_Rate_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.891    SSEG/Refresh_Rate_reg[4]_i_1_n_6
    SLICE_X56Y27         FDRE                                         r  SSEG/Refresh_Rate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.824     1.951    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  SSEG/Refresh_Rate_reg[5]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.134     1.575    SSEG/Refresh_Rate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.558     1.441    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  SSEG/Refresh_Rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  SSEG/Refresh_Rate_reg[9]/Q
                         net (fo=1, routed)           0.175     1.780    SSEG/Refresh_Rate_reg_n_0_[9]
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.891 r  SSEG/Refresh_Rate_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.891    SSEG/Refresh_Rate_reg[8]_i_1_n_6
    SLICE_X56Y28         FDRE                                         r  SSEG/Refresh_Rate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.825     1.952    SSEG/clk_100MHz_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  SSEG/Refresh_Rate_reg[9]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.134     1.575    SSEG/Refresh_Rate_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   TxC/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   TxC/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   TxC/Q3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   SSEG/Refresh_Rate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y28   SSEG/Refresh_Rate_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   SSEG/Refresh_Rate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   SSEG/Refresh_Rate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   SSEG/Refresh_Rate_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y27   SSEG/Refresh_Rate_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y13   TxC/Q1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y13   TxC/Q2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y13   TxC/Q3_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   SSEG/Refresh_Rate_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   SSEG/Refresh_Rate_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   SSEG/Refresh_Rate_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   SSEG/Refresh_Rate_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   SSEG/Refresh_Rate_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   SSEG/Refresh_Rate_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   SSEG/Refresh_Rate_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   SSEG/Refresh_Rate_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   SSEG/Refresh_Rate_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   SSEG/Refresh_Rate_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   SSEG/Refresh_Rate_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   SSEG/Refresh_Rate_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   SSEG/Refresh_Rate_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   SSEG/Refresh_Rate_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y13   TxC/Q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y13   TxC/Q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y13   TxC/Q2_reg/C



