<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RISCVInstrInfo.cpp source code [llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="MachineOutlinerConstructionID "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>RISCV</a>/<a href='RISCVInstrInfo.cpp.html'>RISCVInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- RISCVInstrInfo.cpp - RISCV Instruction Information ------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the RISCV implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="RISCVInstrInfo.h.html">"RISCVInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/RISCVMatInt.h.html">"MCTargetDesc/RISCVMatInt.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="RISCV.h.html">"RISCV.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="RISCVSubtarget.h.html">"RISCVSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="RISCVTargetMachine.h.html">"RISCVTargetMachine.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/GEN_CHECK_COMPRESS_INSTR" data-ref="_M/GEN_CHECK_COMPRESS_INSTR">GEN_CHECK_COMPRESS_INSTR</dfn></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc.html">"RISCVGenCompressInstEmitter.inc"</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html">"RISCVGenInstrInfo.inc"</a></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm14RISCVInstrInfoC1ERNS_14RISCVSubtargetE" title='llvm::RISCVInstrInfo::RISCVInstrInfo' data-ref="_ZN4llvm14RISCVInstrInfoC1ERNS_14RISCVSubtargetE" data-ref-filename="_ZN4llvm14RISCVInstrInfoC1ERNS_14RISCVSubtargetE">RISCVInstrInfo</dfn>(<a class="type" href="RISCVSubtarget.h.html#llvm::RISCVSubtarget" title='llvm::RISCVSubtarget' data-ref="llvm::RISCVSubtarget" data-ref-filename="llvm..RISCVSubtarget">RISCVSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='llvm::RISCVSubtarget &amp;' data-ref="1STI" data-ref-filename="1STI">STI</dfn>)</td></tr>
<tr><th id="36">36</th><td>    : <a class="type" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCVGenInstrInfo" title='llvm::RISCVGenInstrInfo' data-ref="llvm::RISCVGenInstrInfo" data-ref-filename="llvm..RISCVGenInstrInfo">RISCVGenInstrInfo</a><a class="ref fn" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#_ZN4llvm17RISCVGenInstrInfoC1Eiiii" title='llvm::RISCVGenInstrInfo::RISCVGenInstrInfo' data-ref="_ZN4llvm17RISCVGenInstrInfoC1Eiiii" data-ref-filename="_ZN4llvm17RISCVGenInstrInfoC1Eiiii">(</a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::ADJCALLSTACKDOWN" title='llvm::RISCV::ADJCALLSTACKDOWN' data-ref="llvm::RISCV::ADJCALLSTACKDOWN" data-ref-filename="llvm..RISCV..ADJCALLSTACKDOWN">ADJCALLSTACKDOWN</a>, <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::ADJCALLSTACKUP" title='llvm::RISCV::ADJCALLSTACKUP' data-ref="llvm::RISCV::ADJCALLSTACKUP" data-ref-filename="llvm..RISCV..ADJCALLSTACKUP">ADJCALLSTACKUP</a>),</td></tr>
<tr><th id="37">37</th><td>      <a class="member field" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo::STI" title='llvm::RISCVInstrInfo::STI' data-ref="llvm::RISCVInstrInfo::STI" data-ref-filename="llvm..RISCVInstrInfo..STI">STI</a>(<a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>) {}</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><em>unsigned</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::RISCVInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm14RISCVInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm14RISCVInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="2MI" data-ref-filename="2MI">MI</dfn>,</td></tr>
<tr><th id="40">40</th><td>                                             <em>int</em> &amp;<dfn class="local col3 decl" id="3FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="3FrameIndex" data-ref-filename="3FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="41">41</th><td>  <b>switch</b> (<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="42">42</th><td>  <b>default</b>:</td></tr>
<tr><th id="43">43</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="44">44</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LB" title='llvm::RISCV::LB' data-ref="llvm::RISCV::LB" data-ref-filename="llvm..RISCV..LB">LB</a>:</td></tr>
<tr><th id="45">45</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LBU" title='llvm::RISCV::LBU' data-ref="llvm::RISCV::LBU" data-ref-filename="llvm..RISCV..LBU">LBU</a>:</td></tr>
<tr><th id="46">46</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LH" title='llvm::RISCV::LH' data-ref="llvm::RISCV::LH" data-ref-filename="llvm..RISCV..LH">LH</a>:</td></tr>
<tr><th id="47">47</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LHU" title='llvm::RISCV::LHU' data-ref="llvm::RISCV::LHU" data-ref-filename="llvm..RISCV..LHU">LHU</a>:</td></tr>
<tr><th id="48">48</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FLH" title='llvm::RISCV::FLH' data-ref="llvm::RISCV::FLH" data-ref-filename="llvm..RISCV..FLH">FLH</a>:</td></tr>
<tr><th id="49">49</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LW" title='llvm::RISCV::LW' data-ref="llvm::RISCV::LW" data-ref-filename="llvm..RISCV..LW">LW</a>:</td></tr>
<tr><th id="50">50</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FLW" title='llvm::RISCV::FLW' data-ref="llvm::RISCV::FLW" data-ref-filename="llvm..RISCV..FLW">FLW</a>:</td></tr>
<tr><th id="51">51</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LWU" title='llvm::RISCV::LWU' data-ref="llvm::RISCV::LWU" data-ref-filename="llvm..RISCV..LWU">LWU</a>:</td></tr>
<tr><th id="52">52</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LD" title='llvm::RISCV::LD' data-ref="llvm::RISCV::LD" data-ref-filename="llvm..RISCV..LD">LD</a>:</td></tr>
<tr><th id="53">53</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FLD" title='llvm::RISCV::FLD' data-ref="llvm::RISCV::FLD" data-ref-filename="llvm..RISCV..FLD">FLD</a>:</td></tr>
<tr><th id="54">54</th><td>    <b>break</b>;</td></tr>
<tr><th id="55">55</th><td>  }</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <b>if</b> (<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="58">58</th><td>      <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="59">59</th><td>    <a class="local col3 ref" href="#3FrameIndex" title='FrameIndex' data-ref="3FrameIndex" data-ref-filename="3FrameIndex">FrameIndex</a> = <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="60">60</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="61">61</th><td>  }</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="64">64</th><td>}</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><em>unsigned</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::RISCVInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm14RISCVInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm14RISCVInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="4MI" data-ref-filename="4MI">MI</dfn>,</td></tr>
<tr><th id="67">67</th><td>                                            <em>int</em> &amp;<dfn class="local col5 decl" id="5FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="5FrameIndex" data-ref-filename="5FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="68">68</th><td>  <b>switch</b> (<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="69">69</th><td>  <b>default</b>:</td></tr>
<tr><th id="70">70</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="71">71</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::SB" title='llvm::RISCV::SB' data-ref="llvm::RISCV::SB" data-ref-filename="llvm..RISCV..SB">SB</a>:</td></tr>
<tr><th id="72">72</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::SH" title='llvm::RISCV::SH' data-ref="llvm::RISCV::SH" data-ref-filename="llvm..RISCV..SH">SH</a>:</td></tr>
<tr><th id="73">73</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::SW" title='llvm::RISCV::SW' data-ref="llvm::RISCV::SW" data-ref-filename="llvm..RISCV..SW">SW</a>:</td></tr>
<tr><th id="74">74</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSH" title='llvm::RISCV::FSH' data-ref="llvm::RISCV::FSH" data-ref-filename="llvm..RISCV..FSH">FSH</a>:</td></tr>
<tr><th id="75">75</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSW" title='llvm::RISCV::FSW' data-ref="llvm::RISCV::FSW" data-ref-filename="llvm..RISCV..FSW">FSW</a>:</td></tr>
<tr><th id="76">76</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::SD" title='llvm::RISCV::SD' data-ref="llvm::RISCV::SD" data-ref-filename="llvm..RISCV..SD">SD</a>:</td></tr>
<tr><th id="77">77</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSD" title='llvm::RISCV::FSD' data-ref="llvm::RISCV::FSD" data-ref-filename="llvm..RISCV..FSD">FSD</a>:</td></tr>
<tr><th id="78">78</th><td>    <b>break</b>;</td></tr>
<tr><th id="79">79</th><td>  }</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <b>if</b> (<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="82">82</th><td>      <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="83">83</th><td>    <a class="local col5 ref" href="#5FrameIndex" title='FrameIndex' data-ref="5FrameIndex" data-ref-filename="5FrameIndex">FrameIndex</a> = <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="84">84</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="85">85</th><td>  }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="88">88</th><td>}</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><em>void</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::RISCVInstrInfo::copyPhysReg' data-ref="_ZNK4llvm14RISCVInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm14RISCVInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="6MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="6MBB" data-ref-filename="6MBB">MBB</dfn>,</td></tr>
<tr><th id="91">91</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="7MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="7MBBI" data-ref-filename="7MBBI">MBBI</dfn>,</td></tr>
<tr><th id="92">92</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="8DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="8DL" data-ref-filename="8DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="9DstReg" title='DstReg' data-type='llvm::MCRegister' data-ref="9DstReg" data-ref-filename="9DstReg">DstReg</dfn>,</td></tr>
<tr><th id="93">93</th><td>                                 <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="10SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="11KillSrc" title='KillSrc' data-type='bool' data-ref="11KillSrc" data-ref-filename="11KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="94">94</th><td>  <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRRegClass" title='llvm::RISCV::GPRRegClass' data-ref="llvm::RISCV::GPRRegClass" data-ref-filename="llvm..RISCV..GPRRegClass">GPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DstReg" title='DstReg' data-ref="9DstReg" data-ref-filename="9DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="95">95</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#6MBB" title='MBB' data-ref="6MBB" data-ref-filename="6MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#7MBBI" title='MBBI' data-ref="7MBBI" data-ref-filename="7MBBI">MBBI</a>, <a class="local col8 ref" href="#8DL" title='DL' data-ref="8DL" data-ref-filename="8DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::ADDI" title='llvm::RISCV::ADDI' data-ref="llvm::RISCV::ADDI" data-ref-filename="llvm..RISCV..ADDI">ADDI</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DstReg" title='DstReg' data-ref="9DstReg" data-ref-filename="9DstReg">DstReg</a>)</td></tr>
<tr><th id="96">96</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#11KillSrc" title='KillSrc' data-ref="11KillSrc" data-ref-filename="11KillSrc">KillSrc</a>))</td></tr>
<tr><th id="97">97</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="98">98</th><td>    <b>return</b>;</td></tr>
<tr><th id="99">99</th><td>  }</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <i>// FPR-&gt;FPR copies and VR-&gt;VR copies.</i></td></tr>
<tr><th id="102">102</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="12Opc" title='Opc' data-type='unsigned int' data-ref="12Opc" data-ref-filename="12Opc">Opc</dfn>;</td></tr>
<tr><th id="103">103</th><td>  <em>bool</em> <dfn class="local col3 decl" id="13IsScalableVector" title='IsScalableVector' data-type='bool' data-ref="13IsScalableVector" data-ref-filename="13IsScalableVector">IsScalableVector</dfn> = <b>false</b>;</td></tr>
<tr><th id="104">104</th><td>  <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR16RegClass" title='llvm::RISCV::FPR16RegClass' data-ref="llvm::RISCV::FPR16RegClass" data-ref-filename="llvm..RISCV..FPR16RegClass">FPR16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DstReg" title='DstReg' data-ref="9DstReg" data-ref-filename="9DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>))</td></tr>
<tr><th id="105">105</th><td>    <a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc" data-ref-filename="12Opc">Opc</a> = <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSGNJ_H" title='llvm::RISCV::FSGNJ_H' data-ref="llvm::RISCV::FSGNJ_H" data-ref-filename="llvm..RISCV..FSGNJ_H">FSGNJ_H</a>;</td></tr>
<tr><th id="106">106</th><td>  <b>else</b> <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR32RegClass" title='llvm::RISCV::FPR32RegClass' data-ref="llvm::RISCV::FPR32RegClass" data-ref-filename="llvm..RISCV..FPR32RegClass">FPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DstReg" title='DstReg' data-ref="9DstReg" data-ref-filename="9DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>))</td></tr>
<tr><th id="107">107</th><td>    <a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc" data-ref-filename="12Opc">Opc</a> = <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSGNJ_S" title='llvm::RISCV::FSGNJ_S' data-ref="llvm::RISCV::FSGNJ_S" data-ref-filename="llvm..RISCV..FSGNJ_S">FSGNJ_S</a>;</td></tr>
<tr><th id="108">108</th><td>  <b>else</b> <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR64RegClass" title='llvm::RISCV::FPR64RegClass' data-ref="llvm::RISCV::FPR64RegClass" data-ref-filename="llvm..RISCV..FPR64RegClass">FPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DstReg" title='DstReg' data-ref="9DstReg" data-ref-filename="9DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>))</td></tr>
<tr><th id="109">109</th><td>    <a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc" data-ref-filename="12Opc">Opc</a> = <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSGNJ_D" title='llvm::RISCV::FSGNJ_D' data-ref="llvm::RISCV::FSGNJ_D" data-ref-filename="llvm..RISCV..FSGNJ_D">FSGNJ_D</a>;</td></tr>
<tr><th id="110">110</th><td>  <b>else</b> <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::VRRegClass" title='llvm::RISCV::VRRegClass' data-ref="llvm::RISCV::VRRegClass" data-ref-filename="llvm..RISCV..VRRegClass">VRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DstReg" title='DstReg' data-ref="9DstReg" data-ref-filename="9DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="111">111</th><td>    <a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc" data-ref-filename="12Opc">Opc</a> = <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoVMV1R_V" title='llvm::RISCV::PseudoVMV1R_V' data-ref="llvm::RISCV::PseudoVMV1R_V" data-ref-filename="llvm..RISCV..PseudoVMV1R_V">PseudoVMV1R_V</a>;</td></tr>
<tr><th id="112">112</th><td>    <a class="local col3 ref" href="#13IsScalableVector" title='IsScalableVector' data-ref="13IsScalableVector" data-ref-filename="13IsScalableVector">IsScalableVector</a> = <b>true</b>;</td></tr>
<tr><th id="113">113</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::VRM2RegClass" title='llvm::RISCV::VRM2RegClass' data-ref="llvm::RISCV::VRM2RegClass" data-ref-filename="llvm..RISCV..VRM2RegClass">VRM2RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DstReg" title='DstReg' data-ref="9DstReg" data-ref-filename="9DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="114">114</th><td>    <a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc" data-ref-filename="12Opc">Opc</a> = <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoVMV2R_V" title='llvm::RISCV::PseudoVMV2R_V' data-ref="llvm::RISCV::PseudoVMV2R_V" data-ref-filename="llvm..RISCV..PseudoVMV2R_V">PseudoVMV2R_V</a>;</td></tr>
<tr><th id="115">115</th><td>    <a class="local col3 ref" href="#13IsScalableVector" title='IsScalableVector' data-ref="13IsScalableVector" data-ref-filename="13IsScalableVector">IsScalableVector</a> = <b>true</b>;</td></tr>
<tr><th id="116">116</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::VRM4RegClass" title='llvm::RISCV::VRM4RegClass' data-ref="llvm::RISCV::VRM4RegClass" data-ref-filename="llvm..RISCV..VRM4RegClass">VRM4RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DstReg" title='DstReg' data-ref="9DstReg" data-ref-filename="9DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="117">117</th><td>    <a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc" data-ref-filename="12Opc">Opc</a> = <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoVMV4R_V" title='llvm::RISCV::PseudoVMV4R_V' data-ref="llvm::RISCV::PseudoVMV4R_V" data-ref-filename="llvm..RISCV..PseudoVMV4R_V">PseudoVMV4R_V</a>;</td></tr>
<tr><th id="118">118</th><td>    <a class="local col3 ref" href="#13IsScalableVector" title='IsScalableVector' data-ref="13IsScalableVector" data-ref-filename="13IsScalableVector">IsScalableVector</a> = <b>true</b>;</td></tr>
<tr><th id="119">119</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::VRM8RegClass" title='llvm::RISCV::VRM8RegClass' data-ref="llvm::RISCV::VRM8RegClass" data-ref-filename="llvm..RISCV..VRM8RegClass">VRM8RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DstReg" title='DstReg' data-ref="9DstReg" data-ref-filename="9DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="120">120</th><td>    <a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc" data-ref-filename="12Opc">Opc</a> = <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoVMV8R_V" title='llvm::RISCV::PseudoVMV8R_V' data-ref="llvm::RISCV::PseudoVMV8R_V" data-ref-filename="llvm..RISCV..PseudoVMV8R_V">PseudoVMV8R_V</a>;</td></tr>
<tr><th id="121">121</th><td>    <a class="local col3 ref" href="#13IsScalableVector" title='IsScalableVector' data-ref="13IsScalableVector" data-ref-filename="13IsScalableVector">IsScalableVector</a> = <b>true</b>;</td></tr>
<tr><th id="122">122</th><td>  } <b>else</b></td></tr>
<tr><th id="123">123</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Impossible reg-to-reg copy"</q>);</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <b>if</b> (<a class="local col3 ref" href="#13IsScalableVector" title='IsScalableVector' data-ref="13IsScalableVector" data-ref-filename="13IsScalableVector">IsScalableVector</a>)</td></tr>
<tr><th id="126">126</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#6MBB" title='MBB' data-ref="6MBB" data-ref-filename="6MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#7MBBI" title='MBBI' data-ref="7MBBI" data-ref-filename="7MBBI">MBBI</a>, <a class="local col8 ref" href="#8DL" title='DL' data-ref="8DL" data-ref-filename="8DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc" data-ref-filename="12Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DstReg" title='DstReg' data-ref="9DstReg" data-ref-filename="9DstReg">DstReg</a>)</td></tr>
<tr><th id="127">127</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#11KillSrc" title='KillSrc' data-ref="11KillSrc" data-ref-filename="11KillSrc">KillSrc</a>));</td></tr>
<tr><th id="128">128</th><td>  <b>else</b></td></tr>
<tr><th id="129">129</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#6MBB" title='MBB' data-ref="6MBB" data-ref-filename="6MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#7MBBI" title='MBBI' data-ref="7MBBI" data-ref-filename="7MBBI">MBBI</a>, <a class="local col8 ref" href="#8DL" title='DL' data-ref="8DL" data-ref-filename="8DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc" data-ref-filename="12Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DstReg" title='DstReg' data-ref="9DstReg" data-ref-filename="9DstReg">DstReg</a>)</td></tr>
<tr><th id="130">130</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#11KillSrc" title='KillSrc' data-ref="11KillSrc" data-ref-filename="11KillSrc">KillSrc</a>))</td></tr>
<tr><th id="131">131</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#11KillSrc" title='KillSrc' data-ref="11KillSrc" data-ref-filename="11KillSrc">KillSrc</a>));</td></tr>
<tr><th id="132">132</th><td>}</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><em>void</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19T7708132" title='llvm::RISCVInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm14RISCVInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19T7708132" data-ref-filename="_ZNK4llvm14RISCVInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19T7708132">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="14MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="14MBB" data-ref-filename="14MBB">MBB</dfn>,</td></tr>
<tr><th id="135">135</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="15I" title='I' data-type='MachineBasicBlock::iterator' data-ref="15I" data-ref-filename="15I">I</dfn>,</td></tr>
<tr><th id="136">136</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="16SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="16SrcReg" data-ref-filename="16SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col7 decl" id="17IsKill" title='IsKill' data-type='bool' data-ref="17IsKill" data-ref-filename="17IsKill">IsKill</dfn>, <em>int</em> <dfn class="local col8 decl" id="18FI" title='FI' data-type='int' data-ref="18FI" data-ref-filename="18FI">FI</dfn>,</td></tr>
<tr><th id="137">137</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="19RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="19RC" data-ref-filename="19RC">RC</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="20TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="20TRI" data-ref-filename="20TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col1 decl" id="21DL" title='DL' data-type='llvm::DebugLoc' data-ref="21DL" data-ref-filename="21DL">DL</dfn>;</td></tr>
<tr><th id="140">140</th><td>  <b>if</b> (<a class="local col5 ref" href="#15I" title='I' data-ref="15I" data-ref-filename="15I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#14MBB" title='MBB' data-ref="14MBB" data-ref-filename="14MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="141">141</th><td>    <a class="local col1 ref" href="#21DL" title='DL' data-ref="21DL" data-ref-filename="21DL">DL</a> <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_" data-ref-filename="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col5 ref" href="#15I" title='I' data-ref="15I" data-ref-filename="15I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="22MF" title='MF' data-type='llvm::MachineFunction *' data-ref="22MF" data-ref-filename="22MF">MF</dfn> = <a class="local col4 ref" href="#14MBB" title='MBB' data-ref="14MBB" data-ref-filename="14MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="144">144</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="23MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="23MFI" data-ref-filename="23MFI">MFI</dfn> = <a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF" data-ref-filename="22MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="145">145</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="24MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="24MMO" data-ref-filename="24MMO">MMO</dfn> = <a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF" data-ref-filename="22MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="146">146</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF" data-ref-filename="22MF">MF</a></span>, <a class="local col8 ref" href="#18FI" title='FI' data-ref="18FI" data-ref-filename="18FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>,</td></tr>
<tr><th id="147">147</th><td>      <a class="local col3 ref" href="#23MFI" title='MFI' data-ref="23MFI" data-ref-filename="23MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col8 ref" href="#18FI" title='FI' data-ref="18FI" data-ref-filename="18FI">FI</a>), <a class="local col3 ref" href="#23MFI" title='MFI' data-ref="23MFI" data-ref-filename="23MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col8 ref" href="#18FI" title='FI' data-ref="18FI" data-ref-filename="18FI">FI</a>));</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25Opcode" title='Opcode' data-type='unsigned int' data-ref="25Opcode" data-ref-filename="25Opcode">Opcode</dfn>;</td></tr>
<tr><th id="150">150</th><td>  <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRRegClass" title='llvm::RISCV::GPRRegClass' data-ref="llvm::RISCV::GPRRegClass" data-ref-filename="llvm..RISCV..GPRRegClass">GPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#19RC" title='RC' data-ref="19RC" data-ref-filename="19RC">RC</a>))</td></tr>
<tr><th id="151">151</th><td>    <a class="local col5 ref" href="#25Opcode" title='Opcode' data-ref="25Opcode" data-ref-filename="25Opcode">Opcode</a> = <a class="local col0 ref" href="#20TRI" title='TRI' data-ref="20TRI" data-ref-filename="20TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRRegClass" title='llvm::RISCV::GPRRegClass' data-ref="llvm::RISCV::GPRRegClass" data-ref-filename="llvm..RISCV..GPRRegClass">GPRRegClass</a>) == <var>32</var> ?</td></tr>
<tr><th id="152">152</th><td>             <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::SW" title='llvm::RISCV::SW' data-ref="llvm::RISCV::SW" data-ref-filename="llvm..RISCV..SW">SW</a> : <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::SD" title='llvm::RISCV::SD' data-ref="llvm::RISCV::SD" data-ref-filename="llvm..RISCV..SD">SD</a>;</td></tr>
<tr><th id="153">153</th><td>  <b>else</b> <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR16RegClass" title='llvm::RISCV::FPR16RegClass' data-ref="llvm::RISCV::FPR16RegClass" data-ref-filename="llvm..RISCV..FPR16RegClass">FPR16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#19RC" title='RC' data-ref="19RC" data-ref-filename="19RC">RC</a>))</td></tr>
<tr><th id="154">154</th><td>    <a class="local col5 ref" href="#25Opcode" title='Opcode' data-ref="25Opcode" data-ref-filename="25Opcode">Opcode</a> = <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSH" title='llvm::RISCV::FSH' data-ref="llvm::RISCV::FSH" data-ref-filename="llvm..RISCV..FSH">FSH</a>;</td></tr>
<tr><th id="155">155</th><td>  <b>else</b> <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR32RegClass" title='llvm::RISCV::FPR32RegClass' data-ref="llvm::RISCV::FPR32RegClass" data-ref-filename="llvm..RISCV..FPR32RegClass">FPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#19RC" title='RC' data-ref="19RC" data-ref-filename="19RC">RC</a>))</td></tr>
<tr><th id="156">156</th><td>    <a class="local col5 ref" href="#25Opcode" title='Opcode' data-ref="25Opcode" data-ref-filename="25Opcode">Opcode</a> = <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSW" title='llvm::RISCV::FSW' data-ref="llvm::RISCV::FSW" data-ref-filename="llvm..RISCV..FSW">FSW</a>;</td></tr>
<tr><th id="157">157</th><td>  <b>else</b> <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR64RegClass" title='llvm::RISCV::FPR64RegClass' data-ref="llvm::RISCV::FPR64RegClass" data-ref-filename="llvm..RISCV..FPR64RegClass">FPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#19RC" title='RC' data-ref="19RC" data-ref-filename="19RC">RC</a>))</td></tr>
<tr><th id="158">158</th><td>    <a class="local col5 ref" href="#25Opcode" title='Opcode' data-ref="25Opcode" data-ref-filename="25Opcode">Opcode</a> = <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSD" title='llvm::RISCV::FSD' data-ref="llvm::RISCV::FSD" data-ref-filename="llvm..RISCV..FSD">FSD</a>;</td></tr>
<tr><th id="159">159</th><td>  <b>else</b></td></tr>
<tr><th id="160">160</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Can't store this register to stack slot"</q>);</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#14MBB" title='MBB' data-ref="14MBB" data-ref-filename="14MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#15I" title='I' data-ref="15I" data-ref-filename="15I">I</a>, <a class="local col1 ref" href="#21DL" title='DL' data-ref="21DL" data-ref-filename="21DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#25Opcode" title='Opcode' data-ref="25Opcode" data-ref-filename="25Opcode">Opcode</a>))</td></tr>
<tr><th id="163">163</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#16SrcReg" title='SrcReg' data-ref="16SrcReg" data-ref-filename="16SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#17IsKill" title='IsKill' data-ref="17IsKill" data-ref-filename="17IsKill">IsKill</a>))</td></tr>
<tr><th id="164">164</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col8 ref" href="#18FI" title='FI' data-ref="18FI" data-ref-filename="18FI">FI</a>)</td></tr>
<tr><th id="165">165</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="166">166</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col4 ref" href="#24MMO" title='MMO' data-ref="24MMO" data-ref-filename="24MMO">MMO</a>);</td></tr>
<tr><th id="167">167</th><td>}</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><em>void</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19T10987319" title='llvm::RISCVInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm14RISCVInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19T10987319" data-ref-filename="_ZNK4llvm14RISCVInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19T10987319">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="26MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="26MBB" data-ref-filename="26MBB">MBB</dfn>,</td></tr>
<tr><th id="170">170</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="27I" title='I' data-type='MachineBasicBlock::iterator' data-ref="27I" data-ref-filename="27I">I</dfn>,</td></tr>
<tr><th id="171">171</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="28DstReg" title='DstReg' data-type='llvm::Register' data-ref="28DstReg" data-ref-filename="28DstReg">DstReg</dfn>, <em>int</em> <dfn class="local col9 decl" id="29FI" title='FI' data-type='int' data-ref="29FI" data-ref-filename="29FI">FI</dfn>,</td></tr>
<tr><th id="172">172</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="30RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="30RC" data-ref-filename="30RC">RC</dfn>,</td></tr>
<tr><th id="173">173</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="31TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="31TRI" data-ref-filename="31TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="174">174</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col2 decl" id="32DL" title='DL' data-type='llvm::DebugLoc' data-ref="32DL" data-ref-filename="32DL">DL</dfn>;</td></tr>
<tr><th id="175">175</th><td>  <b>if</b> (<a class="local col7 ref" href="#27I" title='I' data-ref="27I" data-ref-filename="27I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#26MBB" title='MBB' data-ref="26MBB" data-ref-filename="26MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="176">176</th><td>    <a class="local col2 ref" href="#32DL" title='DL' data-ref="32DL" data-ref-filename="32DL">DL</a> <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_" data-ref-filename="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col7 ref" href="#27I" title='I' data-ref="27I" data-ref-filename="27I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="33MF" title='MF' data-type='llvm::MachineFunction *' data-ref="33MF" data-ref-filename="33MF">MF</dfn> = <a class="local col6 ref" href="#26MBB" title='MBB' data-ref="26MBB" data-ref-filename="26MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="179">179</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="34MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="34MFI" data-ref-filename="34MFI">MFI</dfn> = <a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF" data-ref-filename="33MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="180">180</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="35MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="35MMO" data-ref-filename="35MMO">MMO</dfn> = <a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF" data-ref-filename="33MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="181">181</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF" data-ref-filename="33MF">MF</a></span>, <a class="local col9 ref" href="#29FI" title='FI' data-ref="29FI" data-ref-filename="29FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a>,</td></tr>
<tr><th id="182">182</th><td>      <a class="local col4 ref" href="#34MFI" title='MFI' data-ref="34MFI" data-ref-filename="34MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col9 ref" href="#29FI" title='FI' data-ref="29FI" data-ref-filename="29FI">FI</a>), <a class="local col4 ref" href="#34MFI" title='MFI' data-ref="34MFI" data-ref-filename="34MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col9 ref" href="#29FI" title='FI' data-ref="29FI" data-ref-filename="29FI">FI</a>));</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="36Opcode" title='Opcode' data-type='unsigned int' data-ref="36Opcode" data-ref-filename="36Opcode">Opcode</dfn>;</td></tr>
<tr><th id="185">185</th><td>  <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRRegClass" title='llvm::RISCV::GPRRegClass' data-ref="llvm::RISCV::GPRRegClass" data-ref-filename="llvm..RISCV..GPRRegClass">GPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC" data-ref-filename="30RC">RC</a>))</td></tr>
<tr><th id="186">186</th><td>    <a class="local col6 ref" href="#36Opcode" title='Opcode' data-ref="36Opcode" data-ref-filename="36Opcode">Opcode</a> = <a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI" data-ref-filename="31TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRRegClass" title='llvm::RISCV::GPRRegClass' data-ref="llvm::RISCV::GPRRegClass" data-ref-filename="llvm..RISCV..GPRRegClass">GPRRegClass</a>) == <var>32</var> ?</td></tr>
<tr><th id="187">187</th><td>             <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LW" title='llvm::RISCV::LW' data-ref="llvm::RISCV::LW" data-ref-filename="llvm..RISCV..LW">LW</a> : <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LD" title='llvm::RISCV::LD' data-ref="llvm::RISCV::LD" data-ref-filename="llvm..RISCV..LD">LD</a>;</td></tr>
<tr><th id="188">188</th><td>  <b>else</b> <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR16RegClass" title='llvm::RISCV::FPR16RegClass' data-ref="llvm::RISCV::FPR16RegClass" data-ref-filename="llvm..RISCV..FPR16RegClass">FPR16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC" data-ref-filename="30RC">RC</a>))</td></tr>
<tr><th id="189">189</th><td>    <a class="local col6 ref" href="#36Opcode" title='Opcode' data-ref="36Opcode" data-ref-filename="36Opcode">Opcode</a> = <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FLH" title='llvm::RISCV::FLH' data-ref="llvm::RISCV::FLH" data-ref-filename="llvm..RISCV..FLH">FLH</a>;</td></tr>
<tr><th id="190">190</th><td>  <b>else</b> <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR32RegClass" title='llvm::RISCV::FPR32RegClass' data-ref="llvm::RISCV::FPR32RegClass" data-ref-filename="llvm..RISCV..FPR32RegClass">FPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC" data-ref-filename="30RC">RC</a>))</td></tr>
<tr><th id="191">191</th><td>    <a class="local col6 ref" href="#36Opcode" title='Opcode' data-ref="36Opcode" data-ref-filename="36Opcode">Opcode</a> = <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FLW" title='llvm::RISCV::FLW' data-ref="llvm::RISCV::FLW" data-ref-filename="llvm..RISCV..FLW">FLW</a>;</td></tr>
<tr><th id="192">192</th><td>  <b>else</b> <b>if</b> (<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::FPR64RegClass" title='llvm::RISCV::FPR64RegClass' data-ref="llvm::RISCV::FPR64RegClass" data-ref-filename="llvm..RISCV..FPR64RegClass">FPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC" data-ref-filename="30RC">RC</a>))</td></tr>
<tr><th id="193">193</th><td>    <a class="local col6 ref" href="#36Opcode" title='Opcode' data-ref="36Opcode" data-ref-filename="36Opcode">Opcode</a> = <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FLD" title='llvm::RISCV::FLD' data-ref="llvm::RISCV::FLD" data-ref-filename="llvm..RISCV..FLD">FLD</a>;</td></tr>
<tr><th id="194">194</th><td>  <b>else</b></td></tr>
<tr><th id="195">195</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Can't load this register from stack slot"</q>);</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#26MBB" title='MBB' data-ref="26MBB" data-ref-filename="26MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#27I" title='I' data-ref="27I" data-ref-filename="27I">I</a>, <a class="local col2 ref" href="#32DL" title='DL' data-ref="32DL" data-ref-filename="32DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#36Opcode" title='Opcode' data-ref="36Opcode" data-ref-filename="36Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#28DstReg" title='DstReg' data-ref="28DstReg" data-ref-filename="28DstReg">DstReg</a>)</td></tr>
<tr><th id="198">198</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col9 ref" href="#29FI" title='FI' data-ref="29FI" data-ref-filename="29FI">FI</a>)</td></tr>
<tr><th id="199">199</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="200">200</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col5 ref" href="#35MMO" title='MMO' data-ref="35MMO" data-ref-filename="35MMO">MMO</a>);</td></tr>
<tr><th id="201">201</th><td>}</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><em>void</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14RISCVInstrInfo6movImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEmNS4_6MIFlagE" title='llvm::RISCVInstrInfo::movImm' data-ref="_ZNK4llvm14RISCVInstrInfo6movImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEmNS4_6MIFlagE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo6movImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEmNS4_6MIFlagE">movImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="37MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="37MBB" data-ref-filename="37MBB">MBB</dfn>,</td></tr>
<tr><th id="204">204</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="38MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="38MBBI" data-ref-filename="38MBBI">MBBI</dfn>,</td></tr>
<tr><th id="205">205</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="39DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="39DL" data-ref-filename="39DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="40DstReg" title='DstReg' data-type='llvm::Register' data-ref="40DstReg" data-ref-filename="40DstReg">DstReg</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="41Val" title='Val' data-type='uint64_t' data-ref="41Val" data-ref-filename="41Val">Val</dfn>,</td></tr>
<tr><th id="206">206</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a> <dfn class="local col2 decl" id="42Flag" title='Flag' data-type='MachineInstr::MIFlag' data-ref="42Flag" data-ref-filename="42Flag">Flag</dfn>) <em>const</em> {</td></tr>
<tr><th id="207">207</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="43MF" title='MF' data-type='llvm::MachineFunction *' data-ref="43MF" data-ref-filename="43MF">MF</dfn> = <a class="local col7 ref" href="#37MBB" title='MBB' data-ref="37MBB" data-ref-filename="37MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="208">208</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="44MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="44MRI" data-ref-filename="44MRI">MRI</dfn> = <a class="local col3 ref" href="#43MF" title='MF' data-ref="43MF" data-ref-filename="43MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="209">209</th><td>  <em>bool</em> <dfn class="local col5 decl" id="45IsRV64" title='IsRV64' data-type='bool' data-ref="45IsRV64" data-ref-filename="45IsRV64">IsRV64</dfn> = <a class="local col3 ref" href="#43MF" title='MF' data-ref="43MF" data-ref-filename="43MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="RISCVSubtarget.h.html#llvm::RISCVSubtarget" title='llvm::RISCVSubtarget' data-ref="llvm::RISCVSubtarget" data-ref-filename="llvm..RISCVSubtarget">RISCVSubtarget</a>&gt;().<a class="ref fn" href="RISCVSubtarget.h.html#_ZNK4llvm14RISCVSubtarget7is64BitEv" title='llvm::RISCVSubtarget::is64Bit' data-ref="_ZNK4llvm14RISCVSubtarget7is64BitEv" data-ref-filename="_ZNK4llvm14RISCVSubtarget7is64BitEv">is64Bit</a>();</td></tr>
<tr><th id="210">210</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="46SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="46SrcReg" data-ref-filename="46SrcReg">SrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>;</td></tr>
<tr><th id="211">211</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="47Result" title='Result' data-type='llvm::Register' data-ref="47Result" data-ref-filename="47Result">Result</dfn> = <a class="local col4 ref" href="#44MRI" title='MRI' data-ref="44MRI" data-ref-filename="44MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRRegClass" title='llvm::RISCV::GPRRegClass' data-ref="llvm::RISCV::GPRRegClass" data-ref-filename="llvm..RISCV..GPRRegClass">GPRRegClass</a>);</td></tr>
<tr><th id="212">212</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="48Num" title='Num' data-type='unsigned int' data-ref="48Num" data-ref-filename="48Num">Num</dfn> = <var>0</var>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <b>if</b> (!<a class="local col5 ref" href="#45IsRV64" title='IsRV64' data-ref="45IsRV64" data-ref-filename="45IsRV64">IsRV64</a> &amp;&amp; !<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(<a class="local col1 ref" href="#41Val" title='Val' data-ref="41Val" data-ref-filename="41Val">Val</a>))</td></tr>
<tr><th id="215">215</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Should only materialize 32-bit constants for RV32"</q>);</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <span class="namespace">RISCVMatInt::</span><a class="typedef" href="MCTargetDesc/RISCVMatInt.h.html#llvm::RISCVMatInt::InstSeq" title='llvm::RISCVMatInt::InstSeq' data-type='SmallVector&lt;llvm::RISCVMatInt::Inst, 8&gt;' data-ref="llvm::RISCVMatInt::InstSeq" data-ref-filename="llvm..RISCVMatInt..InstSeq">InstSeq</a> <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="49Seq" title='Seq' data-type='RISCVMatInt::InstSeq' data-ref="49Seq" data-ref-filename="49Seq">Seq</dfn>;</td></tr>
<tr><th id="218">218</th><td>  <span class="namespace">RISCVMatInt::</span><a class="ref fn" href="MCTargetDesc/RISCVMatInt.h.html#_ZN4llvm11RISCVMatInt15generateInstSeqElbRNS_11SmallVectorINS0_4InstELj8EEE" title='llvm::RISCVMatInt::generateInstSeq' data-ref="_ZN4llvm11RISCVMatInt15generateInstSeqElbRNS_11SmallVectorINS0_4InstELj8EEE" data-ref-filename="_ZN4llvm11RISCVMatInt15generateInstSeqElbRNS_11SmallVectorINS0_4InstELj8EEE">generateInstSeq</a>(<a class="local col1 ref" href="#41Val" title='Val' data-ref="41Val" data-ref-filename="41Val">Val</a>, <a class="local col5 ref" href="#45IsRV64" title='IsRV64' data-ref="45IsRV64" data-ref-filename="45IsRV64">IsRV64</a>, <span class='refarg'><a class="local col9 ref" href="#49Seq" title='Seq' data-ref="49Seq" data-ref-filename="49Seq">Seq</a></span>);</td></tr>
<tr><th id="219">219</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Seq.size() &gt; <var>0</var>);</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <b>for</b> (<span class="namespace">RISCVMatInt::</span><a class="type" href="MCTargetDesc/RISCVMatInt.h.html#llvm::RISCVMatInt::Inst" title='llvm::RISCVMatInt::Inst' data-ref="llvm::RISCVMatInt::Inst" data-ref-filename="llvm..RISCVMatInt..Inst">Inst</a> &amp;<dfn class="local col0 decl" id="50Inst" title='Inst' data-type='RISCVMatInt::Inst &amp;' data-ref="50Inst" data-ref-filename="50Inst">Inst</dfn> : <a class="local col9 ref" href="#49Seq" title='Seq' data-ref="49Seq" data-ref-filename="49Seq">Seq</a>) {</td></tr>
<tr><th id="222">222</th><td>    <i>// Write the final result to DstReg if it's the last instruction in the Seq.</i></td></tr>
<tr><th id="223">223</th><td><i>    // Otherwise, write the result to the temp register.</i></td></tr>
<tr><th id="224">224</th><td>    <b>if</b> (++<a class="local col8 ref" href="#48Num" title='Num' data-ref="48Num" data-ref-filename="48Num">Num</a> == <a class="local col9 ref" href="#49Seq" title='Seq' data-ref="49Seq" data-ref-filename="49Seq">Seq</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>())</td></tr>
<tr><th id="225">225</th><td>      <a class="local col7 ref" href="#47Result" title='Result' data-ref="47Result" data-ref-filename="47Result">Result</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col0 ref" href="#40DstReg" title='DstReg' data-ref="40DstReg" data-ref-filename="40DstReg">DstReg</a>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>    <b>if</b> (<a class="local col0 ref" href="#50Inst" title='Inst' data-ref="50Inst" data-ref-filename="50Inst">Inst</a>.<a class="ref field" href="MCTargetDesc/RISCVMatInt.h.html#llvm::RISCVMatInt::Inst::Opc" title='llvm::RISCVMatInt::Inst::Opc' data-ref="llvm::RISCVMatInt::Inst::Opc" data-ref-filename="llvm..RISCVMatInt..Inst..Opc">Opc</a> == <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LUI" title='llvm::RISCV::LUI' data-ref="llvm::RISCV::LUI" data-ref-filename="llvm..RISCV..LUI">LUI</a>) {</td></tr>
<tr><th id="228">228</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#37MBB" title='MBB' data-ref="37MBB" data-ref-filename="37MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#38MBBI" title='MBBI' data-ref="38MBBI" data-ref-filename="38MBBI">MBBI</a>, <a class="local col9 ref" href="#39DL" title='DL' data-ref="39DL" data-ref-filename="39DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LUI" title='llvm::RISCV::LUI' data-ref="llvm::RISCV::LUI" data-ref-filename="llvm..RISCV..LUI">LUI</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#47Result" title='Result' data-ref="47Result" data-ref-filename="47Result">Result</a>)</td></tr>
<tr><th id="229">229</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#50Inst" title='Inst' data-ref="50Inst" data-ref-filename="50Inst">Inst</a>.<a class="ref field" href="MCTargetDesc/RISCVMatInt.h.html#llvm::RISCVMatInt::Inst::Imm" title='llvm::RISCVMatInt::Inst::Imm' data-ref="llvm::RISCVMatInt::Inst::Imm" data-ref-filename="llvm..RISCVMatInt..Inst..Imm">Imm</a>)</td></tr>
<tr><th id="230">230</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="local col2 ref" href="#42Flag" title='Flag' data-ref="42Flag" data-ref-filename="42Flag">Flag</a>);</td></tr>
<tr><th id="231">231</th><td>    } <b>else</b> {</td></tr>
<tr><th id="232">232</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#37MBB" title='MBB' data-ref="37MBB" data-ref-filename="37MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#38MBBI" title='MBBI' data-ref="38MBBI" data-ref-filename="38MBBI">MBBI</a>, <a class="local col9 ref" href="#39DL" title='DL' data-ref="39DL" data-ref-filename="39DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#50Inst" title='Inst' data-ref="50Inst" data-ref-filename="50Inst">Inst</a>.<a class="ref field" href="MCTargetDesc/RISCVMatInt.h.html#llvm::RISCVMatInt::Inst::Opc" title='llvm::RISCVMatInt::Inst::Opc' data-ref="llvm::RISCVMatInt::Inst::Opc" data-ref-filename="llvm..RISCVMatInt..Inst..Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#47Result" title='Result' data-ref="47Result" data-ref-filename="47Result">Result</a>)</td></tr>
<tr><th id="233">233</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#46SrcReg" title='SrcReg' data-ref="46SrcReg" data-ref-filename="46SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="234">234</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#50Inst" title='Inst' data-ref="50Inst" data-ref-filename="50Inst">Inst</a>.<a class="ref field" href="MCTargetDesc/RISCVMatInt.h.html#llvm::RISCVMatInt::Inst::Imm" title='llvm::RISCVMatInt::Inst::Imm' data-ref="llvm::RISCVMatInt::Inst::Imm" data-ref-filename="llvm..RISCVMatInt..Inst..Imm">Imm</a>)</td></tr>
<tr><th id="235">235</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" title='llvm::MachineInstrBuilder::setMIFlag' data-ref="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder9setMIFlagENS_12MachineInstr6MIFlagE">setMIFlag</a>(<a class="local col2 ref" href="#42Flag" title='Flag' data-ref="42Flag" data-ref-filename="42Flag">Flag</a>);</td></tr>
<tr><th id="236">236</th><td>    }</td></tr>
<tr><th id="237">237</th><td>    <i>// Only the first instruction has X0 as its source.</i></td></tr>
<tr><th id="238">238</th><td>    <a class="local col6 ref" href="#46SrcReg" title='SrcReg' data-ref="46SrcReg" data-ref-filename="46SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col7 ref" href="#47Result" title='Result' data-ref="47Result" data-ref-filename="47Result">Result</a>;</td></tr>
<tr><th id="239">239</th><td>  }</td></tr>
<tr><th id="240">240</th><td>}</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><i  data-doc="_ZL15parseCondBranchRN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">// The contents of values added to Cond are not examined outside of</i></td></tr>
<tr><th id="243">243</th><td><i  data-doc="_ZL15parseCondBranchRN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">// RISCVInstrInfo, giving us flexibility in what to push to it. For RISCV, we</i></td></tr>
<tr><th id="244">244</th><td><i  data-doc="_ZL15parseCondBranchRN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">// push BranchOpcode, Reg1, Reg2.</i></td></tr>
<tr><th id="245">245</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL15parseCondBranchRN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='parseCondBranch' data-type='void parseCondBranch(llvm::MachineInstr &amp; LastInst, llvm::MachineBasicBlock *&amp; Target, SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp; Cond)' data-ref="_ZL15parseCondBranchRN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZL15parseCondBranchRN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">parseCondBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="51LastInst" title='LastInst' data-type='llvm::MachineInstr &amp;' data-ref="51LastInst" data-ref-filename="51LastInst">LastInst</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col2 decl" id="52Target" title='Target' data-type='llvm::MachineBasicBlock *&amp;' data-ref="52Target" data-ref-filename="52Target">Target</dfn>,</td></tr>
<tr><th id="246">246</th><td>                            <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col3 decl" id="53Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="53Cond" data-ref-filename="53Cond">Cond</dfn>) {</td></tr>
<tr><th id="247">247</th><td>  <i>// Block ends with fall-through condbranch.</i></td></tr>
<tr><th id="248">248</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LastInst.getDesc().isConditionalBranch() &amp;&amp;</td></tr>
<tr><th id="249">249</th><td>         <q>"Unknown conditional branch"</q>);</td></tr>
<tr><th id="250">250</th><td>  <a class="local col2 ref" href="#52Target" title='Target' data-ref="52Target" data-ref-filename="52Target">Target</a> = <a class="local col1 ref" href="#51LastInst" title='LastInst' data-ref="51LastInst" data-ref-filename="51LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="251">251</th><td>  <a class="local col3 ref" href="#53Cond" title='Cond' data-ref="53Cond" data-ref-filename="53Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col1 ref" href="#51LastInst" title='LastInst' data-ref="51LastInst" data-ref-filename="51LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="252">252</th><td>  <a class="local col3 ref" href="#53Cond" title='Cond' data-ref="53Cond" data-ref-filename="53Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col1 ref" href="#51LastInst" title='LastInst' data-ref="51LastInst" data-ref-filename="51LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="253">253</th><td>  <a class="local col3 ref" href="#53Cond" title='Cond' data-ref="53Cond" data-ref-filename="53Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col1 ref" href="#51LastInst" title='LastInst' data-ref="51LastInst" data-ref-filename="51LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="254">254</th><td>}</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL23getOppositeBranchOpcodei" title='getOppositeBranchOpcode' data-type='unsigned int getOppositeBranchOpcode(int Opc)' data-ref="_ZL23getOppositeBranchOpcodei" data-ref-filename="_ZL23getOppositeBranchOpcodei">getOppositeBranchOpcode</dfn>(<em>int</em> <dfn class="local col4 decl" id="54Opc" title='Opc' data-type='int' data-ref="54Opc" data-ref-filename="54Opc">Opc</dfn>) {</td></tr>
<tr><th id="257">257</th><td>  <b>switch</b> (<a class="local col4 ref" href="#54Opc" title='Opc' data-ref="54Opc" data-ref-filename="54Opc">Opc</a>) {</td></tr>
<tr><th id="258">258</th><td>  <b>default</b>:</td></tr>
<tr><th id="259">259</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognized conditional branch"</q>);</td></tr>
<tr><th id="260">260</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BEQ" title='llvm::RISCV::BEQ' data-ref="llvm::RISCV::BEQ" data-ref-filename="llvm..RISCV..BEQ">BEQ</a>:</td></tr>
<tr><th id="261">261</th><td>    <b>return</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BNE" title='llvm::RISCV::BNE' data-ref="llvm::RISCV::BNE" data-ref-filename="llvm..RISCV..BNE">BNE</a>;</td></tr>
<tr><th id="262">262</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BNE" title='llvm::RISCV::BNE' data-ref="llvm::RISCV::BNE" data-ref-filename="llvm..RISCV..BNE">BNE</a>:</td></tr>
<tr><th id="263">263</th><td>    <b>return</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BEQ" title='llvm::RISCV::BEQ' data-ref="llvm::RISCV::BEQ" data-ref-filename="llvm..RISCV..BEQ">BEQ</a>;</td></tr>
<tr><th id="264">264</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BLT" title='llvm::RISCV::BLT' data-ref="llvm::RISCV::BLT" data-ref-filename="llvm..RISCV..BLT">BLT</a>:</td></tr>
<tr><th id="265">265</th><td>    <b>return</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BGE" title='llvm::RISCV::BGE' data-ref="llvm::RISCV::BGE" data-ref-filename="llvm..RISCV..BGE">BGE</a>;</td></tr>
<tr><th id="266">266</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BGE" title='llvm::RISCV::BGE' data-ref="llvm::RISCV::BGE" data-ref-filename="llvm..RISCV..BGE">BGE</a>:</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BLT" title='llvm::RISCV::BLT' data-ref="llvm::RISCV::BLT" data-ref-filename="llvm..RISCV..BLT">BLT</a>;</td></tr>
<tr><th id="268">268</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BLTU" title='llvm::RISCV::BLTU' data-ref="llvm::RISCV::BLTU" data-ref-filename="llvm..RISCV..BLTU">BLTU</a>:</td></tr>
<tr><th id="269">269</th><td>    <b>return</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BGEU" title='llvm::RISCV::BGEU' data-ref="llvm::RISCV::BGEU" data-ref-filename="llvm..RISCV..BGEU">BGEU</a>;</td></tr>
<tr><th id="270">270</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BGEU" title='llvm::RISCV::BGEU' data-ref="llvm::RISCV::BGEU" data-ref-filename="llvm..RISCV..BGEU">BGEU</a>:</td></tr>
<tr><th id="271">271</th><td>    <b>return</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BLTU" title='llvm::RISCV::BLTU' data-ref="llvm::RISCV::BLTU" data-ref-filename="llvm..RISCV..BLTU">BLTU</a>;</td></tr>
<tr><th id="272">272</th><td>  }</td></tr>
<tr><th id="273">273</th><td>}</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><em>bool</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::RISCVInstrInfo::analyzeBranch' data-ref="_ZNK4llvm14RISCVInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm14RISCVInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="55MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="55MBB" data-ref-filename="55MBB">MBB</dfn>,</td></tr>
<tr><th id="276">276</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="56TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="56TBB" data-ref-filename="56TBB">TBB</dfn>,</td></tr>
<tr><th id="277">277</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="57FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="57FBB" data-ref-filename="57FBB">FBB</dfn>,</td></tr>
<tr><th id="278">278</th><td>                                   <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="58Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="58Cond" data-ref-filename="58Cond">Cond</dfn>,</td></tr>
<tr><th id="279">279</th><td>                                   <em>bool</em> <dfn class="local col9 decl" id="59AllowModify" title='AllowModify' data-type='bool' data-ref="59AllowModify" data-ref-filename="59AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="280">280</th><td>  <a class="local col6 ref" href="#56TBB" title='TBB' data-ref="56TBB" data-ref-filename="56TBB">TBB</a> = <a class="local col7 ref" href="#57FBB" title='FBB' data-ref="57FBB" data-ref-filename="57FBB">FBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="281">281</th><td>  <a class="local col8 ref" href="#58Cond" title='Cond' data-ref="58Cond" data-ref-filename="58Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <i>// If the block has no terminators, it just falls into the block after it.</i></td></tr>
<tr><th id="284">284</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="60I" title='I' data-type='MachineBasicBlock::iterator' data-ref="60I" data-ref-filename="60I">I</dfn> = <a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB" data-ref-filename="55MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" data-ref-filename="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB" data-ref-filename="55MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() || !<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a>))</td></tr>
<tr><th id="286">286</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <i>// Count the number of terminators and find the first unconditional or</i></td></tr>
<tr><th id="289">289</th><td><i>  // indirect branch.</i></td></tr>
<tr><th id="290">290</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="61FirstUncondOrIndirectBr" title='FirstUncondOrIndirectBr' data-type='MachineBasicBlock::iterator' data-ref="61FirstUncondOrIndirectBr" data-ref-filename="61FirstUncondOrIndirectBr">FirstUncondOrIndirectBr</dfn> = <a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB" data-ref-filename="55MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="291">291</th><td>  <em>int</em> <dfn class="local col2 decl" id="62NumTerminators" title='NumTerminators' data-type='int' data-ref="62NumTerminators" data-ref-filename="62NumTerminators">NumTerminators</dfn> = <var>0</var>;</td></tr>
<tr><th id="292">292</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="63J" title='J' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="63J" data-ref-filename="63J">J</dfn> = <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" title='llvm::MachineInstrBundleIterator::getReverse' data-ref="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv">getReverse</a>(); <a class="local col3 ref" href="#63J" title='J' data-ref="63J" data-ref-filename="63J">J</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB" data-ref-filename="55MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>() &amp;&amp; <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#63J" title='J' data-ref="63J" data-ref-filename="63J">J</a>);</td></tr>
<tr><th id="293">293</th><td>       <a class="local col3 ref" href="#63J" title='J' data-ref="63J" data-ref-filename="63J">J</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>) {</td></tr>
<tr><th id="294">294</th><td>    <a class="local col2 ref" href="#62NumTerminators" title='NumTerminators' data-ref="62NumTerminators" data-ref-filename="62NumTerminators">NumTerminators</a>++;</td></tr>
<tr><th id="295">295</th><td>    <b>if</b> (<a class="local col3 ref" href="#63J" title='J' data-ref="63J" data-ref-filename="63J">J</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv" title='llvm::MCInstrDesc::isUnconditionalBranch' data-ref="_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv" data-ref-filename="_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv">isUnconditionalBranch</a>() ||</td></tr>
<tr><th id="296">296</th><td>        <a class="local col3 ref" href="#63J" title='J' data-ref="63J" data-ref-filename="63J">J</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc16isIndirectBranchEv" title='llvm::MCInstrDesc::isIndirectBranch' data-ref="_ZNK4llvm11MCInstrDesc16isIndirectBranchEv" data-ref-filename="_ZNK4llvm11MCInstrDesc16isIndirectBranchEv">isIndirectBranch</a>()) {</td></tr>
<tr><th id="297">297</th><td>      <a class="local col1 ref" href="#61FirstUncondOrIndirectBr" title='FirstUncondOrIndirectBr' data-ref="61FirstUncondOrIndirectBr" data-ref-filename="61FirstUncondOrIndirectBr">FirstUncondOrIndirectBr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col3 ref" href="#63J" title='J' data-ref="63J" data-ref-filename="63J">J</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" title='llvm::MachineInstrBundleIterator::getReverse' data-ref="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv">getReverse</a>();</td></tr>
<tr><th id="298">298</th><td>    }</td></tr>
<tr><th id="299">299</th><td>  }</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <i>// If AllowModify is true, we can erase any terminators after</i></td></tr>
<tr><th id="302">302</th><td><i>  // FirstUncondOrIndirectBR.</i></td></tr>
<tr><th id="303">303</th><td>  <b>if</b> (<a class="local col9 ref" href="#59AllowModify" title='AllowModify' data-ref="59AllowModify" data-ref-filename="59AllowModify">AllowModify</a> &amp;&amp; <a class="local col1 ref" href="#61FirstUncondOrIndirectBr" title='FirstUncondOrIndirectBr' data-ref="61FirstUncondOrIndirectBr" data-ref-filename="61FirstUncondOrIndirectBr">FirstUncondOrIndirectBr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB" data-ref-filename="55MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="304">304</th><td>    <b>while</b> (<span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#61FirstUncondOrIndirectBr" title='FirstUncondOrIndirectBr' data-ref="61FirstUncondOrIndirectBr" data-ref-filename="61FirstUncondOrIndirectBr">FirstUncondOrIndirectBr</a>) <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB" data-ref-filename="55MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="305">305</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#61FirstUncondOrIndirectBr" title='FirstUncondOrIndirectBr' data-ref="61FirstUncondOrIndirectBr" data-ref-filename="61FirstUncondOrIndirectBr">FirstUncondOrIndirectBr</a>)<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="306">306</th><td>      <a class="local col2 ref" href="#62NumTerminators" title='NumTerminators' data-ref="62NumTerminators" data-ref-filename="62NumTerminators">NumTerminators</a>--;</td></tr>
<tr><th id="307">307</th><td>    }</td></tr>
<tr><th id="308">308</th><td>    <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col1 ref" href="#61FirstUncondOrIndirectBr" title='FirstUncondOrIndirectBr' data-ref="61FirstUncondOrIndirectBr" data-ref-filename="61FirstUncondOrIndirectBr">FirstUncondOrIndirectBr</a>;</td></tr>
<tr><th id="309">309</th><td>  }</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <i>// We can't handle blocks that end in an indirect branch.</i></td></tr>
<tr><th id="312">312</th><td>  <b>if</b> (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc16isIndirectBranchEv" title='llvm::MCInstrDesc::isIndirectBranch' data-ref="_ZNK4llvm11MCInstrDesc16isIndirectBranchEv" data-ref-filename="_ZNK4llvm11MCInstrDesc16isIndirectBranchEv">isIndirectBranch</a>())</td></tr>
<tr><th id="313">313</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <i>// We can't handle blocks with more than 2 terminators.</i></td></tr>
<tr><th id="316">316</th><td>  <b>if</b> (<a class="local col2 ref" href="#62NumTerminators" title='NumTerminators' data-ref="62NumTerminators" data-ref-filename="62NumTerminators">NumTerminators</a> &gt; <var>2</var>)</td></tr>
<tr><th id="317">317</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <i>// Handle a single unconditional branch.</i></td></tr>
<tr><th id="320">320</th><td>  <b>if</b> (<a class="local col2 ref" href="#62NumTerminators" title='NumTerminators' data-ref="62NumTerminators" data-ref-filename="62NumTerminators">NumTerminators</a> == <var>1</var> &amp;&amp; <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv" title='llvm::MCInstrDesc::isUnconditionalBranch' data-ref="_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv" data-ref-filename="_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv">isUnconditionalBranch</a>()) {</td></tr>
<tr><th id="321">321</th><td>    <a class="local col6 ref" href="#56TBB" title='TBB' data-ref="56TBB" data-ref-filename="56TBB">TBB</a> = <a class="virtual member fn" href="#_ZNK4llvm14RISCVInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::RISCVInstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm14RISCVInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a>);</td></tr>
<tr><th id="322">322</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="323">323</th><td>  }</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <i>// Handle a single conditional branch.</i></td></tr>
<tr><th id="326">326</th><td>  <b>if</b> (<a class="local col2 ref" href="#62NumTerminators" title='NumTerminators' data-ref="62NumTerminators" data-ref-filename="62NumTerminators">NumTerminators</a> == <var>1</var> &amp;&amp; <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc19isConditionalBranchEv" title='llvm::MCInstrDesc::isConditionalBranch' data-ref="_ZNK4llvm11MCInstrDesc19isConditionalBranchEv" data-ref-filename="_ZNK4llvm11MCInstrDesc19isConditionalBranchEv">isConditionalBranch</a>()) {</td></tr>
<tr><th id="327">327</th><td>    <a class="tu ref fn" href="#_ZL15parseCondBranchRN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='parseCondBranch' data-use='c' data-ref="_ZL15parseCondBranchRN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZL15parseCondBranchRN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">parseCondBranch</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#56TBB" title='TBB' data-ref="56TBB" data-ref-filename="56TBB">TBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#58Cond" title='Cond' data-ref="58Cond" data-ref-filename="58Cond">Cond</a></span>);</td></tr>
<tr><th id="328">328</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="329">329</th><td>  }</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <i>// Handle a conditional branch followed by an unconditional branch.</i></td></tr>
<tr><th id="332">332</th><td>  <b>if</b> (<a class="local col2 ref" href="#62NumTerminators" title='NumTerminators' data-ref="62NumTerminators" data-ref-filename="62NumTerminators">NumTerminators</a> == <var>2</var> &amp;&amp; <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a>)<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc19isConditionalBranchEv" title='llvm::MCInstrDesc::isConditionalBranch' data-ref="_ZNK4llvm11MCInstrDesc19isConditionalBranchEv" data-ref-filename="_ZNK4llvm11MCInstrDesc19isConditionalBranchEv">isConditionalBranch</a>() &amp;&amp;</td></tr>
<tr><th id="333">333</th><td>      <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv" title='llvm::MCInstrDesc::isUnconditionalBranch' data-ref="_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv" data-ref-filename="_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv">isUnconditionalBranch</a>()) {</td></tr>
<tr><th id="334">334</th><td>    <a class="tu ref fn" href="#_ZL15parseCondBranchRN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='parseCondBranch' data-use='c' data-ref="_ZL15parseCondBranchRN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZL15parseCondBranchRN4llvm12MachineInstrERPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">parseCondBranch</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a>)</span>, <span class='refarg'><a class="local col6 ref" href="#56TBB" title='TBB' data-ref="56TBB" data-ref-filename="56TBB">TBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#58Cond" title='Cond' data-ref="58Cond" data-ref-filename="58Cond">Cond</a></span>);</td></tr>
<tr><th id="335">335</th><td>    <a class="local col7 ref" href="#57FBB" title='FBB' data-ref="57FBB" data-ref-filename="57FBB">FBB</a> = <a class="virtual member fn" href="#_ZNK4llvm14RISCVInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::RISCVInstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm14RISCVInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a>);</td></tr>
<tr><th id="336">336</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="337">337</th><td>  }</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <i>// Otherwise, we can't handle this.</i></td></tr>
<tr><th id="340">340</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="341">341</th><td>}</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><em>unsigned</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::RISCVInstrInfo::removeBranch' data-ref="_ZNK4llvm14RISCVInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm14RISCVInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="64MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="64MBB" data-ref-filename="64MBB">MBB</dfn>,</td></tr>
<tr><th id="344">344</th><td>                                      <em>int</em> *<dfn class="local col5 decl" id="65BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="65BytesRemoved" data-ref-filename="65BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="345">345</th><td>  <b>if</b> (<a class="local col5 ref" href="#65BytesRemoved" title='BytesRemoved' data-ref="65BytesRemoved" data-ref-filename="65BytesRemoved">BytesRemoved</a>)</td></tr>
<tr><th id="346">346</th><td>    *<a class="local col5 ref" href="#65BytesRemoved" title='BytesRemoved' data-ref="65BytesRemoved" data-ref-filename="65BytesRemoved">BytesRemoved</a> = <var>0</var>;</td></tr>
<tr><th id="347">347</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="66I" title='I' data-type='MachineBasicBlock::iterator' data-ref="66I" data-ref-filename="66I">I</dfn> = <a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB" data-ref-filename="64MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" data-ref-filename="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="348">348</th><td>  <b>if</b> (<a class="local col6 ref" href="#66I" title='I' data-ref="66I" data-ref-filename="66I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB" data-ref-filename="64MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="349">349</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <b>if</b> (!<a class="local col6 ref" href="#66I" title='I' data-ref="66I" data-ref-filename="66I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv" title='llvm::MCInstrDesc::isUnconditionalBranch' data-ref="_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv" data-ref-filename="_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv">isUnconditionalBranch</a>() &amp;&amp;</td></tr>
<tr><th id="352">352</th><td>      !<a class="local col6 ref" href="#66I" title='I' data-ref="66I" data-ref-filename="66I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc19isConditionalBranchEv" title='llvm::MCInstrDesc::isConditionalBranch' data-ref="_ZNK4llvm11MCInstrDesc19isConditionalBranchEv" data-ref-filename="_ZNK4llvm11MCInstrDesc19isConditionalBranchEv">isConditionalBranch</a>())</td></tr>
<tr><th id="353">353</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="356">356</th><td>  <b>if</b> (<a class="local col5 ref" href="#65BytesRemoved" title='BytesRemoved' data-ref="65BytesRemoved" data-ref-filename="65BytesRemoved">BytesRemoved</a>)</td></tr>
<tr><th id="357">357</th><td>    *<a class="local col5 ref" href="#65BytesRemoved" title='BytesRemoved' data-ref="65BytesRemoved" data-ref-filename="65BytesRemoved">BytesRemoved</a> += <a class="virtual member fn" href="#_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::RISCVInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#66I" title='I' data-ref="66I" data-ref-filename="66I">I</a>);</td></tr>
<tr><th id="358">358</th><td>  <a class="local col6 ref" href="#66I" title='I' data-ref="66I" data-ref-filename="66I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <a class="local col6 ref" href="#66I" title='I' data-ref="66I" data-ref-filename="66I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB" data-ref-filename="64MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <b>if</b> (<a class="local col6 ref" href="#66I" title='I' data-ref="66I" data-ref-filename="66I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB" data-ref-filename="64MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="363">363</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="364">364</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#66I" title='I' data-ref="66I" data-ref-filename="66I">I</a>;</td></tr>
<tr><th id="365">365</th><td>  <b>if</b> (!<a class="local col6 ref" href="#66I" title='I' data-ref="66I" data-ref-filename="66I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc19isConditionalBranchEv" title='llvm::MCInstrDesc::isConditionalBranch' data-ref="_ZNK4llvm11MCInstrDesc19isConditionalBranchEv" data-ref-filename="_ZNK4llvm11MCInstrDesc19isConditionalBranchEv">isConditionalBranch</a>())</td></tr>
<tr><th id="366">366</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="369">369</th><td>  <b>if</b> (<a class="local col5 ref" href="#65BytesRemoved" title='BytesRemoved' data-ref="65BytesRemoved" data-ref-filename="65BytesRemoved">BytesRemoved</a>)</td></tr>
<tr><th id="370">370</th><td>    *<a class="local col5 ref" href="#65BytesRemoved" title='BytesRemoved' data-ref="65BytesRemoved" data-ref-filename="65BytesRemoved">BytesRemoved</a> += <a class="virtual member fn" href="#_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::RISCVInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#66I" title='I' data-ref="66I" data-ref-filename="66I">I</a>);</td></tr>
<tr><th id="371">371</th><td>  <a class="local col6 ref" href="#66I" title='I' data-ref="66I" data-ref-filename="66I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="372">372</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="373">373</th><td>}</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><i>// Inserts a branch into the end of the specific MachineBasicBlock, returning</i></td></tr>
<tr><th id="376">376</th><td><i>// the number of instructions inserted.</i></td></tr>
<tr><th id="377">377</th><td><em>unsigned</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::RISCVInstrInfo::insertBranch' data-ref="_ZNK4llvm14RISCVInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm14RISCVInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(</td></tr>
<tr><th id="378">378</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="67MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="67MBB" data-ref-filename="67MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="68TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="68TBB" data-ref-filename="68TBB">TBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="69FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="69FBB" data-ref-filename="69FBB">FBB</dfn>,</td></tr>
<tr><th id="379">379</th><td>    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="70Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="70Cond" data-ref-filename="70Cond">Cond</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="71DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="71DL" data-ref-filename="71DL">DL</dfn>, <em>int</em> *<dfn class="local col2 decl" id="72BytesAdded" title='BytesAdded' data-type='int *' data-ref="72BytesAdded" data-ref-filename="72BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="380">380</th><td>  <b>if</b> (<a class="local col2 ref" href="#72BytesAdded" title='BytesAdded' data-ref="72BytesAdded" data-ref-filename="72BytesAdded">BytesAdded</a>)</td></tr>
<tr><th id="381">381</th><td>    *<a class="local col2 ref" href="#72BytesAdded" title='BytesAdded' data-ref="72BytesAdded" data-ref-filename="72BytesAdded">BytesAdded</a> = <var>0</var>;</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <i>// Shouldn't be a fall through.</i></td></tr>
<tr><th id="384">384</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TBB &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="385">385</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Cond.size() == <var>3</var> || Cond.size() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="386">386</th><td>         <q>"RISCV branch conditions have two components!"</q>);</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <i>// Unconditional branch.</i></td></tr>
<tr><th id="389">389</th><td>  <b>if</b> (<a class="local col0 ref" href="#70Cond" title='Cond' data-ref="70Cond" data-ref-filename="70Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="390">390</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="73MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="73MI" data-ref-filename="73MI">MI</dfn> = *<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col7 ref" href="#67MBB" title='MBB' data-ref="67MBB" data-ref-filename="67MBB">MBB</a>, <a class="local col1 ref" href="#71DL" title='DL' data-ref="71DL" data-ref-filename="71DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoBR" title='llvm::RISCV::PseudoBR' data-ref="llvm::RISCV::PseudoBR" data-ref-filename="llvm..RISCV..PseudoBR">PseudoBR</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col8 ref" href="#68TBB" title='TBB' data-ref="68TBB" data-ref-filename="68TBB">TBB</a>);</td></tr>
<tr><th id="391">391</th><td>    <b>if</b> (<a class="local col2 ref" href="#72BytesAdded" title='BytesAdded' data-ref="72BytesAdded" data-ref-filename="72BytesAdded">BytesAdded</a>)</td></tr>
<tr><th id="392">392</th><td>      *<a class="local col2 ref" href="#72BytesAdded" title='BytesAdded' data-ref="72BytesAdded" data-ref-filename="72BytesAdded">BytesAdded</a> += <a class="virtual member fn" href="#_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::RISCVInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI" data-ref-filename="73MI">MI</a>);</td></tr>
<tr><th id="393">393</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="394">394</th><td>  }</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <i>// Either a one or two-way conditional branch.</i></td></tr>
<tr><th id="397">397</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74Opc" title='Opc' data-type='unsigned int' data-ref="74Opc" data-ref-filename="74Opc">Opc</dfn> = <a class="local col0 ref" href="#70Cond" title='Cond' data-ref="70Cond" data-ref-filename="70Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="398">398</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="75CondMI" title='CondMI' data-type='llvm::MachineInstr &amp;' data-ref="75CondMI" data-ref-filename="75CondMI">CondMI</dfn> =</td></tr>
<tr><th id="399">399</th><td>      *<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col7 ref" href="#67MBB" title='MBB' data-ref="67MBB" data-ref-filename="67MBB">MBB</a>, <a class="local col1 ref" href="#71DL" title='DL' data-ref="71DL" data-ref-filename="71DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#74Opc" title='Opc' data-ref="74Opc" data-ref-filename="74Opc">Opc</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#70Cond" title='Cond' data-ref="70Cond" data-ref-filename="70Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#70Cond" title='Cond' data-ref="70Cond" data-ref-filename="70Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col8 ref" href="#68TBB" title='TBB' data-ref="68TBB" data-ref-filename="68TBB">TBB</a>);</td></tr>
<tr><th id="400">400</th><td>  <b>if</b> (<a class="local col2 ref" href="#72BytesAdded" title='BytesAdded' data-ref="72BytesAdded" data-ref-filename="72BytesAdded">BytesAdded</a>)</td></tr>
<tr><th id="401">401</th><td>    *<a class="local col2 ref" href="#72BytesAdded" title='BytesAdded' data-ref="72BytesAdded" data-ref-filename="72BytesAdded">BytesAdded</a> += <a class="virtual member fn" href="#_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::RISCVInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="local col5 ref" href="#75CondMI" title='CondMI' data-ref="75CondMI" data-ref-filename="75CondMI">CondMI</a>);</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <i>// One-way conditional branch.</i></td></tr>
<tr><th id="404">404</th><td>  <b>if</b> (!<a class="local col9 ref" href="#69FBB" title='FBB' data-ref="69FBB" data-ref-filename="69FBB">FBB</a>)</td></tr>
<tr><th id="405">405</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <i>// Two-way conditional branch.</i></td></tr>
<tr><th id="408">408</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="76MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="76MI" data-ref-filename="76MI">MI</dfn> = *<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col7 ref" href="#67MBB" title='MBB' data-ref="67MBB" data-ref-filename="67MBB">MBB</a>, <a class="local col1 ref" href="#71DL" title='DL' data-ref="71DL" data-ref-filename="71DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoBR" title='llvm::RISCV::PseudoBR' data-ref="llvm::RISCV::PseudoBR" data-ref-filename="llvm..RISCV..PseudoBR">PseudoBR</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col9 ref" href="#69FBB" title='FBB' data-ref="69FBB" data-ref-filename="69FBB">FBB</a>);</td></tr>
<tr><th id="409">409</th><td>  <b>if</b> (<a class="local col2 ref" href="#72BytesAdded" title='BytesAdded' data-ref="72BytesAdded" data-ref-filename="72BytesAdded">BytesAdded</a>)</td></tr>
<tr><th id="410">410</th><td>    *<a class="local col2 ref" href="#72BytesAdded" title='BytesAdded' data-ref="72BytesAdded" data-ref-filename="72BytesAdded">BytesAdded</a> += <a class="virtual member fn" href="#_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::RISCVInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>);</td></tr>
<tr><th id="411">411</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="412">412</th><td>}</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><em>unsigned</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE" title='llvm::RISCVInstrInfo::insertIndirectBranch' data-ref="_ZNK4llvm14RISCVInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE">insertIndirectBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="77MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="77MBB" data-ref-filename="77MBB">MBB</dfn>,</td></tr>
<tr><th id="415">415</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="78DestBB" title='DestBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="78DestBB" data-ref-filename="78DestBB">DestBB</dfn>,</td></tr>
<tr><th id="416">416</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="79DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="79DL" data-ref-filename="79DL">DL</dfn>,</td></tr>
<tr><th id="417">417</th><td>                                              <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="80BrOffset" title='BrOffset' data-type='int64_t' data-ref="80BrOffset" data-ref-filename="80BrOffset">BrOffset</dfn>,</td></tr>
<tr><th id="418">418</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col1 decl" id="81RS" title='RS' data-type='llvm::RegScavenger *' data-ref="81RS" data-ref-filename="81RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="419">419</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RS &amp;&amp; <q>"RegScavenger required for long branching"</q>);</td></tr>
<tr><th id="420">420</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBB.empty() &amp;&amp;</td></tr>
<tr><th id="421">421</th><td>         <q>"new block should be inserted for expanding unconditional branch"</q>);</td></tr>
<tr><th id="422">422</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBB.pred_size() == <var>1</var>);</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="82MF" title='MF' data-type='llvm::MachineFunction *' data-ref="82MF" data-ref-filename="82MF">MF</dfn> = <a class="local col7 ref" href="#77MBB" title='MBB' data-ref="77MBB" data-ref-filename="77MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="425">425</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="83MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="83MRI" data-ref-filename="83MRI">MRI</dfn> = <a class="local col2 ref" href="#82MF" title='MF' data-ref="82MF" data-ref-filename="82MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(<a class="local col0 ref" href="#80BrOffset" title='BrOffset' data-ref="80BrOffset" data-ref-filename="80BrOffset">BrOffset</a>))</td></tr>
<tr><th id="428">428</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(</td></tr>
<tr><th id="429">429</th><td>        <q>"Branch offsets outside of the signed 32-bit range not supported"</q>);</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>  <i>// FIXME: A virtual register must be used initially, as the register</i></td></tr>
<tr><th id="432">432</th><td><i>  // scavenger won't work with empty blocks (SIInstrInfo::insertIndirectBranch</i></td></tr>
<tr><th id="433">433</th><td><i>  // uses the same workaround).</i></td></tr>
<tr><th id="434">434</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="84ScratchReg" title='ScratchReg' data-type='llvm::Register' data-ref="84ScratchReg" data-ref-filename="84ScratchReg">ScratchReg</dfn> = <a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI" data-ref-filename="83MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRRegClass" title='llvm::RISCV::GPRRegClass' data-ref="llvm::RISCV::GPRRegClass" data-ref-filename="llvm..RISCV..GPRRegClass">GPRRegClass</a>);</td></tr>
<tr><th id="435">435</th><td>  <em>auto</em> <dfn class="local col5 decl" id="85II" title='II' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="85II" data-ref-filename="85II">II</dfn> = <a class="local col7 ref" href="#77MBB" title='MBB' data-ref="77MBB" data-ref-filename="77MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="86MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="86MI" data-ref-filename="86MI">MI</dfn> = *<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#77MBB" title='MBB' data-ref="77MBB" data-ref-filename="77MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#85II" title='II' data-ref="85II" data-ref-filename="85II">II</a>, <a class="local col9 ref" href="#79DL" title='DL' data-ref="79DL" data-ref-filename="79DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoJump" title='llvm::RISCV::PseudoJump' data-ref="llvm::RISCV::PseudoJump" data-ref-filename="llvm..RISCV..PseudoJump">PseudoJump</a>))</td></tr>
<tr><th id="438">438</th><td>                          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#84ScratchReg" title='ScratchReg' data-ref="84ScratchReg" data-ref-filename="84ScratchReg">ScratchReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Dead" title='llvm::RegState::Dead' data-ref="llvm::RegState::Dead" data-ref-filename="llvm..RegState..Dead">Dead</a>)</td></tr>
<tr><th id="439">439</th><td>                          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(&amp;<a class="local col8 ref" href="#78DestBB" title='DestBB' data-ref="78DestBB" data-ref-filename="78DestBB">DestBB</a>, <span class="namespace">RISCVII::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_CALL" title='llvm::RISCVII::MO_CALL' data-ref="llvm::RISCVII::MO_CALL" data-ref-filename="llvm..RISCVII..MO_CALL">MO_CALL</a>);</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <a class="local col1 ref" href="#81RS" title='RS' data-ref="81RS" data-ref-filename="81RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger18enterBasicBlockEndERNS_17MachineBasicBlockE" title='llvm::RegScavenger::enterBasicBlockEnd' data-ref="_ZN4llvm12RegScavenger18enterBasicBlockEndERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm12RegScavenger18enterBasicBlockEndERNS_17MachineBasicBlockE">enterBasicBlockEnd</a>(<span class='refarg'><a class="local col7 ref" href="#77MBB" title='MBB' data-ref="77MBB" data-ref-filename="77MBB">MBB</a></span>);</td></tr>
<tr><th id="442">442</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="87Scav" title='Scav' data-type='unsigned int' data-ref="87Scav" data-ref-filename="87Scav">Scav</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#81RS" title='RS' data-ref="81RS" data-ref-filename="81RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger25scavengeRegisterBackwardsERKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbib" title='llvm::RegScavenger::scavengeRegisterBackwards' data-ref="_ZN4llvm12RegScavenger25scavengeRegisterBackwardsERKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbib" data-ref-filename="_ZN4llvm12RegScavenger25scavengeRegisterBackwardsERKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbib">scavengeRegisterBackwards</a>(<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRRegClass" title='llvm::RISCV::GPRRegClass' data-ref="llvm::RISCV::GPRRegClass" data-ref-filename="llvm..RISCV..GPRRegClass">GPRRegClass</a>,</td></tr>
<tr><th id="443">443</th><td>                                                <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI" data-ref-filename="86MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <b>false</b>, <var>0</var>);</td></tr>
<tr><th id="444">444</th><td>  <a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI" data-ref-filename="83MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#84ScratchReg" title='ScratchReg' data-ref="84ScratchReg" data-ref-filename="84ScratchReg">ScratchReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#87Scav" title='Scav' data-ref="87Scav" data-ref-filename="87Scav">Scav</a>);</td></tr>
<tr><th id="445">445</th><td>  <a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI" data-ref-filename="83MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv" title='llvm::MachineRegisterInfo::clearVirtRegs' data-ref="_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv">clearVirtRegs</a>();</td></tr>
<tr><th id="446">446</th><td>  <a class="local col1 ref" href="#81RS" title='RS' data-ref="81RS" data-ref-filename="81RS">RS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" title='llvm::RegScavenger::setRegUsed' data-ref="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE">setRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#87Scav" title='Scav' data-ref="87Scav" data-ref-filename="87Scav">Scav</a>);</td></tr>
<tr><th id="447">447</th><td>  <b>return</b> <var>8</var>;</td></tr>
<tr><th id="448">448</th><td>}</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><em>bool</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::RISCVInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm14RISCVInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(</td></tr>
<tr><th id="451">451</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="88Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="88Cond" data-ref-filename="88Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="452">452</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Cond.size() == <var>3</var>) &amp;&amp; <q>"Invalid branch condition!"</q>);</td></tr>
<tr><th id="453">453</th><td>  <a class="local col8 ref" href="#88Cond" title='Cond' data-ref="88Cond" data-ref-filename="88Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="tu ref fn" href="#_ZL23getOppositeBranchOpcodei" title='getOppositeBranchOpcode' data-use='c' data-ref="_ZL23getOppositeBranchOpcodei" data-ref-filename="_ZL23getOppositeBranchOpcodei">getOppositeBranchOpcode</a>(<a class="local col8 ref" href="#88Cond" title='Cond' data-ref="88Cond" data-ref-filename="88Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="454">454</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="455">455</th><td>}</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="458">458</th><td><a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::RISCVInstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm14RISCVInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="89MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="89MI" data-ref-filename="89MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="459">459</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getDesc().isBranch() &amp;&amp; <q>"Unexpected opcode!"</q>);</td></tr>
<tr><th id="460">460</th><td>  <i>// The branch target is always the last operand.</i></td></tr>
<tr><th id="461">461</th><td>  <em>int</em> <dfn class="local col0 decl" id="90NumOp" title='NumOp' data-type='int' data-ref="90NumOp" data-ref-filename="90NumOp">NumOp</dfn> = <a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>();</td></tr>
<tr><th id="462">462</th><td>  <b>return</b> <a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#90NumOp" title='NumOp' data-ref="90NumOp" data-ref-filename="90NumOp">NumOp</a> - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="463">463</th><td>}</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td><em>bool</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo21isBranchOffsetInRangeEjl" title='llvm::RISCVInstrInfo::isBranchOffsetInRange' data-ref="_ZNK4llvm14RISCVInstrInfo21isBranchOffsetInRangeEjl" data-ref-filename="_ZNK4llvm14RISCVInstrInfo21isBranchOffsetInRangeEjl">isBranchOffsetInRange</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="91BranchOp" title='BranchOp' data-type='unsigned int' data-ref="91BranchOp" data-ref-filename="91BranchOp">BranchOp</dfn>,</td></tr>
<tr><th id="466">466</th><td>                                           <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="92BrOffset" title='BrOffset' data-type='int64_t' data-ref="92BrOffset" data-ref-filename="92BrOffset">BrOffset</dfn>) <em>const</em> {</td></tr>
<tr><th id="467">467</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="93XLen" title='XLen' data-type='unsigned int' data-ref="93XLen" data-ref-filename="93XLen">XLen</dfn> = <a class="member field" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo::STI" title='llvm::RISCVInstrInfo::STI' data-ref="llvm::RISCVInstrInfo::STI" data-ref-filename="llvm..RISCVInstrInfo..STI">STI</a>.<a class="ref fn" href="RISCVSubtarget.h.html#_ZNK4llvm14RISCVSubtarget7getXLenEv" title='llvm::RISCVSubtarget::getXLen' data-ref="_ZNK4llvm14RISCVSubtarget7getXLenEv" data-ref-filename="_ZNK4llvm14RISCVSubtarget7getXLenEv">getXLen</a>();</td></tr>
<tr><th id="468">468</th><td>  <i>// Ideally we could determine the supported branch offset from the</i></td></tr>
<tr><th id="469">469</th><td><i>  // RISCVII::FormMask, but this can't be used for Pseudo instructions like</i></td></tr>
<tr><th id="470">470</th><td><i>  // PseudoBR.</i></td></tr>
<tr><th id="471">471</th><td>  <b>switch</b> (<a class="local col1 ref" href="#91BranchOp" title='BranchOp' data-ref="91BranchOp" data-ref-filename="91BranchOp">BranchOp</a>) {</td></tr>
<tr><th id="472">472</th><td>  <b>default</b>:</td></tr>
<tr><th id="473">473</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected opcode!"</q>);</td></tr>
<tr><th id="474">474</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BEQ" title='llvm::RISCV::BEQ' data-ref="llvm::RISCV::BEQ" data-ref-filename="llvm..RISCV..BEQ">BEQ</a>:</td></tr>
<tr><th id="475">475</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BNE" title='llvm::RISCV::BNE' data-ref="llvm::RISCV::BNE" data-ref-filename="llvm..RISCV..BNE">BNE</a>:</td></tr>
<tr><th id="476">476</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BLT" title='llvm::RISCV::BLT' data-ref="llvm::RISCV::BLT" data-ref-filename="llvm..RISCV..BLT">BLT</a>:</td></tr>
<tr><th id="477">477</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BGE" title='llvm::RISCV::BGE' data-ref="llvm::RISCV::BGE" data-ref-filename="llvm..RISCV..BGE">BGE</a>:</td></tr>
<tr><th id="478">478</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BLTU" title='llvm::RISCV::BLTU' data-ref="llvm::RISCV::BLTU" data-ref-filename="llvm..RISCV..BLTU">BLTU</a>:</td></tr>
<tr><th id="479">479</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::BGEU" title='llvm::RISCV::BGEU' data-ref="llvm::RISCV::BGEU" data-ref-filename="llvm..RISCV..BGEU">BGEU</a>:</td></tr>
<tr><th id="480">480</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isIntNEjl" title='llvm::isIntN' data-ref="_ZN4llvm6isIntNEjl" data-ref-filename="_ZN4llvm6isIntNEjl">isIntN</a>(<var>13</var>, <a class="local col2 ref" href="#92BrOffset" title='BrOffset' data-ref="92BrOffset" data-ref-filename="92BrOffset">BrOffset</a>);</td></tr>
<tr><th id="481">481</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::JAL" title='llvm::RISCV::JAL' data-ref="llvm::RISCV::JAL" data-ref-filename="llvm..RISCV..JAL">JAL</a>:</td></tr>
<tr><th id="482">482</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoBR" title='llvm::RISCV::PseudoBR' data-ref="llvm::RISCV::PseudoBR" data-ref-filename="llvm..RISCV..PseudoBR">PseudoBR</a>:</td></tr>
<tr><th id="483">483</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isIntNEjl" title='llvm::isIntN' data-ref="_ZN4llvm6isIntNEjl" data-ref-filename="_ZN4llvm6isIntNEjl">isIntN</a>(<var>21</var>, <a class="local col2 ref" href="#92BrOffset" title='BrOffset' data-ref="92BrOffset" data-ref-filename="92BrOffset">BrOffset</a>);</td></tr>
<tr><th id="484">484</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoJump" title='llvm::RISCV::PseudoJump' data-ref="llvm::RISCV::PseudoJump" data-ref-filename="llvm..RISCV..PseudoJump">PseudoJump</a>:</td></tr>
<tr><th id="485">485</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isIntNEjl" title='llvm::isIntN' data-ref="_ZN4llvm6isIntNEjl" data-ref-filename="_ZN4llvm6isIntNEjl">isIntN</a>(<var>32</var>, <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Emj" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Emj" data-ref-filename="_ZN4llvm12SignExtend64Emj">SignExtend64</a>(<a class="local col2 ref" href="#92BrOffset" title='BrOffset' data-ref="92BrOffset" data-ref-filename="92BrOffset">BrOffset</a> + <var>0x800</var>, <a class="local col3 ref" href="#93XLen" title='XLen' data-ref="93XLen" data-ref-filename="93XLen">XLen</a>));</td></tr>
<tr><th id="486">486</th><td>  }</td></tr>
<tr><th id="487">487</th><td>}</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><em>unsigned</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::RISCVInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="94MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="94MI" data-ref-filename="94MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="490">490</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="95Opcode" title='Opcode' data-type='unsigned int' data-ref="95Opcode" data-ref-filename="95Opcode">Opcode</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI" data-ref-filename="94MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <b>switch</b> (<a class="local col5 ref" href="#95Opcode" title='Opcode' data-ref="95Opcode" data-ref-filename="95Opcode">Opcode</a>) {</td></tr>
<tr><th id="493">493</th><td>  <b>default</b>: {</td></tr>
<tr><th id="494">494</th><td>    <b>if</b> (<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI" data-ref-filename="94MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() &amp;&amp; <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI" data-ref-filename="94MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()) {</td></tr>
<tr><th id="495">495</th><td>      <em>const</em> <em>auto</em> <dfn class="local col6 decl" id="96MF" title='MF' data-type='const llvm::MachineFunction *const' data-ref="96MF" data-ref-filename="96MF">MF</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI" data-ref-filename="94MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="496">496</th><td>      <em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="97TM" title='TM' data-type='const llvm::RISCVTargetMachine &amp;' data-ref="97TM" data-ref-filename="97TM">TM</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="RISCVTargetMachine.h.html#llvm::RISCVTargetMachine" title='llvm::RISCVTargetMachine' data-ref="llvm::RISCVTargetMachine" data-ref-filename="llvm..RISCVTargetMachine">RISCVTargetMachine</a> &amp;&gt;(<a class="local col6 ref" href="#96MF" title='MF' data-ref="96MF" data-ref-filename="96MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>());</td></tr>
<tr><th id="497">497</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col8 decl" id="98MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="98MRI" data-ref-filename="98MRI">MRI</dfn> = *<a class="local col7 ref" href="#97TM" title='TM' data-ref="97TM" data-ref-filename="97TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine17getMCRegisterInfoEv" title='llvm::TargetMachine::getMCRegisterInfo' data-ref="_ZNK4llvm13TargetMachine17getMCRegisterInfoEv" data-ref-filename="_ZNK4llvm13TargetMachine17getMCRegisterInfoEv">getMCRegisterInfo</a>();</td></tr>
<tr><th id="498">498</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="99STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="99STI" data-ref-filename="99STI">STI</dfn> = *<a class="local col7 ref" href="#97TM" title='TM' data-ref="97TM" data-ref-filename="97TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine18getMCSubtargetInfoEv" title='llvm::TargetMachine::getMCSubtargetInfo' data-ref="_ZNK4llvm13TargetMachine18getMCSubtargetInfoEv" data-ref-filename="_ZNK4llvm13TargetMachine18getMCSubtargetInfoEv">getMCSubtargetInfo</a>();</td></tr>
<tr><th id="499">499</th><td>      <em>const</em> <a class="type" href="RISCVSubtarget.h.html#llvm::RISCVSubtarget" title='llvm::RISCVSubtarget' data-ref="llvm::RISCVSubtarget" data-ref-filename="llvm..RISCVSubtarget">RISCVSubtarget</a> &amp;<dfn class="local col0 decl" id="100ST" title='ST' data-type='const llvm::RISCVSubtarget &amp;' data-ref="100ST" data-ref-filename="100ST">ST</dfn> = <a class="local col6 ref" href="#96MF" title='MF' data-ref="96MF" data-ref-filename="96MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="RISCVSubtarget.h.html#llvm::RISCVSubtarget" title='llvm::RISCVSubtarget' data-ref="llvm::RISCVSubtarget" data-ref-filename="llvm..RISCVSubtarget">RISCVSubtarget</a>&gt;();</td></tr>
<tr><th id="500">500</th><td>      <b>if</b> (<a class="ref fn" href="../../../../build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc.html#_ZL18isCompressibleInstRKN4llvm12MachineInstrEPKNS_14RISCVSubtargetERKNS_14MCRegisterInfoERKNS_15MCSubtargetInfoE" title='isCompressibleInst' data-ref="_ZL18isCompressibleInstRKN4llvm12MachineInstrEPKNS_14RISCVSubtargetERKNS_14MCRegisterInfoERKNS_15MCSubtargetInfoE" data-ref-filename="_ZL18isCompressibleInstRKN4llvm12MachineInstrEPKNS_14RISCVSubtargetERKNS_14MCRegisterInfoERKNS_15MCSubtargetInfoE">isCompressibleInst</a>(<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI" data-ref-filename="94MI">MI</a>, &amp;<a class="local col0 ref" href="#100ST" title='ST' data-ref="100ST" data-ref-filename="100ST">ST</a>, <a class="local col8 ref" href="#98MRI" title='MRI' data-ref="98MRI" data-ref-filename="98MRI">MRI</a>, <a class="local col9 ref" href="#99STI" title='STI' data-ref="99STI" data-ref-filename="99STI">STI</a>))</td></tr>
<tr><th id="501">501</th><td>        <b>return</b> <var>2</var>;</td></tr>
<tr><th id="502">502</th><td>    }</td></tr>
<tr><th id="503">503</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#95Opcode" title='Opcode' data-ref="95Opcode" data-ref-filename="95Opcode">Opcode</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="504">504</th><td>  }</td></tr>
<tr><th id="505">505</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#33" title='llvm::TargetOpcode::EH_LABEL' data-ref="llvm::TargetOpcode::EH_LABEL" data-ref-filename="llvm..TargetOpcode..EH_LABEL">EH_LABEL</a>:</td></tr>
<tr><th id="506">506</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..IMPLICIT_DEF">IMPLICIT_DEF</a>:</td></tr>
<tr><th id="507">507</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#40" title='llvm::TargetOpcode::KILL' data-ref="llvm::TargetOpcode::KILL" data-ref-filename="llvm..TargetOpcode..KILL">KILL</a>:</td></tr>
<tr><th id="508">508</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE" data-ref-filename="llvm..TargetOpcode..DBG_VALUE">DBG_VALUE</a>:</td></tr>
<tr><th id="509">509</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="510">510</th><td>  <i>// These values are determined based on RISCVExpandAtomicPseudoInsts,</i></td></tr>
<tr><th id="511">511</th><td><i>  // RISCVExpandPseudoInsts and RISCVMCCodeEmitter, depending on where the</i></td></tr>
<tr><th id="512">512</th><td><i>  // pseudos are expanded.</i></td></tr>
<tr><th id="513">513</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoCALLReg" title='llvm::RISCV::PseudoCALLReg' data-ref="llvm::RISCV::PseudoCALLReg" data-ref-filename="llvm..RISCV..PseudoCALLReg">PseudoCALLReg</a>:</td></tr>
<tr><th id="514">514</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoCALL" title='llvm::RISCV::PseudoCALL' data-ref="llvm::RISCV::PseudoCALL" data-ref-filename="llvm..RISCV..PseudoCALL">PseudoCALL</a>:</td></tr>
<tr><th id="515">515</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoJump" title='llvm::RISCV::PseudoJump' data-ref="llvm::RISCV::PseudoJump" data-ref-filename="llvm..RISCV..PseudoJump">PseudoJump</a>:</td></tr>
<tr><th id="516">516</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoTAIL" title='llvm::RISCV::PseudoTAIL' data-ref="llvm::RISCV::PseudoTAIL" data-ref-filename="llvm..RISCV..PseudoTAIL">PseudoTAIL</a>:</td></tr>
<tr><th id="517">517</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoLLA" title='llvm::RISCV::PseudoLLA' data-ref="llvm::RISCV::PseudoLLA" data-ref-filename="llvm..RISCV..PseudoLLA">PseudoLLA</a>:</td></tr>
<tr><th id="518">518</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoLA" title='llvm::RISCV::PseudoLA' data-ref="llvm::RISCV::PseudoLA" data-ref-filename="llvm..RISCV..PseudoLA">PseudoLA</a>:</td></tr>
<tr><th id="519">519</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoLA_TLS_IE" title='llvm::RISCV::PseudoLA_TLS_IE' data-ref="llvm::RISCV::PseudoLA_TLS_IE" data-ref-filename="llvm..RISCV..PseudoLA_TLS_IE">PseudoLA_TLS_IE</a>:</td></tr>
<tr><th id="520">520</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoLA_TLS_GD" title='llvm::RISCV::PseudoLA_TLS_GD' data-ref="llvm::RISCV::PseudoLA_TLS_GD" data-ref-filename="llvm..RISCV..PseudoLA_TLS_GD">PseudoLA_TLS_GD</a>:</td></tr>
<tr><th id="521">521</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="522">522</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoAtomicLoadNand32" title='llvm::RISCV::PseudoAtomicLoadNand32' data-ref="llvm::RISCV::PseudoAtomicLoadNand32" data-ref-filename="llvm..RISCV..PseudoAtomicLoadNand32">PseudoAtomicLoadNand32</a>:</td></tr>
<tr><th id="523">523</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoAtomicLoadNand64" title='llvm::RISCV::PseudoAtomicLoadNand64' data-ref="llvm::RISCV::PseudoAtomicLoadNand64" data-ref-filename="llvm..RISCV..PseudoAtomicLoadNand64">PseudoAtomicLoadNand64</a>:</td></tr>
<tr><th id="524">524</th><td>    <b>return</b> <var>20</var>;</td></tr>
<tr><th id="525">525</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoMaskedAtomicSwap32" title='llvm::RISCV::PseudoMaskedAtomicSwap32' data-ref="llvm::RISCV::PseudoMaskedAtomicSwap32" data-ref-filename="llvm..RISCV..PseudoMaskedAtomicSwap32">PseudoMaskedAtomicSwap32</a>:</td></tr>
<tr><th id="526">526</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoMaskedAtomicLoadAdd32" title='llvm::RISCV::PseudoMaskedAtomicLoadAdd32' data-ref="llvm::RISCV::PseudoMaskedAtomicLoadAdd32" data-ref-filename="llvm..RISCV..PseudoMaskedAtomicLoadAdd32">PseudoMaskedAtomicLoadAdd32</a>:</td></tr>
<tr><th id="527">527</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoMaskedAtomicLoadSub32" title='llvm::RISCV::PseudoMaskedAtomicLoadSub32' data-ref="llvm::RISCV::PseudoMaskedAtomicLoadSub32" data-ref-filename="llvm..RISCV..PseudoMaskedAtomicLoadSub32">PseudoMaskedAtomicLoadSub32</a>:</td></tr>
<tr><th id="528">528</th><td>    <b>return</b> <var>28</var>;</td></tr>
<tr><th id="529">529</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoMaskedAtomicLoadNand32" title='llvm::RISCV::PseudoMaskedAtomicLoadNand32' data-ref="llvm::RISCV::PseudoMaskedAtomicLoadNand32" data-ref-filename="llvm..RISCV..PseudoMaskedAtomicLoadNand32">PseudoMaskedAtomicLoadNand32</a>:</td></tr>
<tr><th id="530">530</th><td>    <b>return</b> <var>32</var>;</td></tr>
<tr><th id="531">531</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoMaskedAtomicLoadMax32" title='llvm::RISCV::PseudoMaskedAtomicLoadMax32' data-ref="llvm::RISCV::PseudoMaskedAtomicLoadMax32" data-ref-filename="llvm..RISCV..PseudoMaskedAtomicLoadMax32">PseudoMaskedAtomicLoadMax32</a>:</td></tr>
<tr><th id="532">532</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoMaskedAtomicLoadMin32" title='llvm::RISCV::PseudoMaskedAtomicLoadMin32' data-ref="llvm::RISCV::PseudoMaskedAtomicLoadMin32" data-ref-filename="llvm..RISCV..PseudoMaskedAtomicLoadMin32">PseudoMaskedAtomicLoadMin32</a>:</td></tr>
<tr><th id="533">533</th><td>    <b>return</b> <var>44</var>;</td></tr>
<tr><th id="534">534</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoMaskedAtomicLoadUMax32" title='llvm::RISCV::PseudoMaskedAtomicLoadUMax32' data-ref="llvm::RISCV::PseudoMaskedAtomicLoadUMax32" data-ref-filename="llvm..RISCV..PseudoMaskedAtomicLoadUMax32">PseudoMaskedAtomicLoadUMax32</a>:</td></tr>
<tr><th id="535">535</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoMaskedAtomicLoadUMin32" title='llvm::RISCV::PseudoMaskedAtomicLoadUMin32' data-ref="llvm::RISCV::PseudoMaskedAtomicLoadUMin32" data-ref-filename="llvm..RISCV..PseudoMaskedAtomicLoadUMin32">PseudoMaskedAtomicLoadUMin32</a>:</td></tr>
<tr><th id="536">536</th><td>    <b>return</b> <var>36</var>;</td></tr>
<tr><th id="537">537</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoCmpXchg32" title='llvm::RISCV::PseudoCmpXchg32' data-ref="llvm::RISCV::PseudoCmpXchg32" data-ref-filename="llvm..RISCV..PseudoCmpXchg32">PseudoCmpXchg32</a>:</td></tr>
<tr><th id="538">538</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoCmpXchg64" title='llvm::RISCV::PseudoCmpXchg64' data-ref="llvm::RISCV::PseudoCmpXchg64" data-ref-filename="llvm..RISCV..PseudoCmpXchg64">PseudoCmpXchg64</a>:</td></tr>
<tr><th id="539">539</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="540">540</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoMaskedCmpXchg32" title='llvm::RISCV::PseudoMaskedCmpXchg32' data-ref="llvm::RISCV::PseudoMaskedCmpXchg32" data-ref-filename="llvm..RISCV..PseudoMaskedCmpXchg32">PseudoMaskedCmpXchg32</a>:</td></tr>
<tr><th id="541">541</th><td>    <b>return</b> <var>32</var>;</td></tr>
<tr><th id="542">542</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#30" title='llvm::TargetOpcode::INLINEASM' data-ref="llvm::TargetOpcode::INLINEASM" data-ref-filename="llvm..TargetOpcode..INLINEASM">INLINEASM</a>:</td></tr>
<tr><th id="543">543</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#31" title='llvm::TargetOpcode::INLINEASM_BR' data-ref="llvm::TargetOpcode::INLINEASM_BR" data-ref-filename="llvm..TargetOpcode..INLINEASM_BR">INLINEASM_BR</a>: {</td></tr>
<tr><th id="544">544</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="101MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="101MF" data-ref-filename="101MF">MF</dfn> = *<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI" data-ref-filename="94MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="545">545</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="102TM" title='TM' data-type='const llvm::RISCVTargetMachine &amp;' data-ref="102TM" data-ref-filename="102TM">TM</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="RISCVTargetMachine.h.html#llvm::RISCVTargetMachine" title='llvm::RISCVTargetMachine' data-ref="llvm::RISCVTargetMachine" data-ref-filename="llvm..RISCVTargetMachine">RISCVTargetMachine</a> &amp;&gt;(<a class="local col1 ref" href="#101MF" title='MF' data-ref="101MF" data-ref-filename="101MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>());</td></tr>
<tr><th id="546">546</th><td>    <b>return</b> <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" title='llvm::TargetInstrInfo::getInlineAsmLength' data-ref="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" data-ref-filename="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE">getInlineAsmLength</a>(<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI" data-ref-filename="94MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv" data-ref-filename="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>(),</td></tr>
<tr><th id="547">547</th><td>                              *<a class="local col2 ref" href="#102TM" title='TM' data-ref="102TM" data-ref-filename="102TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv" data-ref-filename="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>());</td></tr>
<tr><th id="548">548</th><td>  }</td></tr>
<tr><th id="549">549</th><td>  }</td></tr>
<tr><th id="550">550</th><td>}</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><em>bool</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE" title='llvm::RISCVInstrInfo::isAsCheapAsAMove' data-ref="_ZNK4llvm14RISCVInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE">isAsCheapAsAMove</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="103MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="103MI" data-ref-filename="103MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="553">553</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="104Opcode" title='Opcode' data-type='const unsigned int' data-ref="104Opcode" data-ref-filename="104Opcode">Opcode</dfn> = <a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI" data-ref-filename="103MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="554">554</th><td>  <b>switch</b> (<a class="local col4 ref" href="#104Opcode" title='Opcode' data-ref="104Opcode" data-ref-filename="104Opcode">Opcode</a>) {</td></tr>
<tr><th id="555">555</th><td>  <b>default</b>:</td></tr>
<tr><th id="556">556</th><td>    <b>break</b>;</td></tr>
<tr><th id="557">557</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSGNJ_D" title='llvm::RISCV::FSGNJ_D' data-ref="llvm::RISCV::FSGNJ_D" data-ref-filename="llvm..RISCV..FSGNJ_D">FSGNJ_D</a>:</td></tr>
<tr><th id="558">558</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSGNJ_S" title='llvm::RISCV::FSGNJ_S' data-ref="llvm::RISCV::FSGNJ_S" data-ref-filename="llvm..RISCV..FSGNJ_S">FSGNJ_S</a>:</td></tr>
<tr><th id="559">559</th><td>    <i>// The canonical floating-point move is fsgnj rd, rs, rs.</i></td></tr>
<tr><th id="560">560</th><td>    <b>return</b> <a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI" data-ref-filename="103MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI" data-ref-filename="103MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="561">561</th><td>           <a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI" data-ref-filename="103MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI" data-ref-filename="103MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="562">562</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::ADDI" title='llvm::RISCV::ADDI' data-ref="llvm::RISCV::ADDI" data-ref-filename="llvm..RISCV..ADDI">ADDI</a>:</td></tr>
<tr><th id="563">563</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::ORI" title='llvm::RISCV::ORI' data-ref="llvm::RISCV::ORI" data-ref-filename="llvm..RISCV..ORI">ORI</a>:</td></tr>
<tr><th id="564">564</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::XORI" title='llvm::RISCV::XORI' data-ref="llvm::RISCV::XORI" data-ref-filename="llvm..RISCV..XORI">XORI</a>:</td></tr>
<tr><th id="565">565</th><td>    <b>return</b> (<a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI" data-ref-filename="103MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="566">566</th><td>            <a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI" data-ref-filename="103MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>) ||</td></tr>
<tr><th id="567">567</th><td>           (<a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI" data-ref-filename="103MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI" data-ref-filename="103MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>);</td></tr>
<tr><th id="568">568</th><td>  }</td></tr>
<tr><th id="569">569</th><td>  <b>return</b> <a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI" data-ref-filename="103MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE" title='llvm::MachineInstr::isAsCheapAsAMove' data-ref="_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE">isAsCheapAsAMove</a>();</td></tr>
<tr><th id="570">570</th><td>}</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a>&gt;</td></tr>
<tr><th id="573">573</th><td><a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo15isCopyInstrImplERKNS_12MachineInstrE" title='llvm::RISCVInstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm14RISCVInstrInfo15isCopyInstrImplERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo15isCopyInstrImplERKNS_12MachineInstrE">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="105MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="105MI" data-ref-filename="105MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="574">574</th><td>  <b>if</b> (<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveReg' data-ref="_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE">isMoveReg</a>())</td></tr>
<tr><th id="575">575</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" title='llvm::DestSourcePair::DestSourcePair' data-ref="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" data-ref-filename="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_">{</a><a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)};</td></tr>
<tr><th id="576">576</th><td>  <b>switch</b> (<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="577">577</th><td>  <b>default</b>:</td></tr>
<tr><th id="578">578</th><td>    <b>break</b>;</td></tr>
<tr><th id="579">579</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::ADDI" title='llvm::RISCV::ADDI' data-ref="llvm::RISCV::ADDI" data-ref-filename="llvm..RISCV..ADDI">ADDI</a>:</td></tr>
<tr><th id="580">580</th><td>    <i>// Operand 1 can be a frameindex but callers expect registers</i></td></tr>
<tr><th id="581">581</th><td>    <b>if</b> (<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="582">582</th><td>        <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>)</td></tr>
<tr><th id="583">583</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" title='llvm::DestSourcePair::DestSourcePair' data-ref="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" data-ref-filename="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_">{</a><a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)};</td></tr>
<tr><th id="584">584</th><td>    <b>break</b>;</td></tr>
<tr><th id="585">585</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSGNJ_D" title='llvm::RISCV::FSGNJ_D' data-ref="llvm::RISCV::FSGNJ_D" data-ref-filename="llvm..RISCV..FSGNJ_D">FSGNJ_D</a>:</td></tr>
<tr><th id="586">586</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSGNJ_S" title='llvm::RISCV::FSGNJ_S' data-ref="llvm::RISCV::FSGNJ_S" data-ref-filename="llvm..RISCV..FSGNJ_S">FSGNJ_S</a>:</td></tr>
<tr><th id="587">587</th><td>    <i>// The canonical floating-point move is fsgnj rd, rs, rs.</i></td></tr>
<tr><th id="588">588</th><td>    <b>if</b> (<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="589">589</th><td>        <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="590">590</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" title='llvm::DestSourcePair::DestSourcePair' data-ref="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" data-ref-filename="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_">{</a><a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)};</td></tr>
<tr><th id="591">591</th><td>    <b>break</b>;</td></tr>
<tr><th id="592">592</th><td>  }</td></tr>
<tr><th id="593">593</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="594">594</th><td>}</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><em>bool</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::RISCVInstrInfo::verifyInstruction' data-ref="_ZNK4llvm14RISCVInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="106MI" data-ref-filename="106MI">MI</dfn>,</td></tr>
<tr><th id="597">597</th><td>                                       <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> &amp;<dfn class="local col7 decl" id="107ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="107ErrInfo" data-ref-filename="107ErrInfo">ErrInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="598">598</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> *<dfn class="local col8 decl" id="108MCII" title='MCII' data-type='const llvm::MCInstrInfo *' data-ref="108MCII" data-ref-filename="108MCII">MCII</dfn> = <a class="member field" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo::STI" title='llvm::RISCVInstrInfo::STI' data-ref="llvm::RISCVInstrInfo::STI" data-ref-filename="llvm..RISCVInstrInfo..STI">STI</a>.<a class="virtual ref fn" href="RISCVSubtarget.h.html#_ZNK4llvm14RISCVSubtarget12getInstrInfoEv" title='llvm::RISCVSubtarget::getInstrInfo' data-ref="_ZNK4llvm14RISCVSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm14RISCVSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="599">599</th><td>  <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> <em>const</em> &amp;<dfn class="local col9 decl" id="109Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="109Desc" data-ref-filename="109Desc">Desc</dfn> = <a class="local col8 ref" href="#108MCII" title='MCII' data-ref="108MCII" data-ref-filename="108MCII">MCII</a>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI" data-ref-filename="106MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="110OI" title='OI' data-type='llvm::detail::result_pair&lt;llvm::iterator_range&lt;const llvm::MCOperandInfo *&gt; &gt; &amp;' data-ref="110OI" data-ref-filename="110OI">OI</dfn> : <a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm9enumerateEOT_" title='llvm::enumerate' data-ref="_ZN4llvm9enumerateEOT_" data-ref-filename="_ZN4llvm9enumerateEOT_">enumerate</a>(<a class="local col9 ref" href="#109Desc" title='Desc' data-ref="109Desc" data-ref-filename="109Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8operandsEv" title='llvm::MCInstrDesc::operands' data-ref="_ZNK4llvm11MCInstrDesc8operandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc8operandsEv">operands</a>())) {</td></tr>
<tr><th id="602">602</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="111OpType" title='OpType' data-type='unsigned int' data-ref="111OpType" data-ref-filename="111OpType">OpType</dfn> = <a class="local col0 ref" href="#110OI" title='OI' data-ref="110OI" data-ref-filename="110OI">OI</a>.<a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6detail11result_pair5valueEv" title='llvm::detail::result_pair::value' data-ref="_ZN4llvm6detail11result_pair5valueEv" data-ref-filename="_ZN4llvm6detail11result_pair5valueEv">value</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a>;</td></tr>
<tr><th id="603">603</th><td>    <b>if</b> (<a class="local col1 ref" href="#111OpType" title='OpType' data-ref="111OpType" data-ref-filename="111OpType">OpType</a> &gt;= <span class="namespace">RISCVOp::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVOp::OPERAND_FIRST_RISCV_IMM" title='llvm::RISCVOp::OPERAND_FIRST_RISCV_IMM' data-ref="llvm::RISCVOp::OPERAND_FIRST_RISCV_IMM" data-ref-filename="llvm..RISCVOp..OPERAND_FIRST_RISCV_IMM">OPERAND_FIRST_RISCV_IMM</a> &amp;&amp;</td></tr>
<tr><th id="604">604</th><td>        <a class="local col1 ref" href="#111OpType" title='OpType' data-ref="111OpType" data-ref-filename="111OpType">OpType</a> &lt;= <span class="namespace">RISCVOp::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVOp::OPERAND_LAST_RISCV_IMM" title='llvm::RISCVOp::OPERAND_LAST_RISCV_IMM' data-ref="llvm::RISCVOp::OPERAND_LAST_RISCV_IMM" data-ref-filename="llvm..RISCVOp..OPERAND_LAST_RISCV_IMM">OPERAND_LAST_RISCV_IMM</a>) {</td></tr>
<tr><th id="605">605</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="112MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="112MO" data-ref-filename="112MO">MO</dfn> = <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI" data-ref-filename="106MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#110OI" title='OI' data-ref="110OI" data-ref-filename="110OI">OI</a>.<a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZNK4llvm6detail11result_pair5indexEv" title='llvm::detail::result_pair::index' data-ref="_ZNK4llvm6detail11result_pair5indexEv" data-ref-filename="_ZNK4llvm6detail11result_pair5indexEv">index</a>());</td></tr>
<tr><th id="606">606</th><td>      <b>if</b> (<a class="local col2 ref" href="#112MO" title='MO' data-ref="112MO" data-ref-filename="112MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="607">607</th><td>        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="113Imm" title='Imm' data-type='int64_t' data-ref="113Imm" data-ref-filename="113Imm">Imm</dfn> = <a class="local col2 ref" href="#112MO" title='MO' data-ref="112MO" data-ref-filename="112MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="608">608</th><td>        <em>bool</em> <dfn class="local col4 decl" id="114Ok" title='Ok' data-type='bool' data-ref="114Ok" data-ref-filename="114Ok">Ok</dfn>;</td></tr>
<tr><th id="609">609</th><td>        <b>switch</b> (<a class="local col1 ref" href="#111OpType" title='OpType' data-ref="111OpType" data-ref-filename="111OpType">OpType</a>) {</td></tr>
<tr><th id="610">610</th><td>        <b>default</b>:</td></tr>
<tr><th id="611">611</th><td>          <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected operand type"</q>);</td></tr>
<tr><th id="612">612</th><td>        <b>case</b> <span class="namespace">RISCVOp::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVOp::OPERAND_UIMM4" title='llvm::RISCVOp::OPERAND_UIMM4' data-ref="llvm::RISCVOp::OPERAND_UIMM4" data-ref-filename="llvm..RISCVOp..OPERAND_UIMM4">OPERAND_UIMM4</a>:</td></tr>
<tr><th id="613">613</th><td>          <a class="local col4 ref" href="#114Ok" title='Ok' data-ref="114Ok" data-ref-filename="114Ok">Ok</a> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>4</var>&gt;(<a class="local col3 ref" href="#113Imm" title='Imm' data-ref="113Imm" data-ref-filename="113Imm">Imm</a>);</td></tr>
<tr><th id="614">614</th><td>          <b>break</b>;</td></tr>
<tr><th id="615">615</th><td>        <b>case</b> <span class="namespace">RISCVOp::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVOp::OPERAND_UIMM5" title='llvm::RISCVOp::OPERAND_UIMM5' data-ref="llvm::RISCVOp::OPERAND_UIMM5" data-ref-filename="llvm..RISCVOp..OPERAND_UIMM5">OPERAND_UIMM5</a>:</td></tr>
<tr><th id="616">616</th><td>          <a class="local col4 ref" href="#114Ok" title='Ok' data-ref="114Ok" data-ref-filename="114Ok">Ok</a> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>5</var>&gt;(<a class="local col3 ref" href="#113Imm" title='Imm' data-ref="113Imm" data-ref-filename="113Imm">Imm</a>);</td></tr>
<tr><th id="617">617</th><td>          <b>break</b>;</td></tr>
<tr><th id="618">618</th><td>        <b>case</b> <span class="namespace">RISCVOp::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVOp::OPERAND_UIMM12" title='llvm::RISCVOp::OPERAND_UIMM12' data-ref="llvm::RISCVOp::OPERAND_UIMM12" data-ref-filename="llvm..RISCVOp..OPERAND_UIMM12">OPERAND_UIMM12</a>:</td></tr>
<tr><th id="619">619</th><td>          <a class="local col4 ref" href="#114Ok" title='Ok' data-ref="114Ok" data-ref-filename="114Ok">Ok</a> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>12</var>&gt;(<a class="local col3 ref" href="#113Imm" title='Imm' data-ref="113Imm" data-ref-filename="113Imm">Imm</a>);</td></tr>
<tr><th id="620">620</th><td>          <b>break</b>;</td></tr>
<tr><th id="621">621</th><td>        <b>case</b> <span class="namespace">RISCVOp::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVOp::OPERAND_SIMM12" title='llvm::RISCVOp::OPERAND_SIMM12' data-ref="llvm::RISCVOp::OPERAND_SIMM12" data-ref-filename="llvm..RISCVOp..OPERAND_SIMM12">OPERAND_SIMM12</a>:</td></tr>
<tr><th id="622">622</th><td>          <a class="local col4 ref" href="#114Ok" title='Ok' data-ref="114Ok" data-ref-filename="114Ok">Ok</a> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>12</var>&gt;(<a class="local col3 ref" href="#113Imm" title='Imm' data-ref="113Imm" data-ref-filename="113Imm">Imm</a>);</td></tr>
<tr><th id="623">623</th><td>          <b>break</b>;</td></tr>
<tr><th id="624">624</th><td>        <b>case</b> <span class="namespace">RISCVOp::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVOp::OPERAND_UIMM20" title='llvm::RISCVOp::OPERAND_UIMM20' data-ref="llvm::RISCVOp::OPERAND_UIMM20" data-ref-filename="llvm..RISCVOp..OPERAND_UIMM20">OPERAND_UIMM20</a>:</td></tr>
<tr><th id="625">625</th><td>          <a class="local col4 ref" href="#114Ok" title='Ok' data-ref="114Ok" data-ref-filename="114Ok">Ok</a> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>20</var>&gt;(<a class="local col3 ref" href="#113Imm" title='Imm' data-ref="113Imm" data-ref-filename="113Imm">Imm</a>);</td></tr>
<tr><th id="626">626</th><td>          <b>break</b>;</td></tr>
<tr><th id="627">627</th><td>        <b>case</b> <span class="namespace">RISCVOp::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVOp::OPERAND_UIMMLOG2XLEN" title='llvm::RISCVOp::OPERAND_UIMMLOG2XLEN' data-ref="llvm::RISCVOp::OPERAND_UIMMLOG2XLEN" data-ref-filename="llvm..RISCVOp..OPERAND_UIMMLOG2XLEN">OPERAND_UIMMLOG2XLEN</a>:</td></tr>
<tr><th id="628">628</th><td>          <b>if</b> (<a class="member field" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo::STI" title='llvm::RISCVInstrInfo::STI' data-ref="llvm::RISCVInstrInfo::STI" data-ref-filename="llvm..RISCVInstrInfo..STI">STI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" title='llvm::MCSubtargetInfo::getTargetTriple' data-ref="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv">getTargetTriple</a>().<a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isArch64BitEv" title='llvm::Triple::isArch64Bit' data-ref="_ZNK4llvm6Triple11isArch64BitEv" data-ref-filename="_ZNK4llvm6Triple11isArch64BitEv">isArch64Bit</a>())</td></tr>
<tr><th id="629">629</th><td>            <a class="local col4 ref" href="#114Ok" title='Ok' data-ref="114Ok" data-ref-filename="114Ok">Ok</a> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>6</var>&gt;(<a class="local col3 ref" href="#113Imm" title='Imm' data-ref="113Imm" data-ref-filename="113Imm">Imm</a>);</td></tr>
<tr><th id="630">630</th><td>          <b>else</b></td></tr>
<tr><th id="631">631</th><td>            <a class="local col4 ref" href="#114Ok" title='Ok' data-ref="114Ok" data-ref-filename="114Ok">Ok</a> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>5</var>&gt;(<a class="local col3 ref" href="#113Imm" title='Imm' data-ref="113Imm" data-ref-filename="113Imm">Imm</a>);</td></tr>
<tr><th id="632">632</th><td>          <b>break</b>;</td></tr>
<tr><th id="633">633</th><td>        }</td></tr>
<tr><th id="634">634</th><td>        <b>if</b> (!<a class="local col4 ref" href="#114Ok" title='Ok' data-ref="114Ok" data-ref-filename="114Ok">Ok</a>) {</td></tr>
<tr><th id="635">635</th><td>          <a class="local col7 ref" href="#107ErrInfo" title='ErrInfo' data-ref="107ErrInfo" data-ref-filename="107ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Invalid immediate"</q>;</td></tr>
<tr><th id="636">636</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="637">637</th><td>        }</td></tr>
<tr><th id="638">638</th><td>      }</td></tr>
<tr><th id="639">639</th><td>    }</td></tr>
<tr><th id="640">640</th><td>  }</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="643">643</th><td>}</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><i>// Return true if get the base operand, byte offset of an instruction and the</i></td></tr>
<tr><th id="646">646</th><td><i>// memory width. Width is the size of memory that is being loaded/stored.</i></td></tr>
<tr><th id="647">647</th><td><em>bool</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm14RISCVInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::RISCVInstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm14RISCVInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</dfn>(</td></tr>
<tr><th id="648">648</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="115LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="115LdSt" data-ref-filename="115LdSt">LdSt</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&amp;<dfn class="local col6 decl" id="116BaseReg" title='BaseReg' data-type='const llvm::MachineOperand *&amp;' data-ref="116BaseReg" data-ref-filename="116BaseReg">BaseReg</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col7 decl" id="117Offset" title='Offset' data-type='int64_t &amp;' data-ref="117Offset" data-ref-filename="117Offset">Offset</dfn>,</td></tr>
<tr><th id="649">649</th><td>    <em>unsigned</em> &amp;<dfn class="local col8 decl" id="118Width" title='Width' data-type='unsigned int &amp;' data-ref="118Width" data-ref-filename="118Width">Width</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="119TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="119TRI" data-ref-filename="119TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="650">650</th><td>  <b>if</b> (!<a class="local col5 ref" href="#115LdSt" title='LdSt' data-ref="115LdSt" data-ref-filename="115LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="651">651</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>  <i>// Here we assume the standard RISC-V ISA, which uses a base+offset</i></td></tr>
<tr><th id="654">654</th><td><i>  // addressing mode. You'll need to relax these conditions to support custom</i></td></tr>
<tr><th id="655">655</th><td><i>  // load/stores instructions.</i></td></tr>
<tr><th id="656">656</th><td>  <b>if</b> (<a class="local col5 ref" href="#115LdSt" title='LdSt' data-ref="115LdSt" data-ref-filename="115LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() != <var>3</var>)</td></tr>
<tr><th id="657">657</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="658">658</th><td>  <b>if</b> (!<a class="local col5 ref" href="#115LdSt" title='LdSt' data-ref="115LdSt" data-ref-filename="115LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#115LdSt" title='LdSt' data-ref="115LdSt" data-ref-filename="115LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="659">659</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>  <b>if</b> (!<a class="local col5 ref" href="#115LdSt" title='LdSt' data-ref="115LdSt" data-ref-filename="115LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" data-ref-filename="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="662">662</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>  <a class="local col8 ref" href="#118Width" title='Width' data-ref="118Width" data-ref-filename="118Width">Width</a> = (*<a class="local col5 ref" href="#115LdSt" title='LdSt' data-ref="115LdSt" data-ref-filename="115LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="665">665</th><td>  <a class="local col6 ref" href="#116BaseReg" title='BaseReg' data-ref="116BaseReg" data-ref-filename="116BaseReg">BaseReg</a> = &amp;<a class="local col5 ref" href="#115LdSt" title='LdSt' data-ref="115LdSt" data-ref-filename="115LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="666">666</th><td>  <a class="local col7 ref" href="#117Offset" title='Offset' data-ref="117Offset" data-ref-filename="117Offset">Offset</a> = <a class="local col5 ref" href="#115LdSt" title='LdSt' data-ref="115LdSt" data-ref-filename="115LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="667">667</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="668">668</th><td>}</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td><em>bool</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_" title='llvm::RISCVInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm14RISCVInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm14RISCVInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_">areMemAccessesTriviallyDisjoint</dfn>(</td></tr>
<tr><th id="671">671</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="120MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="120MIa" data-ref-filename="120MIa">MIa</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="121MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="121MIb" data-ref-filename="121MIb">MIb</dfn>) <em>const</em> {</td></tr>
<tr><th id="672">672</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MIa.mayLoadOrStore() &amp;&amp; <q>"MIa must be a load or store."</q>);</td></tr>
<tr><th id="673">673</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MIb.mayLoadOrStore() &amp;&amp; <q>"MIb must be a load or store."</q>);</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>  <b>if</b> (<a class="local col0 ref" href="#120MIa" title='MIa' data-ref="120MIa" data-ref-filename="120MIa">MIa</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" data-ref-filename="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col1 ref" href="#121MIb" title='MIb' data-ref="121MIb" data-ref-filename="121MIb">MIb</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" data-ref-filename="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() ||</td></tr>
<tr><th id="676">676</th><td>      <a class="local col0 ref" href="#120MIa" title='MIa' data-ref="120MIa" data-ref-filename="120MIa">MIa</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" data-ref-filename="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() || <a class="local col1 ref" href="#121MIb" title='MIb' data-ref="121MIb" data-ref-filename="121MIb">MIb</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" data-ref-filename="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="677">677</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>  <i>// Retrieve the base register, offset from the base register and width. Width</i></td></tr>
<tr><th id="680">680</th><td><i>  // is the size of memory that is being loaded/stored (e.g. 1, 2, 4).  If</i></td></tr>
<tr><th id="681">681</th><td><i>  // base registers are identical, and the offset of a lower memory access +</i></td></tr>
<tr><th id="682">682</th><td><i>  // the width doesn't overlap the offset of a higher memory access,</i></td></tr>
<tr><th id="683">683</th><td><i>  // then the memory accesses are different.</i></td></tr>
<tr><th id="684">684</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="122TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="122TRI" data-ref-filename="122TRI">TRI</dfn> = <a class="member field" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo::STI" title='llvm::RISCVInstrInfo::STI' data-ref="llvm::RISCVInstrInfo::STI" data-ref-filename="llvm..RISCVInstrInfo..STI">STI</a>.<a class="virtual ref fn" href="RISCVSubtarget.h.html#_ZNK4llvm14RISCVSubtarget15getRegisterInfoEv" title='llvm::RISCVSubtarget::getRegisterInfo' data-ref="_ZNK4llvm14RISCVSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm14RISCVSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="685">685</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="123BaseOpA" title='BaseOpA' data-type='const llvm::MachineOperand *' data-ref="123BaseOpA" data-ref-filename="123BaseOpA">BaseOpA</dfn> = <b>nullptr</b>, *<dfn class="local col4 decl" id="124BaseOpB" title='BaseOpB' data-type='const llvm::MachineOperand *' data-ref="124BaseOpB" data-ref-filename="124BaseOpB">BaseOpB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="686">686</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="125OffsetA" title='OffsetA' data-type='int64_t' data-ref="125OffsetA" data-ref-filename="125OffsetA">OffsetA</dfn> = <var>0</var>, <dfn class="local col6 decl" id="126OffsetB" title='OffsetB' data-type='int64_t' data-ref="126OffsetB" data-ref-filename="126OffsetB">OffsetB</dfn> = <var>0</var>;</td></tr>
<tr><th id="687">687</th><td>  <em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="127WidthA" title='WidthA' data-type='unsigned int' data-ref="127WidthA" data-ref-filename="127WidthA">WidthA</dfn> = <var>0</var>, <dfn class="local col8 decl" id="128WidthB" title='WidthB' data-type='unsigned int' data-ref="128WidthB" data-ref-filename="128WidthB">WidthB</dfn> = <var>0</var>;</td></tr>
<tr><th id="688">688</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm14RISCVInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::RISCVInstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm14RISCVInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</a>(<a class="local col0 ref" href="#120MIa" title='MIa' data-ref="120MIa" data-ref-filename="120MIa">MIa</a>, <span class='refarg'><a class="local col3 ref" href="#123BaseOpA" title='BaseOpA' data-ref="123BaseOpA" data-ref-filename="123BaseOpA">BaseOpA</a></span>, <span class='refarg'><a class="local col5 ref" href="#125OffsetA" title='OffsetA' data-ref="125OffsetA" data-ref-filename="125OffsetA">OffsetA</a></span>, <span class='refarg'><a class="local col7 ref" href="#127WidthA" title='WidthA' data-ref="127WidthA" data-ref-filename="127WidthA">WidthA</a></span>, <a class="local col2 ref" href="#122TRI" title='TRI' data-ref="122TRI" data-ref-filename="122TRI">TRI</a>) &amp;&amp;</td></tr>
<tr><th id="689">689</th><td>      <a class="member fn" href="#_ZNK4llvm14RISCVInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::RISCVInstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm14RISCVInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</a>(<a class="local col1 ref" href="#121MIb" title='MIb' data-ref="121MIb" data-ref-filename="121MIb">MIb</a>, <span class='refarg'><a class="local col4 ref" href="#124BaseOpB" title='BaseOpB' data-ref="124BaseOpB" data-ref-filename="124BaseOpB">BaseOpB</a></span>, <span class='refarg'><a class="local col6 ref" href="#126OffsetB" title='OffsetB' data-ref="126OffsetB" data-ref-filename="126OffsetB">OffsetB</a></span>, <span class='refarg'><a class="local col8 ref" href="#128WidthB" title='WidthB' data-ref="128WidthB" data-ref-filename="128WidthB">WidthB</a></span>, <a class="local col2 ref" href="#122TRI" title='TRI' data-ref="122TRI" data-ref-filename="122TRI">TRI</a>)) {</td></tr>
<tr><th id="690">690</th><td>    <b>if</b> (<a class="local col3 ref" href="#123BaseOpA" title='BaseOpA' data-ref="123BaseOpA" data-ref-filename="123BaseOpA">BaseOpA</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" data-ref-filename="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(*<a class="local col4 ref" href="#124BaseOpB" title='BaseOpB' data-ref="124BaseOpB" data-ref-filename="124BaseOpB">BaseOpB</a>)) {</td></tr>
<tr><th id="691">691</th><td>      <em>int</em> <dfn class="local col9 decl" id="129LowOffset" title='LowOffset' data-type='int' data-ref="129LowOffset" data-ref-filename="129LowOffset">LowOffset</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col5 ref" href="#125OffsetA" title='OffsetA' data-ref="125OffsetA" data-ref-filename="125OffsetA">OffsetA</a>, <a class="local col6 ref" href="#126OffsetB" title='OffsetB' data-ref="126OffsetB" data-ref-filename="126OffsetB">OffsetB</a>);</td></tr>
<tr><th id="692">692</th><td>      <em>int</em> <dfn class="local col0 decl" id="130HighOffset" title='HighOffset' data-type='int' data-ref="130HighOffset" data-ref-filename="130HighOffset">HighOffset</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="local col5 ref" href="#125OffsetA" title='OffsetA' data-ref="125OffsetA" data-ref-filename="125OffsetA">OffsetA</a>, <a class="local col6 ref" href="#126OffsetB" title='OffsetB' data-ref="126OffsetB" data-ref-filename="126OffsetB">OffsetB</a>);</td></tr>
<tr><th id="693">693</th><td>      <em>int</em> <dfn class="local col1 decl" id="131LowWidth" title='LowWidth' data-type='int' data-ref="131LowWidth" data-ref-filename="131LowWidth">LowWidth</dfn> = (<a class="local col9 ref" href="#129LowOffset" title='LowOffset' data-ref="129LowOffset" data-ref-filename="129LowOffset">LowOffset</a> == <a class="local col5 ref" href="#125OffsetA" title='OffsetA' data-ref="125OffsetA" data-ref-filename="125OffsetA">OffsetA</a>) ? <a class="local col7 ref" href="#127WidthA" title='WidthA' data-ref="127WidthA" data-ref-filename="127WidthA">WidthA</a> : <a class="local col8 ref" href="#128WidthB" title='WidthB' data-ref="128WidthB" data-ref-filename="128WidthB">WidthB</a>;</td></tr>
<tr><th id="694">694</th><td>      <b>if</b> (<a class="local col9 ref" href="#129LowOffset" title='LowOffset' data-ref="129LowOffset" data-ref-filename="129LowOffset">LowOffset</a> + <a class="local col1 ref" href="#131LowWidth" title='LowWidth' data-ref="131LowWidth" data-ref-filename="131LowWidth">LowWidth</a> &lt;= <a class="local col0 ref" href="#130HighOffset" title='HighOffset' data-ref="130HighOffset" data-ref-filename="130HighOffset">HighOffset</a>)</td></tr>
<tr><th id="695">695</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="696">696</th><td>    }</td></tr>
<tr><th id="697">697</th><td>  }</td></tr>
<tr><th id="698">698</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="699">699</th><td>}</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="702">702</th><td><a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::RISCVInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm14RISCVInstrInfo35decomposeMachineOperandsTargetFlagsEj" data-ref-filename="_ZNK4llvm14RISCVInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="132TF" title='TF' data-type='unsigned int' data-ref="132TF" data-ref-filename="132TF">TF</dfn>) <em>const</em> {</td></tr>
<tr><th id="703">703</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="133Mask" title='Mask' data-type='const unsigned int' data-ref="133Mask" data-ref-filename="133Mask">Mask</dfn> = <span class="namespace">RISCVII::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_DIRECT_FLAG_MASK" title='llvm::RISCVII::MO_DIRECT_FLAG_MASK' data-ref="llvm::RISCVII::MO_DIRECT_FLAG_MASK" data-ref-filename="llvm..RISCVII..MO_DIRECT_FLAG_MASK">MO_DIRECT_FLAG_MASK</a>;</td></tr>
<tr><th id="704">704</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col2 ref" href="#132TF" title='TF' data-ref="132TF" data-ref-filename="132TF">TF</a> &amp; <a class="local col3 ref" href="#133Mask" title='Mask' data-ref="133Mask" data-ref-filename="133Mask">Mask</a>, <a class="local col2 ref" href="#132TF" title='TF' data-ref="132TF" data-ref-filename="132TF">TF</a> &amp; ~<a class="local col3 ref" href="#133Mask" title='Mask' data-ref="133Mask" data-ref-filename="133Mask">Mask</a>);</td></tr>
<tr><th id="705">705</th><td>}</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="708">708</th><td><a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::RISCVInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm14RISCVInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm14RISCVInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="709">709</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">RISCVII</span>;</td></tr>
<tr><th id="710">710</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col4 decl" id="134TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [12]' data-ref="134TargetFlags" data-ref-filename="134TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="711">711</th><td>      {<a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_CALL" title='llvm::RISCVII::MO_CALL' data-ref="llvm::RISCVII::MO_CALL" data-ref-filename="llvm..RISCVII..MO_CALL">MO_CALL</a>, <q>"riscv-call"</q>},</td></tr>
<tr><th id="712">712</th><td>      {<a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_PLT" title='llvm::RISCVII::MO_PLT' data-ref="llvm::RISCVII::MO_PLT" data-ref-filename="llvm..RISCVII..MO_PLT">MO_PLT</a>, <q>"riscv-plt"</q>},</td></tr>
<tr><th id="713">713</th><td>      {<a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_LO" title='llvm::RISCVII::MO_LO' data-ref="llvm::RISCVII::MO_LO" data-ref-filename="llvm..RISCVII..MO_LO">MO_LO</a>, <q>"riscv-lo"</q>},</td></tr>
<tr><th id="714">714</th><td>      {<a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_HI" title='llvm::RISCVII::MO_HI' data-ref="llvm::RISCVII::MO_HI" data-ref-filename="llvm..RISCVII..MO_HI">MO_HI</a>, <q>"riscv-hi"</q>},</td></tr>
<tr><th id="715">715</th><td>      {<a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_PCREL_LO" title='llvm::RISCVII::MO_PCREL_LO' data-ref="llvm::RISCVII::MO_PCREL_LO" data-ref-filename="llvm..RISCVII..MO_PCREL_LO">MO_PCREL_LO</a>, <q>"riscv-pcrel-lo"</q>},</td></tr>
<tr><th id="716">716</th><td>      {<a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_PCREL_HI" title='llvm::RISCVII::MO_PCREL_HI' data-ref="llvm::RISCVII::MO_PCREL_HI" data-ref-filename="llvm..RISCVII..MO_PCREL_HI">MO_PCREL_HI</a>, <q>"riscv-pcrel-hi"</q>},</td></tr>
<tr><th id="717">717</th><td>      {<a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_GOT_HI" title='llvm::RISCVII::MO_GOT_HI' data-ref="llvm::RISCVII::MO_GOT_HI" data-ref-filename="llvm..RISCVII..MO_GOT_HI">MO_GOT_HI</a>, <q>"riscv-got-hi"</q>},</td></tr>
<tr><th id="718">718</th><td>      {<a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_TPREL_LO" title='llvm::RISCVII::MO_TPREL_LO' data-ref="llvm::RISCVII::MO_TPREL_LO" data-ref-filename="llvm..RISCVII..MO_TPREL_LO">MO_TPREL_LO</a>, <q>"riscv-tprel-lo"</q>},</td></tr>
<tr><th id="719">719</th><td>      {<a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_TPREL_HI" title='llvm::RISCVII::MO_TPREL_HI' data-ref="llvm::RISCVII::MO_TPREL_HI" data-ref-filename="llvm..RISCVII..MO_TPREL_HI">MO_TPREL_HI</a>, <q>"riscv-tprel-hi"</q>},</td></tr>
<tr><th id="720">720</th><td>      {<a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_TPREL_ADD" title='llvm::RISCVII::MO_TPREL_ADD' data-ref="llvm::RISCVII::MO_TPREL_ADD" data-ref-filename="llvm..RISCVII..MO_TPREL_ADD">MO_TPREL_ADD</a>, <q>"riscv-tprel-add"</q>},</td></tr>
<tr><th id="721">721</th><td>      {<a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_TLS_GOT_HI" title='llvm::RISCVII::MO_TLS_GOT_HI' data-ref="llvm::RISCVII::MO_TLS_GOT_HI" data-ref-filename="llvm..RISCVII..MO_TLS_GOT_HI">MO_TLS_GOT_HI</a>, <q>"riscv-tls-got-hi"</q>},</td></tr>
<tr><th id="722">722</th><td>      {<a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_TLS_GD_HI" title='llvm::RISCVII::MO_TLS_GD_HI' data-ref="llvm::RISCVII::MO_TLS_GD_HI" data-ref-filename="llvm..RISCVII..MO_TLS_GD_HI">MO_TLS_GD_HI</a>, <q>"riscv-tls-gd-hi"</q>}};</td></tr>
<tr><th id="723">723</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col4 ref" href="#134TargetFlags" title='TargetFlags' data-ref="134TargetFlags" data-ref-filename="134TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="724">724</th><td>}</td></tr>
<tr><th id="725">725</th><td><em>bool</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" title='llvm::RISCVInstrInfo::isFunctionSafeToOutlineFrom' data-ref="_ZNK4llvm14RISCVInstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" data-ref-filename="_ZNK4llvm14RISCVInstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb">isFunctionSafeToOutlineFrom</dfn>(</td></tr>
<tr><th id="726">726</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="135MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="135MF" data-ref-filename="135MF">MF</dfn>, <em>bool</em> <dfn class="local col6 decl" id="136OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-type='bool' data-ref="136OutlineFromLinkOnceODRs" data-ref-filename="136OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</dfn>) <em>const</em> {</td></tr>
<tr><th id="727">727</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col7 decl" id="137F" title='F' data-type='const llvm::Function &amp;' data-ref="137F" data-ref-filename="137F">F</dfn> = <a class="local col5 ref" href="#135MF" title='MF' data-ref="135MF" data-ref-filename="135MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>  <i>// Can F be deduplicated by the linker? If it can, don't outline from it.</i></td></tr>
<tr><th id="730">730</th><td>  <b>if</b> (!<a class="local col6 ref" href="#136OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-ref="136OutlineFromLinkOnceODRs" data-ref-filename="136OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</a> &amp;&amp; <a class="local col7 ref" href="#137F" title='F' data-ref="137F" data-ref-filename="137F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue21hasLinkOnceODRLinkageEv" title='llvm::GlobalValue::hasLinkOnceODRLinkage' data-ref="_ZNK4llvm11GlobalValue21hasLinkOnceODRLinkageEv" data-ref-filename="_ZNK4llvm11GlobalValue21hasLinkOnceODRLinkageEv">hasLinkOnceODRLinkage</a>())</td></tr>
<tr><th id="731">731</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>  <i>// Don't outline from functions with section markings; the program could</i></td></tr>
<tr><th id="734">734</th><td><i>  // expect that all the code is in the named section.</i></td></tr>
<tr><th id="735">735</th><td>  <b>if</b> (<a class="local col7 ref" href="#137F" title='F' data-ref="137F" data-ref-filename="137F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/GlobalObject.h.html#_ZNK4llvm12GlobalObject10hasSectionEv" title='llvm::GlobalObject::hasSection' data-ref="_ZNK4llvm12GlobalObject10hasSectionEv" data-ref-filename="_ZNK4llvm12GlobalObject10hasSectionEv">hasSection</a>())</td></tr>
<tr><th id="736">736</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <i>// It's safe to outline from MF.</i></td></tr>
<tr><th id="739">739</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="740">740</th><td>}</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td><em>bool</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj" title='llvm::RISCVInstrInfo::isMBBSafeToOutlineFrom' data-ref="_ZNK4llvm14RISCVInstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj" data-ref-filename="_ZNK4llvm14RISCVInstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj">isMBBSafeToOutlineFrom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="138MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="138MBB" data-ref-filename="138MBB">MBB</dfn>,</td></tr>
<tr><th id="743">743</th><td>                                            <em>unsigned</em> &amp;<dfn class="local col9 decl" id="139Flags" title='Flags' data-type='unsigned int &amp;' data-ref="139Flags" data-ref-filename="139Flags">Flags</dfn>) <em>const</em> {</td></tr>
<tr><th id="744">744</th><td>  <i>// More accurate safety checking is done in getOutliningCandidateInfo.</i></td></tr>
<tr><th id="745">745</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="746">746</th><td>}</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td><i>// Enum values indicating how an outlined call should be constructed.</i></td></tr>
<tr><th id="749">749</th><td><b>enum</b> <dfn class="type def" id="MachineOutlinerConstructionID" title='MachineOutlinerConstructionID' data-ref="MachineOutlinerConstructionID" data-ref-filename="MachineOutlinerConstructionID">MachineOutlinerConstructionID</dfn> {</td></tr>
<tr><th id="750">750</th><td>  <dfn class="enum" id="MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</dfn></td></tr>
<tr><th id="751">751</th><td>};</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td><span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" title='llvm::RISCVInstrInfo::getOutliningCandidateInfo' data-ref="_ZNK4llvm14RISCVInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE">getOutliningCandidateInfo</dfn>(</td></tr>
<tr><th id="754">754</th><td>    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a>&gt; &amp;<dfn class="local col0 decl" id="140RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-type='std::vector&lt;outliner::Candidate&gt; &amp;' data-ref="140RepeatedSequenceLocs" data-ref-filename="140RepeatedSequenceLocs">RepeatedSequenceLocs</dfn>) <em>const</em> {</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>  <i>// First we need to filter out candidates where the X5 register (IE t0) can't</i></td></tr>
<tr><th id="757">757</th><td><i>  // be used to setup the function call.</i></td></tr>
<tr><th id="758">758</th><td>  <em>auto</em> <dfn class="local col1 decl" id="141CannotInsertCall" title='CannotInsertCall' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp:758:27)' data-ref="141CannotInsertCall" data-ref-filename="141CannotInsertCall">CannotInsertCall</dfn> = [](<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col2 decl" id="142C" title='C' data-type='outliner::Candidate &amp;' data-ref="142C" data-ref-filename="142C">C</dfn>) {</td></tr>
<tr><th id="759">759</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="143TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="143TRI" data-ref-filename="143TRI">TRI</dfn> = <a class="local col2 ref" href="#142C" title='C' data-ref="142C" data-ref-filename="142C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>    <a class="local col2 ref" href="#142C" title='C' data-ref="142C" data-ref-filename="142C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE" title='llvm::outliner::Candidate::initLRU' data-ref="_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE">initLRU</a>(*<a class="local col3 ref" href="#143TRI" title='TRI' data-ref="143TRI" data-ref-filename="143TRI">TRI</a>);</td></tr>
<tr><th id="762">762</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> <dfn class="local col4 decl" id="144LRU" title='LRU' data-type='llvm::LiveRegUnits' data-ref="144LRU" data-ref-filename="144LRU">LRU</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#30" title='llvm::LiveRegUnits::LiveRegUnits' data-ref="_ZN4llvm12LiveRegUnitsC1ERKS0_" data-ref-filename="_ZN4llvm12LiveRegUnitsC1ERKS0_"></a><a class="local col2 ref" href="#142C" title='C' data-ref="142C" data-ref-filename="142C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::LRU" title='llvm::outliner::Candidate::LRU' data-ref="llvm::outliner::Candidate::LRU" data-ref-filename="llvm..outliner..Candidate..LRU">LRU</a>;</td></tr>
<tr><th id="763">763</th><td>    <b>return</b> !<a class="local col4 ref" href="#144LRU" title='LRU' data-ref="144LRU" data-ref-filename="144LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X5" title='llvm::RISCV::X5' data-ref="llvm::RISCV::X5" data-ref-filename="llvm..RISCV..X5">X5</a>);</td></tr>
<tr><th id="764">764</th><td>  };</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>  <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm8erase_ifERT_T0_" title='llvm::erase_if' data-use='c' data-ref="_ZN4llvm8erase_ifERT_T0_" data-ref-filename="_ZN4llvm8erase_ifERT_T0_">erase_if</a>(<span class='refarg'><a class="local col0 ref" href="#140RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="140RepeatedSequenceLocs" data-ref-filename="140RepeatedSequenceLocs">RepeatedSequenceLocs</a></span>, <a class="tu ref fn fake" href="#758" title='llvm::RISCVInstrInfo::getOutliningCandidateInfo(std::vector&lt;outliner::Candidate&gt; &amp;)::(anonymous class)::' data-use='c' data-ref="_ZZNK4llvm14RISCVInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEEN3$_0C1ERKS7_" data-ref-filename="_ZZNK4llvm14RISCVInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEEN3$_0C1ERKS7_"></a><a class="local col1 ref" href="#141CannotInsertCall" title='CannotInsertCall' data-ref="141CannotInsertCall" data-ref-filename="141CannotInsertCall">CannotInsertCall</a>);</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <i>// If the sequence doesn't have enough candidates left, then we're done.</i></td></tr>
<tr><th id="769">769</th><td>  <b>if</b> (<a class="local col0 ref" href="#140RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="140RepeatedSequenceLocs" data-ref-filename="140RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>() &lt; <var>2</var>)</td></tr>
<tr><th id="770">770</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1Ev" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1Ev" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1Ev">(</a>);</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="145SequenceSize" title='SequenceSize' data-type='unsigned int' data-ref="145SequenceSize" data-ref-filename="145SequenceSize">SequenceSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td>  <em>auto</em> <dfn class="local col6 decl" id="146I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="146I" data-ref-filename="146I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#140RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="140RepeatedSequenceLocs" data-ref-filename="140RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate5frontEv" title='llvm::outliner::Candidate::front' data-ref="_ZN4llvm8outliner9Candidate5frontEv" data-ref-filename="_ZN4llvm8outliner9Candidate5frontEv">front</a>();</td></tr>
<tr><th id="775">775</th><td>  <em>auto</em> <dfn class="local col7 decl" id="147E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="147E" data-ref-filename="147E">E</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#140RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="140RepeatedSequenceLocs" data-ref-filename="140RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>());</td></tr>
<tr><th id="776">776</th><td>  <b>for</b> (; <a class="local col6 ref" href="#146I" title='I' data-ref="146I" data-ref-filename="146I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#147E" title='E' data-ref="147E" data-ref-filename="147E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#146I" title='I' data-ref="146I" data-ref-filename="146I">I</a>)</td></tr>
<tr><th id="777">777</th><td>    <a class="local col5 ref" href="#145SequenceSize" title='SequenceSize' data-ref="145SequenceSize" data-ref-filename="145SequenceSize">SequenceSize</a> += <a class="virtual member fn" href="#_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::RISCVInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#146I" title='I' data-ref="146I" data-ref-filename="146I">I</a>);</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>  <i>// call t0, function = 8 bytes.</i></td></tr>
<tr><th id="780">780</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="148CallOverhead" title='CallOverhead' data-type='unsigned int' data-ref="148CallOverhead" data-ref-filename="148CallOverhead">CallOverhead</dfn> = <var>8</var>;</td></tr>
<tr><th id="781">781</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="149C" title='C' data-type='llvm::outliner::Candidate &amp;' data-ref="149C" data-ref-filename="149C">C</dfn> : <a class="local col0 ref" href="#140RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="140RepeatedSequenceLocs" data-ref-filename="140RepeatedSequenceLocs">RepeatedSequenceLocs</a>)</td></tr>
<tr><th id="782">782</th><td>    <a class="local col9 ref" href="#149C" title='C' data-ref="149C" data-ref-filename="149C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate11setCallInfoEjj" title='llvm::outliner::Candidate::setCallInfo' data-ref="_ZN4llvm8outliner9Candidate11setCallInfoEjj" data-ref-filename="_ZN4llvm8outliner9Candidate11setCallInfoEjj">setCallInfo</a>(<a class="enum" href="#MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</a>, <a class="local col8 ref" href="#148CallOverhead" title='CallOverhead' data-ref="148CallOverhead" data-ref-filename="148CallOverhead">CallOverhead</a>);</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>  <i>// jr t0 = 4 bytes, 2 bytes if compressed instructions are enabled.</i></td></tr>
<tr><th id="785">785</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="150FrameOverhead" title='FrameOverhead' data-type='unsigned int' data-ref="150FrameOverhead" data-ref-filename="150FrameOverhead">FrameOverhead</dfn> = <var>4</var>;</td></tr>
<tr><th id="786">786</th><td>  <b>if</b> (<a class="local col0 ref" href="#140RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="140RepeatedSequenceLocs" data-ref-filename="140RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>()</td></tr>
<tr><th id="787">787</th><td>          .<a class="ref fn" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a>)</td></tr>
<tr><th id="788">788</th><td>    <a class="local col0 ref" href="#150FrameOverhead" title='FrameOverhead' data-ref="150FrameOverhead" data-ref-filename="150FrameOverhead">FrameOverhead</a> = <var>2</var>;</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>  <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj">(</a><a class="local col0 ref" href="#140RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="140RepeatedSequenceLocs" data-ref-filename="140RepeatedSequenceLocs">RepeatedSequenceLocs</a>, <a class="local col5 ref" href="#145SequenceSize" title='SequenceSize' data-ref="145SequenceSize" data-ref-filename="145SequenceSize">SequenceSize</a>,</td></tr>
<tr><th id="791">791</th><td>                                    <a class="local col0 ref" href="#150FrameOverhead" title='FrameOverhead' data-ref="150FrameOverhead" data-ref-filename="150FrameOverhead">FrameOverhead</a>, <a class="enum" href="#MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</a>);</td></tr>
<tr><th id="792">792</th><td>}</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td><span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a></td></tr>
<tr><th id="795">795</th><td><a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::RISCVInstrInfo::getOutliningType' data-ref="_ZNK4llvm14RISCVInstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm14RISCVInstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">getOutliningType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col1 decl" id="151MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="151MBBI" data-ref-filename="151MBBI">MBBI</dfn>,</td></tr>
<tr><th id="796">796</th><td>                                 <em>unsigned</em> <dfn class="local col2 decl" id="152Flags" title='Flags' data-type='unsigned int' data-ref="152Flags" data-ref-filename="152Flags">Flags</dfn>) <em>const</em> {</td></tr>
<tr><th id="797">797</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="153MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="153MI" data-ref-filename="153MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#151MBBI" title='MBBI' data-ref="151MBBI" data-ref-filename="151MBBI">MBBI</a>;</td></tr>
<tr><th id="798">798</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="154MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="154MBB" data-ref-filename="154MBB">MBB</dfn> = <a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="799">799</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="155TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="155TRI" data-ref-filename="155TRI">TRI</dfn> =</td></tr>
<tr><th id="800">800</th><td>      <a class="local col4 ref" href="#154MBB" title='MBB' data-ref="154MBB" data-ref-filename="154MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>  <i>// Positions generally can't safely be outlined.</i></td></tr>
<tr><th id="803">803</th><td>  <b>if</b> (<a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv" data-ref-filename="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>()) {</td></tr>
<tr><th id="804">804</th><td>    <i>// We can manually strip out CFI instructions later.</i></td></tr>
<tr><th id="805">805</th><td>    <b>if</b> (<a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isCFIInstructionEv" title='llvm::MachineInstr::isCFIInstruction' data-ref="_ZNK4llvm12MachineInstr16isCFIInstructionEv" data-ref-filename="_ZNK4llvm12MachineInstr16isCFIInstructionEv">isCFIInstruction</a>())</td></tr>
<tr><th id="806">806</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Invisible" title='llvm::outliner::Invisible' data-ref="llvm::outliner::Invisible" data-ref-filename="llvm..outliner..Invisible">Invisible</a>;</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="809">809</th><td>  }</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>  <i>// Don't trust the user to write safe inline assembly.</i></td></tr>
<tr><th id="812">812</th><td>  <b>if</b> (<a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv" data-ref-filename="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="813">813</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <i>// We can't outline branches to other basic blocks.</i></td></tr>
<tr><th id="816">816</th><td>  <b>if</b> (<a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() &amp;&amp; !<a class="local col4 ref" href="#154MBB" title='MBB' data-ref="154MBB" data-ref-filename="154MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>())</td></tr>
<tr><th id="817">817</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>  <i>// We need support for tail calls to outlined functions before return</i></td></tr>
<tr><th id="820">820</th><td><i>  // statements can be allowed.</i></td></tr>
<tr><th id="821">821</th><td>  <b>if</b> (<a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>())</td></tr>
<tr><th id="822">822</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>  <i>// Don't allow modifying the X5 register which we use for return addresses for</i></td></tr>
<tr><th id="825">825</th><td><i>  // these outlined functions.</i></td></tr>
<tr><th id="826">826</th><td>  <b>if</b> (<a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X5" title='llvm::RISCV::X5' data-ref="llvm::RISCV::X5" data-ref-filename="llvm..RISCV..X5">X5</a>, <a class="local col5 ref" href="#155TRI" title='TRI' data-ref="155TRI" data-ref-filename="155TRI">TRI</a>) ||</td></tr>
<tr><th id="827">827</th><td>      <a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE" title='llvm::MCInstrDesc::hasImplicitDefOfPhysReg' data-ref="_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE" data-ref-filename="_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE">hasImplicitDefOfPhysReg</a>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X5" title='llvm::RISCV::X5' data-ref="llvm::RISCV::X5" data-ref-filename="llvm..RISCV..X5">X5</a>))</td></tr>
<tr><th id="828">828</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>  <i>// Make sure the operands don't reference something unsafe.</i></td></tr>
<tr><th id="831">831</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="156MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="156MO" data-ref-filename="156MO">MO</dfn> : <a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="832">832</th><td>    <b>if</b> (<a class="local col6 ref" href="#156MO" title='MO' data-ref="156MO" data-ref-filename="156MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() || <a class="local col6 ref" href="#156MO" title='MO' data-ref="156MO" data-ref-filename="156MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv" data-ref-filename="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>() || <a class="local col6 ref" href="#156MO" title='MO' data-ref="156MO" data-ref-filename="156MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>())</td></tr>
<tr><th id="833">833</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <i>// Don't allow instructions which won't be materialized to impact outlining</i></td></tr>
<tr><th id="836">836</th><td><i>  // analysis.</i></td></tr>
<tr><th id="837">837</th><td>  <b>if</b> (<a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isMetaInstructionEv" title='llvm::MachineInstr::isMetaInstruction' data-ref="_ZNK4llvm12MachineInstr17isMetaInstructionEv" data-ref-filename="_ZNK4llvm12MachineInstr17isMetaInstructionEv">isMetaInstruction</a>())</td></tr>
<tr><th id="838">838</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Invisible" title='llvm::outliner::Invisible' data-ref="llvm::outliner::Invisible" data-ref-filename="llvm..outliner..Invisible">Invisible</a>;</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>  <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Legal" title='llvm::outliner::Legal' data-ref="llvm::outliner::Legal" data-ref-filename="llvm..outliner..Legal">Legal</a>;</td></tr>
<tr><th id="841">841</th><td>}</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td><em>void</em> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" title='llvm::RISCVInstrInfo::buildOutlinedFrame' data-ref="_ZNK4llvm14RISCVInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" data-ref-filename="_ZNK4llvm14RISCVInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE">buildOutlinedFrame</dfn>(</td></tr>
<tr><th id="844">844</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="157MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="157MBB" data-ref-filename="157MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="158MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="158MF" data-ref-filename="158MF">MF</dfn>,</td></tr>
<tr><th id="845">845</th><td>    <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a> &amp;<dfn class="local col9 decl" id="159OF" title='OF' data-type='const outliner::OutlinedFunction &amp;' data-ref="159OF" data-ref-filename="159OF">OF</dfn>) <em>const</em> {</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>  <i>// Strip out any CFI instructions</i></td></tr>
<tr><th id="848">848</th><td>  <em>bool</em> <dfn class="local col0 decl" id="160Changed" title='Changed' data-type='bool' data-ref="160Changed" data-ref-filename="160Changed">Changed</dfn> = <b>true</b>;</td></tr>
<tr><th id="849">849</th><td>  <b>while</b> (<a class="local col0 ref" href="#160Changed" title='Changed' data-ref="160Changed" data-ref-filename="160Changed">Changed</a>) {</td></tr>
<tr><th id="850">850</th><td>    <a class="local col0 ref" href="#160Changed" title='Changed' data-ref="160Changed" data-ref-filename="160Changed">Changed</a> = <b>false</b>;</td></tr>
<tr><th id="851">851</th><td>    <em>auto</em> <dfn class="local col1 decl" id="161I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="161I" data-ref-filename="161I">I</dfn> = <a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB" data-ref-filename="157MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="852">852</th><td>    <em>auto</em> <dfn class="local col2 decl" id="162E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="162E" data-ref-filename="162E">E</dfn> = <a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB" data-ref-filename="157MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="853">853</th><td>    <b>for</b> (; <a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#162E" title='E' data-ref="162E" data-ref-filename="162E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a>) {</td></tr>
<tr><th id="854">854</th><td>      <b>if</b> (<a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isCFIInstructionEv" title='llvm::MachineInstr::isCFIInstruction' data-ref="_ZNK4llvm12MachineInstr16isCFIInstructionEv" data-ref-filename="_ZNK4llvm12MachineInstr16isCFIInstructionEv">isCFIInstruction</a>()) {</td></tr>
<tr><th id="855">855</th><td>        <a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16removeFromParentEv" title='llvm::MachineInstr::removeFromParent' data-ref="_ZN4llvm12MachineInstr16removeFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr16removeFromParentEv">removeFromParent</a>();</td></tr>
<tr><th id="856">856</th><td>        <a class="local col0 ref" href="#160Changed" title='Changed' data-ref="160Changed" data-ref-filename="160Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="857">857</th><td>        <b>break</b>;</td></tr>
<tr><th id="858">858</th><td>      }</td></tr>
<tr><th id="859">859</th><td>    }</td></tr>
<tr><th id="860">860</th><td>  }</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>  <a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB" data-ref-filename="157MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X5" title='llvm::RISCV::X5' data-ref="llvm::RISCV::X5" data-ref-filename="llvm..RISCV..X5">X5</a>);</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>  <i>// Add in a return instruction to the end of the outlined frame.</i></td></tr>
<tr><th id="865">865</th><td>  <a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB" data-ref-filename="157MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB" data-ref-filename="157MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#158MF" title='MF' data-ref="158MF" data-ref-filename="158MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::JALR" title='llvm::RISCV::JALR' data-ref="llvm::RISCV::JALR" data-ref-filename="llvm..RISCV..JALR">JALR</a>))</td></tr>
<tr><th id="866">866</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="867">867</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X5" title='llvm::RISCV::X5' data-ref="llvm::RISCV::X5" data-ref-filename="llvm..RISCV..X5">X5</a>)</td></tr>
<tr><th id="868">868</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>));</td></tr>
<tr><th id="869">869</th><td>}</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="type" href="RISCVInstrInfo.h.html#llvm::RISCVInstrInfo" title='llvm::RISCVInstrInfo' data-ref="llvm::RISCVInstrInfo" data-ref-filename="llvm..RISCVInstrInfo">RISCVInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14RISCVInstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Machi4155215" title='llvm::RISCVInstrInfo::insertOutlinedCall' data-ref="_ZNK4llvm14RISCVInstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Machi4155215" data-ref-filename="_ZNK4llvm14RISCVInstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Machi4155215">insertOutlinedCall</dfn>(</td></tr>
<tr><th id="872">872</th><td>    <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module" data-ref-filename="llvm..Module">Module</a> &amp;<dfn class="local col3 decl" id="163M" title='M' data-type='llvm::Module &amp;' data-ref="163M" data-ref-filename="163M">M</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="164MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="164MBB" data-ref-filename="164MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col5 decl" id="165It" title='It' data-type='MachineBasicBlock::iterator &amp;' data-ref="165It" data-ref-filename="165It">It</dfn>,</td></tr>
<tr><th id="873">873</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="166MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="166MF" data-ref-filename="166MF">MF</dfn>, <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col7 decl" id="167C" title='C' data-type='const outliner::Candidate &amp;' data-ref="167C" data-ref-filename="167C">C</dfn>) <em>const</em> {</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>  <i>// Add in a call instruction to the outlined function at the given location.</i></td></tr>
<tr><th id="876">876</th><td>  <a class="local col5 ref" href="#165It" title='It' data-ref="165It" data-ref-filename="165It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB" data-ref-filename="164MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#165It" title='It' data-ref="165It" data-ref-filename="165It">It</a>,</td></tr>
<tr><th id="877">877</th><td>                  <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#166MF" title='MF' data-ref="166MF" data-ref-filename="166MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::PseudoCALLReg" title='llvm::RISCV::PseudoCALLReg' data-ref="llvm::RISCV::PseudoCALLReg" data-ref-filename="llvm..RISCV..PseudoCALLReg">PseudoCALLReg</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X5" title='llvm::RISCV::X5' data-ref="llvm::RISCV::X5" data-ref-filename="llvm..RISCV..X5">X5</a>)</td></tr>
<tr><th id="878">878</th><td>                      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col3 ref" href="#163M" title='M' data-ref="163M" data-ref-filename="163M">M</a>.<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getNamedValueENS_9StringRefE" title='llvm::Module::getNamedValue' data-ref="_ZNK4llvm6Module13getNamedValueENS_9StringRefE" data-ref-filename="_ZNK4llvm6Module13getNamedValueENS_9StringRefE">getNamedValue</a>(<a class="local col6 ref" href="#166MF" title='MF' data-ref="166MF" data-ref-filename="166MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv" data-ref-filename="_ZNK4llvm15MachineFunction7getNameEv">getName</a>()), <var>0</var>,</td></tr>
<tr><th id="879">879</th><td>                                        <span class="namespace">RISCVII::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_CALL" title='llvm::RISCVII::MO_CALL' data-ref="llvm::RISCVII::MO_CALL" data-ref-filename="llvm..RISCVII..MO_CALL">MO_CALL</a>));</td></tr>
<tr><th id="880">880</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#165It" title='It' data-ref="165It" data-ref-filename="165It">It</a>;</td></tr>
<tr><th id="881">881</th><td>}</td></tr>
<tr><th id="882">882</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>