circuit ValExec_RecFNToIN :
  module RecFNToIN :
    output io : { flip in : UInt<33>, flip roundingMode : UInt<3>, flip signedOut : UInt<1>, out : UInt<64>, intExceptionFlags : UInt<3>}
  
    io is invalid
    node _T = bits(io.in, 31, 23) @[rawFloatFromRecFN.scala 50:21]
    node _T_1 = bits(_T, 8, 6) @[rawFloatFromRecFN.scala 51:29]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54]
    node _T_3 = bits(_T, 8, 7) @[rawFloatFromRecFN.scala 52:29]
    node _T_4 = eq(_T_3, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54]
    wire rawIn : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromRecFN.scala 54:23]
    rawIn is invalid @[rawFloatFromRecFN.scala 54:23]
    node _T_5 = bits(_T, 6, 6) @[rawFloatFromRecFN.scala 55:41]
    node _T_6 = and(_T_4, _T_5) @[rawFloatFromRecFN.scala 55:33]
    rawIn.isNaN <= _T_6 @[rawFloatFromRecFN.scala 55:20]
    node _T_7 = bits(_T, 6, 6) @[rawFloatFromRecFN.scala 56:41]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36]
    node _T_9 = and(_T_4, _T_8) @[rawFloatFromRecFN.scala 56:33]
    rawIn.isInf <= _T_9 @[rawFloatFromRecFN.scala 56:20]
    rawIn.isZero <= _T_2 @[rawFloatFromRecFN.scala 57:20]
    node _T_10 = bits(io.in, 32, 32) @[rawFloatFromRecFN.scala 58:25]
    rawIn.sign <= _T_10 @[rawFloatFromRecFN.scala 58:20]
    node _T_11 = cvt(_T) @[rawFloatFromRecFN.scala 59:27]
    rawIn.sExp <= _T_11 @[rawFloatFromRecFN.scala 59:20]
    node _T_12 = eq(_T_2, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39]
    node _T_13 = bits(io.in, 22, 0) @[rawFloatFromRecFN.scala 60:51]
    node _T_14 = cat(UInt<1>("h0"), _T_12) @[Cat.scala 29:58]
    node _T_15 = cat(_T_14, _T_13) @[Cat.scala 29:58]
    rawIn.sig <= _T_15 @[rawFloatFromRecFN.scala 60:20]
    node magGeOne = bits(rawIn.sExp, 8, 8) @[RecFNToIN.scala 58:30]
    node posExp = bits(rawIn.sExp, 7, 0) @[RecFNToIN.scala 59:28]
    node _T_16 = eq(magGeOne, UInt<1>("h0")) @[RecFNToIN.scala 60:27]
    node _T_17 = andr(posExp) @[RecFNToIN.scala 60:47]
    node magJustBelowOne = and(_T_16, _T_17) @[RecFNToIN.scala 60:37]
    node roundingMode_near_even = eq(io.roundingMode, UInt<3>("h0")) @[RecFNToIN.scala 64:53]
    node roundingMode_minMag = eq(io.roundingMode, UInt<3>("h1")) @[RecFNToIN.scala 65:53]
    node roundingMode_min = eq(io.roundingMode, UInt<3>("h2")) @[RecFNToIN.scala 66:53]
    node roundingMode_max = eq(io.roundingMode, UInt<3>("h3")) @[RecFNToIN.scala 67:53]
    node roundingMode_near_maxMag = eq(io.roundingMode, UInt<3>("h4")) @[RecFNToIN.scala 68:53]
    node roundingMode_odd = eq(io.roundingMode, UInt<3>("h6")) @[RecFNToIN.scala 69:53]
    node _T_18 = bits(rawIn.sig, 22, 0) @[RecFNToIN.scala 80:32]
    node _T_19 = cat(magGeOne, _T_18) @[Cat.scala 29:58]
    node _T_20 = bits(rawIn.sExp, 5, 0) @[RecFNToIN.scala 82:27]
    node _T_21 = mux(magGeOne, _T_20, UInt<1>("h0")) @[RecFNToIN.scala 81:16]
    node shiftedSig = dshl(_T_19, _T_21) @[RecFNToIN.scala 80:50]
    node _T_22 = shr(shiftedSig, 22) @[RecFNToIN.scala 86:23]
    node _T_23 = bits(shiftedSig, 21, 0) @[RecFNToIN.scala 86:51]
    node _T_24 = orr(_T_23) @[RecFNToIN.scala 86:69]
    node alignedSig = cat(_T_22, _T_24) @[Cat.scala 29:58]
    node _T_25 = shr(alignedSig, 2) @[RecFNToIN.scala 87:54]
    node unroundedInt = or(UInt<64>("h0"), _T_25) @[RecFNToIN.scala 87:42]
    node _T_26 = bits(alignedSig, 1, 0) @[RecFNToIN.scala 89:50]
    node _T_27 = orr(_T_26) @[RecFNToIN.scala 89:57]
    node _T_28 = eq(rawIn.isZero, UInt<1>("h0")) @[RecFNToIN.scala 89:62]
    node common_inexact = mux(magGeOne, _T_27, _T_28) @[RecFNToIN.scala 89:29]
    node _T_29 = bits(alignedSig, 2, 1) @[RecFNToIN.scala 91:39]
    node _T_30 = andr(_T_29) @[RecFNToIN.scala 91:46]
    node _T_31 = bits(alignedSig, 1, 0) @[RecFNToIN.scala 91:64]
    node _T_32 = andr(_T_31) @[RecFNToIN.scala 91:71]
    node _T_33 = or(_T_30, _T_32) @[RecFNToIN.scala 91:51]
    node _T_34 = and(magGeOne, _T_33) @[RecFNToIN.scala 91:25]
    node _T_35 = bits(alignedSig, 1, 0) @[RecFNToIN.scala 92:39]
    node _T_36 = orr(_T_35) @[RecFNToIN.scala 92:46]
    node _T_37 = and(magJustBelowOne, _T_36) @[RecFNToIN.scala 92:26]
    node roundIncr_near_even = or(_T_34, _T_37) @[RecFNToIN.scala 91:78]
    node _T_38 = bits(alignedSig, 1, 1) @[RecFNToIN.scala 93:56]
    node _T_39 = and(magGeOne, _T_38) @[RecFNToIN.scala 93:43]
    node roundIncr_near_maxMag = or(_T_39, magJustBelowOne) @[RecFNToIN.scala 93:61]
    node _T_40 = and(roundingMode_near_even, roundIncr_near_even) @[RecFNToIN.scala 95:35]
    node _T_41 = and(roundingMode_near_maxMag, roundIncr_near_maxMag) @[RecFNToIN.scala 96:35]
    node _T_42 = or(_T_40, _T_41) @[RecFNToIN.scala 95:61]
    node _T_43 = or(roundingMode_min, roundingMode_odd) @[RecFNToIN.scala 97:28]
    node _T_44 = and(rawIn.sign, common_inexact) @[RecFNToIN.scala 98:26]
    node _T_45 = and(_T_43, _T_44) @[RecFNToIN.scala 97:49]
    node _T_46 = or(_T_42, _T_45) @[RecFNToIN.scala 96:61]
    node _T_47 = eq(rawIn.sign, UInt<1>("h0")) @[RecFNToIN.scala 99:31]
    node _T_48 = and(_T_47, common_inexact) @[RecFNToIN.scala 99:43]
    node _T_49 = and(roundingMode_max, _T_48) @[RecFNToIN.scala 99:27]
    node roundIncr = or(_T_46, _T_49) @[RecFNToIN.scala 98:46]
    node _T_50 = not(unroundedInt) @[RecFNToIN.scala 100:45]
    node complUnroundedInt = mux(rawIn.sign, _T_50, unroundedInt) @[RecFNToIN.scala 100:32]
    node _T_51 = xor(roundIncr, rawIn.sign) @[RecFNToIN.scala 102:23]
    node _T_52 = add(complUnroundedInt, UInt<1>("h1")) @[RecFNToIN.scala 103:31]
    node _T_53 = tail(_T_52, 1) @[RecFNToIN.scala 103:31]
    node _T_54 = mux(_T_51, _T_53, complUnroundedInt) @[RecFNToIN.scala 102:12]
    node _T_55 = and(roundingMode_odd, common_inexact) @[RecFNToIN.scala 105:31]
    node roundedInt = or(_T_54, _T_55) @[RecFNToIN.scala 105:11]
    node magGeOne_atOverflowEdge = eq(posExp, UInt<6>("h3f")) @[RecFNToIN.scala 107:43]
    node _T_56 = bits(unroundedInt, 61, 0) @[RecFNToIN.scala 110:38]
    node _T_57 = andr(_T_56) @[RecFNToIN.scala 110:56]
    node roundCarryBut2 = and(_T_57, roundIncr) @[RecFNToIN.scala 110:61]
    node _T_58 = geq(posExp, UInt<7>("h40")) @[RecFNToIN.scala 113:21]
    node _T_59 = bits(unroundedInt, 62, 0) @[RecFNToIN.scala 117:42]
    node _T_60 = orr(_T_59) @[RecFNToIN.scala 117:60]
    node _T_61 = or(_T_60, roundIncr) @[RecFNToIN.scala 117:64]
    node _T_62 = and(magGeOne_atOverflowEdge, _T_61) @[RecFNToIN.scala 116:49]
    node _T_63 = eq(posExp, UInt<6>("h3e")) @[RecFNToIN.scala 119:38]
    node _T_64 = and(_T_63, roundCarryBut2) @[RecFNToIN.scala 119:62]
    node _T_65 = or(magGeOne_atOverflowEdge, _T_64) @[RecFNToIN.scala 118:49]
    node _T_66 = mux(rawIn.sign, _T_62, _T_65) @[RecFNToIN.scala 115:24]
    node _T_67 = bits(unroundedInt, 62, 62) @[RecFNToIN.scala 123:42]
    node _T_68 = and(magGeOne_atOverflowEdge, _T_67) @[RecFNToIN.scala 122:50]
    node _T_69 = and(_T_68, roundCarryBut2) @[RecFNToIN.scala 123:57]
    node _T_70 = or(rawIn.sign, _T_69) @[RecFNToIN.scala 121:32]
    node _T_71 = mux(io.signedOut, _T_66, _T_70) @[RecFNToIN.scala 114:20]
    node _T_72 = or(_T_58, _T_71) @[RecFNToIN.scala 113:40]
    node _T_73 = eq(io.signedOut, UInt<1>("h0")) @[RecFNToIN.scala 125:13]
    node _T_74 = and(_T_73, rawIn.sign) @[RecFNToIN.scala 125:27]
    node _T_75 = and(_T_74, roundIncr) @[RecFNToIN.scala 125:41]
    node common_overflow = mux(magGeOne, _T_72, _T_75) @[RecFNToIN.scala 112:12]
    node invalidExc = or(rawIn.isNaN, rawIn.isInf) @[RecFNToIN.scala 130:34]
    node _T_76 = eq(invalidExc, UInt<1>("h0")) @[RecFNToIN.scala 131:20]
    node overflow = and(_T_76, common_overflow) @[RecFNToIN.scala 131:32]
    node _T_77 = eq(invalidExc, UInt<1>("h0")) @[RecFNToIN.scala 132:20]
    node _T_78 = eq(common_overflow, UInt<1>("h0")) @[RecFNToIN.scala 132:35]
    node _T_79 = and(_T_77, _T_78) @[RecFNToIN.scala 132:32]
    node inexact = and(_T_79, common_inexact) @[RecFNToIN.scala 132:52]
    node _T_80 = eq(rawIn.isNaN, UInt<1>("h0")) @[RecFNToIN.scala 134:19]
    node excSign = and(_T_80, rawIn.sign) @[RecFNToIN.scala 134:32]
    node _T_81 = eq(io.signedOut, excSign) @[RecFNToIN.scala 136:27]
    node _T_82 = mux(_T_81, UInt<64>("h8000000000000000"), UInt<1>("h0")) @[RecFNToIN.scala 136:12]
    node _T_83 = eq(excSign, UInt<1>("h0")) @[RecFNToIN.scala 140:13]
    node _T_84 = mux(_T_83, UInt<63>("h7fffffffffffffff"), UInt<1>("h0")) @[RecFNToIN.scala 140:12]
    node excOut = or(_T_82, _T_84) @[RecFNToIN.scala 139:11]
    node _T_85 = or(invalidExc, common_overflow) @[RecFNToIN.scala 142:30]
    node _T_86 = mux(_T_85, excOut, roundedInt) @[RecFNToIN.scala 142:18]
    io.out <= _T_86 @[RecFNToIN.scala 142:12]
    node _T_87 = cat(invalidExc, overflow) @[Cat.scala 29:58]
    node _T_88 = cat(_T_87, inexact) @[Cat.scala 29:58]
    io.intExceptionFlags <= _T_88 @[RecFNToIN.scala 143:26]

  module ValExec_RecFNToIN :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip in : UInt<32>, flip roundingMode : UInt<3>, expected : { flip out : UInt<64>, flip exceptionFlags : UInt<5>}, actual : { out : UInt<64>, exceptionFlags : UInt<5>}, check : UInt<1>, pass : UInt<1>}
  
    clock is invalid
    reset is invalid
    io is invalid
    inst recFNToIN of RecFNToIN @[ValExec_RecFNToIN.scala 106:27]
    recFNToIN.io is invalid
    node _T = bits(io.in, 31, 31) @[rawFloatFromFN.scala 46:22]
    node _T_1 = bits(io.in, 30, 23) @[rawFloatFromFN.scala 47:23]
    node _T_2 = bits(io.in, 22, 0) @[rawFloatFromFN.scala 48:25]
    node _T_3 = eq(_T_1, UInt<1>("h0")) @[rawFloatFromFN.scala 50:34]
    node _T_4 = eq(_T_2, UInt<1>("h0")) @[rawFloatFromFN.scala 51:38]
    node _T_5 = bits(_T_2, 0, 0) @[primitives.scala 92:52]
    node _T_6 = bits(_T_2, 1, 1) @[primitives.scala 92:52]
    node _T_7 = bits(_T_2, 2, 2) @[primitives.scala 92:52]
    node _T_8 = bits(_T_2, 3, 3) @[primitives.scala 92:52]
    node _T_9 = bits(_T_2, 4, 4) @[primitives.scala 92:52]
    node _T_10 = bits(_T_2, 5, 5) @[primitives.scala 92:52]
    node _T_11 = bits(_T_2, 6, 6) @[primitives.scala 92:52]
    node _T_12 = bits(_T_2, 7, 7) @[primitives.scala 92:52]
    node _T_13 = bits(_T_2, 8, 8) @[primitives.scala 92:52]
    node _T_14 = bits(_T_2, 9, 9) @[primitives.scala 92:52]
    node _T_15 = bits(_T_2, 10, 10) @[primitives.scala 92:52]
    node _T_16 = bits(_T_2, 11, 11) @[primitives.scala 92:52]
    node _T_17 = bits(_T_2, 12, 12) @[primitives.scala 92:52]
    node _T_18 = bits(_T_2, 13, 13) @[primitives.scala 92:52]
    node _T_19 = bits(_T_2, 14, 14) @[primitives.scala 92:52]
    node _T_20 = bits(_T_2, 15, 15) @[primitives.scala 92:52]
    node _T_21 = bits(_T_2, 16, 16) @[primitives.scala 92:52]
    node _T_22 = bits(_T_2, 17, 17) @[primitives.scala 92:52]
    node _T_23 = bits(_T_2, 18, 18) @[primitives.scala 92:52]
    node _T_24 = bits(_T_2, 19, 19) @[primitives.scala 92:52]
    node _T_25 = bits(_T_2, 20, 20) @[primitives.scala 92:52]
    node _T_26 = bits(_T_2, 21, 21) @[primitives.scala 92:52]
    node _T_27 = bits(_T_2, 22, 22) @[primitives.scala 92:52]
    node _T_28 = mux(_T_6, UInt<5>("h15"), UInt<5>("h16")) @[Mux.scala 47:69]
    node _T_29 = mux(_T_7, UInt<5>("h14"), _T_28) @[Mux.scala 47:69]
    node _T_30 = mux(_T_8, UInt<5>("h13"), _T_29) @[Mux.scala 47:69]
    node _T_31 = mux(_T_9, UInt<5>("h12"), _T_30) @[Mux.scala 47:69]
    node _T_32 = mux(_T_10, UInt<5>("h11"), _T_31) @[Mux.scala 47:69]
    node _T_33 = mux(_T_11, UInt<5>("h10"), _T_32) @[Mux.scala 47:69]
    node _T_34 = mux(_T_12, UInt<4>("hf"), _T_33) @[Mux.scala 47:69]
    node _T_35 = mux(_T_13, UInt<4>("he"), _T_34) @[Mux.scala 47:69]
    node _T_36 = mux(_T_14, UInt<4>("hd"), _T_35) @[Mux.scala 47:69]
    node _T_37 = mux(_T_15, UInt<4>("hc"), _T_36) @[Mux.scala 47:69]
    node _T_38 = mux(_T_16, UInt<4>("hb"), _T_37) @[Mux.scala 47:69]
    node _T_39 = mux(_T_17, UInt<4>("ha"), _T_38) @[Mux.scala 47:69]
    node _T_40 = mux(_T_18, UInt<4>("h9"), _T_39) @[Mux.scala 47:69]
    node _T_41 = mux(_T_19, UInt<4>("h8"), _T_40) @[Mux.scala 47:69]
    node _T_42 = mux(_T_20, UInt<3>("h7"), _T_41) @[Mux.scala 47:69]
    node _T_43 = mux(_T_21, UInt<3>("h6"), _T_42) @[Mux.scala 47:69]
    node _T_44 = mux(_T_22, UInt<3>("h5"), _T_43) @[Mux.scala 47:69]
    node _T_45 = mux(_T_23, UInt<3>("h4"), _T_44) @[Mux.scala 47:69]
    node _T_46 = mux(_T_24, UInt<2>("h3"), _T_45) @[Mux.scala 47:69]
    node _T_47 = mux(_T_25, UInt<2>("h2"), _T_46) @[Mux.scala 47:69]
    node _T_48 = mux(_T_26, UInt<1>("h1"), _T_47) @[Mux.scala 47:69]
    node _T_49 = mux(_T_27, UInt<1>("h0"), _T_48) @[Mux.scala 47:69]
    node _T_50 = dshl(_T_2, _T_49) @[rawFloatFromFN.scala 54:36]
    node _T_51 = bits(_T_50, 21, 0) @[rawFloatFromFN.scala 54:47]
    node _T_52 = shl(_T_51, 1) @[rawFloatFromFN.scala 54:64]
    node _T_53 = xor(_T_49, UInt<9>("h1ff")) @[rawFloatFromFN.scala 57:26]
    node _T_54 = mux(_T_3, _T_53, _T_1) @[rawFloatFromFN.scala 56:16]
    node _T_55 = mux(_T_3, UInt<2>("h2"), UInt<1>("h1")) @[rawFloatFromFN.scala 60:27]
    node _T_56 = or(UInt<8>("h80"), _T_55) @[rawFloatFromFN.scala 60:22]
    node _T_57 = add(_T_54, _T_56) @[rawFloatFromFN.scala 59:15]
    node _T_58 = tail(_T_57, 1) @[rawFloatFromFN.scala 59:15]
    node _T_59 = and(_T_3, _T_4) @[rawFloatFromFN.scala 62:34]
    node _T_60 = bits(_T_58, 8, 7) @[rawFloatFromFN.scala 63:37]
    node _T_61 = eq(_T_60, UInt<2>("h3")) @[rawFloatFromFN.scala 63:62]
    wire _T_62 : { isNaN : UInt<1>, isInf : UInt<1>, isZero : UInt<1>, sign : UInt<1>, sExp : SInt<10>, sig : UInt<25>} @[rawFloatFromFN.scala 65:23]
    _T_62 is invalid @[rawFloatFromFN.scala 65:23]
    node _T_63 = eq(_T_4, UInt<1>("h0")) @[rawFloatFromFN.scala 66:36]
    node _T_64 = and(_T_61, _T_63) @[rawFloatFromFN.scala 66:33]
    _T_62.isNaN <= _T_64 @[rawFloatFromFN.scala 66:20]
    node _T_65 = and(_T_61, _T_4) @[rawFloatFromFN.scala 67:33]
    _T_62.isInf <= _T_65 @[rawFloatFromFN.scala 67:20]
    _T_62.isZero <= _T_59 @[rawFloatFromFN.scala 68:20]
    _T_62.sign <= _T @[rawFloatFromFN.scala 69:20]
    node _T_66 = bits(_T_58, 8, 0) @[rawFloatFromFN.scala 70:34]
    node _T_67 = cvt(_T_66) @[rawFloatFromFN.scala 70:48]
    _T_62.sExp <= _T_67 @[rawFloatFromFN.scala 70:20]
    node _T_68 = eq(_T_59, UInt<1>("h0")) @[rawFloatFromFN.scala 72:29]
    node _T_69 = mux(_T_3, _T_52, _T_2) @[rawFloatFromFN.scala 72:42]
    node _T_70 = cat(UInt<1>("h0"), _T_68) @[Cat.scala 29:58]
    node _T_71 = cat(_T_70, _T_69) @[Cat.scala 29:58]
    _T_62.sig <= _T_71 @[rawFloatFromFN.scala 71:17]
    node _T_72 = bits(_T_62.sExp, 8, 6) @[recFNFromFN.scala 48:53]
    node _T_73 = mux(_T_62.isZero, UInt<3>("h0"), _T_72) @[recFNFromFN.scala 48:16]
    node _T_74 = mux(_T_62.isNaN, UInt<1>("h1"), UInt<1>("h0")) @[recFNFromFN.scala 49:20]
    node _T_75 = or(_T_73, _T_74) @[recFNFromFN.scala 48:79]
    node _T_76 = bits(_T_62.sExp, 5, 0) @[recFNFromFN.scala 50:23]
    node _T_77 = bits(_T_62.sig, 22, 0) @[recFNFromFN.scala 51:22]
    node _T_78 = cat(_T_76, _T_77) @[Cat.scala 29:58]
    node _T_79 = cat(_T_62.sign, _T_75) @[Cat.scala 29:58]
    node _T_80 = cat(_T_79, _T_78) @[Cat.scala 29:58]
    recFNToIN.io.in <= _T_80 @[ValExec_RecFNToIN.scala 107:21]
    recFNToIN.io.roundingMode <= io.roundingMode @[ValExec_RecFNToIN.scala 108:31]
    recFNToIN.io.signedOut <= UInt<1>("h1") @[ValExec_RecFNToIN.scala 109:28]
    io.actual.out <= recFNToIN.io.out @[ValExec_RecFNToIN.scala 111:19]
    node _T_81 = bits(recFNToIN.io.intExceptionFlags, 2, 1) @[ValExec_RecFNToIN.scala 113:43]
    node _T_82 = orr(_T_81) @[ValExec_RecFNToIN.scala 113:50]
    node _T_83 = bits(recFNToIN.io.intExceptionFlags, 0, 0) @[ValExec_RecFNToIN.scala 115:43]
    node _T_84 = cat(_T_82, UInt<3>("h0")) @[Cat.scala 29:58]
    node _T_85 = cat(_T_84, _T_83) @[Cat.scala 29:58]
    io.actual.exceptionFlags <= _T_85 @[ValExec_RecFNToIN.scala 112:30]
    io.check <= UInt<1>("h1") @[ValExec_RecFNToIN.scala 118:14]
    node _T_86 = eq(io.actual.out, io.expected.out) @[ValExec_RecFNToIN.scala 120:24]
    node _T_87 = eq(io.actual.exceptionFlags, io.expected.exceptionFlags) @[ValExec_RecFNToIN.scala 121:35]
    node _T_88 = and(_T_86, _T_87) @[ValExec_RecFNToIN.scala 120:45]
    io.pass <= _T_88 @[ValExec_RecFNToIN.scala 119:13]
