$date
	Sun Oct 23 00:54:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#428399
b10000 !
1"
#428402
b10000 &
b10000 %
1$
#428403
0"
#428406
b1000 &
b1000 %
#428410
b100 &
b100 %
#428414
b10 &
b10 %
#428418
b1 &
b1 %
1#
#428422
b0 &
0#
b0 %
0$
#1444577
1"
#1444578
b10000 &
b10000 %
1$
#1444579
0"
#1444582
b1000 &
b1000 %
#1444586
b100 &
b100 %
#1444590
b10 &
b10 %
#1444594
b1 &
b1 %
1#
#1444598
b0 &
0#
b0 %
0$
#2451221
b10010 !
1"
#2451222
b10010 &
b10010 %
1$
#2451223
0"
#2451226
b1001 &
b1001 %
#2451230
b11100 &
b11100 %
#2451234
b1110 &
b1110 %
#2451238
b111 &
b111 %
#2451242
b10110 &
b10110 %
#2451246
b1011 &
b1011 %
#2451250
b100010 &
b100010 %
#2451254
b10001 &
b10001 %
#2451258
b110100 &
b110100 %
#2451262
b11010 &
b11010 %
#2451266
b1101 &
b1101 %
#2451270
b101000 &
b101000 %
#2451274
b10100 &
b10100 %
#2451278
b1010 &
b1010 %
#2451282
b101 &
b101 %
#2451286
b10000 &
b10000 %
#2451290
b1000 &
b1000 %
#2451294
b100 &
b100 %
#2451298
b10 &
b10 %
#2451302
b1 &
1#
b1 %
#2451306
b0 &
b0 %
0#
0$
#4500012
