#-----------------------------------------------------------
# Vivado v2014.3 (64-bit)
# SW Build 1018564 on Mon Sep 15 19:04:16 MDT 2014
# IP Build 1018438 on Mon Sep 15 16:10:11 MDT 2014
# Start of session at: Tue Sep 23 17:33:00 2014
# Process ID: 86952
# Log file: C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/vivado.log
# Journal file: C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.xpr
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1'
INFO: [Project 1-313] Project file moved from 'C:/OLD_HD_BACKUP/Xapp1026/ac701_lwip_design/ac701_lwip_design/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'project_1.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.3/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:01:10 ; elapsed = 00:00:36 . Memory (MB): peak = 809.313 ; gain = 222.773
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_lmb_bram_0 design_1_axi_ethernet_0_0 design_1_dlmb_bram_if_cntlr_0 design_1_ilmb_bram_if_cntlr_1 design_1_microblaze_0_0 design_1_proc_sys_reset_1_0 design_1_mig_7series_0_0 design_1_axi_uartlite_0_0 design_1_microblaze_0_axi_periph_0 design_1_microblaze_0_axi_intc_0 design_1_axi_timer_0_0 design_1_axi_mem_intercon_1 design_1_clk_wiz_0_0 design_1_axi_ethernet_0_dma_0 design_1_blk_mem_gen_0_1 design_1_axi_bram_ctrl_0_0 design_1_mdm_1_0}]
Upgrading 'C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:mdm:3.1 - mdm_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:microblaze:9.3 - microblaze_0
Adding component instance block -- xilinx.com:ip:mig_7series:2.1 - mig_7series_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_ethernet_0_dma
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:axi_ethernet_buffer:2.0 - eth_buf
Adding component instance block -- xilinx.com:ip:tri_mode_ethernet_mac:8.2 - eth_mac
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - lmb_bram
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Successfully read diagram <design_1> from BD file <C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] design_1_axi_bram_ctrl_0_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] design_1_axi_bram_ctrl_0_0: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_bram_ctrl_0_0 (AXI BRAM Controller 4.0) from revision 1 to revision 2
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.upgrade_log'.
Wrote  : <c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/bd_0.bd> 
INFO: [IP_Flow 19-1972] Upgraded design_1_axi_ethernet_0_0 from AXI Ethernet Subsystem 6.1 to AXI Ethernet Subsystem 6.2
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'design_1_axi_ethernet_0_0'.
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'design_1_axi_ethernet_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0.upgrade_log'.
INFO: [BD 41-1349] The interface pin 'mdio' with bus definition 'xilinx.com:interface:mdio:1.0' has been renamed to 'mdio_io' on the upgraded version of the cell '/axi_ethernet_0'
CRITICAL WARNING: [BD 41-1173] Cannot locate slave </axi_ethernet_0/eth_mac/s_axi/Reg> to create segment <SEG_eth_mac_Reg> 
CRITICAL WARNING: [BD 41-1173] Cannot locate slave </axi_ethernet_0/eth_buf/S_AXI/REG> to create segment <SEG_eth_buf_REG> 
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_ethernet_0_dma_0 (AXI Direct Memory Access 7.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_dma_0/design_1_axi_ethernet_0_dma_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_mem_intercon_1 (AXI Interconnect 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_1/design_1_axi_mem_intercon_1.upgrade_log'.
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 876.711 ; gain = 14.512
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_timer_0_0 (AXI Timer 2.0) from revision 5 to revision 6
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_uartlite_0_0 (AXI Uartlite 2.0) from revision 5 to revision 6
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded design_1_blk_mem_gen_0_1 (Block Memory Generator 8.2) from revision 1 to revision 2
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded design_1_clk_wiz_0_0 (Clocking Wizard 5.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded design_1_dlmb_bram_if_cntlr_0 (LMB BRAM Controller 4.0) from revision 4 to revision 5
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded design_1_ilmb_bram_if_cntlr_1 (LMB BRAM Controller 4.0) from revision 4 to revision 5
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded design_1_lmb_bram_0 (Block Memory Generator 8.2) from revision 1 to revision 2
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded design_1_mdm_1_0 from MicroBlaze Debug Module (MDM) 3.1 to MicroBlaze Debug Module (MDM) 3.2
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'design_1_mdm_1_0'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded design_1_microblaze_0_0 from MicroBlaze 9.3 to MicroBlaze 9.4
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded design_1_microblaze_0_axi_intc_0 (AXI Interrupt Controller 4.1) from revision 1 to revision 2
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded design_1_microblaze_0_axi_periph_0 (AXI Interconnect 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_periph_0/design_1_microblaze_0_axi_periph_0.upgrade_log'.
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 988.688 ; gain = 20.199
INFO: [IP_Flow 19-1972] Upgraded design_1_mig_7series_0_0 from Memory Interface Generator (MIG 7 Series) 2.1 to Memory Interface Generator (MIG 7 Series) 2.2
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded design_1_proc_sys_reset_1_0 (Processor System Reset 5.0) from revision 5 to revision 6
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.upgrade_log'.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'design_1_axi_ethernet_0_0' has identified issues that may require user intervention. Please review the upgrade log 'C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0.upgrade_log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:01:48 ; elapsed = 00:02:44 . Memory (MB): peak = 1022.934 ; gain = 211.680
assign_bd_address [get_bd_addr_segs {axi_ethernet_0/s_axi/Reg }]
</axi_ethernet_0/s_axi/Reg> is being mapped into </microblaze_0/Data> at <0x40C00000[ 256K ]>
set_property offset 0x44A00000 [get_bd_addr_segs {microblaze_0/Data/SEG_axi_ethernet_0_Reg}]
startgroup
set_property -dict [list CONFIG.C_ICACHE_HIGHADDR {0xBFFFFFFF} CONFIG.C_ICACHE_VICTIMS {4} CONFIG.C_ICACHE_STREAMS {1} CONFIG.C_DCACHE_HIGHADDR {0xBFFFFFFF} CONFIG.C_DCACHE_USE_WRITEBACK {1} CONFIG.C_DCACHE_VICTIMS {4}] [get_bd_cells microblaze_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_DCACHE_VICTIMS {4}] [get_bd_cells microblaze_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_mm2s_burst_size {32} CONFIG.c_s2mm_burst_size {32}] [get_bd_cells axi_ethernet_0_dma]
endgroup
startgroup
set_property -dict [list CONFIG.STRATEGY {2} CONFIG.S00_HAS_DATA_FIFO {2} CONFIG.S01_HAS_DATA_FIFO {2} CONFIG.S02_HAS_DATA_FIFO {2} CONFIG.S03_HAS_DATA_FIFO {2} CONFIG.S04_HAS_DATA_FIFO {2}] [get_bd_cells axi_mem_intercon]
endgroup
validate_bd_design
Adding component instance block -- xilinx.com:ip:axi_ethernet_buffer:2.0 - eth_buf
Adding component instance block -- xilinx.com:ip:tri_mode_ethernet_mac:8.3 - eth_mac
Successfully read diagram <bd_0> from BD file <c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/bd_0.bd>
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:microblaze:9.4-14] /microblaze_0: The D-cache cacheable segment 0x80000000 - 0xBFFFFFFF does not include the M_AXI_DC segment 0xC0000000-0xC0000FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue change user assigned parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR, or modify the address map.
WARNING: [xilinx.com:ip:microblaze:9.4-14] /microblaze_0: The I-cache cacheable segment 0x80000000 - 0xBFFFFFFF does not include the M_AXI_IC segment 0xC0000000-0xC0000FFF, which prevents this M_AXI_IC segment from being accessed by the cache. To resolve this issue change user assigned parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR, or modify the address map.
validate_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1211.582 ; gain = 11.285
save_bd_design
Wrote  : <C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Adding component instance block -- xilinx.com:ip:axi_ethernet_buffer:2.0 - eth_buf
Adding component instance block -- xilinx.com:ip:tri_mode_ethernet_mac:8.3 - eth_mac
Successfully read diagram <bd_0> from BD file <c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/bd_0.bd>
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:microblaze:9.4-14] /microblaze_0: The D-cache cacheable segment 0x80000000 - 0xBFFFFFFF does not include the M_AXI_DC segment 0xC0000000-0xC0000FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue change user assigned parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR, or modify the address map.
WARNING: [xilinx.com:ip:microblaze:9.4-14] /microblaze_0: The I-cache cacheable segment 0x80000000 - 0xBFFFFFFF does not include the M_AXI_IC segment 0xC0000000-0xC0000FFF, which prevents this M_AXI_IC segment from being accessed by the cache. To resolve this issue change user assigned parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR, or modify the address map.
Generated Block Design Tcl file C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_microblaze_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_microblaze_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_mig_7series_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_dlmb_v10_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_dlmb_v10_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ilmb_v10_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_ilmb_v10_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_dlmb_bram_if_cntlr_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_dlmb_bram_if_cntlr_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ilmb_bram_if_cntlr_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_ilmb_bram_if_cntlr_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_lmb_bram_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_lmb_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_microblaze_0_axi_intc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_microblaze_0_axi_intc_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_microblaze_0_xlconcat_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_mdm_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_mdm_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_proc_sys_reset_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_proc_sys_reset_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_proc_sys_reset_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_timer_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_timer_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_uartlite_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_uartlite_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_uartlite_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_blk_mem_gen_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_ethernet_0_0'...
Verilog Output written to : bd_0.v
Verilog Output written to : bd_0_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_ethernet_0_0/bd_0/bd_0_eth_buf_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bd_0_eth_buf_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_ethernet_0_0/bd_0/bd_0_eth_buf_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_buf .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_ethernet_0_0/bd_0/bd_0_eth_mac_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_ethernet_0_0/bd_0/bd_0_eth_mac_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_mac .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_ethernet_0_dma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_ethernet_0_dma_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0_dma .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s00_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s01_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s02_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/s02_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s03_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/s03_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s04_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/s04_data_fifo .
Adding component instance block -- xilinx.com:ip:axi_ethernet_buffer:2.0 - eth_buf
Adding component instance block -- xilinx.com:ip:tri_mode_ethernet_mac:8.3 - eth_mac
Successfully read diagram <bd_0> from BD file <c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/bd_0.bd>
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:microblaze:9.4-14] /microblaze_0: The D-cache cacheable segment 0x80000000 - 0xBFFFFFFF does not include the M_AXI_DC segment 0xC0000000-0xC0000FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue change user assigned parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR, or modify the address map.
WARNING: [xilinx.com:ip:microblaze:9.4-14] /microblaze_0: The I-cache cacheable segment 0x80000000 - 0xBFFFFFFF does not include the M_AXI_IC segment 0xC0000000-0xC0000FFF, which prevents this M_AXI_IC segment from being accessed by the cache. To resolve this issue change user assigned parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR, or modify the address map.
Generated Block Design Tcl file C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_microblaze_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_mig_7series_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_mig_7series_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_mig_7series_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_dlmb_v10_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_ilmb_v10_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_dlmb_bram_if_cntlr_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_ilmb_bram_if_cntlr_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_lmb_bram_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_microblaze_0_axi_intc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_microblaze_0_xlconcat_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_mdm_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_proc_sys_reset_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_proc_sys_reset_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_proc_sys_reset_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_timer_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_uartlite_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_uartlite_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_uartlite_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_ethernet_0_0'. Target already exists and is up to date.
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'bd_0' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_ethernet_0_dma_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0_dma .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s00_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s01_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s02_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/s02_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s03_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/s03_data_fifo .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s04_data_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/s04_data_fifo .
[Tue Sep 23 17:45:42 2014] Launched synth_1...
Run output will be captured here: C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.runs/synth_1/runme.log
[Tue Sep 23 17:45:42 2014] Launched impl_1...
Run output will be captured here: C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:03:05 ; elapsed = 00:05:56 . Memory (MB): peak = 1315.918 ; gain = 96.941
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/.Xil/Vivado-86952-XHDKATTAD30/dcp/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2385.887 ; gain = 559.930
INFO: [Timing 38-2] Deriving generated clocks [C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2412.660 ; gain = 20.051
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/.Xil/Vivado-86952-XHDKATTAD30/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/.Xil/Vivado-86952-XHDKATTAD30/dcp/design_1_wrapper.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'sys_clk_pin' completely overrides clock 'sys_clk'. [C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/constrs_1/new/system.xdc:9]
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/.Xil/Vivado-86952-XHDKATTAD30/dcp/design_1_wrapper.xdc]
Parsing XDC File [c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/.Xil/Vivado-86952-XHDKATTAD30/dcp/design_1_wrapper_late.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc:65]
all_fanin: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2412.660 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_0_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc:29]
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/.Xil/Vivado-86952-XHDKATTAD30/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2503.105 ; gain = 76.410
Restored from archive | CPU: 44.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2503.105 ; gain = 76.410
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 890 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 8 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 82 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 536 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

open_run: Time (s): cpu = 00:03:48 ; elapsed = 00:03:40 . Memory (MB): peak = 2665.180 ; gain = 1305.223
file mkdir C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.sdk
file copy -force C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.sdk -hwspec C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.sdk -hwspec C:/PROJECT_FOR_RELEASE/AC701_100Mhz_64kb/ac701_lwip_design/ac701_lwip_design/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 23 19:47:11 2014...
