Info: Generated by version: 19.4 build 64
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/qsys/ip/av_hbm/hbm_example_design/ed_synth.qsys --block-symbol-file --output-directory=/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/qsys/ip/av_hbm/hbm_example_design/ed_synth --family="Stratix 10" --part=1SM21CHU2F53E2VG
Progress: Loading hbm_example_design/ed_synth.qsys
Progress: Reading input file
Progress: Adding bottom_core_clk_iopll [altera_generic_component 1.0]
Progress: Parameterizing module bottom_core_clk_iopll
Progress: Adding hbm_bottom_example_design [altera_generic_component 1.0]
Progress: Parameterizing module hbm_bottom_example_design
Progress: Adding hbm_top_example_design [altera_generic_component 1.0]
Progress: Parameterizing module hbm_top_example_design
Progress: Adding tg_bottom0_0 [altera_generic_component 1.0]
Progress: Parameterizing module tg_bottom0_0
Progress: Adding tg_bottom0_1 [altera_generic_component 1.0]
Progress: Parameterizing module tg_bottom0_1
Progress: Adding tg_top0_0 [altera_generic_component 1.0]
Progress: Parameterizing module tg_top0_0
Progress: Adding tg_top0_1 [altera_generic_component 1.0]
Progress: Parameterizing module tg_top0_1
Progress: Adding top_core_clk_iopll [altera_generic_component 1.0]
Progress: Parameterizing module top_core_clk_iopll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: ed_synth.hbm_bottom_example_design: hbm_bottom_example_design.mem_0 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ed_synth.hbm_bottom_example_design: hbm_bottom_example_design.axi_extra_0_1 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ed_synth.hbm_top_example_design: hbm_top_example_design.mem_0 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ed_synth.tg_bottom0_0: tg_bottom0_0.ninit_done must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ed_synth.tg_bottom0_0: tg_bottom0_0.axi_extra must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ed_synth.tg_bottom0_1: tg_bottom0_1.ninit_done must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ed_synth.tg_top0_0: tg_top0_0.ninit_done must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ed_synth.tg_top0_1: tg_top0_1.ninit_done must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/qsys/ip/av_hbm/hbm_example_design/ed_synth.qsys --synthesis=VERILOG --output-directory=/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/qsys/ip/av_hbm/hbm_example_design/ed_synth --family="Stratix 10" --part=1SM21CHU2F53E2VG
Progress: Loading hbm_example_design/ed_synth.qsys
Progress: Reading input file
Progress: Adding bottom_core_clk_iopll [altera_generic_component 1.0]
Progress: Parameterizing module bottom_core_clk_iopll
Progress: Adding hbm_bottom_example_design [altera_generic_component 1.0]
Progress: Parameterizing module hbm_bottom_example_design
Progress: Adding hbm_top_example_design [altera_generic_component 1.0]
Progress: Parameterizing module hbm_top_example_design
Progress: Adding tg_bottom0_0 [altera_generic_component 1.0]
Progress: Parameterizing module tg_bottom0_0
Progress: Adding tg_bottom0_1 [altera_generic_component 1.0]
Progress: Parameterizing module tg_bottom0_1
Progress: Adding tg_top0_0 [altera_generic_component 1.0]
Progress: Parameterizing module tg_top0_0
Progress: Adding tg_top0_1 [altera_generic_component 1.0]
Progress: Parameterizing module tg_top0_1
Progress: Adding top_core_clk_iopll [altera_generic_component 1.0]
Progress: Parameterizing module top_core_clk_iopll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: ed_synth.hbm_bottom_example_design: hbm_bottom_example_design.mem_0 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ed_synth.hbm_bottom_example_design: hbm_bottom_example_design.axi_extra_0_1 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ed_synth.hbm_top_example_design: hbm_top_example_design.mem_0 must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ed_synth.tg_bottom0_0: tg_bottom0_0.ninit_done must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ed_synth.tg_bottom0_0: tg_bottom0_0.axi_extra must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ed_synth.tg_bottom0_1: tg_bottom0_1.ninit_done must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ed_synth.tg_top0_0: tg_top0_0.ninit_done must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: ed_synth.tg_top0_1: tg_top0_1.ninit_done must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: ed_synth: "Transforming system: ed_synth"
Info: ed_synth: "Naming system components in system: ed_synth"
Info: ed_synth: "Processing generation queue"
Info: ed_synth: "Generating: ed_synth"
Info: ed_synth: "Generating: bottom_core_clk_iopll"
Info: ed_synth: "Generating: hbm_bottom_example_design"
Info: ed_synth: "Generating: hbm_top_example_design"
Info: ed_synth: "Generating: tg_bottom0_0"
Info: ed_synth: "Generating: tg_bottom0_1"
Info: ed_synth: "Generating: tg_top0_0"
Info: ed_synth: "Generating: tg_top0_1"
Info: ed_synth: "Generating: top_core_clk_iopll"
Info: ed_synth: Done "ed_synth" with 9 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
