Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Desktop/Digitales_Prueba1/ModuloGeneralTestBench_isim_beh.exe -prj E:/Desktop/Digitales_Prueba1/ModuloGeneralTestBench_beh.prj work.ModuloGeneralTestBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Desktop/Digitales_Prueba1/../../Downloads/fsm.v" into library work
Analyzing Verilog file "E:/Desktop/Digitales_Prueba1/FSM_7_Seg.v" into library work
Analyzing Verilog file "E:/Desktop/Digitales_Prueba1/comparador.v" into library work
Analyzing Verilog file "E:/Desktop/Digitales_Prueba1/union_1.v" into library work
Analyzing Verilog file "E:/Desktop/Digitales_Prueba1/ModuloGeneralTestBench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module comparador
Compiling module fsm
Compiling module FSM_7_Seg
Compiling module union_1
Compiling module ModuloGeneralTestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable E:/Desktop/Digitales_Prueba1/ModuloGeneralTestBench_isim_beh.exe
Fuse Memory Usage: 25908 KB
Fuse CPU Usage: 374 ms
