# pipeline-mips-processor 
using verilog 
