{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702406508546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702406508547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 15:41:48 2023 " "Processing started: Tue Dec 12 15:41:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702406508547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406508547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval " "Command: quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406508547 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406509040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702406509084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702406509084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_decoder_5maps.v 1 1 " "Found 1 design units, including 1 entities, in source file map_decoder_5maps.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_decoder_5maps " "Found entity 1: map_decoder_5maps" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_3b_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_3b_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_3b_counter " "Found entity 1: sync_3b_counter" {  } { { "sync_3b_counter.v" "" { Text "C:/CD/CD_PBL_2/sync_3b_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_freq_divider " "Found entity 1: sync_freq_divider" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_flipflop.v" "" { Text "C:/CD/CD_PBL_2/t_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register5bitsipo.v 1 1 " "Found 1 design units, including 1 entities, in source file register5bitsipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 register5bitSIPO " "Found entity 1: register5bitSIPO" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.v" "" { Text "C:/CD/CD_PBL_2/display_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x2 " "Found entity 1: demux1x2" {  } { { "demux1x2.v" "" { Text "C:/CD/CD_PBL_2/demux1x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x4.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x4 " "Found entity 1: demux1x4" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file map_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_decoder " "Found entity 1: map_decoder" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x8.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x8 " "Found entity 1: demux1x8" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519216 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "freq_div.v " "Can't analyze file -- file freq_div.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702406519223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "C:/CD/CD_PBL_2/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519231 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "batalha_naval.v(146) " "Verilog HDL Module Instantiation warning at batalha_naval.v(146): ignored dangling comma in List of Port Connections" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 146 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1702406519234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "batalha_naval.v 1 1 " "Found 1 design units, including 1 entities, in source file batalha_naval.v" { { "Info" "ISGN_ENTITY_NAME" "1 batalha_naval " "Found entity 1: batalha_naval" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702406519236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406519236 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable map_decoder_5maps.v(9) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(9): created implicit net for \"enable\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519236 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor110Out map_decoder_5maps.v(111) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(111): created implicit net for \"nor110Out\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519236 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor111Out map_decoder_5maps.v(112) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(112): created implicit net for \"nor111Out\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519236 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor120Out map_decoder_5maps.v(127) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(127): created implicit net for \"nor120Out\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519236 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and120Out map_decoder_5maps.v(129) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(129): created implicit net for \"and120Out\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519236 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor130Out map_decoder_5maps.v(137) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(137): created implicit net for \"nor130Out\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519236 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff0Out sync_3b_counter.v(13) " "Verilog HDL Implicit Net warning at sync_3b_counter.v(13): created implicit net for \"tff0Out\"" {  } { { "sync_3b_counter.v" "" { Text "C:/CD/CD_PBL_2/sync_3b_counter.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519236 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff1Out sync_3b_counter.v(23) " "Verilog HDL Implicit Net warning at sync_3b_counter.v(23): created implicit net for \"tff1Out\"" {  } { { "sync_3b_counter.v" "" { Text "C:/CD/CD_PBL_2/sync_3b_counter.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519236 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and0Out sync_3b_counter.v(28) " "Verilog HDL Implicit Net warning at sync_3b_counter.v(28): created implicit net for \"and0Out\"" {  } { { "sync_3b_counter.v" "" { Text "C:/CD/CD_PBL_2/sync_3b_counter.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff2Out sync_3b_counter.v(35) " "Verilog HDL Implicit Net warning at sync_3b_counter.v(35): created implicit net for \"tff2Out\"" {  } { { "sync_3b_counter.v" "" { Text "C:/CD/CD_PBL_2/sync_3b_counter.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff0Out sync_freq_divider.v(11) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(11): created implicit net for \"tff0Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff1Out sync_freq_divider.v(20) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(20): created implicit net for \"tff1Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2Out sync_freq_divider.v(23) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(23): created implicit net for \"and2Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff2Out sync_freq_divider.v(30) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(30): created implicit net for \"tff2Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3Out sync_freq_divider.v(33) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(33): created implicit net for \"and3Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff3Out sync_freq_divider.v(40) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(40): created implicit net for \"tff3Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4Out sync_freq_divider.v(43) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(43): created implicit net for \"and4Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff4Out sync_freq_divider.v(50) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(50): created implicit net for \"tff4Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5Out sync_freq_divider.v(53) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(53): created implicit net for \"and5Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff5Out sync_freq_divider.v(60) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(60): created implicit net for \"tff5Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6Out sync_freq_divider.v(63) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(63): created implicit net for \"and6Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff6Out sync_freq_divider.v(70) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(70): created implicit net for \"tff6Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519237 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7Out sync_freq_divider.v(73) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(73): created implicit net for \"and7Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff7Out sync_freq_divider.v(80) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(80): created implicit net for \"tff7Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and8Out sync_freq_divider.v(83) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(83): created implicit net for \"and8Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff8Out sync_freq_divider.v(90) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(90): created implicit net for \"tff8Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and9Out sync_freq_divider.v(93) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(93): created implicit net for \"and9Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff9Out sync_freq_divider.v(100) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(100): created implicit net for \"tff9Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and10Out sync_freq_divider.v(103) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(103): created implicit net for \"and10Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff10Out sync_freq_divider.v(110) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(110): created implicit net for \"tff10Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and11Out sync_freq_divider.v(113) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(113): created implicit net for \"and11Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff11Out sync_freq_divider.v(120) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(120): created implicit net for \"tff11Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and12Out sync_freq_divider.v(123) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(123): created implicit net for \"and12Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_1 register5bitSIPO.v(10) " "Verilog HDL Implicit Net warning at register5bitSIPO.v(10): created implicit net for \"dff_out_1\"" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_2 register5bitSIPO.v(19) " "Verilog HDL Implicit Net warning at register5bitSIPO.v(19): created implicit net for \"dff_out_2\"" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_3 register5bitSIPO.v(28) " "Verilog HDL Implicit Net warning at register5bitSIPO.v(28): created implicit net for \"dff_out_3\"" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_4 register5bitSIPO.v(37) " "Verilog HDL Implicit Net warning at register5bitSIPO.v(37): created implicit net for \"dff_out_4\"" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_5 register5bitSIPO.v(46) " "Verilog HDL Implicit Net warning at register5bitSIPO.v(46): created implicit net for \"dff_out_5\"" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnable display_decoder.v(21) " "Verilog HDL Implicit Net warning at display_decoder.v(21): created implicit net for \"notEnable\"" {  } { { "display_decoder.v" "" { Text "C:/CD/CD_PBL_2/display_decoder.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect demux1x2.v(6) " "Verilog HDL Implicit Net warning at demux1x2.v(6): created implicit net for \"notSelect\"" {  } { { "demux1x2.v" "" { Text "C:/CD/CD_PBL_2/demux1x2.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect1 demux1x4.v(9) " "Verilog HDL Implicit Net warning at demux1x4.v(9): created implicit net for \"notSelect1\"" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable0 demux1x4.v(11) " "Verilog HDL Implicit Net warning at demux1x4.v(11): created implicit net for \"enable0\"" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable1 demux1x4.v(12) " "Verilog HDL Implicit Net warning at demux1x4.v(12): created implicit net for \"enable1\"" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect mux2x1.v(7) " "Verilog HDL Implicit Net warning at mux2x1.v(7): created implicit net for \"notSelect\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and0_w mux2x1.v(9) " "Verilog HDL Implicit Net warning at mux2x1.v(9): created implicit net for \"and0_w\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1_w mux2x1.v(10) " "Verilog HDL Implicit Net warning at mux2x1.v(10): created implicit net for \"and1_w\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect2 demux1x8.v(9) " "Verilog HDL Implicit Net warning at demux1x8.v(9): created implicit net for \"notSelect2\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable1 demux1x8.v(11) " "Verilog HDL Implicit Net warning at demux1x8.v(11): created implicit net for \"enable1\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable2 demux1x8.v(12) " "Verilog HDL Implicit Net warning at demux1x8.v(12): created implicit net for \"enable2\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_w debouncer.v(7) " "Verilog HDL Implicit Net warning at debouncer.v(7): created implicit net for \"clk_w\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable debouncer.v(7) " "Verilog HDL Implicit Net warning at debouncer.v(7): created implicit net for \"enable\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notButton debouncer.v(8) " "Verilog HDL Implicit Net warning at debouncer.v(8): created implicit net for \"notButton\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff0Out debouncer.v(15) " "Verilog HDL Implicit Net warning at debouncer.v(15): created implicit net for \"tff0Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff1Out debouncer.v(24) " "Verilog HDL Implicit Net warning at debouncer.v(24): created implicit net for \"tff1Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2Out debouncer.v(27) " "Verilog HDL Implicit Net warning at debouncer.v(27): created implicit net for \"and2Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff2Out debouncer.v(34) " "Verilog HDL Implicit Net warning at debouncer.v(34): created implicit net for \"tff2Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux0_w mux8x1.v(18) " "Verilog HDL Implicit Net warning at mux8x1.v(18): created implicit net for \"mux0_w\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux1_w mux8x1.v(29) " "Verilog HDL Implicit Net warning at mux8x1.v(29): created implicit net for \"mux1_w\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux0_w mux4x1.v(15) " "Verilog HDL Implicit Net warning at mux4x1.v(15): created implicit net for \"mux0_w\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux1_w mux4x1.v(23) " "Verilog HDL Implicit Net warning at mux4x1.v(23): created implicit net for \"mux1_w\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable batalha_naval.v(21) " "Verilog HDL Implicit Net warning at batalha_naval.v(21): created implicit net for \"enable\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enablePreparation batalha_naval.v(23) " "Verilog HDL Implicit Net warning at batalha_naval.v(23): created implicit net for \"enablePreparation\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnablePreparation batalha_naval.v(25) " "Verilog HDL Implicit Net warning at batalha_naval.v(25): created implicit net for \"notEnablePreparation\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enableAttack batalha_naval.v(26) " "Verilog HDL Implicit Net warning at batalha_naval.v(26): created implicit net for \"enableAttack\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk batalha_naval.v(32) " "Verilog HDL Implicit Net warning at batalha_naval.v(32): created implicit net for \"clk\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedConfirmAttack batalha_naval.v(39) " "Verilog HDL Implicit Net warning at batalha_naval.v(39): created implicit net for \"debouncedConfirmAttack\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopEnd batalha_naval.v(50) " "Verilog HDL Implicit Net warning at batalha_naval.v(50): created implicit net for \"loopEnd\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notConfirmAttack batalha_naval.v(132) " "Verilog HDL Implicit Net warning at batalha_naval.v(132): created implicit net for \"notConfirmAttack\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notYCoordCode2 batalha_naval.v(150) " "Verilog HDL Implicit Net warning at batalha_naval.v(150): created implicit net for \"notYCoordCode2\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enableDemux0 batalha_naval.v(152) " "Verilog HDL Implicit Net warning at batalha_naval.v(152): created implicit net for \"enableDemux0\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ledRgbRed batalha_naval.v(251) " "Verilog HDL Implicit Net warning at batalha_naval.v(251): created implicit net for \"ledRgbRed\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "invalidXCoord batalha_naval.v(254) " "Verilog HDL Implicit Net warning at batalha_naval.v(254): created implicit net for \"invalidXCoord\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 254 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ledRgbGreen batalha_naval.v(256) " "Verilog HDL Implicit Net warning at batalha_naval.v(256): created implicit net for \"ledRgbGreen\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 256 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519240 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "batalha_naval " "Elaborating entity \"batalha_naval\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702406519315 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "game_state_code_w\[2\] 0 batalha_naval.v(78) " "Net \"game_state_code_w\[2\]\" at batalha_naval.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702406519332 "|batalha_naval"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_freq_divider sync_freq_divider:freq_div_1 " "Elaborating entity \"sync_freq_divider\" for hierarchy \"sync_freq_divider:freq_div_1\"" {  } { { "batalha_naval.v" "freq_div_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop sync_freq_divider:freq_div_1\|t_flipflop:tff0 " "Elaborating entity \"t_flipflop\" for hierarchy \"sync_freq_divider:freq_div_1\|t_flipflop:tff0\"" {  } { { "sync_freq_divider.v" "tff0" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncerConfirmAttack " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncerConfirmAttack\"" {  } { { "batalha_naval.v" "debouncerConfirmAttack" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_3b_counter sync_3b_counter:counterMatrixDisplay " "Elaborating entity \"sync_3b_counter\" for hierarchy \"sync_3b_counter:counterMatrixDisplay\"" {  } { { "batalha_naval.v" "counterMatrixDisplay" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register5bitSIPO register5bitSIPO:registerMatrixDisplay " "Elaborating entity \"register5bitSIPO\" for hierarchy \"register5bitSIPO:registerMatrixDisplay\"" {  } { { "batalha_naval.v" "registerMatrixDisplay" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop register5bitSIPO:registerMatrixDisplay\|d_flipflop:d_flipflop_0 " "Elaborating entity \"d_flipflop\" for hierarchy \"register5bitSIPO:registerMatrixDisplay\|d_flipflop:d_flipflop_0\"" {  } { { "register5bitSIPO.v" "d_flipflop_0" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 mux4x1:displayCode0\[0\] " "Elaborating entity \"mux4x1\" for hierarchy \"mux4x1:displayCode0\[0\]\"" {  } { { "batalha_naval.v" "displayCode0\[0\]" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux4x1:displayCode0\[0\]\|mux2x1:mux0 " "Elaborating entity \"mux2x1\" for hierarchy \"mux4x1:displayCode0\[0\]\|mux2x1:mux0\"" {  } { { "mux4x1.v" "mux0" { Text "C:/CD/CD_PBL_2/mux4x1.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_decoder display_decoder:displayDecoder " "Elaborating entity \"display_decoder\" for hierarchy \"display_decoder:displayDecoder\"" {  } { { "batalha_naval.v" "displayDecoder" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_decoder_5maps map_decoder_5maps:mapDecoder " "Elaborating entity \"map_decoder_5maps\" for hierarchy \"map_decoder_5maps:mapDecoder\"" {  } { { "batalha_naval.v" "mapDecoder" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x8 demux1x8:xCoordDemuxHitsMap " "Elaborating entity \"demux1x8\" for hierarchy \"demux1x8:xCoordDemuxHitsMap\"" {  } { { "batalha_naval.v" "xCoordDemuxHitsMap" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x4 demux1x8:xCoordDemuxHitsMap\|demux1x4:demux1x4_1 " "Elaborating entity \"demux1x4\" for hierarchy \"demux1x8:xCoordDemuxHitsMap\|demux1x4:demux1x4_1\"" {  } { { "demux1x8.v" "demux1x4_1" { Text "C:/CD/CD_PBL_2/demux1x8.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x2 demux1x8:xCoordDemuxHitsMap\|demux1x4:demux1x4_1\|demux1x2:demux0 " "Elaborating entity \"demux1x2\" for hierarchy \"demux1x8:xCoordDemuxHitsMap\|demux1x4:demux1x4_1\|demux1x2:demux0\"" {  } { { "demux1x4.v" "demux0" { Text "C:/CD/CD_PBL_2/demux1x4.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 mux8x1:xCoordMuxLedRgb " "Elaborating entity \"mux8x1\" for hierarchy \"mux8x1:xCoordMuxLedRgb\"" {  } { { "batalha_naval.v" "xCoordMuxLedRgb" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702406519591 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "47 " "Ignored 47 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "47 " "Ignored 47 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1702406519777 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1702406519777 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702406520084 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702406520719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702406520739 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702406520739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "222 " "Implemented 222 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702406520739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702406520739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702406520932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 15:42:00 2023 " "Processing ended: Tue Dec 12 15:42:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702406520932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702406520932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702406520932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702406520932 ""}
