Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar 21 00:13:00 2023
| Host         : seankent running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    60 |
|    Minimum number of control sets                        |    60 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    60 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             311 |          140 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             283 |          112 |
| Yes          | No                    | No                     |            2048 |          854 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             350 |          132 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+--------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                            Enable Signal                           |                                        Set/Reset Signal                                        | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+--------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+
|  jay__0/memory_controller__0/d_flip_flop__state/E[0]       |                                                                    |                                                                                                |                2 |              3 |
|  jay__0/central_processing_unit__0/E[0]                    |                                                                    |                                                                                                |                2 |              4 |
|  jay__0/central_processing_unit__0/d_flip_flop__ir/E[0]    |                                                                    |                                                                                                |                4 |              6 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/memory_controller__0/d_flip_flop__state/ena                 | jay__0/central_processing_unit__0/d_flip_flop__ir/q[6]_i_5__0_psbram_and_n                     |                3 |              8 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_0[0] | btnc_IBUF                                                                                      |                3 |              8 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_2[0] | btnc_IBUF                                                                                      |                4 |              8 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_3[0] | btnc_IBUF                                                                                      |                6 |              8 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/memory_controller__0/d_flip_flop__state/ena                 | jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__31/q[22]_i_4_psbram_and_n   |                3 |              8 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/memory_controller__0/d_flip_flop__state/ena                 | jay__0/central_processing_unit__0/d_flip_flop__ir/q[14]_i_7_psbram_and_n_1                     |                6 |              8 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/memory_controller__0/d_flip_flop__state/ena                 | jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__31/q[22]_i_4_psbram_and_n_1 |                3 |              8 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/memory_controller__0/d_flip_flop__state/ena                 | jay__0/central_processing_unit__0/d_flip_flop__ir/q[14]_i_7_psbram_and_n_2                     |                3 |              8 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/memory_controller__0/d_flip_flop__state/ena                 | jay__0/central_processing_unit__0/d_flip_flop__ir/q[14]_i_7_psbram_and_n                       |                4 |              8 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/memory_controller__0/d_flip_flop__state/ena                 | jay__0/central_processing_unit__0/d_flip_flop__ir/q[14]_i_7_psbram_and_n_3                     |                5 |              8 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__data__0   |                                                                                                |                5 |              8 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__data__2   |                                                                                                |                3 |              8 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__data__1   |                                                                                                |                4 |              8 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__data__3   |                                                                                                |                4 |              8 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__oe__0     | btnc_IBUF                                                                                      |                6 |              8 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/memory_controller__0/d_flip_flop__state/ena                 | jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__31/q[22]_i_4_psbram_and_n_2 |                3 |              8 |
|  jay__0/central_processing_unit__0/d_flip_flop__state/E[0] |                                                                    |                                                                                                |               12 |             27 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_10   |                                                                                                |               21 |             32 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_7[0] | btnc_IBUF                                                                                      |               30 |             62 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__31     |                                                                                                |               39 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__4      |                                                                                                |               26 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__5      |                                                                                                |               25 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__6      |                                                                                                |               30 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__7      |                                                                                                |               41 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__8      |                                                                                                |               27 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__9      |                                                                                                |               35 |             64 |
|  n_0_1069_BUFG                                             |                                                                    |                                                                                                |               32 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_6[0] | btnc_IBUF                                                                                      |               19 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_8[0] | btnc_IBUF                                                                                      |               15 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_9[0] | btnc_IBUF                                                                                      |               19 |             64 |
|  n_1_2858_BUFG                                             |                                                                    |                                                                                                |               26 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__3      |                                                                                                |               24 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__1      |                                                                                                |               22 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__10     |                                                                                                |               23 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__11     |                                                                                                |               25 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__12     |                                                                                                |               24 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__13     |                                                                                                |               21 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__14     |                                                                                                |               23 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__15     |                                                                                                |               23 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__16     |                                                                                                |               32 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__17     |                                                                                                |               26 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__18     |                                                                                                |               24 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__19     |                                                                                                |               25 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__2      |                                                                                                |               25 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__20     |                                                                                                |               24 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__21     |                                                                                                |               24 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__22     |                                                                                                |               31 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__23     |                                                                                                |               37 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__24     |                                                                                                |               21 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__25     |                                                                                                |               22 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__26     |                                                                                                |               22 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__27     |                                                                                                |               21 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__28     |                                                                                                |               24 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__29     |                                                                                                |               22 |             64 |
|  clk_100mhz_IBUF_BUFG                                      | jay__0/central_processing_unit__0/d_flip_flop__state/en__x__30     |                                                                                                |               29 |             64 |
|  clk_100mhz_IBUF_BUFG                                      |                                                                    |                                                                                                |               62 |            143 |
|  clk_100mhz_IBUF_BUFG                                      |                                                                    | btnc_IBUF                                                                                      |              112 |            283 |
+------------------------------------------------------------+--------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+


