## dotlib file generated libretto; 
library (OSU350_5P0V_25C){
  delay_model : "table_lookup";
  capacitive_load_unit (1,pF);
  current_unit : "1mA";
  leakage_power_unit : "1pW";
  pulling_resistance_unit : "1Ohm";
  time_unit : "1ns";
  voltage_unit : "1V";
  voltage_map (VDD, 5.0);
  voltage_map (VSS, 0.0);
  voltage_map (GND , 0.0);
  default_cell_leakage_power : 0;
  default_fanout_load : 1;
  default_max_transition : 1000;
  default_input_pin_cap : 0;
  default_inout_pin_cap : 0;
  default_leakage_power_density : 0;
  default_max_fanout : 100;
  default_output_pin_cap : 0;
  in_place_swap_mode : match_footprint;
  input_threshold_pct_fall : 50.0;
  input_threshold_pct_rise : 50.0;
  nom_process : 1;
  nom_temperature : "25.0";
  nom_voltage : "5.0";
  output_threshold_pct_fall : 50.0;
  output_threshold_pct_rise : 50.0;
  slew_derate_from_library : 1;
  slew_lower_threshold_pct_fall : 20.0;
  slew_lower_threshold_pct_rise : 20.0;
  slew_upper_threshold_pct_fall : 80.0;
  slew_upper_threshold_pct_rise : 80.0;
  operating_conditions (TCCOM) {
    process : 1;
    temperature : 25.0;
    voltage : 5.0;
  }
  default_operating_conditions : TCCOM;
  lu_table_template (constraint_template_slope2) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("0.1, 0.7, 4.9");
    index_2 ("0.1, 0.7, 4.9");
  }
  lu_table_template (delay_template_load2_slope2) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.1, 0.7, 4.9");
    index_2 ("0.01, 0.07, 0.49");
  }
  lu_table_template (recovery_template_slope2) {
    variable_1 : related_pin_transition;    
    variable_2 : constrained_pin_transition;
    index_1 ("0.1, 0.7, 4.9");
    index_2 ("0.1, 0.7, 4.9");
  }
  lu_table_template (removal_template_slope2) {
    variable_1 : related_pin_transition;    
    variable_2 : constrained_pin_transition;
    index_1 ("0.1, 0.7, 4.9");
    index_2 ("0.1, 0.7, 4.9");
  }
  lu_table_template (mpw_constraint_template_slope2) {
    variable_1 : constrained_pin_transition;
    index_1 ("0.1, 0.7, 4.9");
  }
  power_lut_template (passive_power_template_slope2) {
    variable_1 : input_transition_time;
    index_1 ("0.1, 0.7, 4.9");
  }
  power_lut_template (power_template_load2_slope2) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.1, 0.7, 4.9");
    index_2 ("0.01, 0.07, 0.49");
  }
  input_voltage (default_VDD_VSS_input) {
    vil : 0.0;
    vih : 5.0;
    vimin : 0.0;
    vimax : 5.0;
  }
  output_voltage (default_VDD_VSS_output) {
    vol : 0.0;
    voh : 5.0;
    vomin : 0.0;
    vomax : 5.0;
  }
  cell (INV_1X) {
    area : 1.0;
    cell_leakage_power : 16.346316;
    pg_pin (VDD){
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS){
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (YB){
      direction : output;
      function : "(!A)"
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      max_capacitance : "0.49";
      output_voltage : default_VDD_VSS_output;
      timing () {
        related_pin : "A";
        timing_sense : "negative_unate";
        timing_type : "combinational";
        cell_fall (delay_template_load2_slope2) {
          index_1("0.1, 0.7, 4.9");
          index_2("0.01, 0.07, 0.49");
          values ( \
          "0.047625, 0.029565, -0.365218", \
          "0.184567, 0.273537, 0.139061", \
          "1.116271, 1.230090, 1.862330" \
          );
        }
        fall_transition (delay_template_load2_slope2) {
          index_1("0.1, 0.7, 4.9");
          index_2("0.01, 0.07, 0.49");
          values ( \
          "0.053438, 0.198957, 0.943708", \
          "0.220483, 0.377002, 1.405478", \
          "1.520841, 1.523771, 2.608670" \
          );
        }
        cell_rise (delay_template_load2_slope2) {
          index_1("0.1, 0.7, 4.9");
          index_2("0.01, 0.07, 0.49");
          values ( \
          "0.073757, 0.200612, 0.777732", \
          "0.270489, 0.456559, 1.340220", \
          "1.670232, 1.813239, 3.138337" \
          );
        }
        rise_transition (delay_template_load2_slope2) {
          index_1("0.1, 0.7, 4.9");
          index_2("0.01, 0.07, 0.49");
          values ( \
          "0.068623, 0.184294, 0.801276", \
          "0.370039, 0.446104, 1.263535", \
          "2.555048, 2.546115, 3.086216" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        fall_power (power_template_load2_slope2) {
          index_1("0.1, 0.7, 4.9");
          index_2("0.01, 0.07, 0.49");
          values ( \
          "0.015067, 0.463527, 4.183644" \
          "0.031704, 0.268692, 3.701293" \
          "0.038106, 0.062224, 2.244744" \
          );
        }
        rise_power (power_template_load2_slope2) {
          index_1("0.1, 0.7, 4.9");
          index_2("0.01, 0.07, 0.49");
          values ( \
          "0.250144, 0.747727, 4.467532" \
          "1.716411, 2.068831, 5.584625" \
          "12.093592, 12.233247, 14.827250" \
          );
        }
      }
    }
    pin (A){
      direction : input; 
      related_power_pin : VDD;
      related_ground_pin : VSS;
      max_transition : 4.9;
      capacitance : "0.005926";
      input_voltage : default_VDD_VSS_input;
    }
  }
}
  cell (INV_1X) {
    area : 1.0;
    cell_leakage_power : 16.346316;
    pg_pin (VDD){
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS){
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (YB){
      direction : output;
      function : "(!A)"
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      max_capacitance : "0.49";
      output_voltage : default_VDD_VSS_output;
      timing () {
        related_pin : "A";
        timing_sense : "negative_unate";
        timing_type : "combinational";
        cell_fall (delay_template_load2_slope2) {
          index_1("0.1, 0.7, 4.9");
          index_2("0.01, 0.07, 0.49");
          values ( \
          "0.047625, 0.029565, -0.365218", \
          "0.184567, 0.273537, 0.139061", \
          "1.116271, 1.230090, 1.862330" \
          );
        }
        fall_transition (delay_template_load2_slope2) {
          index_1("0.1, 0.7, 4.9");
          index_2("0.01, 0.07, 0.49");
          values ( \
          "0.053438, 0.198957, 0.943708", \
          "0.220483, 0.377002, 1.405478", \
          "1.520841, 1.523771, 2.608670" \
          );
        }
        cell_rise (delay_template_load2_slope2) {
          index_1("0.1, 0.7, 4.9");
          index_2("0.01, 0.07, 0.49");
          values ( \
          "0.073757, 0.200612, 0.777732", \
          "0.270489, 0.456559, 1.340220", \
          "1.670232, 1.813239, 3.138337" \
          );
        }
        rise_transition (delay_template_load2_slope2) {
          index_1("0.1, 0.7, 4.9");
          index_2("0.01, 0.07, 0.49");
          values ( \
          "0.068623, 0.184294, 0.801276", \
          "0.370039, 0.446104, 1.263535", \
          "2.555048, 2.546115, 3.086216" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        fall_power (power_template_load2_slope2) {
          index_1("0.1, 0.7, 4.9");
          index_2("0.01, 0.07, 0.49");
          values ( \
          "0.015067, 0.463527, 4.183644" \
          "0.031704, 0.268692, 3.701293" \
          "0.038106, 0.062224, 2.244744" \
          );
        }
        rise_power (power_template_load2_slope2) {
          index_1("0.1, 0.7, 4.9");
          index_2("0.01, 0.07, 0.49");
          values ( \
          "0.250144, 0.747727, 4.467532" \
          "1.716411, 2.068831, 5.584625" \
          "12.093592, 12.233247, 14.827250" \
          );
        }
      }
    }
    pin (A){
      direction : input; 
      related_power_pin : VDD;
      related_ground_pin : VSS;
      max_transition : 4.9;
      capacitance : "0.005926";
      input_voltage : default_VDD_VSS_input;
    }
  }
}
