#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x186f0e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18b9390 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x186d410 .functor NOT 1, L_0x18e39a0, C4<0>, C4<0>, C4<0>;
L_0x1885b30 .functor XOR 8, L_0x18e3530, L_0x18e36f0, C4<00000000>, C4<00000000>;
L_0x18ba7b0 .functor XOR 8, L_0x1885b30, L_0x18e3830, C4<00000000>, C4<00000000>;
v0x18e1110_0 .net *"_ivl_10", 7 0, L_0x18e3830;  1 drivers
v0x18e1210_0 .net *"_ivl_12", 7 0, L_0x18ba7b0;  1 drivers
v0x18e12f0_0 .net *"_ivl_2", 7 0, L_0x18e3490;  1 drivers
v0x18e13b0_0 .net *"_ivl_4", 7 0, L_0x18e3530;  1 drivers
v0x18e1490_0 .net *"_ivl_6", 7 0, L_0x18e36f0;  1 drivers
v0x18e15c0_0 .net *"_ivl_8", 7 0, L_0x1885b30;  1 drivers
v0x18e16a0_0 .net "areset", 0 0, L_0x186d820;  1 drivers
v0x18e1740_0 .var "clk", 0 0;
v0x18e17e0_0 .net "predict_history_dut", 6 0, v0x18e04a0_0;  1 drivers
v0x18e1930_0 .net "predict_history_ref", 6 0, L_0x18e3300;  1 drivers
v0x18e19d0_0 .net "predict_pc", 6 0, L_0x18e2590;  1 drivers
v0x18e1a70_0 .net "predict_taken_dut", 0 0, v0x18e06e0_0;  1 drivers
v0x18e1b10_0 .net "predict_taken_ref", 0 0, L_0x18e3140;  1 drivers
v0x18e1bb0_0 .net "predict_valid", 0 0, v0x18dd7b0_0;  1 drivers
v0x18e1c50_0 .var/2u "stats1", 223 0;
v0x18e1cf0_0 .var/2u "strobe", 0 0;
v0x18e1db0_0 .net "tb_match", 0 0, L_0x18e39a0;  1 drivers
v0x18e1f60_0 .net "tb_mismatch", 0 0, L_0x186d410;  1 drivers
v0x18e2000_0 .net "train_history", 6 0, L_0x18e2b40;  1 drivers
v0x18e20c0_0 .net "train_mispredicted", 0 0, L_0x18e29e0;  1 drivers
v0x18e2160_0 .net "train_pc", 6 0, L_0x18e2cd0;  1 drivers
v0x18e2220_0 .net "train_taken", 0 0, L_0x18e27c0;  1 drivers
v0x18e22c0_0 .net "train_valid", 0 0, v0x18de130_0;  1 drivers
v0x18e2360_0 .net "wavedrom_enable", 0 0, v0x18de200_0;  1 drivers
v0x18e2400_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x18de2a0_0;  1 drivers
v0x18e24a0_0 .net "wavedrom_title", 511 0, v0x18de380_0;  1 drivers
L_0x18e3490 .concat [ 7 1 0 0], L_0x18e3300, L_0x18e3140;
L_0x18e3530 .concat [ 7 1 0 0], L_0x18e3300, L_0x18e3140;
L_0x18e36f0 .concat [ 7 1 0 0], v0x18e04a0_0, v0x18e06e0_0;
L_0x18e3830 .concat [ 7 1 0 0], L_0x18e3300, L_0x18e3140;
L_0x18e39a0 .cmp/eeq 8, L_0x18e3490, L_0x18ba7b0;
S_0x186c790 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x18b9390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1871150 .param/l "LNT" 0 3 22, C4<01>;
P_0x1871190 .param/l "LT" 0 3 22, C4<10>;
P_0x18711d0 .param/l "SNT" 0 3 22, C4<00>;
P_0x1871210 .param/l "ST" 0 3 22, C4<11>;
P_0x1871250 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x186dd00 .functor XOR 7, v0x18db950_0, L_0x18e2590, C4<0000000>, C4<0000000>;
L_0x1896dc0 .functor XOR 7, L_0x18e2b40, L_0x18e2cd0, C4<0000000>, C4<0000000>;
v0x18a9890_0 .net *"_ivl_11", 0 0, L_0x18e3050;  1 drivers
L_0x7fe7c20b01c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18a9b60_0 .net *"_ivl_12", 0 0, L_0x7fe7c20b01c8;  1 drivers
L_0x7fe7c20b0210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x186d480_0 .net *"_ivl_16", 6 0, L_0x7fe7c20b0210;  1 drivers
v0x186d6c0_0 .net *"_ivl_4", 1 0, L_0x18e2e60;  1 drivers
v0x186d890_0 .net *"_ivl_6", 8 0, L_0x18e2f60;  1 drivers
L_0x7fe7c20b0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x186ddf0_0 .net *"_ivl_9", 1 0, L_0x7fe7c20b0180;  1 drivers
v0x18db630_0 .net "areset", 0 0, L_0x186d820;  alias, 1 drivers
v0x18db6f0_0 .net "clk", 0 0, v0x18e1740_0;  1 drivers
v0x18db7b0 .array "pht", 0 127, 1 0;
v0x18db870_0 .net "predict_history", 6 0, L_0x18e3300;  alias, 1 drivers
v0x18db950_0 .var "predict_history_r", 6 0;
v0x18dba30_0 .net "predict_index", 6 0, L_0x186dd00;  1 drivers
v0x18dbb10_0 .net "predict_pc", 6 0, L_0x18e2590;  alias, 1 drivers
v0x18dbbf0_0 .net "predict_taken", 0 0, L_0x18e3140;  alias, 1 drivers
v0x18dbcb0_0 .net "predict_valid", 0 0, v0x18dd7b0_0;  alias, 1 drivers
v0x18dbd70_0 .net "train_history", 6 0, L_0x18e2b40;  alias, 1 drivers
v0x18dbe50_0 .net "train_index", 6 0, L_0x1896dc0;  1 drivers
v0x18dbf30_0 .net "train_mispredicted", 0 0, L_0x18e29e0;  alias, 1 drivers
v0x18dbff0_0 .net "train_pc", 6 0, L_0x18e2cd0;  alias, 1 drivers
v0x18dc0d0_0 .net "train_taken", 0 0, L_0x18e27c0;  alias, 1 drivers
v0x18dc190_0 .net "train_valid", 0 0, v0x18de130_0;  alias, 1 drivers
E_0x187c7b0 .event posedge, v0x18db630_0, v0x18db6f0_0;
L_0x18e2e60 .array/port v0x18db7b0, L_0x18e2f60;
L_0x18e2f60 .concat [ 7 2 0 0], L_0x186dd00, L_0x7fe7c20b0180;
L_0x18e3050 .part L_0x18e2e60, 1, 1;
L_0x18e3140 .functor MUXZ 1, L_0x7fe7c20b01c8, L_0x18e3050, v0x18dd7b0_0, C4<>;
L_0x18e3300 .functor MUXZ 7, L_0x7fe7c20b0210, v0x18db950_0, v0x18dd7b0_0, C4<>;
S_0x18960f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x186c790;
 .timescale -12 -12;
v0x18a9470_0 .var/i "i", 31 0;
S_0x18dc3b0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x18b9390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x18dc560 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x186d820 .functor BUFZ 1, v0x18dd880_0, C4<0>, C4<0>, C4<0>;
L_0x7fe7c20b00a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18dd040_0 .net *"_ivl_10", 0 0, L_0x7fe7c20b00a8;  1 drivers
L_0x7fe7c20b00f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x18dd120_0 .net *"_ivl_14", 6 0, L_0x7fe7c20b00f0;  1 drivers
L_0x7fe7c20b0138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x18dd200_0 .net *"_ivl_18", 6 0, L_0x7fe7c20b0138;  1 drivers
L_0x7fe7c20b0018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x18dd2c0_0 .net *"_ivl_2", 6 0, L_0x7fe7c20b0018;  1 drivers
L_0x7fe7c20b0060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18dd3a0_0 .net *"_ivl_6", 0 0, L_0x7fe7c20b0060;  1 drivers
v0x18dd4d0_0 .net "areset", 0 0, L_0x186d820;  alias, 1 drivers
v0x18dd570_0 .net "clk", 0 0, v0x18e1740_0;  alias, 1 drivers
v0x18dd640_0 .net "predict_pc", 6 0, L_0x18e2590;  alias, 1 drivers
v0x18dd710_0 .var "predict_pc_r", 6 0;
v0x18dd7b0_0 .var "predict_valid", 0 0;
v0x18dd880_0 .var "reset", 0 0;
v0x18dd920_0 .net "tb_match", 0 0, L_0x18e39a0;  alias, 1 drivers
v0x18dd9e0_0 .net "train_history", 6 0, L_0x18e2b40;  alias, 1 drivers
v0x18ddad0_0 .var "train_history_r", 6 0;
v0x18ddb90_0 .net "train_mispredicted", 0 0, L_0x18e29e0;  alias, 1 drivers
v0x18ddc60_0 .var "train_mispredicted_r", 0 0;
v0x18ddd00_0 .net "train_pc", 6 0, L_0x18e2cd0;  alias, 1 drivers
v0x18ddf00_0 .var "train_pc_r", 6 0;
v0x18ddfc0_0 .net "train_taken", 0 0, L_0x18e27c0;  alias, 1 drivers
v0x18de090_0 .var "train_taken_r", 0 0;
v0x18de130_0 .var "train_valid", 0 0;
v0x18de200_0 .var "wavedrom_enable", 0 0;
v0x18de2a0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x18de380_0 .var "wavedrom_title", 511 0;
E_0x187bc50/0 .event negedge, v0x18db6f0_0;
E_0x187bc50/1 .event posedge, v0x18db6f0_0;
E_0x187bc50 .event/or E_0x187bc50/0, E_0x187bc50/1;
L_0x18e2590 .functor MUXZ 7, L_0x7fe7c20b0018, v0x18dd710_0, v0x18dd7b0_0, C4<>;
L_0x18e27c0 .functor MUXZ 1, L_0x7fe7c20b0060, v0x18de090_0, v0x18de130_0, C4<>;
L_0x18e29e0 .functor MUXZ 1, L_0x7fe7c20b00a8, v0x18ddc60_0, v0x18de130_0, C4<>;
L_0x18e2b40 .functor MUXZ 7, L_0x7fe7c20b00f0, v0x18ddad0_0, v0x18de130_0, C4<>;
L_0x18e2cd0 .functor MUXZ 7, L_0x7fe7c20b0138, v0x18ddf00_0, v0x18de130_0, C4<>;
S_0x18dc620 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x18dc3b0;
 .timescale -12 -12;
v0x18dc880_0 .var/2u "arfail", 0 0;
v0x18dc960_0 .var "async", 0 0;
v0x18dca20_0 .var/2u "datafail", 0 0;
v0x18dcac0_0 .var/2u "srfail", 0 0;
E_0x187ba00 .event posedge, v0x18db6f0_0;
E_0x185f9f0 .event negedge, v0x18db6f0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x187ba00;
    %wait E_0x187ba00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18dd880_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x187ba00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x185f9f0;
    %load/vec4 v0x18dd920_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x18dca20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18dd880_0, 0;
    %wait E_0x187ba00;
    %load/vec4 v0x18dd920_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x18dc880_0, 0, 1;
    %wait E_0x187ba00;
    %load/vec4 v0x18dd920_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x18dcac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18dd880_0, 0;
    %load/vec4 v0x18dcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x18dc880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x18dc960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x18dca20_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x18dc960_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x18dcb80 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x18dc3b0;
 .timescale -12 -12;
v0x18dcd80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18dce60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x18dc3b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18de600 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x18b9390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x18de7c0 .param/l "PHT_SIZE" 0 4 17, +C4<00000000000000000000000010000000>;
v0x18df120_0 .net "areset", 0 0, L_0x186d820;  alias, 1 drivers
v0x18df230_0 .net "clk", 0 0, v0x18e1740_0;  alias, 1 drivers
v0x18df340_0 .var "global_history", 6 0;
v0x18df3e0 .array "pht", 0 127, 1 0;
v0x18e04a0_0 .var "predict_history", 6 0;
v0x18e05d0_0 .net "predict_pc", 6 0, L_0x18e2590;  alias, 1 drivers
v0x18e06e0_0 .var "predict_taken", 0 0;
v0x18e07a0_0 .net "predict_valid", 0 0, v0x18dd7b0_0;  alias, 1 drivers
v0x18e0890_0 .net "train_history", 6 0, L_0x18e2b40;  alias, 1 drivers
v0x18e0950_0 .net "train_mispredicted", 0 0, L_0x18e29e0;  alias, 1 drivers
v0x18e0a40_0 .net "train_pc", 6 0, L_0x18e2cd0;  alias, 1 drivers
v0x18e0b50_0 .net "train_taken", 0 0, L_0x18e27c0;  alias, 1 drivers
v0x18e0c40_0 .net "train_valid", 0 0, v0x18de130_0;  alias, 1 drivers
v0x18df3e0_0 .array/port v0x18df3e0, 0;
E_0x18c1210/0 .event anyedge, v0x18dbcb0_0, v0x18dbb10_0, v0x18df340_0, v0x18df3e0_0;
v0x18df3e0_1 .array/port v0x18df3e0, 1;
v0x18df3e0_2 .array/port v0x18df3e0, 2;
v0x18df3e0_3 .array/port v0x18df3e0, 3;
v0x18df3e0_4 .array/port v0x18df3e0, 4;
E_0x18c1210/1 .event anyedge, v0x18df3e0_1, v0x18df3e0_2, v0x18df3e0_3, v0x18df3e0_4;
v0x18df3e0_5 .array/port v0x18df3e0, 5;
v0x18df3e0_6 .array/port v0x18df3e0, 6;
v0x18df3e0_7 .array/port v0x18df3e0, 7;
v0x18df3e0_8 .array/port v0x18df3e0, 8;
E_0x18c1210/2 .event anyedge, v0x18df3e0_5, v0x18df3e0_6, v0x18df3e0_7, v0x18df3e0_8;
v0x18df3e0_9 .array/port v0x18df3e0, 9;
v0x18df3e0_10 .array/port v0x18df3e0, 10;
v0x18df3e0_11 .array/port v0x18df3e0, 11;
v0x18df3e0_12 .array/port v0x18df3e0, 12;
E_0x18c1210/3 .event anyedge, v0x18df3e0_9, v0x18df3e0_10, v0x18df3e0_11, v0x18df3e0_12;
v0x18df3e0_13 .array/port v0x18df3e0, 13;
v0x18df3e0_14 .array/port v0x18df3e0, 14;
v0x18df3e0_15 .array/port v0x18df3e0, 15;
v0x18df3e0_16 .array/port v0x18df3e0, 16;
E_0x18c1210/4 .event anyedge, v0x18df3e0_13, v0x18df3e0_14, v0x18df3e0_15, v0x18df3e0_16;
v0x18df3e0_17 .array/port v0x18df3e0, 17;
v0x18df3e0_18 .array/port v0x18df3e0, 18;
v0x18df3e0_19 .array/port v0x18df3e0, 19;
v0x18df3e0_20 .array/port v0x18df3e0, 20;
E_0x18c1210/5 .event anyedge, v0x18df3e0_17, v0x18df3e0_18, v0x18df3e0_19, v0x18df3e0_20;
v0x18df3e0_21 .array/port v0x18df3e0, 21;
v0x18df3e0_22 .array/port v0x18df3e0, 22;
v0x18df3e0_23 .array/port v0x18df3e0, 23;
v0x18df3e0_24 .array/port v0x18df3e0, 24;
E_0x18c1210/6 .event anyedge, v0x18df3e0_21, v0x18df3e0_22, v0x18df3e0_23, v0x18df3e0_24;
v0x18df3e0_25 .array/port v0x18df3e0, 25;
v0x18df3e0_26 .array/port v0x18df3e0, 26;
v0x18df3e0_27 .array/port v0x18df3e0, 27;
v0x18df3e0_28 .array/port v0x18df3e0, 28;
E_0x18c1210/7 .event anyedge, v0x18df3e0_25, v0x18df3e0_26, v0x18df3e0_27, v0x18df3e0_28;
v0x18df3e0_29 .array/port v0x18df3e0, 29;
v0x18df3e0_30 .array/port v0x18df3e0, 30;
v0x18df3e0_31 .array/port v0x18df3e0, 31;
v0x18df3e0_32 .array/port v0x18df3e0, 32;
E_0x18c1210/8 .event anyedge, v0x18df3e0_29, v0x18df3e0_30, v0x18df3e0_31, v0x18df3e0_32;
v0x18df3e0_33 .array/port v0x18df3e0, 33;
v0x18df3e0_34 .array/port v0x18df3e0, 34;
v0x18df3e0_35 .array/port v0x18df3e0, 35;
v0x18df3e0_36 .array/port v0x18df3e0, 36;
E_0x18c1210/9 .event anyedge, v0x18df3e0_33, v0x18df3e0_34, v0x18df3e0_35, v0x18df3e0_36;
v0x18df3e0_37 .array/port v0x18df3e0, 37;
v0x18df3e0_38 .array/port v0x18df3e0, 38;
v0x18df3e0_39 .array/port v0x18df3e0, 39;
v0x18df3e0_40 .array/port v0x18df3e0, 40;
E_0x18c1210/10 .event anyedge, v0x18df3e0_37, v0x18df3e0_38, v0x18df3e0_39, v0x18df3e0_40;
v0x18df3e0_41 .array/port v0x18df3e0, 41;
v0x18df3e0_42 .array/port v0x18df3e0, 42;
v0x18df3e0_43 .array/port v0x18df3e0, 43;
v0x18df3e0_44 .array/port v0x18df3e0, 44;
E_0x18c1210/11 .event anyedge, v0x18df3e0_41, v0x18df3e0_42, v0x18df3e0_43, v0x18df3e0_44;
v0x18df3e0_45 .array/port v0x18df3e0, 45;
v0x18df3e0_46 .array/port v0x18df3e0, 46;
v0x18df3e0_47 .array/port v0x18df3e0, 47;
v0x18df3e0_48 .array/port v0x18df3e0, 48;
E_0x18c1210/12 .event anyedge, v0x18df3e0_45, v0x18df3e0_46, v0x18df3e0_47, v0x18df3e0_48;
v0x18df3e0_49 .array/port v0x18df3e0, 49;
v0x18df3e0_50 .array/port v0x18df3e0, 50;
v0x18df3e0_51 .array/port v0x18df3e0, 51;
v0x18df3e0_52 .array/port v0x18df3e0, 52;
E_0x18c1210/13 .event anyedge, v0x18df3e0_49, v0x18df3e0_50, v0x18df3e0_51, v0x18df3e0_52;
v0x18df3e0_53 .array/port v0x18df3e0, 53;
v0x18df3e0_54 .array/port v0x18df3e0, 54;
v0x18df3e0_55 .array/port v0x18df3e0, 55;
v0x18df3e0_56 .array/port v0x18df3e0, 56;
E_0x18c1210/14 .event anyedge, v0x18df3e0_53, v0x18df3e0_54, v0x18df3e0_55, v0x18df3e0_56;
v0x18df3e0_57 .array/port v0x18df3e0, 57;
v0x18df3e0_58 .array/port v0x18df3e0, 58;
v0x18df3e0_59 .array/port v0x18df3e0, 59;
v0x18df3e0_60 .array/port v0x18df3e0, 60;
E_0x18c1210/15 .event anyedge, v0x18df3e0_57, v0x18df3e0_58, v0x18df3e0_59, v0x18df3e0_60;
v0x18df3e0_61 .array/port v0x18df3e0, 61;
v0x18df3e0_62 .array/port v0x18df3e0, 62;
v0x18df3e0_63 .array/port v0x18df3e0, 63;
v0x18df3e0_64 .array/port v0x18df3e0, 64;
E_0x18c1210/16 .event anyedge, v0x18df3e0_61, v0x18df3e0_62, v0x18df3e0_63, v0x18df3e0_64;
v0x18df3e0_65 .array/port v0x18df3e0, 65;
v0x18df3e0_66 .array/port v0x18df3e0, 66;
v0x18df3e0_67 .array/port v0x18df3e0, 67;
v0x18df3e0_68 .array/port v0x18df3e0, 68;
E_0x18c1210/17 .event anyedge, v0x18df3e0_65, v0x18df3e0_66, v0x18df3e0_67, v0x18df3e0_68;
v0x18df3e0_69 .array/port v0x18df3e0, 69;
v0x18df3e0_70 .array/port v0x18df3e0, 70;
v0x18df3e0_71 .array/port v0x18df3e0, 71;
v0x18df3e0_72 .array/port v0x18df3e0, 72;
E_0x18c1210/18 .event anyedge, v0x18df3e0_69, v0x18df3e0_70, v0x18df3e0_71, v0x18df3e0_72;
v0x18df3e0_73 .array/port v0x18df3e0, 73;
v0x18df3e0_74 .array/port v0x18df3e0, 74;
v0x18df3e0_75 .array/port v0x18df3e0, 75;
v0x18df3e0_76 .array/port v0x18df3e0, 76;
E_0x18c1210/19 .event anyedge, v0x18df3e0_73, v0x18df3e0_74, v0x18df3e0_75, v0x18df3e0_76;
v0x18df3e0_77 .array/port v0x18df3e0, 77;
v0x18df3e0_78 .array/port v0x18df3e0, 78;
v0x18df3e0_79 .array/port v0x18df3e0, 79;
v0x18df3e0_80 .array/port v0x18df3e0, 80;
E_0x18c1210/20 .event anyedge, v0x18df3e0_77, v0x18df3e0_78, v0x18df3e0_79, v0x18df3e0_80;
v0x18df3e0_81 .array/port v0x18df3e0, 81;
v0x18df3e0_82 .array/port v0x18df3e0, 82;
v0x18df3e0_83 .array/port v0x18df3e0, 83;
v0x18df3e0_84 .array/port v0x18df3e0, 84;
E_0x18c1210/21 .event anyedge, v0x18df3e0_81, v0x18df3e0_82, v0x18df3e0_83, v0x18df3e0_84;
v0x18df3e0_85 .array/port v0x18df3e0, 85;
v0x18df3e0_86 .array/port v0x18df3e0, 86;
v0x18df3e0_87 .array/port v0x18df3e0, 87;
v0x18df3e0_88 .array/port v0x18df3e0, 88;
E_0x18c1210/22 .event anyedge, v0x18df3e0_85, v0x18df3e0_86, v0x18df3e0_87, v0x18df3e0_88;
v0x18df3e0_89 .array/port v0x18df3e0, 89;
v0x18df3e0_90 .array/port v0x18df3e0, 90;
v0x18df3e0_91 .array/port v0x18df3e0, 91;
v0x18df3e0_92 .array/port v0x18df3e0, 92;
E_0x18c1210/23 .event anyedge, v0x18df3e0_89, v0x18df3e0_90, v0x18df3e0_91, v0x18df3e0_92;
v0x18df3e0_93 .array/port v0x18df3e0, 93;
v0x18df3e0_94 .array/port v0x18df3e0, 94;
v0x18df3e0_95 .array/port v0x18df3e0, 95;
v0x18df3e0_96 .array/port v0x18df3e0, 96;
E_0x18c1210/24 .event anyedge, v0x18df3e0_93, v0x18df3e0_94, v0x18df3e0_95, v0x18df3e0_96;
v0x18df3e0_97 .array/port v0x18df3e0, 97;
v0x18df3e0_98 .array/port v0x18df3e0, 98;
v0x18df3e0_99 .array/port v0x18df3e0, 99;
v0x18df3e0_100 .array/port v0x18df3e0, 100;
E_0x18c1210/25 .event anyedge, v0x18df3e0_97, v0x18df3e0_98, v0x18df3e0_99, v0x18df3e0_100;
v0x18df3e0_101 .array/port v0x18df3e0, 101;
v0x18df3e0_102 .array/port v0x18df3e0, 102;
v0x18df3e0_103 .array/port v0x18df3e0, 103;
v0x18df3e0_104 .array/port v0x18df3e0, 104;
E_0x18c1210/26 .event anyedge, v0x18df3e0_101, v0x18df3e0_102, v0x18df3e0_103, v0x18df3e0_104;
v0x18df3e0_105 .array/port v0x18df3e0, 105;
v0x18df3e0_106 .array/port v0x18df3e0, 106;
v0x18df3e0_107 .array/port v0x18df3e0, 107;
v0x18df3e0_108 .array/port v0x18df3e0, 108;
E_0x18c1210/27 .event anyedge, v0x18df3e0_105, v0x18df3e0_106, v0x18df3e0_107, v0x18df3e0_108;
v0x18df3e0_109 .array/port v0x18df3e0, 109;
v0x18df3e0_110 .array/port v0x18df3e0, 110;
v0x18df3e0_111 .array/port v0x18df3e0, 111;
v0x18df3e0_112 .array/port v0x18df3e0, 112;
E_0x18c1210/28 .event anyedge, v0x18df3e0_109, v0x18df3e0_110, v0x18df3e0_111, v0x18df3e0_112;
v0x18df3e0_113 .array/port v0x18df3e0, 113;
v0x18df3e0_114 .array/port v0x18df3e0, 114;
v0x18df3e0_115 .array/port v0x18df3e0, 115;
v0x18df3e0_116 .array/port v0x18df3e0, 116;
E_0x18c1210/29 .event anyedge, v0x18df3e0_113, v0x18df3e0_114, v0x18df3e0_115, v0x18df3e0_116;
v0x18df3e0_117 .array/port v0x18df3e0, 117;
v0x18df3e0_118 .array/port v0x18df3e0, 118;
v0x18df3e0_119 .array/port v0x18df3e0, 119;
v0x18df3e0_120 .array/port v0x18df3e0, 120;
E_0x18c1210/30 .event anyedge, v0x18df3e0_117, v0x18df3e0_118, v0x18df3e0_119, v0x18df3e0_120;
v0x18df3e0_121 .array/port v0x18df3e0, 121;
v0x18df3e0_122 .array/port v0x18df3e0, 122;
v0x18df3e0_123 .array/port v0x18df3e0, 123;
v0x18df3e0_124 .array/port v0x18df3e0, 124;
E_0x18c1210/31 .event anyedge, v0x18df3e0_121, v0x18df3e0_122, v0x18df3e0_123, v0x18df3e0_124;
v0x18df3e0_125 .array/port v0x18df3e0, 125;
v0x18df3e0_126 .array/port v0x18df3e0, 126;
v0x18df3e0_127 .array/port v0x18df3e0, 127;
E_0x18c1210/32 .event anyedge, v0x18df3e0_125, v0x18df3e0_126, v0x18df3e0_127;
E_0x18c1210 .event/or E_0x18c1210/0, E_0x18c1210/1, E_0x18c1210/2, E_0x18c1210/3, E_0x18c1210/4, E_0x18c1210/5, E_0x18c1210/6, E_0x18c1210/7, E_0x18c1210/8, E_0x18c1210/9, E_0x18c1210/10, E_0x18c1210/11, E_0x18c1210/12, E_0x18c1210/13, E_0x18c1210/14, E_0x18c1210/15, E_0x18c1210/16, E_0x18c1210/17, E_0x18c1210/18, E_0x18c1210/19, E_0x18c1210/20, E_0x18c1210/21, E_0x18c1210/22, E_0x18c1210/23, E_0x18c1210/24, E_0x18c1210/25, E_0x18c1210/26, E_0x18c1210/27, E_0x18c1210/28, E_0x18c1210/29, E_0x18c1210/30, E_0x18c1210/31, E_0x18c1210/32;
S_0x18dee20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 36, 4 36 0, S_0x18de600;
 .timescale 0 0;
v0x18df020_0 .var/2s "i", 31 0;
S_0x18e0ef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x18b9390;
 .timescale -12 -12;
E_0x18c1500 .event anyedge, v0x18e1cf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18e1cf0_0;
    %nor/r;
    %assign/vec4 v0x18e1cf0_0, 0;
    %wait E_0x18c1500;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18dc3b0;
T_4 ;
    %wait E_0x187ba00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18dd880_0, 0;
    %wait E_0x187ba00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18dd880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18dd7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18ddc60_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x18ddad0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x18ddf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18de090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18de130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18dd7b0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x18dd710_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18dc960_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x18dc620;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18dce60;
    %join;
    %wait E_0x187ba00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18dd880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18dd7b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x18dd710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18dd7b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x18ddad0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x18ddf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18de090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18de130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18ddc60_0, 0;
    %wait E_0x185f9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18dd880_0, 0;
    %wait E_0x187ba00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18de130_0, 0;
    %wait E_0x187ba00;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x18ddad0_0, 0;
    %wait E_0x187ba00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18de130_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x187ba00;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x18ddad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18de090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18de130_0, 0;
    %wait E_0x187ba00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18de130_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x187ba00;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18dce60;
    %join;
    %wait E_0x187ba00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18dd880_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x18dd710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18dd7b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x18ddad0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x18ddf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18de090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18de130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18ddc60_0, 0;
    %wait E_0x185f9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18dd880_0, 0;
    %wait E_0x187ba00;
    %wait E_0x187ba00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18de130_0, 0;
    %wait E_0x187ba00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18de130_0, 0;
    %wait E_0x187ba00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18de130_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x18ddad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18de090_0, 0;
    %wait E_0x187ba00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18de130_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x187ba00;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x18ddad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18de090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18de130_0, 0;
    %wait E_0x187ba00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18de130_0, 0;
    %wait E_0x187ba00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18de130_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x18ddad0_0, 0;
    %wait E_0x187ba00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18de130_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x187ba00;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18dce60;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x187bc50;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x18de130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18de090_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x18ddf00_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x18dd710_0, 0;
    %assign/vec4 v0x18dd7b0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x18ddad0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x18ddc60_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x186c790;
T_5 ;
    %wait E_0x187c7b0;
    %load/vec4 v0x18db630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x18960f0;
    %jmp t_0;
    .scope S_0x18960f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18a9470_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x18a9470_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x18a9470_0;
    %store/vec4a v0x18db7b0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x18a9470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x18a9470_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x186c790;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x18db950_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x18dbcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x18db950_0;
    %load/vec4 v0x18dbbf0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x18db950_0, 0;
T_5.5 ;
    %load/vec4 v0x18dc190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x18dbe50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x18db7b0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x18dc0d0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x18dbe50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x18db7b0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x18dbe50_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18db7b0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x18dbe50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x18db7b0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x18dc0d0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x18dbe50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x18db7b0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x18dbe50_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18db7b0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x18dbf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x18dbd70_0;
    %load/vec4 v0x18dc0d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x18db950_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x18de600;
T_6 ;
    %wait E_0x18c1210;
    %load/vec4 v0x18e07a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x18e05d0_0;
    %load/vec4 v0x18df340_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x18df3e0, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x18e06e0_0, 0, 1;
    %load/vec4 v0x18df340_0;
    %store/vec4 v0x18e04a0_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18e06e0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x18e04a0_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x18de600;
T_7 ;
    %wait E_0x187c7b0;
    %load/vec4 v0x18df120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x18df340_0, 0;
    %fork t_3, S_0x18dee20;
    %jmp t_2;
    .scope S_0x18dee20;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18df020_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x18df020_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x18df020_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18df3e0, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18df020_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18df020_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x18de600;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x18e0c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x18e0b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x18e0a40_0;
    %load/vec4 v0x18df340_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x18df3e0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x18e0a40_0;
    %load/vec4 v0x18df340_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18df3e0, 0, 4;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x18e0a40_0;
    %load/vec4 v0x18df340_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x18df3e0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x18e0a40_0;
    %load/vec4 v0x18df340_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18df3e0, 0, 4;
T_7.8 ;
    %load/vec4 v0x18e0950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0x18e0890_0;
    %assign/vec4 v0x18df340_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x18df340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x18e0b50_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x18df340_0, 0;
T_7.10 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x18b9390;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18e1740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18e1cf0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x18b9390;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x18e1740_0;
    %inv;
    %store/vec4 v0x18e1740_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x18b9390;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18dd570_0, v0x18e1f60_0, v0x18e1740_0, v0x18e16a0_0, v0x18e1bb0_0, v0x18e19d0_0, v0x18e22c0_0, v0x18e2220_0, v0x18e20c0_0, v0x18e2000_0, v0x18e2160_0, v0x18e1b10_0, v0x18e1a70_0, v0x18e1930_0, v0x18e17e0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x18b9390;
T_11 ;
    %load/vec4 v0x18e1c50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x18e1c50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18e1c50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x18e1c50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x18e1c50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18e1c50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x18e1c50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18e1c50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18e1c50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18e1c50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x18b9390;
T_12 ;
    %wait E_0x187bc50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18e1c50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e1c50_0, 4, 32;
    %load/vec4 v0x18e1db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x18e1c50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e1c50_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18e1c50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e1c50_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x18e1b10_0;
    %load/vec4 v0x18e1b10_0;
    %load/vec4 v0x18e1a70_0;
    %xor;
    %load/vec4 v0x18e1b10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x18e1c50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e1c50_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x18e1c50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e1c50_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x18e1930_0;
    %load/vec4 v0x18e1930_0;
    %load/vec4 v0x18e17e0_0;
    %xor;
    %load/vec4 v0x18e1930_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x18e1c50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e1c50_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x18e1c50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18e1c50_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/gshare/iter2/response0/top_module.sv";
