<!-- 🚀 Fancy VLSI GitHub Profile README by Nishant Kumar Jha -->

<!-- 🎯 Banner Header with Image -->
<p align="center">
  <img src="./banner.png" alt="VLSI Banner" width="100%" />
</p>

<h1 align="center">Hi 👋, I'm Nishant Kumar Jha</h1>
<h3 align="center">Final-Year ECE Undergrad | VLSI Frontend Enthusiast | RTL | DFT | STA</h3>

<p align="center">
  <a href="https://nishant-jha-portfolio.lovable.app" target="_blank">
    <img src="https://img.shields.io/badge/Portfolio-Live-blue?style=for-the-badge&logo=google-chrome" />
  </a>
  <a href="https://www.linkedin.com/in/nishant-jha777/" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-Nishant--Jha-blue?style=for-the-badge&logo=linkedin" />
</a>

</p>


<!-- 🎖️ Badges -->

<a href="https://mail.google.com/mail/?view=cm&fs=1&to=jhanishant0123@gmail.com" target="_blank">
  <img src="https://img.shields.io/badge/Email-Contact-green?style=for-the-badge&logo=gmail" />

  </a>
</p>

---

## 🧠 About Me

🎓 Final-year B.Tech in Electronics & Communication Engineering  
🏛️ Guru Ghasidas Vishwavidyalaya, Bilaspur  
💡 VLSI-Focused | RTL Design | DFT | STA

I'm passionate about building scalable digital systems and RTL design flows using Verilog and FPGA tools. I love optimizing performance through better architectures and exploring SRAM/FIFO structures at both schematic and code level.

🛠️ Tools I Use:  
**Xilinx Vivado**, **Cadence Virtuoso**, **ModelSim**, **GTKWave**, **NI Multisim**

---

## 🚀 Highlight Projects

🔹 **5-Stage Pipelined RISC-V CPU (RV32I)**  
↳ Hazard detection, forwarding logic, 100% functional coverage  
📎 [GitHub Repo](https://github.com/jhanishant0123/RISC-V-Based-5-Stage-Pipelined-Processor)

🔹 **64-bit SRAM Design (Cadence Virtuoso)**  
↳ Custom 6T cell, DRC/LVS checked, delay & power simulated

🔹 **FIFO Architectures (Sync + Async)**  
↳ Designed with metastability handling and cross-domain clocking

🔹 **Single/Dual-Port RAMs (Vivado)**  
↳ Verified Verilog modules, testbenches, timing validation

---

## 💻 Technical Skills

| Area             | Tools & Technologies                            |
|------------------|-------------------------------------------------|
| RTL Design       | Verilog, basic SystemVerilog, FSMs              |
| VLSI Tools       | Xilinx Vivado, Cadence Virtuoso, ModelSim       |
| Memory Design    | SRAM (6T), FIFO, RAM (Single/Dual-Port)         |
| Programming      | C, C++, Python                                  |
| Workflow         | Git, Linux CLI, Markdown, VS Code               |

---

## 🎓 VLSI Certifications

- **VLSI Design Flow (RTL to GDS)** – IIIT Delhi  
- **CMOS Digital VLSI Design** – IIT Roorkee  
- **C-Based VLSI Design** – IIT Guwahati  
- **Analog VLSI Design** – IIT Kanpur

---

## 🏆 Highlights & Roles

- 🧪 Intern – Codec Technologies (RTL + HDL Projects)  
- 💼 Marketing Lead – Silicon Society, GGV  
- 🧍 Volunteer – NSS + Equilibrio Solasta  
- 🚀 Internshala Student Partner – April 2025 – Present

---

## 📊 GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=jhanishant0123&show_icons=true&theme=radical" width="48%" />
  <img src="https://streak-stats.demolab.com?user=jhanishant0123&theme=dark" width="48%" />
</p>

<p align="center">
  <img src="https://github-readme-activity-graph.cyclic.app/graph?username=jhanishant0123&theme=react-dark" />
</p>

---

## 🔗 Quick Links

[📂 My Projects](https://github.com/jhanishant0123?tab=repositories)  
[📄 Resume](https://drive.google.com/file/d/1NJPo7Qt06sDi8CZutqz6FoHfZTJdDD3u/view?usp=sharing)  
[🌐 Portfolio Website](https://nishant-jha-portfolio.lovable.app)

<p align="center">
  <a href="mailto:jhanishant0123@gmail.com">
    <img src="https://img.shields.io/badge/-Email-black?style=for-the-badge&logo=gmail&logoColor=white" />
  </a>
  <a href="https://www.linkedin.com/in/nishant-jha777/">
    <img src="https://img.shields.io/badge/-LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
</p>

---

> 🚀 *“Great chips come from clean code and clear timing.” – Nishant Jha*
