m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/simulation/modelsim
vcommands_table
Z1 !s110 1695345344
!i10b 1
!s100 <J1nHZ2hP]@@gH^fXBQQB1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IV[:=4A=lCbOSfeL`TKnJh3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1694998390
8C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/commands_table.v
FC:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/commands_table.v
!i122 1
L0 4 223
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1695345344.000000
!s107 C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/commands_table.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules|C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/commands_table.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules
Z8 tCvgOpt 0
vinterface_sensor
!s110 1695345343
!i10b 1
!s100 V]9a7Q8eoo4ZY2A@cLlfJ3
R2
I_@MI8GK6:i=QKE5MTO@di3
R3
R0
w1694964143
8C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/interface_sensor.v
FC:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/interface_sensor.v
!i122 0
L0 4 399
R4
r1
!s85 0
31
!s108 1695345343.000000
!s107 C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/interface_sensor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules|C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/interface_sensor.v|
!i113 1
R6
R7
R8
vMEF_main
R1
!i10b 1
!s100 _5Z@NTIBGBYXO:@R12Z0f2
R2
I1HE[0_`25WJOa@6dM@8<I0
R3
R0
Z9 w1695345075
8C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/MEF_main.v
FC:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/MEF_main.v
!i122 3
L0 4 233
R4
r1
!s85 0
31
R5
!s107 C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/MEF_main.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules|C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/MEF_main.v|
!i113 1
R6
R7
R8
n@m@e@f_main
vreg_2bytes_UART_rx
R1
!i10b 1
!s100 f[C5mLN?_nh__M7Fa0E?Z0
R2
IJ[BDAjB4;OIgV:d?ilMD`0
R3
R0
R9
8C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/reg_2bytes_UART_rx.v
FC:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/reg_2bytes_UART_rx.v
!i122 2
L0 7 87
R4
r1
!s85 0
31
R5
!s107 C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/reg_2bytes_UART_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules|C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/Modules/reg_2bytes_UART_rx.v|
!i113 1
R6
R7
R8
nreg_2bytes_@u@a@r@t_rx
vtest
R1
!i10b 1
!s100 aH6Ch]M3CenbTd:_972131
R2
ImoFDE0o;A]P_U:H72ZFjE1
R3
R0
w1695336740
8C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/test.v
FC:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/test.v
!i122 4
L0 5 86
R4
r1
!s85 0
31
R5
!s107 C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog|C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/test.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog
R8
