
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.30000000000000000000;
1.30000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_8_1";
mvm_20_20_8_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_8_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_8_1' with
	the parameters "20,20,8,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b8_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b8_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b8_g1' with
	the parameters "1,20,8,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b8_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b8_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b8_g1' with
	the parameters "8,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b8_g1' with
	the parameters "16,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b8_g1' with
	the parameters "8,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b8_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b8_SIZE20' with
	the parameters "8,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b8_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b8_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |   8   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b8_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE1' with
	the parameters "16,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 424 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b8_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b16_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b16_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b8_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b8_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b8_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b8_g1'
  Processing 'mvm_20_20_8_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b8_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b8_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b8_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b8_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b8_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b8_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b8_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b8_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b8_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b8_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b8_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b8_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b8_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b8_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b8_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b8_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b8_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b8_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b8_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b8_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b8_g1_1_DW_mult_tc_0'
  Mapping 'mac_b8_g1_2_DW_mult_tc_0'
  Mapping 'mac_b8_g1_3_DW_mult_tc_0'
  Mapping 'mac_b8_g1_4_DW_mult_tc_0'
  Mapping 'mac_b8_g1_5_DW_mult_tc_0'
  Mapping 'mac_b8_g1_6_DW_mult_tc_0'
  Mapping 'mac_b8_g1_7_DW_mult_tc_0'
  Mapping 'mac_b8_g1_8_DW_mult_tc_0'
  Mapping 'mac_b8_g1_9_DW_mult_tc_0'
  Mapping 'mac_b8_g1_10_DW_mult_tc_0'
  Mapping 'mac_b8_g1_11_DW_mult_tc_0'
  Mapping 'mac_b8_g1_12_DW_mult_tc_0'
  Mapping 'mac_b8_g1_13_DW_mult_tc_0'
  Mapping 'mac_b8_g1_14_DW_mult_tc_0'
  Mapping 'mac_b8_g1_15_DW_mult_tc_0'
  Mapping 'mac_b8_g1_16_DW_mult_tc_0'
  Mapping 'mac_b8_g1_17_DW_mult_tc_0'
  Mapping 'mac_b8_g1_18_DW_mult_tc_0'
  Mapping 'mac_b8_g1_19_DW_mult_tc_0'
  Mapping 'mac_b8_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:16   88797.4      0.54      93.6     273.3                          
    0:00:16   88797.4      0.54      93.6     273.3                          
    0:00:16   89132.6      0.54      93.6     273.3                          
    0:00:16   89459.8      0.54      93.6     273.3                          
    0:00:24   90496.1      0.40      68.2     273.3                          
    0:00:24   90480.2      0.40      68.2     273.3                          
    0:00:24   90480.2      0.40      68.2     273.3                          
    0:00:24   90480.7      0.40      68.2     273.3                          
    0:00:24   90480.7      0.40      68.2     273.3                          
    0:00:33   73732.3      0.81      94.3       0.0                          
    0:00:34   73670.0      0.42      60.3       0.0                          
    0:00:36   73672.4      0.42      60.2       0.0                          
    0:00:38   73675.1      0.42      60.1       0.0                          
    0:00:38   73678.5      0.41      59.9       0.0                          
    0:00:39   73686.3      0.41      59.7       0.0                          
    0:00:39   73690.0      0.40      59.4       0.0                          
    0:00:39   73688.6      0.40      59.3       0.0                          
    0:00:40   73690.2      0.40      59.2       0.0                          
    0:00:40   73690.5      0.40      58.9       0.0                          
    0:00:40   73693.7      0.39      58.2       0.0                          
    0:00:40   73699.3      0.39      57.5       0.0                          
    0:00:41   73707.8      0.38      57.0       0.0                          
    0:00:41   73717.6      0.37      56.4       0.0                          
    0:00:41   73724.8      0.37      54.9       0.0                          
    0:00:41   73728.8      0.37      54.0       0.0                          
    0:00:42   73736.0      0.36      53.6       0.0                          
    0:00:42   73740.5      0.35      53.3       0.0                          
    0:00:42   73753.3      0.34      52.3       0.0                          
    0:00:42   73667.9      0.34      52.3       0.0                          
    0:00:42   73667.9      0.34      52.3       0.0                          
    0:00:43   73667.9      0.34      52.3       0.0                          
    0:00:43   73667.9      0.34      52.3       0.0                          
    0:00:43   73667.9      0.34      52.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:43   73667.9      0.34      52.3       0.0                          
    0:00:43   73681.2      0.34      52.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   73711.5      0.34      50.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   73742.6      0.34      48.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   73768.4      0.34      47.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:00:43   73788.1      0.33      47.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[14]/D
    0:00:43   73804.4      0.33      46.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   73824.3      0.33      45.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:43   73840.0      0.33      45.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:00:43   73855.7      0.33      44.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:43   73866.9      0.32      44.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   73888.9      0.32      43.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:43   73898.0      0.32      42.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:00:43   73933.1      0.31      42.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[14]/D
    0:00:44   73946.7      0.31      42.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[14]/D
    0:00:44   73970.6      0.31      41.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:00:44   73990.3      0.30      41.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74001.2      0.30      41.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74015.6      0.29      40.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74038.7      0.29      40.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74054.9      0.29      40.3       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:00:44   74059.2      0.29      40.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74064.2      0.29      40.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74075.9      0.28      39.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74095.4      0.28      39.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:00:44   74110.5      0.28      39.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74123.3      0.28      39.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74132.9      0.27      39.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:44   74141.4      0.27      38.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[14]/D
    0:00:45   74161.3      0.27      38.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74164.0      0.27      38.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74180.0      0.27      38.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74196.4      0.26      38.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74210.8      0.26      37.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[14]/D
    0:00:45   74231.0      0.26      37.5      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   74249.9      0.26      37.3      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74257.9      0.26      37.2      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:00:45   74268.0      0.25      37.1      48.4 path/path/path/genblk1.add_in_reg[15]/D
    0:00:45   74284.2      0.25      37.0      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:00:45   74290.9      0.25      37.0      72.7 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74306.3      0.25      36.7      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74315.3      0.25      36.6      72.7 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74330.2      0.25      36.3      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:45   74359.2      0.25      36.2     121.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   74414.0      0.25      35.5     193.7 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74418.6      0.24      35.4     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74425.5      0.24      35.4     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74430.3      0.24      35.3     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:00:46   74436.4      0.24      35.3     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74449.1      0.24      35.1     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74459.0      0.24      35.0     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:00:46   74471.8      0.24      34.8     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74478.4      0.24      34.8     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74479.7      0.24      34.8     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74495.4      0.24      34.6     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74514.8      0.24      34.4     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[14]/D
    0:00:46   74544.1      0.24      34.3     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   74553.7      0.24      34.1     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74556.6      0.24      34.1     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:46   74568.8      0.23      33.9     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   74594.9      0.23      33.7     290.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   74608.7      0.23      33.3     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   74614.6      0.23      33.1     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74625.8      0.23      33.0     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74635.3      0.23      32.9     314.8 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:00:47   74651.6      0.23      32.9     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   74663.5      0.23      32.8     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74681.1      0.23      32.4     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74695.2      0.23      32.2     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   74707.2      0.22      32.1     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   74715.7      0.22      32.0     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   74726.3      0.22      31.9     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74737.0      0.22      31.8     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:00:47   74744.7      0.22      31.7     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74749.7      0.22      31.7     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74756.1      0.22      31.6     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   74771.0      0.22      31.5     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74773.1      0.22      31.4     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:47   74780.0      0.22      31.3     411.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   74793.6      0.22      31.0     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   74799.2      0.22      31.0     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:00:48   74814.9      0.22      30.8     435.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   74823.1      0.22      30.6     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74831.1      0.22      30.6     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74840.7      0.22      30.3     435.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   74847.1      0.21      30.3     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74852.7      0.21      30.2     435.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   74873.4      0.21      29.8     460.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   74880.3      0.21      29.8     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74887.5      0.21      29.6     460.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   74892.6      0.21      29.6     460.1 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74904.3      0.21      29.5     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:00:48   74923.4      0.21      29.1     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74937.8      0.21      28.9     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74954.0      0.21      28.4     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74959.1      0.21      28.3     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74962.0      0.21      28.2     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:00:48   74975.3      0.21      28.0     484.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   74983.5      0.20      27.9     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   74993.4      0.20      27.6     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:49   74992.8      0.20      27.6     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[14]/D
    0:00:49   74995.8      0.20      27.6     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75004.8      0.20      27.4     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75008.0      0.20      27.4     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75011.2      0.20      27.4     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75019.7      0.20      27.2     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75031.2      0.20      27.0     484.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   75040.7      0.20      26.9     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:00:49   75049.5      0.20      26.7     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75057.2      0.20      26.6     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75058.5      0.20      26.6     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75063.6      0.20      26.5     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75072.1      0.20      26.2     484.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   75076.4      0.20      26.2     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75082.0      0.20      26.1     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:49   75093.1      0.20      25.9     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   75106.4      0.20      25.7     484.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   75109.6      0.19      25.6     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75113.9      0.19      25.5     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[14]/D
    0:00:50   75120.5      0.19      25.4     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:00:50   75126.9      0.19      25.3     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75133.6      0.19      25.2     484.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   75140.5      0.19      25.2     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75153.0      0.19      25.0     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75155.9      0.19      25.0     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:00:50   75162.6      0.19      24.9     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75172.1      0.19      24.8     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75179.6      0.19      24.6     484.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   75184.4      0.19      24.5     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75187.3      0.19      24.5     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75189.7      0.19      24.4     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:50   75200.3      0.19      24.2     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   75204.8      0.18      24.2     484.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   75207.2      0.18      24.1     484.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   75213.1      0.18      23.9     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:00:51   75218.1      0.18      23.9     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75218.7      0.18      23.8     484.3 path/path/path/genblk1.add_in_reg[15]/D
    0:00:51   75222.1      0.18      23.8     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[14]/D
    0:00:51   75227.7      0.18      23.6     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75234.4      0.18      23.5     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75240.8      0.18      23.4     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   75248.2      0.18      23.2     484.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   75249.3      0.18      23.1     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75255.9      0.18      23.0     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   75261.8      0.18      22.9     484.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   75267.9      0.18      22.9     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75273.7      0.18      22.8     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[14]/D
    0:00:51   75283.1      0.18      22.7     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75284.6      0.18      22.6     484.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   75289.4      0.18      22.6     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:51   75311.0      0.18      22.1     484.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   75326.4      0.18      21.9     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75337.6      0.17      21.7     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75344.2      0.17      21.6     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75355.9      0.17      21.4     484.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   75360.2      0.17      21.4     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75361.3      0.17      21.4     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[14]/D
    0:00:52   75367.4      0.17      21.2     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75371.4      0.17      21.2     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75380.7      0.17      21.0     484.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   75382.5      0.17      21.0     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75388.9      0.17      20.9     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   75390.3      0.17      20.8     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75393.2      0.17      20.8     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:00:52   75402.8      0.17      20.8     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:00:52   75411.0      0.17      20.7     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75418.4      0.17      20.7     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:52   75428.3      0.17      20.6     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75432.0      0.17      20.6     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75436.8      0.17      20.5     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   75439.2      0.17      20.5     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75439.7      0.17      20.4     484.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   75444.2      0.17      20.3     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   75447.4      0.17      20.2     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75457.0      0.16      20.0     484.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   75466.3      0.16      19.9     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75467.7      0.16      19.9     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75472.7      0.16      19.9     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75475.1      0.16      19.9     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75477.8      0.16      19.8     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75482.8      0.16      19.8     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75489.5      0.16      19.7     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75496.1      0.16      19.6     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   75498.0      0.16      19.5     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75504.9      0.16      19.5     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75507.8      0.16      19.5     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:53   75513.7      0.16      19.4     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[14]/D
    0:00:54   75514.7      0.16      19.4     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75519.3      0.16      19.3     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75520.1      0.16      19.3     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[14]/D
    0:00:54   75523.0      0.16      19.3     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75529.1      0.16      19.2     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75532.0      0.16      19.1     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[14]/D
    0:00:54   75541.1      0.16      19.0     484.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   75544.3      0.16      18.9     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75548.5      0.16      18.9     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75554.4      0.16      18.8     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75556.0      0.16      18.8     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75565.8      0.16      18.7     484.3 path/path/path/genblk1.add_in_reg[15]/D
    0:00:54   75567.9      0.16      18.7     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75578.3      0.15      18.6     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:54   75579.9      0.15      18.6     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75583.6      0.15      18.5     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75589.2      0.15      18.4     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75598.0      0.15      18.3     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75602.3      0.15      18.2     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75611.0      0.15      18.2     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75612.9      0.15      18.1     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75620.9      0.15      18.0     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75629.7      0.15      17.9     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75634.2      0.15      17.9     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75640.8      0.15      17.8     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75649.6      0.15      17.7     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75658.1      0.15      17.6     484.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   75666.6      0.15      17.5     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75671.9      0.14      17.4     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   75679.9      0.14      17.3     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75683.6      0.14      17.3     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75687.9      0.14      17.3     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75695.6      0.14      17.1     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75700.7      0.14      17.0     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75703.9      0.14      17.0     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:55   75713.4      0.14      16.9     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75718.8      0.14      16.8     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75724.6      0.14      16.8     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   75727.0      0.14      16.7     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75731.0      0.14      16.7     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75735.8      0.14      16.7     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75740.3      0.14      16.6     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75744.0      0.14      16.6     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75754.1      0.14      16.4     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75763.7      0.14      16.4     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75766.9      0.14      16.3     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75776.0      0.14      16.2     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75792.4      0.14      16.2     484.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   75798.8      0.14      16.2     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   75806.0      0.13      16.1     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75809.7      0.13      16.1     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75816.4      0.13      16.0     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75826.0      0.13      15.8     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:00:56   75828.1      0.13      15.8     484.3 path/path/path/genblk1.add_in_reg[15]/D
    0:00:56   75833.9      0.13      15.7     484.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   75837.9      0.13      15.7     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   75840.9      0.13      15.6     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75851.0      0.13      15.5     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75852.0      0.13      15.5     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75858.4      0.13      15.5     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75862.4      0.13      15.4     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75869.3      0.13      15.3     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75876.2      0.13      15.2     484.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   75881.3      0.13      15.1     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75882.1      0.13      15.1     484.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   75884.2      0.13      15.1     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75898.0      0.13      14.9     484.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   75907.6      0.13      14.9     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75909.7      0.13      14.8     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   75915.1      0.13      14.8     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75919.6      0.13      14.8     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75921.5      0.13      14.8     484.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   75926.5      0.12      14.8     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75928.1      0.12      14.8     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75933.2      0.12      14.7     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:57   75937.1      0.12      14.7     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75938.7      0.12      14.6     484.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   75942.2      0.12      14.6     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75944.9      0.12      14.6     484.3 path/path/path/genblk1.add_in_reg[15]/D
    0:00:58   75951.0      0.12      14.5     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75955.2      0.12      14.5     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75959.5      0.12      14.4     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75960.3      0.12      14.4     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75962.7      0.12      14.4     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75965.6      0.12      14.4     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75969.1      0.12      14.3     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75973.1      0.12      14.3     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75974.9      0.12      14.3     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75977.6      0.12      14.2     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75978.6      0.12      14.2     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75981.6      0.12      14.2     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75985.3      0.12      14.1     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:58   75988.8      0.12      14.1     484.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   75994.1      0.12      14.0     484.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   75995.9      0.12      14.0     484.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   75997.8      0.12      14.0     484.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   76000.7      0.12      14.0     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:59   76002.6      0.12      14.0     484.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   76005.0      0.12      14.0     484.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   76005.2      0.12      13.9     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:00:59   76007.4      0.12      13.9     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   76014.8      0.12      13.8     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:00:59   76022.0      0.12      13.8     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   76022.5      0.12      13.8     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   76027.1      0.12      13.7     484.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   76030.0      0.12      13.7     484.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   76034.0      0.12      13.7     484.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   76037.4      0.12      13.6     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:59   76042.0      0.12      13.6     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:00:59   76048.9      0.12      13.6     484.3 path/path/path/genblk1.add_in_reg[15]/D
    0:00:59   76051.0      0.12      13.6     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:00:59   76053.9      0.11      13.6     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:00:59   76058.2      0.11      13.5     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:59   76058.7      0.11      13.5     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:00:59   76062.4      0.11      13.5     484.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   76064.0      0.11      13.5     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:00:59   76067.2      0.11      13.4     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:00   76066.7      0.11      13.4     484.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:00   76067.2      0.11      13.4     484.3                          
    0:01:05   73967.9      0.11      13.4     484.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:05   73967.9      0.11      13.4     484.3                          
    0:01:05   73910.5      0.11      13.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:05   73911.3      0.11      13.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:05   73911.3      0.11      13.4       0.0                          
    0:01:05   73911.3      0.11      13.4       0.0                          
    0:01:07   72941.7      0.12      13.4       0.0                          
    0:01:08   72275.1      0.12      13.4       0.0                          
    0:01:08   72273.5      0.12      13.4       0.0                          
    0:01:08   72271.9      0.12      13.4       0.0                          
    0:01:09   72270.3      0.12      13.4       0.0                          
    0:01:09   72270.3      0.12      13.4       0.0                          
    0:01:09   72270.3      0.12      13.4       0.0                          
    0:01:09   72214.7      0.12      13.7       0.0                          
    0:01:09   72214.7      0.12      13.7       0.0                          
    0:01:09   72214.7      0.12      13.7       0.0                          
    0:01:09   72214.7      0.12      13.7       0.0                          
    0:01:09   72214.7      0.12      13.7       0.0                          
    0:01:09   72214.7      0.12      13.7       0.0                          
    0:01:09   72217.4      0.12      13.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   72219.3      0.12      13.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   72221.4      0.11      13.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:10   72225.4      0.11      13.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:10   72225.4      0.11      13.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   72229.4      0.11      13.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   72236.8      0.11      13.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   72241.3      0.11      13.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   72243.2      0.11      13.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:10   72246.9      0.11      13.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:10   72250.7      0.11      13.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   72250.9      0.11      13.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   72253.0      0.11      13.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[14]/D
    0:01:10   72254.1      0.11      13.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:10   72260.5      0.11      12.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   72261.6      0.11      12.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   72265.3      0.11      12.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:11   72266.1      0.11      12.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:12   72260.5      0.11      12.9       0.0                          
    0:01:13   72108.9      0.11      12.9       0.0                          
    0:01:13   71956.5      0.11      12.9       0.0                          
    0:01:13   71802.4      0.11      12.9       0.0                          
    0:01:13   71736.2      0.11      12.9       0.0                          
    0:01:14   71729.0      0.11      12.9       0.0                          
    0:01:14   71722.1      0.11      12.8       0.0                          
    0:01:14   71720.0      0.11      12.8       0.0                          
    0:01:14   71708.8      0.11      12.8       0.0                          
    0:01:16   71707.7      0.11      12.8       0.0                          
    0:01:16   71705.1      0.11      12.8       0.0                          
    0:01:16   71702.7      0.11      12.7       0.0                          
    0:01:17   71702.7      0.11      12.7       0.0                          
    0:01:17   71690.5      0.12      12.9       0.0                          
    0:01:17   71690.5      0.12      12.9       0.0                          
    0:01:17   71690.5      0.12      12.9       0.0                          
    0:01:17   71690.5      0.12      12.9       0.0                          
    0:01:17   71690.5      0.12      12.9       0.0                          
    0:01:17   71690.5      0.12      12.9       0.0                          
    0:01:17   71697.9      0.11      12.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:18   71700.0      0.11      12.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:18   71707.5      0.11      12.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:18   71711.7      0.11      12.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:18   71712.0      0.11      12.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:18   71712.5      0.11      12.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:18   71714.9      0.11      12.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:18   71717.3      0.11      12.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:18   71717.1      0.11      12.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:18   71717.9      0.11      12.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:18   71717.9      0.11      12.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:18   71719.2      0.11      12.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:18   71724.0      0.11      12.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:18   71725.0      0.11      12.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:18   71739.4      0.11      12.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:18   71739.4      0.11      12.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:19   71740.2      0.11      12.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:19   71740.2      0.11      12.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:19   71745.8      0.11      12.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:19   71753.2      0.11      12.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:19   71759.6      0.11      11.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:19   71760.4      0.11      11.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:19   71762.8      0.11      11.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:19   71762.5      0.11      11.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:19   71764.7      0.11      11.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:19   71772.9      0.11      11.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:19   71774.5      0.11      11.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:19   71778.2      0.11      11.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:19   71781.7      0.11      11.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:19   71785.7      0.11      11.8       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:19   71787.3      0.11      11.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:19   71787.3      0.11      11.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:19   71790.5      0.11      11.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:19   71792.9      0.11      11.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:20   71794.7      0.11      11.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:20   71797.1      0.11      11.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:20   71797.9      0.11      11.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:20   71798.5      0.11      11.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:20   71801.4      0.11      11.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:20   71801.6      0.11      11.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:20   71808.8      0.11      11.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:20   71811.5      0.11      11.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:20   71813.1      0.11      11.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:20   71813.9      0.11      11.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:20   71814.1      0.11      11.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:20   71817.1      0.11      11.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:20   71821.3      0.11      11.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:20   71828.0      0.11      11.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:20   71832.0      0.11      11.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71832.0      0.11      11.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71832.0      0.11      11.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71837.8      0.10      11.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:21   71841.8      0.10      11.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71843.4      0.10      11.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71846.3      0.10      11.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71846.3      0.10      11.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71851.9      0.10      11.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71854.3      0.10      11.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71856.7      0.10      11.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71859.9      0.10      11.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71859.9      0.10      11.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71866.3      0.10      11.1       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:21   71867.9      0.10      11.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71871.6      0.10      11.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:21   71875.1      0.10      11.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:22   71875.6      0.10      11.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71880.9      0.10      11.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71880.6      0.10      11.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71885.4      0.10      10.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71886.5      0.10      10.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71888.9      0.10      10.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71887.3      0.10      10.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71887.3      0.10      10.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71887.3      0.10      10.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71888.1      0.10      10.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71893.4      0.10      10.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71894.5      0.10      10.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:22   71897.7      0.10      10.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71900.1      0.10      10.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71906.2      0.10      10.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71907.0      0.10      10.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71909.4      0.10      10.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71911.8      0.10      10.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71912.3      0.10      10.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71913.4      0.10      10.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71917.1      0.10      10.6       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:23   71917.6      0.10      10.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71917.6      0.10      10.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71919.0      0.10      10.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:23   71917.4      0.10      10.6       0.0                          
    0:01:24   71918.2      0.10      10.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71922.4      0.10      10.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71926.4      0.10      10.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71928.5      0.10      10.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71932.8      0.10      10.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71933.6      0.10      10.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71939.2      0.10      10.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71941.3      0.10      10.5       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:24   71944.5      0.10      10.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71947.7      0.10      10.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71948.5      0.10      10.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71949.5      0.10      10.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71952.7      0.10      10.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71954.3      0.10      10.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71955.9      0.10      10.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71958.3      0.10      10.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71960.7      0.10      10.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:24   71963.4      0.10      10.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:25   71969.5      0.10      10.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:25   71973.5      0.10      10.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:25   71981.7      0.09      10.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:25   71983.6      0.09      10.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:25   71986.0      0.09      10.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:25   71991.6      0.09      10.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:25   71992.4      0.09      10.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:25   71997.7      0.09      10.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:25   72000.3      0.09      10.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:25   72005.7      0.09      10.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:25   72008.9      0.09      10.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:25   72011.8      0.09      10.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:25   72016.0      0.09      10.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:25   72016.0      0.09      10.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:25   72017.9      0.09      10.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:25   72019.5      0.09      10.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:25   72020.3      0.09      10.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:25   72022.7      0.09      10.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:25   72024.3      0.09      10.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:26   72028.8      0.09      10.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:26   72028.8      0.09      10.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:26   72033.6      0.09      10.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:26   72039.7      0.09      10.0       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:26   72039.7      0.09      10.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:26   72040.5      0.09      10.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:26   72042.9      0.09      10.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:26   72042.6      0.09      10.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:26   72045.0      0.09      10.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:26   72045.8      0.09      10.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:26   72047.7      0.09      10.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:27   72049.3      0.09       9.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_8_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9128 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_8_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 14:53:14 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_8_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           30
Number of nets:                            30
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              29494.878224
Buf/Inv area:                     2072.937997
Noncombinational area:           42554.412523
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 72049.290747
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_8_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 14:53:17 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_8_1          5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  38.4598 mW   (92%)
  Net Switching Power  =   3.1825 mW    (8%)
                         ---------
Total Dynamic Power    =  41.6424 mW  (100%)

Cell Leakage Power     =   1.5086 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.7205e+04          657.6371        7.2042e+05        3.8582e+04  (  89.41%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.2565e+03        2.5249e+03        7.8818e+05        4.5696e+03  (  10.59%)
--------------------------------------------------------------------------------------------------
Total          3.8461e+04 uW     3.1825e+03 uW     1.5086e+06 nW     4.3152e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_8_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 14:53:18 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[8].path/path/genblk1.add_in_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_8_1      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri[3]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out[3] (memory_b8_SIZE20_LOGSIZE5_24)
                                                          0.00       0.21 f
  path/genblk1[8].path/Mat_a_Mem/data_out[3] (seqMemory_b8_SIZE20_24)
                                                          0.00       0.21 f
  path/genblk1[8].path/path/in0[3] (mac_b8_g1_12)         0.00       0.21 f
  path/genblk1[8].path/path/mult_21/a[3] (mac_b8_g1_12_DW_mult_tc_0)
                                                          0.00       0.21 f
  path/genblk1[8].path/path/mult_21/U318/ZN (INV_X2)      0.05       0.26 r
  path/genblk1[8].path/path/mult_21/U394/ZN (XNOR2_X1)
                                                          0.06       0.33 r
  path/genblk1[8].path/path/mult_21/U331/ZN (NAND2_X1)
                                                          0.03       0.36 f
  path/genblk1[8].path/path/mult_21/U344/ZN (OAI22_X1)
                                                          0.05       0.41 r
  path/genblk1[8].path/path/mult_21/U36/S (FA_X1)         0.12       0.54 f
  path/genblk1[8].path/path/mult_21/U327/ZN (NAND2_X1)
                                                          0.04       0.58 r
  path/genblk1[8].path/path/mult_21/U251/ZN (NAND3_X1)
                                                          0.04       0.62 f
  path/genblk1[8].path/path/mult_21/U260/ZN (NAND2_X1)
                                                          0.04       0.65 r
  path/genblk1[8].path/path/mult_21/U208/ZN (NAND3_X1)
                                                          0.04       0.69 f
  path/genblk1[8].path/path/mult_21/U217/ZN (NAND2_X1)
                                                          0.04       0.72 r
  path/genblk1[8].path/path/mult_21/U200/ZN (NAND3_X1)
                                                          0.04       0.76 f
  path/genblk1[8].path/path/mult_21/U232/ZN (NAND2_X1)
                                                          0.04       0.80 r
  path/genblk1[8].path/path/mult_21/U209/ZN (NAND3_X1)
                                                          0.04       0.84 f
  path/genblk1[8].path/path/mult_21/U165/ZN (NAND2_X1)
                                                          0.04       0.88 r
  path/genblk1[8].path/path/mult_21/U242/ZN (NAND3_X1)
                                                          0.04       0.91 f
  path/genblk1[8].path/path/mult_21/U164/ZN (NAND2_X1)
                                                          0.03       0.95 r
  path/genblk1[8].path/path/mult_21/U289/ZN (NAND3_X1)
                                                          0.03       0.98 f
  path/genblk1[8].path/path/mult_21/U308/ZN (NAND2_X1)
                                                          0.04       1.02 r
  path/genblk1[8].path/path/mult_21/U309/ZN (NAND3_X1)
                                                          0.04       1.05 f
  path/genblk1[8].path/path/mult_21/U314/ZN (NAND2_X1)
                                                          0.04       1.09 r
  path/genblk1[8].path/path/mult_21/U161/ZN (NAND3_X1)
                                                          0.04       1.13 f
  path/genblk1[8].path/path/mult_21/U267/ZN (NAND2_X1)
                                                          0.04       1.16 r
  path/genblk1[8].path/path/mult_21/U254/ZN (NAND3_X1)
                                                          0.04       1.20 f
  path/genblk1[8].path/path/mult_21/U272/ZN (NAND2_X1)
                                                          0.04       1.24 r
  path/genblk1[8].path/path/mult_21/U184/ZN (NAND3_X1)
                                                          0.04       1.28 f
  path/genblk1[8].path/path/mult_21/U189/ZN (NAND2_X1)
                                                          0.03       1.30 r
  path/genblk1[8].path/path/mult_21/U170/ZN (AND3_X1)     0.05       1.35 r
  path/genblk1[8].path/path/mult_21/product[15] (mac_b8_g1_12_DW_mult_tc_0)
                                                          0.00       1.35 r
  path/genblk1[8].path/path/genblk1.add_in_reg[15]/D (DFF_X2)
                                                          0.01       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                   1.30       1.30
  clock network delay (ideal)                             0.00       1.30
  path/genblk1[8].path/path/genblk1.add_in_reg[15]/CK (DFF_X2)
                                                          0.00       1.30 r
  library setup time                                     -0.03       1.27
  data required time                                                 1.27
  --------------------------------------------------------------------------
  data required time                                                 1.27
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b8_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
