{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630527829845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630527829846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  1 17:23:49 2021 " "Processing started: Wed Sep  1 17:23:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630527829846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527829846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527829846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630527830061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630527830062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_test " "Found design unit 1: ula-ula_test" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630527844667 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630527844667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630527844738 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unit ula.vhd(26) " "VHDL Signal Declaration warning at ula.vhd(26): used explicit default value for signal \"unit\" because signal was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630527844741 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(86) " "VHDL Process Statement warning at ula.vhd(86): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630527844743 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(87) " "VHDL Process Statement warning at ula.vhd(87): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630527844743 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(88) " "VHDL Process Statement warning at ula.vhd(88): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630527844743 "|ula"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "u ula.vhd(249) " "VHDL Variable Declaration warning at ula.vhd(249): used initial value expression for variable \"u\" because variable was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 249 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630527844747 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control ula.vhd(252) " "VHDL Process Statement warning at ula.vhd(252): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630527844747 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s ula.vhd(233) " "VHDL Process Statement warning at ula.vhd(233): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630527844748 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ula.vhd(233) " "VHDL Process Statement warning at ula.vhd(233): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630527844749 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c0 ula.vhd(233) " "VHDL Process Statement warning at ula.vhd(233): inferring latch(es) for signal or variable \"c0\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630527844749 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c1 ula.vhd(233) " "VHDL Process Statement warning at ula.vhd(233): inferring latch(es) for signal or variable \"c1\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630527844749 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c2 ula.vhd(233) " "VHDL Process Statement warning at ula.vhd(233): inferring latch(es) for signal or variable \"c2\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630527844749 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] ula.vhd(233) " "Inferred latch for \"s\[4\]\" at ula.vhd(233)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844751 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] ula.vhd(233) " "Inferred latch for \"s\[5\]\" at ula.vhd(233)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844751 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] ula.vhd(233) " "Inferred latch for \"s\[6\]\" at ula.vhd(233)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844751 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] ula.vhd(233) " "Inferred latch for \"s\[7\]\" at ula.vhd(233)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844751 "|ula"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s\[7\] ula.vhd(56) " "Can't resolve multiple constant drivers for net \"s\[7\]\" at ula.vhd(56)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844759 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "ula.vhd(233) " "Constant driver at ula.vhd(233)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 233 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844759 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s\[6\] ula.vhd(56) " "Can't resolve multiple constant drivers for net \"s\[6\]\" at ula.vhd(56)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844759 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s\[5\] ula.vhd(56) " "Can't resolve multiple constant drivers for net \"s\[5\]\" at ula.vhd(56)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844759 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s\[4\] ula.vhd(56) " "Can't resolve multiple constant drivers for net \"s\[4\]\" at ula.vhd(56)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844759 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s\[3\] ula.vhd(252) " "Can't resolve multiple constant drivers for net \"s\[3\]\" at ula.vhd(252)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 252 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844759 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "ula.vhd(56) " "Constant driver at ula.vhd(56)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 56 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844759 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s\[2\] ula.vhd(252) " "Can't resolve multiple constant drivers for net \"s\[2\]\" at ula.vhd(252)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 252 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844759 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s\[1\] ula.vhd(252) " "Can't resolve multiple constant drivers for net \"s\[1\]\" at ula.vhd(252)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 252 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844759 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "s\[0\] ula.vhd(252) " "Can't resolve multiple constant drivers for net \"s\[0\]\" at ula.vhd(252)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 252 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844759 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630527844760 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630527844870 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep  1 17:24:04 2021 " "Processing ended: Wed Sep  1 17:24:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630527844870 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630527844870 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630527844870 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630527844870 ""}
