#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 10 20:13:35 2023
# Process ID: 5096
# Current directory: C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.runs/synth_1
# Command line: vivado.exe -log handshake_system_on_board.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source handshake_system_on_board.tcl
# Log file: C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.runs/synth_1/handshake_system_on_board.vds
# Journal file: C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source handshake_system_on_board.tcl -notrace
Command: synth_design -top handshake_system_on_board -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 741.152 ; gain = 178.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'handshake_system_on_board' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/handshake_system_on_board.vhd:44]
	Parameter clk_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 65000000 - type: integer 
INFO: [Synth 8-3491] module 'button_debouncer' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/button_debouncer.vhd:29' bound to instance 'bd_start' of component 'button_debouncer' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/handshake_system_on_board.vhd:84]
INFO: [Synth 8-638] synthesizing module 'button_debouncer' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/button_debouncer.vhd:40]
	Parameter clk_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 65000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/button_debouncer.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'button_debouncer' (1#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/button_debouncer.vhd:40]
	Parameter clk_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 65000000 - type: integer 
INFO: [Synth 8-3491] module 'button_debouncer' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/button_debouncer.vhd:29' bound to instance 'bd_rst' of component 'button_debouncer' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/handshake_system_on_board.vhd:91]
	Parameter clk_B_factor bound to: 4 - type: integer 
	Parameter clk_B_delay bound to: 32'b00000000001111010000100100000000 
INFO: [Synth 8-3491] module 'base_dei_tempi' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/base_dei_tempi.vhd:35' bound to instance 'bdt' of component 'base_dei_tempi' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/handshake_system_on_board.vhd:98]
INFO: [Synth 8-638] synthesizing module 'base_dei_tempi' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/base_dei_tempi.vhd:45]
	Parameter clk_B_factor bound to: 4 - type: integer 
	Parameter clk_B_delay bound to: 32'sb00000000001111010000100100000000 
	Parameter bits bound to: 2 - type: integer 
	Parameter delay bound to: 32'b00000000001111010000100100000000 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/counter.vhd:35' bound to instance 'counter0' of component 'counter' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/base_dei_tempi.vhd:59]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/counter.vhd:45]
	Parameter bits bound to: 2 - type: integer 
	Parameter delay bound to: 32'sb00000000001111010000100100000000 
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/counter.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'base_dei_tempi' (3#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/base_dei_tempi.vhd:45]
	Parameter clk_B_freq bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'handshake_system' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/handshake_system.vhd:34' bound to instance 'hs' of component 'handshake_system' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/handshake_system_on_board.vhd:105]
INFO: [Synth 8-638] synthesizing module 'handshake_system' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/handshake_system.vhd:47]
	Parameter clk_B_freq bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'nodoA' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoA.vhd:34' bound to instance 'A' of component 'nodoA' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/handshake_system.vhd:88]
INFO: [Synth 8-638] synthesizing module 'nodoA' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoA.vhd:43]
INFO: [Synth 8-3491] module 'nodoA_datapath' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoA_datapath.vhd:34' bound to instance 'dp' of component 'nodoA_datapath' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoA.vhd:75]
INFO: [Synth 8-638] synthesizing module 'nodoA_datapath' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoA_datapath.vhd:44]
	Parameter bits bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/counter.vhd:35' bound to instance 'counter0' of component 'counter' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoA_datapath.vhd:79]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/counter.vhd:45]
	Parameter bits bound to: 3 - type: integer 
	Parameter delay bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (3#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/counter.vhd:45]
	Parameter nbit_addr bound to: 3 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rom' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/rom.vhd:5' bound to instance 'rom0' of component 'rom' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoA_datapath.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rom' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/rom.vhd:16]
	Parameter nbit_addr bound to: 3 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rom' (4#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/rom.vhd:16]
	Parameter dim bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_pp' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/register_pp.vhd:34' bound to instance 'reg0' of component 'register_pp' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoA_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'register_pp' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/register_pp.vhd:44]
	Parameter dim bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_pp' (5#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/register_pp.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'nodoA_datapath' (6#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoA_datapath.vhd:44]
INFO: [Synth 8-3491] module 'nodoA_CU' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoA_CU.vhd:38' bound to instance 'cu' of component 'nodoA_CU' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoA.vhd:84]
INFO: [Synth 8-638] synthesizing module 'nodoA_CU' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoA_CU.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'nodoA_CU' (7#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoA_CU.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'nodoA' (8#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoA.vhd:43]
	Parameter clk_freq bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'nodoB' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoB.vhd:34' bound to instance 'B' of component 'nodoB' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/handshake_system.vhd:96]
INFO: [Synth 8-638] synthesizing module 'nodoB' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoB.vhd:48]
	Parameter clk_freq bound to: 25000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nodoB_datapath' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoB_datapath.vhd:51]
	Parameter clk_freq bound to: 25000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_pp__parameterized0' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/register_pp.vhd:44]
	Parameter dim bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_pp__parameterized0' (8#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/register_pp.vhd:44]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized2' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/counter.vhd:45]
	Parameter bits bound to: 3 - type: integer 
	Parameter delay bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized2' (8#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/counter.vhd:45]
INFO: [Synth 8-638] synthesizing module 'mux_2_1' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/mux_2_1.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/mux_2_1.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux_2_1' (9#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/mux_2_1.vhd:41]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/memory.vhd:48]
	Parameter nbits_addr bound to: 3 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory' (10#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/memory.vhd:48]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/adder.vhd:43]
	Parameter dim bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (11#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/adder.vhd:43]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/decoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'decoder' (12#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/decoder.vhd:39]
INFO: [Synth 8-638] synthesizing module 'display_7seg_manager' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/display_7seg_manager.vhd:46]
	Parameter clk_freq bound to: 25000000 - type: integer 
	Parameter clk_in_freq bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_filter' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/clock_filter.vhd:34' bound to instance 'clk_filter' of component 'clock_filter' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/display_7seg_manager.vhd:92]
INFO: [Synth 8-638] synthesizing module 'clock_filter' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/clock_filter.vhd:43]
	Parameter clk_in_freq bound to: 25000000 - type: integer 
	Parameter clk_out_freq bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_filter' (13#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/clock_filter.vhd:43]
	Parameter bits bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/components/counter.vhd:35' bound to instance 'counter_mod8' of component 'counter' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/display_7seg_manager.vhd:97]
INFO: [Synth 8-3491] module 'digits_splitter' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/digits_splitter.vhd:39' bound to instance 'splitter' of component 'digits_splitter' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/display_7seg_manager.vhd:104]
INFO: [Synth 8-638] synthesizing module 'digits_splitter' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/digits_splitter.vhd:47]
INFO: [Synth 8-226] default block is never used [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/digits_splitter.vhd:80]
INFO: [Synth 8-226] default block is never used [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/digits_splitter.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'digits_splitter' (14#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/digits_splitter.vhd:47]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/cathodes_manager.vhd:11' bound to instance 'cat_man' of component 'cathodes_manager' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/display_7seg_manager.vhd:111]
INFO: [Synth 8-638] synthesizing module 'cathodes_manager' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/cathodes_manager.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'cathodes_manager' (15#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/cathodes_manager.vhd:17]
INFO: [Synth 8-3491] module 'anodes_manager' declared at 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/anodes_manager.vhd:34' bound to instance 'an_man' of component 'anodes_manager' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/display_7seg_manager.vhd:116]
INFO: [Synth 8-638] synthesizing module 'anodes_manager' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/anodes_manager.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/anodes_manager.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'anodes_manager' (16#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/anodes_manager.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'display_7seg_manager' (17#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/imports/display_7seg/display_7seg_manager.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'nodoB_datapath' (18#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoB_datapath.vhd:51]
INFO: [Synth 8-638] synthesizing module 'nodoB_CU' [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoB_CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'nodoB_CU' (19#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoB_CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'nodoB' (20#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/nodoB.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'handshake_system' (21#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/handshake_system.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'handshake_system_on_board' (22#1) [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/sources_1/new/handshake_system_on_board.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 806.387 ; gain = 243.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 806.387 ; gain = 243.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 806.387 ; gain = 243.281
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/constrs_1/imports/vivado_projects/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/constrs_1/imports/vivado_projects/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.srcs/constrs_1/imports/vivado_projects/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/handshake_system_on_board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/handshake_system_on_board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 928.098 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 928.098 ; gain = 364.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 928.098 ; gain = 364.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 928.098 ; gain = 364.992
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'nodoA_CU'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'nodoB_CU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                read_rom |                              001 |                              001
                load_reg |                              010 |                              010
               send_data |                              011 |                              011
               inc_count |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'nodoA_CU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                 display |                          0000010 |                              001
            receive_data |                          0000100 |                              010
                     add |                          0001000 |                              011
                save_res |                          0010000 |                              100
                     mem |                          0100000 |                              101
               inc_count |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'nodoB_CU'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 928.098 ; gain = 364.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module button_debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
Module register_pp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module nodoA_CU 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module register_pp__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module mux_2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module clock_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module anodes_manager 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module nodoB_CU 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'hs/A/dp/rom0/y_reg[28]' (FDSE) to 'hs/A/dp/rom0/y_reg[4]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/rom0/y_reg[29]' (FDRE) to 'hs/A/dp/rom0/y_reg[13]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/rom0/y_reg[24]' (FDRE) to 'hs/A/dp/rom0/y_reg[8]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/rom0/y_reg[25]' (FDSE) to 'hs/A/dp/rom0/y_reg[9]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/rom0/y_reg[20]' (FDSE) to 'hs/A/dp/rom0/y_reg[4]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/rom0/y_reg[21]' (FDSE) to 'hs/A/dp/rom0/y_reg[5]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/rom0/y_reg[16]' (FDRE) to 'hs/A/dp/rom0/y_reg[8]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/rom0/y_reg[12]' (FDSE) to 'hs/A/dp/rom0/y_reg[4]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/rom0/y_reg[0]' (FDRE) to 'hs/A/dp/rom0/y_reg[1]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/rom0/y_reg[1]' (FDRE) to 'hs/A/dp/rom0/y_reg[2]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/rom0/y_reg[2]' (FDRE) to 'hs/A/dp/rom0/y_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hs/A/dp/rom0/y_reg[3] )
INFO: [Synth 8-3886] merging instance 'hs/A/dp/reg0/y_reg[28]' (FDRE) to 'hs/A/dp/reg0/y_reg[4]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/reg0/y_reg[29]' (FDRE) to 'hs/A/dp/reg0/y_reg[13]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/reg0/y_reg[24]' (FDRE) to 'hs/A/dp/reg0/y_reg[8]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/reg0/y_reg[25]' (FDRE) to 'hs/A/dp/reg0/y_reg[9]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/reg0/y_reg[20]' (FDRE) to 'hs/A/dp/reg0/y_reg[4]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/reg0/y_reg[21]' (FDRE) to 'hs/A/dp/reg0/y_reg[5]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/reg0/y_reg[16]' (FDRE) to 'hs/A/dp/reg0/y_reg[8]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/reg0/y_reg[12]' (FDRE) to 'hs/A/dp/reg0/y_reg[4]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/reg0/y_reg[0]' (FDRE) to 'hs/A/dp/reg0/y_reg[1]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/reg0/y_reg[1]' (FDRE) to 'hs/A/dp/reg0/y_reg[2]'
INFO: [Synth 8-3886] merging instance 'hs/A/dp/reg0/y_reg[2]' (FDRE) to 'hs/A/dp/reg0/y_reg[3]'
INFO: [Synth 8-3886] merging instance 'hs/B/dp/reg1/y_reg[28]' (FDRE) to 'hs/B/dp/reg1/y_reg[4]'
INFO: [Synth 8-3886] merging instance 'hs/B/dp/reg1/y_reg[29]' (FDRE) to 'hs/B/dp/reg1/y_reg[13]'
INFO: [Synth 8-3886] merging instance 'hs/B/dp/reg1/y_reg[24]' (FDRE) to 'hs/B/dp/reg1/y_reg[8]'
INFO: [Synth 8-3886] merging instance 'hs/B/dp/reg1/y_reg[25]' (FDRE) to 'hs/B/dp/reg1/y_reg[9]'
INFO: [Synth 8-3886] merging instance 'hs/B/dp/reg1/y_reg[20]' (FDRE) to 'hs/B/dp/reg1/y_reg[4]'
INFO: [Synth 8-3886] merging instance 'hs/B/dp/reg1/y_reg[21]' (FDRE) to 'hs/B/dp/reg1/y_reg[5]'
INFO: [Synth 8-3886] merging instance 'hs/B/dp/reg1/y_reg[16]' (FDRE) to 'hs/B/dp/reg1/y_reg[8]'
INFO: [Synth 8-3886] merging instance 'hs/B/dp/reg1/y_reg[12]' (FDRE) to 'hs/B/dp/reg1/y_reg[4]'
INFO: [Synth 8-3886] merging instance 'hs/B/dp/reg1/y_reg[0]' (FDRE) to 'hs/B/dp/reg1/y_reg[1]'
INFO: [Synth 8-3886] merging instance 'hs/B/dp/reg1/y_reg[1]' (FDRE) to 'hs/B/dp/reg1/y_reg[2]'
INFO: [Synth 8-3886] merging instance 'hs/B/dp/reg1/y_reg[2]' (FDRE) to 'hs/B/dp/reg1/y_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 928.098 ; gain = 364.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 928.098 ; gain = 364.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 928.098 ; gain = 364.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 928.098 ; gain = 364.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 933.574 ; gain = 370.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 933.574 ; gain = 370.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 933.574 ; gain = 370.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 933.574 ; gain = 370.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 933.574 ; gain = 370.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 933.574 ; gain = 370.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    31|
|3     |LUT1   |     7|
|4     |LUT2   |    41|
|5     |LUT3   |    20|
|6     |LUT4   |    30|
|7     |LUT5   |    58|
|8     |LUT6   |    77|
|9     |MUXF7  |    36|
|10    |FDCE   |    14|
|11    |FDRE   |   467|
|12    |FDSE   |    21|
|13    |IBUF   |     7|
|14    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |   827|
|2     |  bd_rst               |button_debouncer              |    54|
|3     |  bd_start             |button_debouncer_0            |    54|
|4     |  bdt                  |base_dei_tempi                |     5|
|5     |    counter0           |counter                       |     5|
|6     |  hs                   |handshake_system              |   689|
|7     |    A                  |nodoA                         |    73|
|8     |      cu               |nodoA_CU                      |    12|
|9     |      dp               |nodoA_datapath                |    61|
|10    |        counter0       |counter__parameterized1_2     |     9|
|11    |        reg0           |register_pp                   |    20|
|12    |        rom0           |rom                           |    32|
|13    |    B                  |nodoB                         |   616|
|14    |      cu               |nodoB_CU                      |    12|
|15    |      dp               |nodoB_datapath                |   604|
|16    |        adder0         |adder                         |     7|
|17    |        counter0       |counter__parameterized2       |    17|
|18    |        display        |display_7seg_manager          |    96|
|19    |          clk_filter   |clock_filter                  |    82|
|20    |          counter_mod8 |counter__parameterized1       |    14|
|21    |        mem            |memory                        |   403|
|22    |        reg1           |register_pp__parameterized0   |    49|
|23    |        reg2           |register_pp__parameterized0_1 |    32|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 933.574 ; gain = 370.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 933.574 ; gain = 248.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 933.574 ; gain = 370.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 950.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 950.613 ; gain = 654.168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 950.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Donato/Desktop/vivado_projects/7_Handshake/7_Handshake.runs/synth_1/handshake_system_on_board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file handshake_system_on_board_utilization_synth.rpt -pb handshake_system_on_board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 10 20:14:24 2023...
