HelpInfo,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/TestFiles/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd'.||Blink.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/TestFiles/hdl/Main.vhd'.||Blink.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/TestFiles/component/work/FCCC_C0/FCCC_C0.vhd'.||Blink.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/TestFiles/component/work/Blink/Blink.vhd'.||Blink.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/60||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Blink.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/64||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.blink.rtl.||Blink.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/65||Blink.vhd(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/Blink/Blink.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.main.architecture_main.||Blink.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/66||Main.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/Main.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0.rtl.||Blink.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/70||FCCC_C0.vhd(145);liberoaction://cross_probe/hdl/file/'<project>/component/work/FCCC_C0/FCCC_C0.vhd'/linenumber/145
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.||Blink.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/71||FCCC_C0_FCCC_C0_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||Blink.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/72||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||Blink.srr(74);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/74||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||Blink.srr(76);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/76||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||Blink.srr(78);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/78||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||BN115||@N: Removing instance Main_0 (in view: work.Blink(rtl)) because it does not drive other instances.||Blink.srr(249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/249||Blink.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/component/work/Blink/Blink.vhd'/linenumber/82
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist Blink ||Blink.srr(250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/250||null;null
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Blink.srr(274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Blink.srr'/linenumber/274||null;null
Implementation;Place and Route;RootName:Blink
Implementation;Place and Route||(null)||Please refer to the log file for details about 5 Warning(s) , 4 Info(s)||Blink_layout_log.log;liberoaction://open_report/file/Blink_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Blink
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Blink_generateBitstream.log;liberoaction://open_report/file/Blink_generateBitstream.log||(null);(null)
