;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SLT #-121, 0
	SPL <12, <-10
	MOV -7, <-20
	SUB #132, @29
	SUB @127, 106
	DJN -1, @-20
	SLT @181, -101
	JMP @12, <200
	JMN 1, @-1
	DJN 1, @-1
	SLT 121, 0
	SPL 12, #514
	SLT #132, @29
	SUB @121, 103
	SUB 1, <-111
	SUB @121, 103
	SUB 0, -100
	SUB -700, 40
	JMN <121, 106
	SPL 920, <-12
	SUB 2, -1
	JMN <121, 106
	DJN -1, @-20
	SUB 12, @514
	SUB 12, @514
	ADD 30, 9
	MOV -81, <-20
	JMN @12, #200
	DJN -1, @-20
	SUB -700, 40
	ADD 30, 9
	JMN -1, @-20
	ADD 30, 9
	SPL 0, <402
	SPL 0, <402
	CMP -210, 903
	SUB @121, 103
	SLT -61, <-20
	SUB 29, @12
	SPL @300, 90
	SPL <12, <-11
	ADD 210, 30
	SPL <12, <-11
	ADD 210, 30
