

================================================================
== Vivado HLS Report for 'ActivateNetwork'
================================================================
* Date:           Mon Mar 30 23:46:46 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline_Unroll1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.737|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  126074|  126074|  126074|  126074|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |                               |                    |    Latency    |    Interval   | Pipeline|
        |            Instance           |       Module       |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |grp_dense_layer1_fu_118        |dense_layer1        |  38761|  38761|  38761|  38761|   none  |
        |grp_conv_layer2_fu_128         |conv_layer2         |  54241|  54241|  54241|  54241|   none  |
        |grp_conv_layer1_fu_156         |conv_layer1         |  18961|  18961|  18961|  18961|   none  |
        |grp_dense_layer3_fu_186        |dense_layer3        |   1082|   1082|   1082|   1082|   none  |
        |grp_avg_pooling_layer2_fu_195  |avg_pooling_layer2  |    580|    580|    580|    580|   none  |
        |grp_avg_pooling_layer1_fu_202  |avg_pooling_layer1  |   1354|   1354|   1354|   1354|   none  |
        |grp_dense_layer2_fu_209        |dense_layer2        |  10501|  10501|  10501|  10501|   none  |
        |grp_flattening_layer_fu_219    |flattening_layer    |    579|    579|    579|    579|   none  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |       37|      0|    3203|   17002|
|Memory           |       10|      -|      28|      24|
|Multiplexer      |        -|      -|       -|     520|
|Register         |        -|      -|      24|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       47|      0|    3255|   17546|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        7|      0|       1|      17|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+-----+------+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------------+--------------------+---------+-------+-----+------+
    |grp_avg_pooling_layer1_fu_202  |avg_pooling_layer1  |        0|      0|  416|   776|
    |grp_avg_pooling_layer2_fu_195  |avg_pooling_layer2  |        0|      0|  215|   746|
    |grp_conv_layer1_fu_156         |conv_layer1         |        0|      0|  733|  2501|
    |grp_conv_layer2_fu_128         |conv_layer2         |        0|      0|  956|  4048|
    |grp_dense_layer1_fu_118        |dense_layer1        |       32|      0|  409|  7176|
    |grp_dense_layer2_fu_209        |dense_layer2        |        4|      0|   71|   368|
    |grp_dense_layer3_fu_186        |dense_layer3        |        1|      0|  333|   978|
    |grp_flattening_layer_fu_219    |flattening_layer    |        0|      0|   70|   409|
    +-------------------------------+--------------------+---------+-------+-----+------+
    |Total                          |                    |       37|      0| 3203| 17002|
    +-------------------------------+--------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |            Module           | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |output1_V_U    |ActivateNetwork_output1_V    |        4|   0|   0|  2700|   16|     1|        43200|
    |output2_0_V_U  |ActivateNetwork_output2_0_V  |        1|   0|   0|   720|    9|     1|         6480|
    |output2_1_V_U  |ActivateNetwork_output2_1_V  |        1|   0|   0|   630|    9|     1|         5670|
    |output3_0_V_U  |ActivateNetwork_output3_0_V  |        1|   0|   0|  1456|    8|     1|        11648|
    |output3_1_V_U  |ActivateNetwork_output3_1_V  |        1|   0|   0|  1248|    8|     1|         9984|
    |output4_V_U    |ActivateNetwork_output4_V    |        1|   0|   0|   576|    8|     1|         4608|
    |output5_V_U    |ActivateNetwork_output5_V    |        1|   0|   0|   576|    8|     1|         4608|
    |output6_V_U    |ActivateNetwork_output6_V    |        0|  14|  14|   120|    7|     1|          840|
    |output7_V_U    |ActivateNetwork_output7_V    |        0|  14|  10|    84|    7|     1|          588|
    +---------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                             |       10|  28|  24|  8110|   80|     9|        87626|
    +---------------+-----------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  85|         17|    1|         17|
    |output1_V_address0    |  15|          3|   12|         36|
    |output1_V_address1    |  15|          3|   12|         36|
    |output1_V_ce0         |  15|          3|    1|          3|
    |output1_V_ce1         |  15|          3|    1|          3|
    |output1_V_we0         |   9|          2|    2|          4|
    |output1_V_we1         |   9|          2|    2|          4|
    |output2_0_V_address0  |  15|          3|   10|         30|
    |output2_0_V_ce0       |  15|          3|    1|          3|
    |output2_0_V_ce1       |   9|          2|    1|          2|
    |output2_0_V_we0       |   9|          2|    1|          2|
    |output2_1_V_address0  |  15|          3|   10|         30|
    |output2_1_V_ce0       |  15|          3|    1|          3|
    |output2_1_V_ce1       |   9|          2|    1|          2|
    |output2_1_V_we0       |   9|          2|    1|          2|
    |output3_0_V_address0  |  15|          3|   11|         33|
    |output3_0_V_ce0       |  15|          3|    1|          3|
    |output3_0_V_ce1       |   9|          2|    1|          2|
    |output3_0_V_we0       |   9|          2|    1|          2|
    |output3_1_V_address0  |  15|          3|   11|         33|
    |output3_1_V_ce0       |  15|          3|    1|          3|
    |output3_1_V_ce1       |   9|          2|    1|          2|
    |output3_1_V_we0       |   9|          2|    1|          2|
    |output4_V_address0    |  15|          3|   10|         30|
    |output4_V_ce0         |  15|          3|    1|          3|
    |output4_V_we0         |   9|          2|    1|          2|
    |output5_V_address0    |  15|          3|   10|         30|
    |output5_V_ce0         |  15|          3|    1|          3|
    |output5_V_ce1         |   9|          2|    1|          2|
    |output5_V_we0         |   9|          2|    1|          2|
    |output6_V_address0    |  15|          3|    7|         21|
    |output6_V_ce0         |  15|          3|    1|          3|
    |output6_V_we0         |   9|          2|    1|          2|
    |output7_V_address0    |  15|          3|    7|         21|
    |output7_V_ce0         |  15|          3|    1|          3|
    |output7_V_we0         |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 520|        107|  128|        381|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  16|   0|   16|          0|
    |grp_avg_pooling_layer1_fu_202_ap_start_reg  |   1|   0|    1|          0|
    |grp_avg_pooling_layer2_fu_195_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv_layer1_fu_156_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv_layer2_fu_128_ap_start_reg         |   1|   0|    1|          0|
    |grp_dense_layer1_fu_118_ap_start_reg        |   1|   0|    1|          0|
    |grp_dense_layer2_fu_209_ap_start_reg        |   1|   0|    1|          0|
    |grp_dense_layer3_fu_186_ap_start_reg        |   1|   0|    1|          0|
    |grp_flattening_layer_fu_219_ap_start_reg    |   1|   0|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |  24|   0|   24|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | ActivateNetwork | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | ActivateNetwork | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | ActivateNetwork | return value |
|ap_done                   | out |    1| ap_ctrl_hs | ActivateNetwork | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | ActivateNetwork | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | ActivateNetwork | return value |
|input_image_0_V_address0  | out |    9|  ap_memory | input_image_0_V |     array    |
|input_image_0_V_ce0       | out |    1|  ap_memory | input_image_0_V |     array    |
|input_image_0_V_q0        |  in |    8|  ap_memory | input_image_0_V |     array    |
|input_image_0_V_address1  | out |    9|  ap_memory | input_image_0_V |     array    |
|input_image_0_V_ce1       | out |    1|  ap_memory | input_image_0_V |     array    |
|input_image_0_V_q1        |  in |    8|  ap_memory | input_image_0_V |     array    |
|input_image_1_V_address0  | out |    9|  ap_memory | input_image_1_V |     array    |
|input_image_1_V_ce0       | out |    1|  ap_memory | input_image_1_V |     array    |
|input_image_1_V_q0        |  in |    8|  ap_memory | input_image_1_V |     array    |
|input_image_1_V_address1  | out |    9|  ap_memory | input_image_1_V |     array    |
|input_image_1_V_ce1       | out |    1|  ap_memory | input_image_1_V |     array    |
|input_image_1_V_q1        |  in |    8|  ap_memory | input_image_1_V |     array    |
|output8_V_address0        | out |    4|  ap_memory |    output8_V    |     array    |
|output8_V_ce0             | out |    1|  ap_memory |    output8_V    |     array    |
|output8_V_we0             | out |    1|  ap_memory |    output8_V    |     array    |
|output8_V_d0              | out |   10|  ap_memory |    output8_V    |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

