Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 18:45:30 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  576         
TIMING-16  Warning   Large setup violation                                      1000        
TIMING-18  Warning   Missing input or output delay                              5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.992  -161308.156                  23835                25190        0.088        0.000                      0                25190        1.500        0.000                       0                  3871  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_pin           {0.000 4.000}        8.000           125.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin               -10.992  -161296.109                  23821                25037        0.098        0.000                      0                25037        2.000        0.000                       0                  3751  
  DCM_TMDS_CLKFX        1.329        0.000                      0                   39        0.238        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       20.969        0.000                      0                  114        0.088        0.000                      0                  114       19.500        0.000                       0                    80  
  clkfb_in                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX        0.658        0.000                      0                   30        0.147        0.000                      0                   30  
clk_pin         MMCM_pix_clock       -1.034      -12.054                     14                   14        0.947        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clk_pin                         
(none)          clkfb_in                        
(none)                          clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :        23821  Failing Endpoints,  Worst Slack      -10.992ns,  Total Violation  -161296.106ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.992ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[2]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_0_127_23_23/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        14.240ns  (logic 2.691ns (18.898%)  route 11.549ns (81.102%))
  Logic Levels:           18  (LUT4=2 LUT6=16)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns = ( 9.417 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.748     9.417    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X40Y17         FDCE                                         r  control_unit/mainDecoder/state_reg[2]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.459     9.876 f  control_unit/mainDecoder/state_reg[2]_replica_1/Q
                         net (fo=11, routed)          0.718    10.594    control_unit/mainDecoder/state[2]_repN_1
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.718 f  control_unit/mainDecoder/Q_i_10__3/O
                         net (fo=3, routed)           0.328    11.046    control_unit/mainDecoder/Q_i_10__3_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  control_unit/mainDecoder/Q_i_22/O
                         net (fo=2, routed)           0.969    12.139    control_unit/mainDecoder/Q_i_22_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.263 r  control_unit/mainDecoder/Q_i_18/O
                         net (fo=1, routed)           0.645    12.908    control_unit/mainDecoder/Q_i_18_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.032 f  control_unit/mainDecoder/Q_i_14/O
                         net (fo=1, routed)           0.659    13.691    control_unit/mainDecoder/Q_i_14_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.815 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.306    14.120    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124    14.244 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.298    14.542    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.666 f  control_unit/mainDecoder/Q_i_9__9/O
                         net (fo=1, routed)           0.292    14.959    control_unit/mainDecoder/Q_i_9__9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.083 r  control_unit/mainDecoder/Q_i_7__33/O
                         net (fo=2, routed)           0.512    15.594    control_unit/mainDecoder/Q_i_7__33_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.718 f  control_unit/mainDecoder/Q_i_7__32/O
                         net (fo=1, routed)           0.161    15.879    control_unit/mainDecoder/Q_i_7__32_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.003 r  control_unit/mainDecoder/Q_i_5__30/O
                         net (fo=2, routed)           0.422    16.425    control_unit/mainDecoder/Q_i_5__30_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.549 r  control_unit/mainDecoder/Q_i_3__30/O
                         net (fo=3, routed)           0.314    16.863    control_unit/mainDecoder/Q_i_3__30_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.987 r  control_unit/mainDecoder/Q_i_2__57/O
                         net (fo=4, routed)           0.468    17.455    control_unit/mainDecoder/Q_i_2__57_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.579 f  control_unit/mainDecoder/register_file_i_42/O
                         net (fo=2, routed)           0.441    18.020    control_unit/mainDecoder/register_file_i_42_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    18.144 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    19.139    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    19.263 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    19.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    19.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    20.838    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    20.962 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    22.519    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    22.643 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.013    23.656    mem/disMem/memory_reg_0_127_23_23/WE
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550    12.942    mem/disMem/memory_reg_0_127_23_23/WCLK
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/DP.HIGH/CLK
                         clock pessimism              0.291    13.233    
                         clock uncertainty           -0.035    13.198    
    SLICE_X0Y6           RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.665    mem/disMem/memory_reg_0_127_23_23/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -23.656    
  -------------------------------------------------------------------
                         slack                                -10.992    

Slack (VIOLATED) :        -10.992ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[2]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_0_127_23_23/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        14.240ns  (logic 2.691ns (18.898%)  route 11.549ns (81.102%))
  Logic Levels:           18  (LUT4=2 LUT6=16)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns = ( 9.417 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.748     9.417    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X40Y17         FDCE                                         r  control_unit/mainDecoder/state_reg[2]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.459     9.876 f  control_unit/mainDecoder/state_reg[2]_replica_1/Q
                         net (fo=11, routed)          0.718    10.594    control_unit/mainDecoder/state[2]_repN_1
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.718 f  control_unit/mainDecoder/Q_i_10__3/O
                         net (fo=3, routed)           0.328    11.046    control_unit/mainDecoder/Q_i_10__3_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  control_unit/mainDecoder/Q_i_22/O
                         net (fo=2, routed)           0.969    12.139    control_unit/mainDecoder/Q_i_22_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.263 r  control_unit/mainDecoder/Q_i_18/O
                         net (fo=1, routed)           0.645    12.908    control_unit/mainDecoder/Q_i_18_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.032 f  control_unit/mainDecoder/Q_i_14/O
                         net (fo=1, routed)           0.659    13.691    control_unit/mainDecoder/Q_i_14_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.815 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.306    14.120    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124    14.244 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.298    14.542    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.666 f  control_unit/mainDecoder/Q_i_9__9/O
                         net (fo=1, routed)           0.292    14.959    control_unit/mainDecoder/Q_i_9__9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.083 r  control_unit/mainDecoder/Q_i_7__33/O
                         net (fo=2, routed)           0.512    15.594    control_unit/mainDecoder/Q_i_7__33_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.718 f  control_unit/mainDecoder/Q_i_7__32/O
                         net (fo=1, routed)           0.161    15.879    control_unit/mainDecoder/Q_i_7__32_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.003 r  control_unit/mainDecoder/Q_i_5__30/O
                         net (fo=2, routed)           0.422    16.425    control_unit/mainDecoder/Q_i_5__30_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.549 r  control_unit/mainDecoder/Q_i_3__30/O
                         net (fo=3, routed)           0.314    16.863    control_unit/mainDecoder/Q_i_3__30_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.987 r  control_unit/mainDecoder/Q_i_2__57/O
                         net (fo=4, routed)           0.468    17.455    control_unit/mainDecoder/Q_i_2__57_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.579 f  control_unit/mainDecoder/register_file_i_42/O
                         net (fo=2, routed)           0.441    18.020    control_unit/mainDecoder/register_file_i_42_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    18.144 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    19.139    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    19.263 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    19.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    19.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    20.838    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    20.962 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    22.519    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    22.643 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.013    23.656    mem/disMem/memory_reg_0_127_23_23/WE
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550    12.942    mem/disMem/memory_reg_0_127_23_23/WCLK
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/DP.LOW/CLK
                         clock pessimism              0.291    13.233    
                         clock uncertainty           -0.035    13.198    
    SLICE_X0Y6           RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.665    mem/disMem/memory_reg_0_127_23_23/DP.LOW
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -23.656    
  -------------------------------------------------------------------
                         slack                                -10.992    

Slack (VIOLATED) :        -10.992ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[2]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_0_127_23_23/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        14.240ns  (logic 2.691ns (18.898%)  route 11.549ns (81.102%))
  Logic Levels:           18  (LUT4=2 LUT6=16)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns = ( 9.417 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.748     9.417    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X40Y17         FDCE                                         r  control_unit/mainDecoder/state_reg[2]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.459     9.876 f  control_unit/mainDecoder/state_reg[2]_replica_1/Q
                         net (fo=11, routed)          0.718    10.594    control_unit/mainDecoder/state[2]_repN_1
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.718 f  control_unit/mainDecoder/Q_i_10__3/O
                         net (fo=3, routed)           0.328    11.046    control_unit/mainDecoder/Q_i_10__3_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  control_unit/mainDecoder/Q_i_22/O
                         net (fo=2, routed)           0.969    12.139    control_unit/mainDecoder/Q_i_22_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.263 r  control_unit/mainDecoder/Q_i_18/O
                         net (fo=1, routed)           0.645    12.908    control_unit/mainDecoder/Q_i_18_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.032 f  control_unit/mainDecoder/Q_i_14/O
                         net (fo=1, routed)           0.659    13.691    control_unit/mainDecoder/Q_i_14_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.815 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.306    14.120    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124    14.244 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.298    14.542    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.666 f  control_unit/mainDecoder/Q_i_9__9/O
                         net (fo=1, routed)           0.292    14.959    control_unit/mainDecoder/Q_i_9__9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.083 r  control_unit/mainDecoder/Q_i_7__33/O
                         net (fo=2, routed)           0.512    15.594    control_unit/mainDecoder/Q_i_7__33_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.718 f  control_unit/mainDecoder/Q_i_7__32/O
                         net (fo=1, routed)           0.161    15.879    control_unit/mainDecoder/Q_i_7__32_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.003 r  control_unit/mainDecoder/Q_i_5__30/O
                         net (fo=2, routed)           0.422    16.425    control_unit/mainDecoder/Q_i_5__30_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.549 r  control_unit/mainDecoder/Q_i_3__30/O
                         net (fo=3, routed)           0.314    16.863    control_unit/mainDecoder/Q_i_3__30_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.987 r  control_unit/mainDecoder/Q_i_2__57/O
                         net (fo=4, routed)           0.468    17.455    control_unit/mainDecoder/Q_i_2__57_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.579 f  control_unit/mainDecoder/register_file_i_42/O
                         net (fo=2, routed)           0.441    18.020    control_unit/mainDecoder/register_file_i_42_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    18.144 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    19.139    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    19.263 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    19.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    19.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    20.838    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    20.962 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    22.519    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    22.643 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.013    23.656    mem/disMem/memory_reg_0_127_23_23/WE
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550    12.942    mem/disMem/memory_reg_0_127_23_23/WCLK
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/SP.HIGH/CLK
                         clock pessimism              0.291    13.233    
                         clock uncertainty           -0.035    13.198    
    SLICE_X0Y6           RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.665    mem/disMem/memory_reg_0_127_23_23/SP.HIGH
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -23.656    
  -------------------------------------------------------------------
                         slack                                -10.992    

Slack (VIOLATED) :        -10.992ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[2]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_0_127_23_23/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        14.240ns  (logic 2.691ns (18.898%)  route 11.549ns (81.102%))
  Logic Levels:           18  (LUT4=2 LUT6=16)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns = ( 9.417 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.748     9.417    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X40Y17         FDCE                                         r  control_unit/mainDecoder/state_reg[2]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.459     9.876 f  control_unit/mainDecoder/state_reg[2]_replica_1/Q
                         net (fo=11, routed)          0.718    10.594    control_unit/mainDecoder/state[2]_repN_1
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.718 f  control_unit/mainDecoder/Q_i_10__3/O
                         net (fo=3, routed)           0.328    11.046    control_unit/mainDecoder/Q_i_10__3_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  control_unit/mainDecoder/Q_i_22/O
                         net (fo=2, routed)           0.969    12.139    control_unit/mainDecoder/Q_i_22_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.263 r  control_unit/mainDecoder/Q_i_18/O
                         net (fo=1, routed)           0.645    12.908    control_unit/mainDecoder/Q_i_18_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.032 f  control_unit/mainDecoder/Q_i_14/O
                         net (fo=1, routed)           0.659    13.691    control_unit/mainDecoder/Q_i_14_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.815 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.306    14.120    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124    14.244 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.298    14.542    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.666 f  control_unit/mainDecoder/Q_i_9__9/O
                         net (fo=1, routed)           0.292    14.959    control_unit/mainDecoder/Q_i_9__9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.083 r  control_unit/mainDecoder/Q_i_7__33/O
                         net (fo=2, routed)           0.512    15.594    control_unit/mainDecoder/Q_i_7__33_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.718 f  control_unit/mainDecoder/Q_i_7__32/O
                         net (fo=1, routed)           0.161    15.879    control_unit/mainDecoder/Q_i_7__32_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.003 r  control_unit/mainDecoder/Q_i_5__30/O
                         net (fo=2, routed)           0.422    16.425    control_unit/mainDecoder/Q_i_5__30_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.549 r  control_unit/mainDecoder/Q_i_3__30/O
                         net (fo=3, routed)           0.314    16.863    control_unit/mainDecoder/Q_i_3__30_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.987 r  control_unit/mainDecoder/Q_i_2__57/O
                         net (fo=4, routed)           0.468    17.455    control_unit/mainDecoder/Q_i_2__57_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.579 f  control_unit/mainDecoder/register_file_i_42/O
                         net (fo=2, routed)           0.441    18.020    control_unit/mainDecoder/register_file_i_42_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    18.144 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    19.139    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    19.263 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    19.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    19.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    20.838    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    20.962 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    22.519    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    22.643 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.013    23.656    mem/disMem/memory_reg_0_127_23_23/WE
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550    12.942    mem/disMem/memory_reg_0_127_23_23/WCLK
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/SP.LOW/CLK
                         clock pessimism              0.291    13.233    
                         clock uncertainty           -0.035    13.198    
    SLICE_X0Y6           RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.665    mem/disMem/memory_reg_0_127_23_23/SP.LOW
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -23.656    
  -------------------------------------------------------------------
                         slack                                -10.992    

Slack (VIOLATED) :        -10.978ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[2]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_0_127_22_22/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        14.226ns  (logic 2.691ns (18.915%)  route 11.535ns (81.085%))
  Logic Levels:           18  (LUT4=2 LUT6=16)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns = ( 9.417 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.748     9.417    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X40Y17         FDCE                                         r  control_unit/mainDecoder/state_reg[2]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.459     9.876 f  control_unit/mainDecoder/state_reg[2]_replica_1/Q
                         net (fo=11, routed)          0.718    10.594    control_unit/mainDecoder/state[2]_repN_1
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.718 f  control_unit/mainDecoder/Q_i_10__3/O
                         net (fo=3, routed)           0.328    11.046    control_unit/mainDecoder/Q_i_10__3_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  control_unit/mainDecoder/Q_i_22/O
                         net (fo=2, routed)           0.969    12.139    control_unit/mainDecoder/Q_i_22_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.263 r  control_unit/mainDecoder/Q_i_18/O
                         net (fo=1, routed)           0.645    12.908    control_unit/mainDecoder/Q_i_18_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.032 f  control_unit/mainDecoder/Q_i_14/O
                         net (fo=1, routed)           0.659    13.691    control_unit/mainDecoder/Q_i_14_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.815 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.306    14.120    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124    14.244 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.298    14.542    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.666 f  control_unit/mainDecoder/Q_i_9__9/O
                         net (fo=1, routed)           0.292    14.959    control_unit/mainDecoder/Q_i_9__9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.083 r  control_unit/mainDecoder/Q_i_7__33/O
                         net (fo=2, routed)           0.512    15.594    control_unit/mainDecoder/Q_i_7__33_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.718 f  control_unit/mainDecoder/Q_i_7__32/O
                         net (fo=1, routed)           0.161    15.879    control_unit/mainDecoder/Q_i_7__32_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.003 r  control_unit/mainDecoder/Q_i_5__30/O
                         net (fo=2, routed)           0.422    16.425    control_unit/mainDecoder/Q_i_5__30_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.549 r  control_unit/mainDecoder/Q_i_3__30/O
                         net (fo=3, routed)           0.314    16.863    control_unit/mainDecoder/Q_i_3__30_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.987 r  control_unit/mainDecoder/Q_i_2__57/O
                         net (fo=4, routed)           0.468    17.455    control_unit/mainDecoder/Q_i_2__57_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.579 f  control_unit/mainDecoder/register_file_i_42/O
                         net (fo=2, routed)           0.441    18.020    control_unit/mainDecoder/register_file_i_42_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    18.144 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    19.139    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    19.263 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    19.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    19.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    20.838    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    20.962 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    22.519    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    22.643 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.000    23.643    mem/disMem/memory_reg_0_127_22_22/WE
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550    12.942    mem/disMem/memory_reg_0_127_22_22/WCLK
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/DP.HIGH/CLK
                         clock pessimism              0.291    13.233    
                         clock uncertainty           -0.035    13.198    
    SLICE_X0Y5           RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.665    mem/disMem/memory_reg_0_127_22_22/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -23.643    
  -------------------------------------------------------------------
                         slack                                -10.978    

Slack (VIOLATED) :        -10.978ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[2]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_0_127_22_22/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        14.226ns  (logic 2.691ns (18.915%)  route 11.535ns (81.085%))
  Logic Levels:           18  (LUT4=2 LUT6=16)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns = ( 9.417 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.748     9.417    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X40Y17         FDCE                                         r  control_unit/mainDecoder/state_reg[2]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.459     9.876 f  control_unit/mainDecoder/state_reg[2]_replica_1/Q
                         net (fo=11, routed)          0.718    10.594    control_unit/mainDecoder/state[2]_repN_1
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.718 f  control_unit/mainDecoder/Q_i_10__3/O
                         net (fo=3, routed)           0.328    11.046    control_unit/mainDecoder/Q_i_10__3_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  control_unit/mainDecoder/Q_i_22/O
                         net (fo=2, routed)           0.969    12.139    control_unit/mainDecoder/Q_i_22_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.263 r  control_unit/mainDecoder/Q_i_18/O
                         net (fo=1, routed)           0.645    12.908    control_unit/mainDecoder/Q_i_18_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.032 f  control_unit/mainDecoder/Q_i_14/O
                         net (fo=1, routed)           0.659    13.691    control_unit/mainDecoder/Q_i_14_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.815 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.306    14.120    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124    14.244 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.298    14.542    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.666 f  control_unit/mainDecoder/Q_i_9__9/O
                         net (fo=1, routed)           0.292    14.959    control_unit/mainDecoder/Q_i_9__9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.083 r  control_unit/mainDecoder/Q_i_7__33/O
                         net (fo=2, routed)           0.512    15.594    control_unit/mainDecoder/Q_i_7__33_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.718 f  control_unit/mainDecoder/Q_i_7__32/O
                         net (fo=1, routed)           0.161    15.879    control_unit/mainDecoder/Q_i_7__32_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.003 r  control_unit/mainDecoder/Q_i_5__30/O
                         net (fo=2, routed)           0.422    16.425    control_unit/mainDecoder/Q_i_5__30_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.549 r  control_unit/mainDecoder/Q_i_3__30/O
                         net (fo=3, routed)           0.314    16.863    control_unit/mainDecoder/Q_i_3__30_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.987 r  control_unit/mainDecoder/Q_i_2__57/O
                         net (fo=4, routed)           0.468    17.455    control_unit/mainDecoder/Q_i_2__57_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.579 f  control_unit/mainDecoder/register_file_i_42/O
                         net (fo=2, routed)           0.441    18.020    control_unit/mainDecoder/register_file_i_42_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    18.144 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    19.139    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    19.263 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    19.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    19.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    20.838    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    20.962 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    22.519    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    22.643 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.000    23.643    mem/disMem/memory_reg_0_127_22_22/WE
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550    12.942    mem/disMem/memory_reg_0_127_22_22/WCLK
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/DP.LOW/CLK
                         clock pessimism              0.291    13.233    
                         clock uncertainty           -0.035    13.198    
    SLICE_X0Y5           RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.665    mem/disMem/memory_reg_0_127_22_22/DP.LOW
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -23.643    
  -------------------------------------------------------------------
                         slack                                -10.978    

Slack (VIOLATED) :        -10.978ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[2]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_0_127_22_22/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        14.226ns  (logic 2.691ns (18.915%)  route 11.535ns (81.085%))
  Logic Levels:           18  (LUT4=2 LUT6=16)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns = ( 9.417 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.748     9.417    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X40Y17         FDCE                                         r  control_unit/mainDecoder/state_reg[2]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.459     9.876 f  control_unit/mainDecoder/state_reg[2]_replica_1/Q
                         net (fo=11, routed)          0.718    10.594    control_unit/mainDecoder/state[2]_repN_1
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.718 f  control_unit/mainDecoder/Q_i_10__3/O
                         net (fo=3, routed)           0.328    11.046    control_unit/mainDecoder/Q_i_10__3_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  control_unit/mainDecoder/Q_i_22/O
                         net (fo=2, routed)           0.969    12.139    control_unit/mainDecoder/Q_i_22_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.263 r  control_unit/mainDecoder/Q_i_18/O
                         net (fo=1, routed)           0.645    12.908    control_unit/mainDecoder/Q_i_18_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.032 f  control_unit/mainDecoder/Q_i_14/O
                         net (fo=1, routed)           0.659    13.691    control_unit/mainDecoder/Q_i_14_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.815 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.306    14.120    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124    14.244 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.298    14.542    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.666 f  control_unit/mainDecoder/Q_i_9__9/O
                         net (fo=1, routed)           0.292    14.959    control_unit/mainDecoder/Q_i_9__9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.083 r  control_unit/mainDecoder/Q_i_7__33/O
                         net (fo=2, routed)           0.512    15.594    control_unit/mainDecoder/Q_i_7__33_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.718 f  control_unit/mainDecoder/Q_i_7__32/O
                         net (fo=1, routed)           0.161    15.879    control_unit/mainDecoder/Q_i_7__32_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.003 r  control_unit/mainDecoder/Q_i_5__30/O
                         net (fo=2, routed)           0.422    16.425    control_unit/mainDecoder/Q_i_5__30_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.549 r  control_unit/mainDecoder/Q_i_3__30/O
                         net (fo=3, routed)           0.314    16.863    control_unit/mainDecoder/Q_i_3__30_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.987 r  control_unit/mainDecoder/Q_i_2__57/O
                         net (fo=4, routed)           0.468    17.455    control_unit/mainDecoder/Q_i_2__57_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.579 f  control_unit/mainDecoder/register_file_i_42/O
                         net (fo=2, routed)           0.441    18.020    control_unit/mainDecoder/register_file_i_42_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    18.144 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    19.139    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    19.263 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    19.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    19.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    20.838    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    20.962 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    22.519    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    22.643 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.000    23.643    mem/disMem/memory_reg_0_127_22_22/WE
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550    12.942    mem/disMem/memory_reg_0_127_22_22/WCLK
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/SP.HIGH/CLK
                         clock pessimism              0.291    13.233    
                         clock uncertainty           -0.035    13.198    
    SLICE_X0Y5           RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.665    mem/disMem/memory_reg_0_127_22_22/SP.HIGH
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -23.643    
  -------------------------------------------------------------------
                         slack                                -10.978    

Slack (VIOLATED) :        -10.978ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[2]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_0_127_22_22/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        14.226ns  (logic 2.691ns (18.915%)  route 11.535ns (81.085%))
  Logic Levels:           18  (LUT4=2 LUT6=16)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns = ( 9.417 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.748     9.417    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X40Y17         FDCE                                         r  control_unit/mainDecoder/state_reg[2]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.459     9.876 f  control_unit/mainDecoder/state_reg[2]_replica_1/Q
                         net (fo=11, routed)          0.718    10.594    control_unit/mainDecoder/state[2]_repN_1
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.718 f  control_unit/mainDecoder/Q_i_10__3/O
                         net (fo=3, routed)           0.328    11.046    control_unit/mainDecoder/Q_i_10__3_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  control_unit/mainDecoder/Q_i_22/O
                         net (fo=2, routed)           0.969    12.139    control_unit/mainDecoder/Q_i_22_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.263 r  control_unit/mainDecoder/Q_i_18/O
                         net (fo=1, routed)           0.645    12.908    control_unit/mainDecoder/Q_i_18_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.032 f  control_unit/mainDecoder/Q_i_14/O
                         net (fo=1, routed)           0.659    13.691    control_unit/mainDecoder/Q_i_14_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.815 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.306    14.120    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124    14.244 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.298    14.542    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.666 f  control_unit/mainDecoder/Q_i_9__9/O
                         net (fo=1, routed)           0.292    14.959    control_unit/mainDecoder/Q_i_9__9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.083 r  control_unit/mainDecoder/Q_i_7__33/O
                         net (fo=2, routed)           0.512    15.594    control_unit/mainDecoder/Q_i_7__33_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.718 f  control_unit/mainDecoder/Q_i_7__32/O
                         net (fo=1, routed)           0.161    15.879    control_unit/mainDecoder/Q_i_7__32_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.003 r  control_unit/mainDecoder/Q_i_5__30/O
                         net (fo=2, routed)           0.422    16.425    control_unit/mainDecoder/Q_i_5__30_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.549 r  control_unit/mainDecoder/Q_i_3__30/O
                         net (fo=3, routed)           0.314    16.863    control_unit/mainDecoder/Q_i_3__30_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.987 r  control_unit/mainDecoder/Q_i_2__57/O
                         net (fo=4, routed)           0.468    17.455    control_unit/mainDecoder/Q_i_2__57_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.579 f  control_unit/mainDecoder/register_file_i_42/O
                         net (fo=2, routed)           0.441    18.020    control_unit/mainDecoder/register_file_i_42_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    18.144 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    19.139    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    19.263 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    19.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    19.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    20.838    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    20.962 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    22.519    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    22.643 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.000    23.643    mem/disMem/memory_reg_0_127_22_22/WE
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550    12.942    mem/disMem/memory_reg_0_127_22_22/WCLK
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/SP.LOW/CLK
                         clock pessimism              0.291    13.233    
                         clock uncertainty           -0.035    13.198    
    SLICE_X0Y5           RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.665    mem/disMem/memory_reg_0_127_22_22/SP.LOW
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -23.643    
  -------------------------------------------------------------------
                         slack                                -10.978    

Slack (VIOLATED) :        -10.961ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[2]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_0_127_21_21/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        14.170ns  (logic 2.691ns (18.990%)  route 11.479ns (81.010%))
  Logic Levels:           18  (LUT4=2 LUT6=16)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns = ( 9.417 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.748     9.417    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X40Y17         FDCE                                         r  control_unit/mainDecoder/state_reg[2]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.459     9.876 f  control_unit/mainDecoder/state_reg[2]_replica_1/Q
                         net (fo=11, routed)          0.718    10.594    control_unit/mainDecoder/state[2]_repN_1
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.718 f  control_unit/mainDecoder/Q_i_10__3/O
                         net (fo=3, routed)           0.328    11.046    control_unit/mainDecoder/Q_i_10__3_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  control_unit/mainDecoder/Q_i_22/O
                         net (fo=2, routed)           0.969    12.139    control_unit/mainDecoder/Q_i_22_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.263 r  control_unit/mainDecoder/Q_i_18/O
                         net (fo=1, routed)           0.645    12.908    control_unit/mainDecoder/Q_i_18_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.032 f  control_unit/mainDecoder/Q_i_14/O
                         net (fo=1, routed)           0.659    13.691    control_unit/mainDecoder/Q_i_14_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.815 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.306    14.120    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124    14.244 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.298    14.542    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.666 f  control_unit/mainDecoder/Q_i_9__9/O
                         net (fo=1, routed)           0.292    14.959    control_unit/mainDecoder/Q_i_9__9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.083 r  control_unit/mainDecoder/Q_i_7__33/O
                         net (fo=2, routed)           0.512    15.594    control_unit/mainDecoder/Q_i_7__33_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.718 f  control_unit/mainDecoder/Q_i_7__32/O
                         net (fo=1, routed)           0.161    15.879    control_unit/mainDecoder/Q_i_7__32_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.003 r  control_unit/mainDecoder/Q_i_5__30/O
                         net (fo=2, routed)           0.422    16.425    control_unit/mainDecoder/Q_i_5__30_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.549 r  control_unit/mainDecoder/Q_i_3__30/O
                         net (fo=3, routed)           0.314    16.863    control_unit/mainDecoder/Q_i_3__30_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.987 r  control_unit/mainDecoder/Q_i_2__57/O
                         net (fo=4, routed)           0.468    17.455    control_unit/mainDecoder/Q_i_2__57_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.579 f  control_unit/mainDecoder/register_file_i_42/O
                         net (fo=2, routed)           0.441    18.020    control_unit/mainDecoder/register_file_i_42_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    18.144 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    19.139    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    19.263 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    19.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    19.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    20.838    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    20.962 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    22.519    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    22.643 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          0.944    23.587    mem/disMem/memory_reg_0_127_21_21/WE
    SLICE_X8Y0           RAMD64E                                      r  mem/disMem/memory_reg_0_127_21_21/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.511    12.903    mem/disMem/memory_reg_0_127_21_21/WCLK
    SLICE_X8Y0           RAMD64E                                      r  mem/disMem/memory_reg_0_127_21_21/DP.HIGH/CLK
                         clock pessimism              0.291    13.194    
                         clock uncertainty           -0.035    13.159    
    SLICE_X8Y0           RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.626    mem/disMem/memory_reg_0_127_21_21/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -23.587    
  -------------------------------------------------------------------
                         slack                                -10.961    

Slack (VIOLATED) :        -10.961ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[2]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_0_127_21_21/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        14.170ns  (logic 2.691ns (18.990%)  route 11.479ns (81.010%))
  Logic Levels:           18  (LUT4=2 LUT6=16)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns = ( 9.417 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.748     9.417    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X40Y17         FDCE                                         r  control_unit/mainDecoder/state_reg[2]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.459     9.876 f  control_unit/mainDecoder/state_reg[2]_replica_1/Q
                         net (fo=11, routed)          0.718    10.594    control_unit/mainDecoder/state[2]_repN_1
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.718 f  control_unit/mainDecoder/Q_i_10__3/O
                         net (fo=3, routed)           0.328    11.046    control_unit/mainDecoder/Q_i_10__3_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I0_O)        0.124    11.170 f  control_unit/mainDecoder/Q_i_22/O
                         net (fo=2, routed)           0.969    12.139    control_unit/mainDecoder/Q_i_22_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.263 r  control_unit/mainDecoder/Q_i_18/O
                         net (fo=1, routed)           0.645    12.908    control_unit/mainDecoder/Q_i_18_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.032 f  control_unit/mainDecoder/Q_i_14/O
                         net (fo=1, routed)           0.659    13.691    control_unit/mainDecoder/Q_i_14_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.815 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.306    14.120    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124    14.244 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.298    14.542    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.666 f  control_unit/mainDecoder/Q_i_9__9/O
                         net (fo=1, routed)           0.292    14.959    control_unit/mainDecoder/Q_i_9__9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.083 r  control_unit/mainDecoder/Q_i_7__33/O
                         net (fo=2, routed)           0.512    15.594    control_unit/mainDecoder/Q_i_7__33_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.718 f  control_unit/mainDecoder/Q_i_7__32/O
                         net (fo=1, routed)           0.161    15.879    control_unit/mainDecoder/Q_i_7__32_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.003 r  control_unit/mainDecoder/Q_i_5__30/O
                         net (fo=2, routed)           0.422    16.425    control_unit/mainDecoder/Q_i_5__30_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.549 r  control_unit/mainDecoder/Q_i_3__30/O
                         net (fo=3, routed)           0.314    16.863    control_unit/mainDecoder/Q_i_3__30_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.987 r  control_unit/mainDecoder/Q_i_2__57/O
                         net (fo=4, routed)           0.468    17.455    control_unit/mainDecoder/Q_i_2__57_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.579 f  control_unit/mainDecoder/register_file_i_42/O
                         net (fo=2, routed)           0.441    18.020    control_unit/mainDecoder/register_file_i_42_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    18.144 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    19.139    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    19.263 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    19.845    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    19.969 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    20.838    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    20.962 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    22.519    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    22.643 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          0.944    23.587    mem/disMem/memory_reg_0_127_21_21/WE
    SLICE_X8Y0           RAMD64E                                      r  mem/disMem/memory_reg_0_127_21_21/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.511    12.903    mem/disMem/memory_reg_0_127_21_21/WCLK
    SLICE_X8Y0           RAMD64E                                      r  mem/disMem/memory_reg_0_127_21_21/DP.LOW/CLK
                         clock pessimism              0.291    13.194    
                         clock uncertainty           -0.035    13.159    
    SLICE_X8Y0           RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.626    mem/disMem/memory_reg_0_127_21_21/DP.LOW
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -23.587    
  -------------------------------------------------------------------
                         slack                                -10.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 buf_reg_3/genblk1[23].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            buf_reg_6/genblk1[27].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.066%)  route 0.245ns (53.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.554     1.466    buf_reg_3/genblk1[23].reg1/d/clk_IBUF_BUFG
    SLICE_X24Y19         FDRE                                         r  buf_reg_3/genblk1[23].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/Q
                         net (fo=34, routed)          0.245     1.875    register_file/rs2[3]
    SLICE_X21Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.920 r  register_file/rd2[27]_INST_0/O
                         net (fo=1, routed)           0.000     1.920    buf_reg_6/genblk1[27].reg1/d/rd2[0]
    SLICE_X21Y19         FDRE                                         r  buf_reg_6/genblk1[27].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.822     1.981    buf_reg_6/genblk1[27].reg1/d/clk_IBUF_BUFG
    SLICE_X21Y19         FDRE                                         r  buf_reg_6/genblk1[27].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.730    
    SLICE_X21Y19         FDRE (Hold_fdre_C_D)         0.092     1.822    buf_reg_6/genblk1[27].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[7].reg1/d/Q_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_2/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.741%)  route 0.174ns (55.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.566     1.478    buf_reg_6/genblk1[7].reg1/d/clk_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  buf_reg_6/genblk1[7].reg1/d/Q_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  buf_reg_6/genblk1[7].reg1/d/Q_reg_replica_4/Q
                         net (fo=2, routed)           0.174     1.793    mem/ram/Q[0]_repN_4_alias_3
    RAMB36_X0Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.877     2.037    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_2/CLKARDCLK
                         clock pessimism             -0.499     1.538    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.693    mem/ram/RAM_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[4].reg1/d/Q_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_9/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.176%)  route 0.210ns (59.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.556     1.468    buf_reg_6/genblk1[4].reg1/d/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  buf_reg_6/genblk1[4].reg1/d/Q_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  buf_reg_6/genblk1[4].reg1/d/Q_reg_replica_4/Q
                         net (fo=13, routed)          0.210     1.819    mem/ram/Q[0]_repN_4_alias_1
    RAMB36_X0Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_9/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.866     2.026    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_9/CLKARDCLK
                         clock pessimism             -0.480     1.546    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.701    mem/ram/RAM_reg_bram_9
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_11/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.313%)  route 0.247ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.564     1.476    buf_reg_6/genblk1[10].reg1/d/clk_IBUF_BUFG
    SLICE_X33Y8          FDRE                                         r  buf_reg_6/genblk1[10].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  buf_reg_6/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=18, routed)          0.247     1.864    mem/ram/Q[10]
    RAMB36_X2Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_11/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.875     2.035    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_11/CLKARDCLK
                         clock pessimism             -0.480     1.555    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.710    mem/ram/RAM_reg_bram_11
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[11].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_11/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.559%)  route 0.225ns (61.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.590     1.502    buf_reg_6/genblk1[11].reg1/d/clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  buf_reg_6/genblk1[11].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  buf_reg_6/genblk1[11].reg1/d/Q_reg/Q
                         net (fo=18, routed)          0.225     1.868    mem/ram/Q[11]
    RAMB36_X2Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_11/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.875     2.035    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_11/CLKARDCLK
                         clock pessimism             -0.480     1.555    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.710    mem/ram/RAM_reg_bram_11
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 buf_reg_3/genblk1[19].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            buf_reg_5/genblk1[27].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.377%)  route 0.325ns (63.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.555     1.467    buf_reg_3/genblk1[19].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y18         FDRE                                         r  buf_reg_3/genblk1[19].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  buf_reg_3/genblk1[19].reg1/d/Q_reg/Q
                         net (fo=33, routed)          0.325     1.934    register_file/rs1[4]
    SLICE_X21Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.979 r  register_file/rd1[27]_INST_0/O
                         net (fo=1, routed)           0.000     1.979    buf_reg_5/genblk1[27].reg1/d/rd1[0]
    SLICE_X21Y21         FDRE                                         r  buf_reg_5/genblk1[27].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.820     1.979    buf_reg_5/genblk1[27].reg1/d/clk_IBUF_BUFG
    SLICE_X21Y21         FDRE                                         r  buf_reg_5/genblk1[27].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.728    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.092     1.820    buf_reg_5/genblk1[27].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[4].reg1/d/Q_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_4/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.580%)  route 0.234ns (62.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.564     1.476    buf_reg_6/genblk1[4].reg1/d/clk_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  buf_reg_6/genblk1[4].reg1/d/Q_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  buf_reg_6/genblk1[4].reg1/d/Q_reg_replica_5/Q
                         net (fo=2, routed)           0.234     1.851    mem/ram/Q[0]_repN_5_alias
    RAMB36_X0Y7          RAMB36E1                                     r  mem/ram/RAM_reg_bram_4/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.876     2.036    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  mem/ram/RAM_reg_bram_4/CLKARDCLK
                         clock pessimism             -0.499     1.537    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.692    mem/ram/RAM_reg_bram_4
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_6/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.279%)  route 0.248ns (63.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.567     1.479    buf_reg_6/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  buf_reg_6/genblk1[5].reg1/d/Q_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  buf_reg_6/genblk1[5].reg1/d/Q_reg_replica_4/Q
                         net (fo=9, routed)           0.248     1.868    mem/ram/Q[0]_repN_4_alias_2
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram/RAM_reg_bram_6/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.873     2.033    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram/RAM_reg_bram_6/CLKARDCLK
                         clock pessimism             -0.480     1.553    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.708    mem/ram/RAM_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[14].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_11/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.037%)  route 0.230ns (61.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.591     1.503    buf_reg_6/genblk1[14].reg1/d/clk_IBUF_BUFG
    SLICE_X36Y8          FDRE                                         r  buf_reg_6/genblk1[14].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  buf_reg_6/genblk1[14].reg1/d/Q_reg/Q
                         net (fo=18, routed)          0.230     1.874    mem/ram/Q[14]
    RAMB36_X2Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_11/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.875     2.035    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_11/CLKARDCLK
                         clock pessimism             -0.480     1.555    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     1.710    mem/ram/RAM_reg_bram_11
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[4].reg1/d/Q_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_1/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.579%)  route 0.234ns (62.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.564     1.476    buf_reg_6/genblk1[4].reg1/d/clk_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  buf_reg_6/genblk1[4].reg1/d/Q_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  buf_reg_6/genblk1[4].reg1/d/Q_reg_replica_5/Q
                         net (fo=2, routed)           0.234     1.851    mem/ram/Q[0]_repN_5_alias
    RAMB36_X0Y6          RAMB36E1                                     r  mem/ram/RAM_reg_bram_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.871     2.031    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  mem/ram/RAM_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.499     1.532    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.687    mem/ram/RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y4      mem/ram/RAM_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y6      mem/ram/RAM_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y0      mem/ram/RAM_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y1      mem/ram/RAM_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y6      mem/ram/RAM_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y3      mem/ram/RAM_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y7      mem/ram/RAM_reg_bram_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y5      mem/ram/RAM_reg_bram_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y1      mem/ram/RAM_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y2      mem/ram/RAM_reg_bram_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y12     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.580ns (26.653%)  route 1.596ns (73.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.867     6.664    dispDriver/TMDS_mod10[2]
    SLICE_X25Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.788 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.729     7.517    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.450     9.341    
                         clock uncertainty           -0.066     9.275    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     8.846    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.846    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.580ns (26.653%)  route 1.596ns (73.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.867     6.664    dispDriver/TMDS_mod10[2]
    SLICE_X25Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.788 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.729     7.517    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.450     9.341    
                         clock uncertainty           -0.066     9.275    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     8.846    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.846    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.580ns (26.653%)  route 1.596ns (73.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.867     6.664    dispDriver/TMDS_mod10[2]
    SLICE_X25Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.788 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.729     7.517    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.450     9.341    
                         clock uncertainty           -0.066     9.275    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     8.846    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.846    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.580ns (26.653%)  route 1.596ns (73.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.867     6.664    dispDriver/TMDS_mod10[2]
    SLICE_X25Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.788 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.729     7.517    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.450     9.341    
                         clock uncertainty           -0.066     9.275    
    SLICE_X25Y46         FDRE (Setup_fdre_C_R)       -0.429     8.846    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.846    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.609%)  route 1.877ns (76.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 8.894 - 4.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X25Y45         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.877     7.673    dispDriver/TMDS_shift_load
    SLICE_X26Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.797 r  dispDriver/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     7.797    dispDriver/TMDS_shift_green[0]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.498     8.894    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.391     9.285    
                         clock uncertainty           -0.066     9.219    
    SLICE_X26Y41         FDRE (Setup_fdre_C_D)        0.029     9.248    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.606ns (24.409%)  route 1.877ns (75.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 8.894 - 4.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X25Y45         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.877     7.673    dispDriver/TMDS_shift_load
    SLICE_X26Y41         LUT3 (Prop_lut3_I1_O)        0.150     7.823 r  dispDriver/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     7.823    dispDriver/TMDS_shift_green[1]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.498     8.894    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.391     9.285    
                         clock uncertainty           -0.066     9.219    
    SLICE_X26Y41         FDRE (Setup_fdre_C_D)        0.075     9.294    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.580ns (25.305%)  route 1.712ns (74.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 8.894 - 4.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X25Y45         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.712     7.509    dispDriver/TMDS_shift_load
    SLICE_X26Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.633 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.633    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.498     8.894    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.391     9.285    
                         clock uncertainty           -0.066     9.219    
    SLICE_X26Y41         FDRE (Setup_fdre_C_D)        0.031     9.250    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.610ns (26.270%)  route 1.712ns (73.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 8.894 - 4.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X25Y45         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.712     7.509    dispDriver/TMDS_shift_load
    SLICE_X26Y41         LUT3 (Prop_lut3_I1_O)        0.154     7.663 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     7.663    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.498     8.894    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.391     9.285    
                         clock uncertainty           -0.066     9.219    
    SLICE_X26Y41         FDRE (Setup_fdre_C_D)        0.075     9.294    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.580ns (25.708%)  route 1.676ns (74.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 8.894 - 4.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X25Y45         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.676     7.473    dispDriver/TMDS_shift_load
    SLICE_X26Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.597 r  dispDriver/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     7.597    dispDriver/TMDS_shift_green[5]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.498     8.894    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.391     9.285    
                         clock uncertainty           -0.066     9.219    
    SLICE_X26Y41         FDRE (Setup_fdre_C_D)        0.032     9.251    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          9.251    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.605ns (26.522%)  route 1.676ns (73.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 8.894 - 4.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X25Y45         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.676     7.473    dispDriver/TMDS_shift_load
    SLICE_X26Y41         LUT3 (Prop_lut3_I1_O)        0.149     7.622 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     7.622    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.498     8.894    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.391     9.285    
                         clock uncertainty           -0.066     9.219    
    SLICE_X26Y41         FDRE (Setup_fdre_C_D)        0.075     9.294    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  1.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.095%)  route 0.155ns (44.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.155     1.770    dispDriver/TMDS_mod10[2]
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.049     1.819 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=1, routed)           0.000     1.819    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.828     1.989    dispDriver/clk_TMDS
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X25Y46         FDRE (Hold_fdre_C_D)         0.107     1.581    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.155     1.770    dispDriver/TMDS_mod10[2]
    SLICE_X25Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.815 r  dispDriver/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.815    dispDriver/TMDS_mod10[2]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.828     1.989    dispDriver/clk_TMDS
    SLICE_X25Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X25Y46         FDRE (Hold_fdre_C_D)         0.092     1.566    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.183ns (46.076%)  route 0.214ns (53.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.559     1.473    dispDriver/clk_TMDS
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.214     1.828    dispDriver/TMDS_shift_red__0[7]
    SLICE_X22Y43         LUT3 (Prop_lut3_I2_O)        0.042     1.870 r  dispDriver/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.870    dispDriver/TMDS_shift_red[6]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.828     1.989    dispDriver/clk_TMDS
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.107     1.597    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.226ns (61.823%)  route 0.140ns (38.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  dispDriver/TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.140     1.742    dispDriver/TMDS_shift_blue__0[4]
    SLICE_X23Y44         LUT3 (Prop_lut3_I2_O)        0.098     1.840 r  dispDriver/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.840    dispDriver/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.828     1.989    dispDriver/clk_TMDS
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.092     1.566    dispDriver/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.226ns (61.823%)  route 0.140ns (38.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.559     1.473    dispDriver/clk_TMDS
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  dispDriver/TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.140     1.741    dispDriver/TMDS_shift_red__0[5]
    SLICE_X23Y42         LUT3 (Prop_lut3_I2_O)        0.098     1.839 r  dispDriver/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.839    dispDriver/TMDS_shift_red[4]_i_1_n_0
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.827     1.988    dispDriver/clk_TMDS
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X23Y42         FDRE (Hold_fdre_C_D)         0.092     1.565    dispDriver/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.770%)  route 0.195ns (51.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.195     1.811    dispDriver/TMDS_shift_blue__0[3]
    SLICE_X23Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.856 r  dispDriver/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.856    dispDriver/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.828     1.989    dispDriver/clk_TMDS
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.107     1.581    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.227ns (61.784%)  route 0.140ns (38.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.559     1.473    dispDriver/clk_TMDS
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  dispDriver/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.140     1.742    dispDriver/TMDS_shift_red__0[8]
    SLICE_X23Y42         LUT3 (Prop_lut3_I2_O)        0.099     1.841 r  dispDriver/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.841    dispDriver/TMDS_shift_red[7]_i_1_n_0
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.827     1.988    dispDriver/clk_TMDS
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X23Y42         FDRE (Hold_fdre_C_D)         0.092     1.565    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.183ns (45.894%)  route 0.216ns (54.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.216     1.831    dispDriver/TMDS_shift_blue__0[6]
    SLICE_X23Y44         LUT3 (Prop_lut3_I2_O)        0.042     1.873 r  dispDriver/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.873    dispDriver/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.828     1.989    dispDriver/clk_TMDS
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.107     1.597    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.183ns (45.076%)  route 0.223ns (54.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X25Y45         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.223     1.838    dispDriver/TMDS_shift_load
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.042     1.880 r  dispDriver/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.880    dispDriver/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.828     1.989    dispDriver/clk_TMDS
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.107     1.597    dispDriver/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.227ns (59.030%)  route 0.158ns (40.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.562     1.476    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  dispDriver/TMDS_shift_green_reg[1]/Q
                         net (fo=1, routed)           0.158     1.762    dispDriver/TMDS_shift_green__0[1]
    SLICE_X26Y41         LUT3 (Prop_lut3_I2_O)        0.099     1.861 r  dispDriver/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    dispDriver/TMDS_shift_green[0]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.091     1.567    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X23Y44     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X23Y44     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X23Y44     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X23Y44     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X23Y44     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X23Y44     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y46     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X23Y44     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X23Y44     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       20.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.969ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.801ns  (logic 3.471ns (18.462%)  route 15.330ns (81.538%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.674     5.346    dispDriver/pixclk
    SLICE_X17Y43         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           1.013     6.815    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.939 r  dispDriver/memory_reg_0_127_0_0_i_33/O
                         net (fo=1, routed)           0.000     6.939    dispDriver/memory_reg_0_127_0_0_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.579 r  dispDriver/memory_reg_0_127_0_0_i_18/O[3]
                         net (fo=1, routed)           0.804     8.383    dispDriver/yoffset[5]
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     8.936 r  dispDriver/memory_reg_0_127_0_0_i_9/O[0]
                         net (fo=1217, routed)        8.176    17.112    mem/disMem/memory_reg_1920_2047_7_7/DPRA5
    SLICE_X20Y2          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.411 f  mem/disMem/memory_reg_1920_2047_7_7/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.411    mem/disMem/memory_reg_1920_2047_7_7/DPO1
    SLICE_X20Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    17.625 f  mem/disMem/memory_reg_1920_2047_7_7/F7.DP/O
                         net (fo=1, routed)           1.286    18.911    mem/disMem/memory_reg_1920_2047_7_7_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.297    19.208 f  mem/disMem/genblk1.balance_acc[3]_i_167/O
                         net (fo=1, routed)           0.000    19.208    mem/disMem/genblk1.balance_acc[3]_i_167_n_0
    SLICE_X23Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.425 f  mem/disMem/genblk1.balance_acc_reg[3]_i_78/O
                         net (fo=1, routed)           1.757    21.183    dispDriver/encode_R/genblk1.balance_acc[3]_i_14_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I2_O)        0.299    21.482 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_30/O
                         net (fo=3, routed)           0.815    22.297    dispDriver/encode_R/mem/displayData0[7]
    SLICE_X23Y36         LUT6 (Prop_lut6_I2_O)        0.124    22.421 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_14/O
                         net (fo=2, routed)           1.065    23.486    dispDriver/encode_R/genblk1.balance_acc[3]_i_14_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I0_O)        0.124    23.610 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.412    24.023    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I3_O)        0.124    24.147 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    24.147    dispDriver/encode_R/TMDS0[4]
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.493    44.889    dispDriver/encode_R/pixclk
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism              0.291    45.179    
                         clock uncertainty           -0.094    45.085    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)        0.031    45.116    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         45.116    
                         arrival time                         -24.147    
  -------------------------------------------------------------------
                         slack                                 20.969    

Slack (MET) :             21.367ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.403ns  (logic 3.471ns (18.861%)  route 14.932ns (81.139%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 44.890 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.674     5.346    dispDriver/pixclk
    SLICE_X17Y43         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           1.013     6.815    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.939 r  dispDriver/memory_reg_0_127_0_0_i_33/O
                         net (fo=1, routed)           0.000     6.939    dispDriver/memory_reg_0_127_0_0_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.579 r  dispDriver/memory_reg_0_127_0_0_i_18/O[3]
                         net (fo=1, routed)           0.804     8.383    dispDriver/yoffset[5]
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     8.936 r  dispDriver/memory_reg_0_127_0_0_i_9/O[0]
                         net (fo=1217, routed)        8.176    17.112    mem/disMem/memory_reg_1920_2047_7_7/DPRA5
    SLICE_X20Y2          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.411 r  mem/disMem/memory_reg_1920_2047_7_7/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.411    mem/disMem/memory_reg_1920_2047_7_7/DPO1
    SLICE_X20Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    17.625 r  mem/disMem/memory_reg_1920_2047_7_7/F7.DP/O
                         net (fo=1, routed)           1.286    18.911    mem/disMem/memory_reg_1920_2047_7_7_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.297    19.208 r  mem/disMem/genblk1.balance_acc[3]_i_167/O
                         net (fo=1, routed)           0.000    19.208    mem/disMem/genblk1.balance_acc[3]_i_167_n_0
    SLICE_X23Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.425 r  mem/disMem/genblk1.balance_acc_reg[3]_i_78/O
                         net (fo=1, routed)           1.757    21.183    dispDriver/encode_R/genblk1.balance_acc[3]_i_14_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I2_O)        0.299    21.482 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_30/O
                         net (fo=3, routed)           0.750    22.232    dispDriver/encode_R/mem/displayData0[7]
    SLICE_X22Y39         LUT5 (Prop_lut5_I3_O)        0.124    22.356 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6_comp_4/O
                         net (fo=1, routed)           0.577    22.933    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0_repN_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124    23.057 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.568    23.625    dispDriver/encode_B/CounterX_reg[4]_repN_alias
    SLICE_X23Y43         LUT3 (Prop_lut3_I1_O)        0.124    23.749 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    23.749    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495    44.890    dispDriver/encode_B/pixclk
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.291    45.181    
                         clock uncertainty           -0.094    45.087    
    SLICE_X23Y43         FDRE (Setup_fdre_C_D)        0.029    45.116    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         45.116    
                         arrival time                         -23.749    
  -------------------------------------------------------------------
                         slack                                 21.367    

Slack (MET) :             21.387ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.382ns  (logic 3.471ns (18.883%)  route 14.911ns (81.117%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.674     5.346    dispDriver/pixclk
    SLICE_X17Y43         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           1.013     6.815    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.939 r  dispDriver/memory_reg_0_127_0_0_i_33/O
                         net (fo=1, routed)           0.000     6.939    dispDriver/memory_reg_0_127_0_0_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.579 r  dispDriver/memory_reg_0_127_0_0_i_18/O[3]
                         net (fo=1, routed)           0.804     8.383    dispDriver/yoffset[5]
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     8.936 r  dispDriver/memory_reg_0_127_0_0_i_9/O[0]
                         net (fo=1217, routed)        8.176    17.112    mem/disMem/memory_reg_1920_2047_7_7/DPRA5
    SLICE_X20Y2          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.411 r  mem/disMem/memory_reg_1920_2047_7_7/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.411    mem/disMem/memory_reg_1920_2047_7_7/DPO1
    SLICE_X20Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    17.625 r  mem/disMem/memory_reg_1920_2047_7_7/F7.DP/O
                         net (fo=1, routed)           1.286    18.911    mem/disMem/memory_reg_1920_2047_7_7_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.297    19.208 r  mem/disMem/genblk1.balance_acc[3]_i_167/O
                         net (fo=1, routed)           0.000    19.208    mem/disMem/genblk1.balance_acc[3]_i_167_n_0
    SLICE_X23Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.425 r  mem/disMem/genblk1.balance_acc_reg[3]_i_78/O
                         net (fo=1, routed)           1.757    21.183    dispDriver/encode_R/genblk1.balance_acc[3]_i_14_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I2_O)        0.299    21.482 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_30/O
                         net (fo=3, routed)           0.887    22.369    dispDriver/encode_R/mem/displayData0[7]
    SLICE_X23Y40         LUT5 (Prop_lut5_I3_O)        0.124    22.493 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6_comp_5/O
                         net (fo=1, routed)           0.585    23.078    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0_repN_3
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124    23.202 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_comp_4/O
                         net (fo=2, routed)           0.401    23.603    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X23Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.727 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    23.727    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.493    44.889    dispDriver/encode_G/pixclk
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.291    45.179    
                         clock uncertainty           -0.094    45.085    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)        0.029    45.114    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.114    
                         arrival time                         -23.727    
  -------------------------------------------------------------------
                         slack                                 21.387    

Slack (MET) :             21.404ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.364ns  (logic 3.471ns (18.901%)  route 14.893ns (81.099%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.674     5.346    dispDriver/pixclk
    SLICE_X17Y43         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           1.013     6.815    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.939 r  dispDriver/memory_reg_0_127_0_0_i_33/O
                         net (fo=1, routed)           0.000     6.939    dispDriver/memory_reg_0_127_0_0_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.579 r  dispDriver/memory_reg_0_127_0_0_i_18/O[3]
                         net (fo=1, routed)           0.804     8.383    dispDriver/yoffset[5]
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     8.936 r  dispDriver/memory_reg_0_127_0_0_i_9/O[0]
                         net (fo=1217, routed)        8.176    17.112    mem/disMem/memory_reg_1920_2047_7_7/DPRA5
    SLICE_X20Y2          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.411 r  mem/disMem/memory_reg_1920_2047_7_7/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.411    mem/disMem/memory_reg_1920_2047_7_7/DPO1
    SLICE_X20Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    17.625 r  mem/disMem/memory_reg_1920_2047_7_7/F7.DP/O
                         net (fo=1, routed)           1.286    18.911    mem/disMem/memory_reg_1920_2047_7_7_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.297    19.208 r  mem/disMem/genblk1.balance_acc[3]_i_167/O
                         net (fo=1, routed)           0.000    19.208    mem/disMem/genblk1.balance_acc[3]_i_167_n_0
    SLICE_X23Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.425 r  mem/disMem/genblk1.balance_acc_reg[3]_i_78/O
                         net (fo=1, routed)           1.757    21.183    dispDriver/encode_R/genblk1.balance_acc[3]_i_14_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I2_O)        0.299    21.482 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_30/O
                         net (fo=3, routed)           0.750    22.232    dispDriver/encode_R/mem/displayData0[7]
    SLICE_X22Y39         LUT5 (Prop_lut5_I3_O)        0.124    22.356 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6_comp_4/O
                         net (fo=1, routed)           0.577    22.933    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0_repN_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124    23.057 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.529    23.586    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.124    23.710 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    23.710    dispDriver/encode_R/TMDS0[9]
    SLICE_X23Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.493    44.889    dispDriver/encode_R/pixclk
    SLICE_X23Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                         clock pessimism              0.291    45.179    
                         clock uncertainty           -0.094    45.085    
    SLICE_X23Y39         FDRE (Setup_fdre_C_D)        0.029    45.114    dispDriver/encode_R/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         45.114    
                         arrival time                         -23.710    
  -------------------------------------------------------------------
                         slack                                 21.404    

Slack (MET) :             21.409ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.361ns  (logic 3.471ns (18.904%)  route 14.890ns (81.096%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.674     5.346    dispDriver/pixclk
    SLICE_X17Y43         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           1.013     6.815    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.939 r  dispDriver/memory_reg_0_127_0_0_i_33/O
                         net (fo=1, routed)           0.000     6.939    dispDriver/memory_reg_0_127_0_0_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.579 r  dispDriver/memory_reg_0_127_0_0_i_18/O[3]
                         net (fo=1, routed)           0.804     8.383    dispDriver/yoffset[5]
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     8.936 r  dispDriver/memory_reg_0_127_0_0_i_9/O[0]
                         net (fo=1217, routed)        8.176    17.112    mem/disMem/memory_reg_1920_2047_7_7/DPRA5
    SLICE_X20Y2          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.411 r  mem/disMem/memory_reg_1920_2047_7_7/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.411    mem/disMem/memory_reg_1920_2047_7_7/DPO1
    SLICE_X20Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    17.625 r  mem/disMem/memory_reg_1920_2047_7_7/F7.DP/O
                         net (fo=1, routed)           1.286    18.911    mem/disMem/memory_reg_1920_2047_7_7_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.297    19.208 r  mem/disMem/genblk1.balance_acc[3]_i_167/O
                         net (fo=1, routed)           0.000    19.208    mem/disMem/genblk1.balance_acc[3]_i_167_n_0
    SLICE_X23Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.425 r  mem/disMem/genblk1.balance_acc_reg[3]_i_78/O
                         net (fo=1, routed)           1.757    21.183    dispDriver/encode_R/genblk1.balance_acc[3]_i_14_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I2_O)        0.299    21.482 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_30/O
                         net (fo=3, routed)           0.750    22.232    dispDriver/encode_R/mem/displayData0[7]
    SLICE_X22Y39         LUT5 (Prop_lut5_I3_O)        0.124    22.356 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6_comp_4/O
                         net (fo=1, routed)           0.577    22.933    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0_repN_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124    23.057 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.526    23.583    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X23Y39         LUT6 (Prop_lut6_I4_O)        0.124    23.707 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    23.707    dispDriver/encode_R/TMDS0[0]
    SLICE_X23Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.493    44.889    dispDriver/encode_R/pixclk
    SLICE_X23Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism              0.291    45.179    
                         clock uncertainty           -0.094    45.085    
    SLICE_X23Y39         FDRE (Setup_fdre_C_D)        0.031    45.116    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         45.116    
                         arrival time                         -23.707    
  -------------------------------------------------------------------
                         slack                                 21.409    

Slack (MET) :             21.419ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.397ns  (logic 3.465ns (18.835%)  route 14.932ns (81.165%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 44.890 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.674     5.346    dispDriver/pixclk
    SLICE_X17Y43         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           1.013     6.815    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.939 r  dispDriver/memory_reg_0_127_0_0_i_33/O
                         net (fo=1, routed)           0.000     6.939    dispDriver/memory_reg_0_127_0_0_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.579 r  dispDriver/memory_reg_0_127_0_0_i_18/O[3]
                         net (fo=1, routed)           0.804     8.383    dispDriver/yoffset[5]
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     8.936 r  dispDriver/memory_reg_0_127_0_0_i_9/O[0]
                         net (fo=1217, routed)        8.176    17.112    mem/disMem/memory_reg_1920_2047_7_7/DPRA5
    SLICE_X20Y2          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.411 r  mem/disMem/memory_reg_1920_2047_7_7/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.411    mem/disMem/memory_reg_1920_2047_7_7/DPO1
    SLICE_X20Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    17.625 r  mem/disMem/memory_reg_1920_2047_7_7/F7.DP/O
                         net (fo=1, routed)           1.286    18.911    mem/disMem/memory_reg_1920_2047_7_7_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.297    19.208 r  mem/disMem/genblk1.balance_acc[3]_i_167/O
                         net (fo=1, routed)           0.000    19.208    mem/disMem/genblk1.balance_acc[3]_i_167_n_0
    SLICE_X23Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.425 r  mem/disMem/genblk1.balance_acc_reg[3]_i_78/O
                         net (fo=1, routed)           1.757    21.183    dispDriver/encode_R/genblk1.balance_acc[3]_i_14_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I2_O)        0.299    21.482 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_30/O
                         net (fo=3, routed)           0.750    22.232    dispDriver/encode_R/mem/displayData0[7]
    SLICE_X22Y39         LUT5 (Prop_lut5_I3_O)        0.124    22.356 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6_comp_4/O
                         net (fo=1, routed)           0.577    22.933    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0_repN_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124    23.057 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.568    23.625    dispDriver/encode_B/CounterX_reg[4]_repN_alias
    SLICE_X23Y43         LUT3 (Prop_lut3_I1_O)        0.118    23.743 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    23.743    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495    44.890    dispDriver/encode_B/pixclk
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism              0.291    45.181    
                         clock uncertainty           -0.094    45.087    
    SLICE_X23Y43         FDRE (Setup_fdre_C_D)        0.075    45.162    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         45.162    
                         arrival time                         -23.743    
  -------------------------------------------------------------------
                         slack                                 21.419    

Slack (MET) :             21.439ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.376ns  (logic 3.465ns (18.857%)  route 14.911ns (81.143%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.674     5.346    dispDriver/pixclk
    SLICE_X17Y43         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           1.013     6.815    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.939 r  dispDriver/memory_reg_0_127_0_0_i_33/O
                         net (fo=1, routed)           0.000     6.939    dispDriver/memory_reg_0_127_0_0_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.579 r  dispDriver/memory_reg_0_127_0_0_i_18/O[3]
                         net (fo=1, routed)           0.804     8.383    dispDriver/yoffset[5]
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     8.936 r  dispDriver/memory_reg_0_127_0_0_i_9/O[0]
                         net (fo=1217, routed)        8.176    17.112    mem/disMem/memory_reg_1920_2047_7_7/DPRA5
    SLICE_X20Y2          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.411 r  mem/disMem/memory_reg_1920_2047_7_7/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.411    mem/disMem/memory_reg_1920_2047_7_7/DPO1
    SLICE_X20Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    17.625 r  mem/disMem/memory_reg_1920_2047_7_7/F7.DP/O
                         net (fo=1, routed)           1.286    18.911    mem/disMem/memory_reg_1920_2047_7_7_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.297    19.208 r  mem/disMem/genblk1.balance_acc[3]_i_167/O
                         net (fo=1, routed)           0.000    19.208    mem/disMem/genblk1.balance_acc[3]_i_167_n_0
    SLICE_X23Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.425 r  mem/disMem/genblk1.balance_acc_reg[3]_i_78/O
                         net (fo=1, routed)           1.757    21.183    dispDriver/encode_R/genblk1.balance_acc[3]_i_14_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I2_O)        0.299    21.482 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_30/O
                         net (fo=3, routed)           0.887    22.369    dispDriver/encode_R/mem/displayData0[7]
    SLICE_X23Y40         LUT5 (Prop_lut5_I3_O)        0.124    22.493 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6_comp_5/O
                         net (fo=1, routed)           0.585    23.078    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0_repN_3
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124    23.202 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_comp_4/O
                         net (fo=2, routed)           0.401    23.603    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X23Y40         LUT3 (Prop_lut3_I1_O)        0.118    23.721 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    23.721    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.493    44.889    dispDriver/encode_G/pixclk
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.291    45.179    
                         clock uncertainty           -0.094    45.085    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)        0.075    45.160    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.160    
                         arrival time                         -23.721    
  -------------------------------------------------------------------
                         slack                                 21.439    

Slack (MET) :             21.451ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.319ns  (logic 3.471ns (18.947%)  route 14.848ns (81.053%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.674     5.346    dispDriver/pixclk
    SLICE_X17Y43         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           1.013     6.815    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.939 r  dispDriver/memory_reg_0_127_0_0_i_33/O
                         net (fo=1, routed)           0.000     6.939    dispDriver/memory_reg_0_127_0_0_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.579 r  dispDriver/memory_reg_0_127_0_0_i_18/O[3]
                         net (fo=1, routed)           0.804     8.383    dispDriver/yoffset[5]
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     8.936 r  dispDriver/memory_reg_0_127_0_0_i_9/O[0]
                         net (fo=1217, routed)        8.176    17.112    mem/disMem/memory_reg_1920_2047_7_7/DPRA5
    SLICE_X20Y2          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.411 r  mem/disMem/memory_reg_1920_2047_7_7/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.411    mem/disMem/memory_reg_1920_2047_7_7/DPO1
    SLICE_X20Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    17.625 r  mem/disMem/memory_reg_1920_2047_7_7/F7.DP/O
                         net (fo=1, routed)           1.286    18.911    mem/disMem/memory_reg_1920_2047_7_7_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.297    19.208 r  mem/disMem/genblk1.balance_acc[3]_i_167/O
                         net (fo=1, routed)           0.000    19.208    mem/disMem/genblk1.balance_acc[3]_i_167_n_0
    SLICE_X23Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.425 r  mem/disMem/genblk1.balance_acc_reg[3]_i_78/O
                         net (fo=1, routed)           1.757    21.183    dispDriver/encode_R/genblk1.balance_acc[3]_i_14_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I2_O)        0.299    21.482 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_30/O
                         net (fo=3, routed)           0.750    22.232    dispDriver/encode_R/mem/displayData0[7]
    SLICE_X22Y39         LUT5 (Prop_lut5_I3_O)        0.124    22.356 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6_comp_4/O
                         net (fo=1, routed)           0.577    22.933    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0_repN_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124    23.057 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.484    23.541    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X22Y40         LUT6 (Prop_lut6_I0_O)        0.124    23.665 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    23.665    dispDriver/encode_R/TMDS0[3]
    SLICE_X22Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.493    44.889    dispDriver/encode_R/pixclk
    SLICE_X22Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.291    45.179    
                         clock uncertainty           -0.094    45.085    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.031    45.116    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         45.116    
                         arrival time                         -23.665    
  -------------------------------------------------------------------
                         slack                                 21.451    

Slack (MET) :             21.483ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.285ns  (logic 3.471ns (18.983%)  route 14.814ns (81.017%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.674     5.346    dispDriver/pixclk
    SLICE_X17Y43         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           1.013     6.815    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.939 r  dispDriver/memory_reg_0_127_0_0_i_33/O
                         net (fo=1, routed)           0.000     6.939    dispDriver/memory_reg_0_127_0_0_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.579 r  dispDriver/memory_reg_0_127_0_0_i_18/O[3]
                         net (fo=1, routed)           0.804     8.383    dispDriver/yoffset[5]
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     8.936 r  dispDriver/memory_reg_0_127_0_0_i_9/O[0]
                         net (fo=1217, routed)        8.176    17.112    mem/disMem/memory_reg_1920_2047_7_7/DPRA5
    SLICE_X20Y2          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.411 r  mem/disMem/memory_reg_1920_2047_7_7/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.411    mem/disMem/memory_reg_1920_2047_7_7/DPO1
    SLICE_X20Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    17.625 r  mem/disMem/memory_reg_1920_2047_7_7/F7.DP/O
                         net (fo=1, routed)           1.286    18.911    mem/disMem/memory_reg_1920_2047_7_7_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.297    19.208 r  mem/disMem/genblk1.balance_acc[3]_i_167/O
                         net (fo=1, routed)           0.000    19.208    mem/disMem/genblk1.balance_acc[3]_i_167_n_0
    SLICE_X23Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.425 r  mem/disMem/genblk1.balance_acc_reg[3]_i_78/O
                         net (fo=1, routed)           1.757    21.183    dispDriver/encode_R/genblk1.balance_acc[3]_i_14_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I2_O)        0.299    21.482 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_30/O
                         net (fo=3, routed)           0.750    22.232    dispDriver/encode_R/mem/displayData0[7]
    SLICE_X22Y39         LUT5 (Prop_lut5_I3_O)        0.124    22.356 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6_comp_4/O
                         net (fo=1, routed)           0.577    22.933    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0_repN_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124    23.057 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.450    23.507    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X22Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.631 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    23.631    dispDriver/encode_R/TMDS0[2]
    SLICE_X22Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.493    44.889    dispDriver/encode_R/pixclk
    SLICE_X22Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.291    45.179    
                         clock uncertainty           -0.094    45.085    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.029    45.114    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.114    
                         arrival time                         -23.631    
  -------------------------------------------------------------------
                         slack                                 21.483    

Slack (MET) :             21.487ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.285ns  (logic 3.471ns (18.983%)  route 14.814ns (81.017%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.674     5.346    dispDriver/pixclk
    SLICE_X17Y43         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           1.013     6.815    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.939 r  dispDriver/memory_reg_0_127_0_0_i_33/O
                         net (fo=1, routed)           0.000     6.939    dispDriver/memory_reg_0_127_0_0_i_33_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.579 r  dispDriver/memory_reg_0_127_0_0_i_18/O[3]
                         net (fo=1, routed)           0.804     8.383    dispDriver/yoffset[5]
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     8.936 r  dispDriver/memory_reg_0_127_0_0_i_9/O[0]
                         net (fo=1217, routed)        8.176    17.112    mem/disMem/memory_reg_1920_2047_7_7/DPRA5
    SLICE_X20Y2          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.411 r  mem/disMem/memory_reg_1920_2047_7_7/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.411    mem/disMem/memory_reg_1920_2047_7_7/DPO1
    SLICE_X20Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    17.625 r  mem/disMem/memory_reg_1920_2047_7_7/F7.DP/O
                         net (fo=1, routed)           1.286    18.911    mem/disMem/memory_reg_1920_2047_7_7_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I0_O)        0.297    19.208 r  mem/disMem/genblk1.balance_acc[3]_i_167/O
                         net (fo=1, routed)           0.000    19.208    mem/disMem/genblk1.balance_acc[3]_i_167_n_0
    SLICE_X23Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.425 r  mem/disMem/genblk1.balance_acc_reg[3]_i_78/O
                         net (fo=1, routed)           1.757    21.183    dispDriver/encode_R/genblk1.balance_acc[3]_i_14_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I2_O)        0.299    21.482 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_30/O
                         net (fo=3, routed)           0.750    22.232    dispDriver/encode_R/mem/displayData0[7]
    SLICE_X22Y39         LUT5 (Prop_lut5_I3_O)        0.124    22.356 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6_comp_4/O
                         net (fo=1, routed)           0.577    22.933    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0_repN_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124    23.057 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.450    23.506    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X23Y41         LUT4 (Prop_lut4_I0_O)        0.124    23.630 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    23.630    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.494    44.889    dispDriver/encode_R/pixclk
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                         clock pessimism              0.291    45.180    
                         clock uncertainty           -0.094    45.086    
    SLICE_X23Y41         FDRE (Setup_fdre_C_D)        0.031    45.117    dispDriver/encode_R/genblk1.balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         45.117    
                         arrival time                         -23.630    
  -------------------------------------------------------------------
                         slack                                 21.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dispDriver/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.098%)  route 0.256ns (57.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X19Y41         FDRE                                         r  dispDriver/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  dispDriver/DrawArea_reg/Q
                         net (fo=19, routed)          0.256     1.873    dispDriver/encode_B/DrawArea
    SLICE_X23Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.918 r  dispDriver/encode_B/genblk1.TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    dispDriver/encode_B/genblk1.TMDS[0]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.828     1.989    dispDriver/encode_B/pixclk
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[0]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.092     1.830    dispDriver/encode_B/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dispDriver/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.183ns (36.694%)  route 0.316ns (63.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X19Y42         FDRE                                         r  dispDriver/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/vSync_reg/Q
                         net (fo=1, routed)           0.316     1.933    dispDriver/encode_B/CD[1]
    SLICE_X23Y43         LUT3 (Prop_lut3_I1_O)        0.042     1.975 r  dispDriver/encode_B/genblk1.TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000     1.975    dispDriver/encode_B/genblk1.TMDS[9]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.828     1.989    dispDriver/encode_B/pixclk
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.107     1.845    dispDriver/encode_B/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dispDriver/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.187ns (37.450%)  route 0.312ns (62.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X19Y41         FDRE                                         r  dispDriver/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/DrawArea_reg/Q
                         net (fo=19, routed)          0.312     1.930    dispDriver/encode_G/DrawArea
    SLICE_X23Y40         LUT3 (Prop_lut3_I0_O)        0.046     1.976 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     1.976    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/encode_G/pixclk
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism             -0.252     1.737    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.107     1.844    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dispDriver/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.187ns (36.773%)  route 0.322ns (63.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X19Y41         FDRE                                         r  dispDriver/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/hSync_reg/Q
                         net (fo=7, routed)           0.322     1.939    dispDriver/encode_B/CD[0]
    SLICE_X23Y43         LUT3 (Prop_lut3_I2_O)        0.046     1.985 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     1.985    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.828     1.989    dispDriver/encode_B/pixclk
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.107     1.845    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dispDriver/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.325%)  route 0.312ns (62.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X19Y41         FDRE                                         r  dispDriver/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  dispDriver/DrawArea_reg/Q
                         net (fo=19, routed)          0.312     1.930    dispDriver/encode_G/DrawArea
    SLICE_X23Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.975 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.975    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/encode_G/pixclk
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism             -0.252     1.737    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.091     1.828    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dispDriver/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.187%)  route 0.314ns (62.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X19Y41         FDRE                                         r  dispDriver/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/DrawArea_reg/Q
                         net (fo=19, routed)          0.314     1.931    dispDriver/encode_R/DrawArea
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.976 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.976    dispDriver/encode_R/TMDS0[3]
    SLICE_X22Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/encode_R/pixclk
    SLICE_X22Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism             -0.252     1.737    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.092     1.829    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dispDriver/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.649%)  route 0.322ns (63.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X19Y41         FDRE                                         r  dispDriver/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/hSync_reg/Q
                         net (fo=7, routed)           0.322     1.939    dispDriver/encode_B/CD[0]
    SLICE_X23Y43         LUT3 (Prop_lut3_I2_O)        0.045     1.984 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.984    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.828     1.989    dispDriver/encode_B/pixclk
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.091     1.829    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dispDriver/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.514%)  route 0.323ns (63.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X19Y41         FDRE                                         r  dispDriver/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  dispDriver/DrawArea_reg/Q
                         net (fo=19, routed)          0.323     1.941    dispDriver/encode_R/DrawArea
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.986 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.986    dispDriver/encode_R/TMDS0[2]
    SLICE_X22Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/encode_R/pixclk
    SLICE_X22Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism             -0.252     1.737    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.091     1.828    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.378%)  route 0.078ns (29.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X18Y42         FDRE                                         r  dispDriver/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  dispDriver/CounterY_reg[2]/Q
                         net (fo=8, routed)           0.078     1.695    dispDriver/CounterY_reg_n_0_[2]
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.740 r  dispDriver/vSync_i_1/O
                         net (fo=1, routed)           0.000     1.740    dispDriver/vSync0
    SLICE_X19Y42         FDRE                                         r  dispDriver/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.830     1.991    dispDriver/pixclk
    SLICE_X19Y42         FDRE                                         r  dispDriver/vSync_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X19Y42         FDRE (Hold_fdre_C_D)         0.091     1.580    dispDriver/vSync_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dispDriver/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.768%)  route 0.365ns (66.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X19Y41         FDRE                                         r  dispDriver/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/DrawArea_reg/Q
                         net (fo=19, routed)          0.365     1.982    dispDriver/encode_B/DrawArea
    SLICE_X23Y43         LUT2 (Prop_lut2_I1_O)        0.045     2.027 r  dispDriver/encode_B/genblk1.TMDS[3]_i_1/O
                         net (fo=1, routed)           0.000     2.027    dispDriver/encode_B/genblk1.TMDS[3]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.828     1.989    dispDriver/encode_B/pixclk
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[3]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.092     1.830    dispDriver/encode_B/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y41     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y41     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y41     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y36     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y34     dispDriver/CounterX_reg[-1111111111]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y39      dispDriver/CounterX_reg[-1111111111]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y36      dispDriver/CounterX_reg[-1111111111]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y37     dispDriver/CounterX_reg[-1111111111]_rep__10/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y41     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y41     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y41     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y41     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y41     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y41     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y36     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y36     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y34     dispDriver/CounterX_reg[-1111111111]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y34     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y41     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y41     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y41     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y41     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y41     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y41     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y36     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y36     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y34     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y34     dispDriver/CounterX_reg[-1111111111]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        0.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.609ns (21.296%)  route 2.251ns (78.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/encode_R/pixclk
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  dispDriver/encode_R/genblk1.TMDS_reg[5]/Q
                         net (fo=2, routed)           2.251     8.045    dispDriver/TMDS[5]
    SLICE_X23Y42         LUT3 (Prop_lut3_I0_O)        0.153     8.198 r  dispDriver/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     8.198    dispDriver/TMDS_shift_red[5]_i_1_n_0
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.494     8.889    dispDriver/clk_TMDS
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.106     8.995    
                         clock uncertainty           -0.214     8.781    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)        0.075     8.856    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.718ns (25.858%)  route 2.059ns (74.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.671     5.343    dispDriver/encode_G/pixclk
    SLICE_X26Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.419     5.762 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           2.059     7.820    dispDriver/encode_G_n_1
    SLICE_X23Y42         LUT2 (Prop_lut2_I1_O)        0.299     8.119 r  dispDriver/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     8.119    dispDriver/TMDS_shift_green[9]_i_1_n_0
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.494     8.889    dispDriver/clk_TMDS
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.106     8.995    
                         clock uncertainty           -0.214     8.781    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)        0.031     8.812    dispDriver/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.580ns (21.802%)  route 2.080ns (78.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/encode_R/pixclk
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  dispDriver/encode_R/genblk1.TMDS_reg[5]/Q
                         net (fo=2, routed)           2.080     7.875    dispDriver/TMDS[5]
    SLICE_X23Y42         LUT3 (Prop_lut3_I0_O)        0.124     7.999 r  dispDriver/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     7.999    dispDriver/TMDS_shift_red[7]_i_1_n_0
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.494     8.889    dispDriver/clk_TMDS
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.106     8.995    
                         clock uncertainty           -0.214     8.781    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)        0.032     8.813    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.715ns (30.141%)  route 1.657ns (69.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.669     5.341    dispDriver/encode_B/pixclk
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.419     5.760 r  dispDriver/encode_B/genblk1.TMDS_reg[6]/Q
                         net (fo=1, routed)           1.657     7.417    dispDriver/encode_B_n_2
    SLICE_X22Y43         LUT3 (Prop_lut3_I0_O)        0.296     7.713 r  dispDriver/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     7.713    dispDriver/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.106     8.996    
                         clock uncertainty           -0.214     8.782    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)        0.029     8.811    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.580ns (24.539%)  route 1.784ns (75.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.669     5.341    dispDriver/encode_B/pixclk
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/encode_B/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           1.784     7.580    dispDriver/encode_B_n_3
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  dispDriver/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     7.704    dispDriver/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.106     8.996    
                         clock uncertainty           -0.214     8.782    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)        0.031     8.813    dispDriver/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.580ns (25.053%)  route 1.735ns (74.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/encode_R/pixclk
    SLICE_X23Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.735     7.530    dispDriver/TMDS[0]
    SLICE_X22Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.654 r  dispDriver/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     7.654    dispDriver/TMDS_shift_red[0]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.106     8.996    
                         clock uncertainty           -0.214     8.782    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)        0.031     8.813    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.610ns (26.012%)  route 1.735ns (73.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/encode_R/pixclk
    SLICE_X23Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.735     7.530    dispDriver/TMDS[0]
    SLICE_X22Y43         LUT3 (Prop_lut3_I0_O)        0.154     7.684 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     7.684    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.106     8.996    
                         clock uncertainty           -0.214     8.782    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)        0.075     8.857    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.580ns (25.279%)  route 1.714ns (74.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.668     5.340    dispDriver/encode_R/pixclk
    SLICE_X25Y42         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           1.714     7.510    dispDriver/TMDS[8]
    SLICE_X23Y42         LUT3 (Prop_lut3_I0_O)        0.124     7.634 r  dispDriver/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     7.634    dispDriver/TMDS_shift_green[8]_i_1_n_0
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.494     8.889    dispDriver/clk_TMDS
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.106     8.995    
                         clock uncertainty           -0.214     8.781    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)        0.029     8.810    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.580ns (25.398%)  route 1.704ns (74.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/encode_R/pixclk
    SLICE_X22Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  dispDriver/encode_R/genblk1.TMDS_reg[2]/Q
                         net (fo=2, routed)           1.704     7.498    dispDriver/TMDS[2]
    SLICE_X22Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.622 r  dispDriver/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     7.622    dispDriver/TMDS_shift_red[2]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.106     8.996    
                         clock uncertainty           -0.214     8.782    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)        0.032     8.814    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.608ns (26.180%)  route 1.714ns (73.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.668     5.340    dispDriver/encode_R/pixclk
    SLICE_X25Y42         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           1.714     7.510    dispDriver/TMDS[8]
    SLICE_X23Y42         LUT3 (Prop_lut3_I0_O)        0.152     7.662 r  dispDriver/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     7.662    dispDriver/TMDS_shift_red[8]_i_1_n_0
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.494     8.889    dispDriver/clk_TMDS
    SLICE_X23Y42         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.106     8.995    
                         clock uncertainty           -0.214     8.781    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)        0.075     8.856    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                  1.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.224ns (28.506%)  route 0.562ns (71.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.560     1.474    dispDriver/encode_B/pixclk
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  dispDriver/encode_B/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           0.562     2.164    dispDriver/encode_B_n_0
    SLICE_X22Y43         LUT2 (Prop_lut2_I1_O)        0.096     2.260 r  dispDriver/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     2.260    dispDriver/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.828     1.989    dispDriver/clk_TMDS
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism             -0.198     1.792    
                         clock uncertainty            0.214     2.006    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.107     2.113    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.183ns (23.034%)  route 0.611ns (76.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/encode_G/pixclk
    SLICE_X26Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.611     2.229    dispDriver/encode_G_n_4
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.042     2.271 r  dispDriver/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.271    dispDriver/TMDS_shift_green[1]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.214     2.008    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.107     2.115    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.227ns (28.421%)  route 0.572ns (71.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/encode_G/pixclk
    SLICE_X26Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           0.572     2.176    dispDriver/encode_G_n_1
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.099     2.275 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     2.275    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.214     2.008    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.107     2.115    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.183ns (22.688%)  route 0.624ns (77.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/encode_G/pixclk
    SLICE_X26Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           0.624     2.241    dispDriver/encode_G_n_2
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.042     2.283 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     2.283    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.214     2.008    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.107     2.115    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.184ns (22.666%)  route 0.628ns (77.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/encode_G/pixclk
    SLICE_X26Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           0.628     2.245    dispDriver/encode_G_n_2
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.043     2.288 r  dispDriver/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.288    dispDriver/TMDS_shift_green[3]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.214     2.008    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.107     2.115    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/encode_G/pixclk
    SLICE_X26Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.611     2.229    dispDriver/encode_G_n_4
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.045     2.274 r  dispDriver/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.274    dispDriver/TMDS_shift_green[0]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.214     2.008    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.091     2.099    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.227ns (28.421%)  route 0.572ns (71.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/encode_G/pixclk
    SLICE_X26Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           0.572     2.176    dispDriver/encode_G_n_1
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.099     2.275 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     2.275    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.214     2.008    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.092     2.100    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.186%)  route 0.616ns (76.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/encode_G/pixclk
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/encode_G/genblk1.TMDS_reg[2]/Q
                         net (fo=1, routed)           0.616     2.230    dispDriver/encode_G_n_3
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.045     2.275 r  dispDriver/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.275    dispDriver/TMDS_shift_green[2]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.214     2.008    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.092     2.100    dispDriver/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.227ns (27.953%)  route 0.585ns (72.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/encode_G/pixclk
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  dispDriver/encode_G/genblk1.TMDS_reg[5]/Q
                         net (fo=1, routed)           0.585     2.186    dispDriver/encode_G_n_0
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.099     2.285 r  dispDriver/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     2.285    dispDriver/TMDS_shift_green[5]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.214     2.008    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.092     2.100    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.228ns (26.862%)  route 0.621ns (73.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.560     1.474    dispDriver/encode_B/pixclk
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  dispDriver/encode_B/genblk1.TMDS_reg[7]/Q
                         net (fo=1, routed)           0.621     2.223    dispDriver/encode_B_n_1
    SLICE_X22Y43         LUT3 (Prop_lut3_I0_O)        0.100     2.323 r  dispDriver/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.323    dispDriver/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.828     1.989    dispDriver/clk_TMDS
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.198     1.792    
                         clock uncertainty            0.214     2.006    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.107     2.113    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  MMCM_pix_clock

Setup :           14  Failing Endpoints,  Worst Slack       -1.034ns,  Total Violation      -12.054ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.947ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.034ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.671ns  (logic 2.977ns (34.333%)  route 5.694ns (65.666%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 44.890 - 40.000 ) 
    Source Clock Delay      (SCD):    5.353ns = ( 37.353 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.684    37.353    mem/disMem/memory_reg_256_383_20_20/WCLK
    SLICE_X6Y4           RAMD64E                                      r  mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.670 f  mem/disMem/memory_reg_256_383_20_20/DP.LOW/O
                         net (fo=1, routed)           0.000    38.670    mem/disMem/memory_reg_256_383_20_20/DPO0
    SLICE_X6Y4           MUXF7 (Prop_muxf7_I0_O)      0.209    38.879 f  mem/disMem/memory_reg_256_383_20_20/F7.DP/O
                         net (fo=1, routed)           1.306    40.185    mem/disMem/memory_reg_256_383_20_20_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.297    40.482 f  mem/disMem/genblk1.balance_acc[3]_i_291/O
                         net (fo=1, routed)           0.000    40.482    mem/disMem/genblk1.balance_acc[3]_i_291_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    40.720 f  mem/disMem/genblk1.balance_acc_reg[3]_i_219/O
                         net (fo=1, routed)           0.000    40.720    mem/disMem/genblk1.balance_acc_reg[3]_i_219_n_0
    SLICE_X11Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    40.824 f  mem/disMem/genblk1.balance_acc_reg[3]_i_140/O
                         net (fo=1, routed)           0.991    41.815    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_2
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.316    42.131 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_64/O
                         net (fo=1, routed)           0.497    42.628    dispDriver/encode_R/genblk1.balance_acc[3]_i_64_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124    42.752 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_25/O
                         net (fo=1, routed)           0.567    43.319    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    43.443 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=3, routed)           1.764    45.207    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    45.331 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.568    45.900    dispDriver/encode_B/CounterX_reg[4]_repN_alias
    SLICE_X23Y43         LUT3 (Prop_lut3_I1_O)        0.124    46.024 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    46.024    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495    44.890    dispDriver/encode_B/pixclk
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.277    45.167    
                         clock uncertainty           -0.207    44.961    
    SLICE_X23Y43         FDRE (Setup_fdre_C_D)        0.029    44.990    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         44.990    
                         arrival time                         -46.024    
  -------------------------------------------------------------------
                         slack                                 -1.034    

Slack (VIOLATED) :        -0.997ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.632ns  (logic 2.977ns (34.488%)  route 5.655ns (65.512%))
  Logic Levels:           9  (LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.353ns = ( 37.353 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.684    37.353    mem/disMem/memory_reg_256_383_20_20/WCLK
    SLICE_X6Y4           RAMD64E                                      r  mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.670 r  mem/disMem/memory_reg_256_383_20_20/DP.LOW/O
                         net (fo=1, routed)           0.000    38.670    mem/disMem/memory_reg_256_383_20_20/DPO0
    SLICE_X6Y4           MUXF7 (Prop_muxf7_I0_O)      0.209    38.879 r  mem/disMem/memory_reg_256_383_20_20/F7.DP/O
                         net (fo=1, routed)           1.306    40.185    mem/disMem/memory_reg_256_383_20_20_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.297    40.482 r  mem/disMem/genblk1.balance_acc[3]_i_291/O
                         net (fo=1, routed)           0.000    40.482    mem/disMem/genblk1.balance_acc[3]_i_291_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    40.720 r  mem/disMem/genblk1.balance_acc_reg[3]_i_219/O
                         net (fo=1, routed)           0.000    40.720    mem/disMem/genblk1.balance_acc_reg[3]_i_219_n_0
    SLICE_X11Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    40.824 r  mem/disMem/genblk1.balance_acc_reg[3]_i_140/O
                         net (fo=1, routed)           0.991    41.815    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_2
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.316    42.131 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_64/O
                         net (fo=1, routed)           0.497    42.628    dispDriver/encode_R/genblk1.balance_acc[3]_i_64_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124    42.752 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_25/O
                         net (fo=1, routed)           0.567    43.319    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    43.443 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=3, routed)           1.764    45.207    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    45.331 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.529    45.861    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.124    45.985 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    45.985    dispDriver/encode_R/TMDS0[9]
    SLICE_X23Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.493    44.889    dispDriver/encode_R/pixclk
    SLICE_X23Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                         clock pessimism              0.277    45.165    
                         clock uncertainty           -0.207    44.959    
    SLICE_X23Y39         FDRE (Setup_fdre_C_D)        0.029    44.988    dispDriver/encode_R/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         44.988    
                         arrival time                         -45.985    
  -------------------------------------------------------------------
                         slack                                 -0.997    

Slack (VIOLATED) :        -0.992ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.629ns  (logic 2.977ns (34.500%)  route 5.652ns (65.500%))
  Logic Levels:           9  (LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.353ns = ( 37.353 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.684    37.353    mem/disMem/memory_reg_256_383_20_20/WCLK
    SLICE_X6Y4           RAMD64E                                      r  mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.670 f  mem/disMem/memory_reg_256_383_20_20/DP.LOW/O
                         net (fo=1, routed)           0.000    38.670    mem/disMem/memory_reg_256_383_20_20/DPO0
    SLICE_X6Y4           MUXF7 (Prop_muxf7_I0_O)      0.209    38.879 f  mem/disMem/memory_reg_256_383_20_20/F7.DP/O
                         net (fo=1, routed)           1.306    40.185    mem/disMem/memory_reg_256_383_20_20_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.297    40.482 f  mem/disMem/genblk1.balance_acc[3]_i_291/O
                         net (fo=1, routed)           0.000    40.482    mem/disMem/genblk1.balance_acc[3]_i_291_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    40.720 f  mem/disMem/genblk1.balance_acc_reg[3]_i_219/O
                         net (fo=1, routed)           0.000    40.720    mem/disMem/genblk1.balance_acc_reg[3]_i_219_n_0
    SLICE_X11Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    40.824 f  mem/disMem/genblk1.balance_acc_reg[3]_i_140/O
                         net (fo=1, routed)           0.991    41.815    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_2
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.316    42.131 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_64/O
                         net (fo=1, routed)           0.497    42.628    dispDriver/encode_R/genblk1.balance_acc[3]_i_64_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124    42.752 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_25/O
                         net (fo=1, routed)           0.567    43.319    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    43.443 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=3, routed)           1.764    45.207    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    45.331 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.526    45.858    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X23Y39         LUT6 (Prop_lut6_I4_O)        0.124    45.982 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    45.982    dispDriver/encode_R/TMDS0[0]
    SLICE_X23Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.493    44.889    dispDriver/encode_R/pixclk
    SLICE_X23Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism              0.277    45.165    
                         clock uncertainty           -0.207    44.959    
    SLICE_X23Y39         FDRE (Setup_fdre_C_D)        0.031    44.990    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         44.990    
                         arrival time                         -45.982    
  -------------------------------------------------------------------
                         slack                                 -0.992    

Slack (VIOLATED) :        -0.982ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.665ns  (logic 2.971ns (34.288%)  route 5.694ns (65.712%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 44.890 - 40.000 ) 
    Source Clock Delay      (SCD):    5.353ns = ( 37.353 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.684    37.353    mem/disMem/memory_reg_256_383_20_20/WCLK
    SLICE_X6Y4           RAMD64E                                      r  mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.670 r  mem/disMem/memory_reg_256_383_20_20/DP.LOW/O
                         net (fo=1, routed)           0.000    38.670    mem/disMem/memory_reg_256_383_20_20/DPO0
    SLICE_X6Y4           MUXF7 (Prop_muxf7_I0_O)      0.209    38.879 r  mem/disMem/memory_reg_256_383_20_20/F7.DP/O
                         net (fo=1, routed)           1.306    40.185    mem/disMem/memory_reg_256_383_20_20_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.297    40.482 r  mem/disMem/genblk1.balance_acc[3]_i_291/O
                         net (fo=1, routed)           0.000    40.482    mem/disMem/genblk1.balance_acc[3]_i_291_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    40.720 r  mem/disMem/genblk1.balance_acc_reg[3]_i_219/O
                         net (fo=1, routed)           0.000    40.720    mem/disMem/genblk1.balance_acc_reg[3]_i_219_n_0
    SLICE_X11Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    40.824 r  mem/disMem/genblk1.balance_acc_reg[3]_i_140/O
                         net (fo=1, routed)           0.991    41.815    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_2
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.316    42.131 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_64/O
                         net (fo=1, routed)           0.497    42.628    dispDriver/encode_R/genblk1.balance_acc[3]_i_64_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124    42.752 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_25/O
                         net (fo=1, routed)           0.567    43.319    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    43.443 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=3, routed)           1.764    45.207    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    45.331 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.568    45.900    dispDriver/encode_B/CounterX_reg[4]_repN_alias
    SLICE_X23Y43         LUT3 (Prop_lut3_I1_O)        0.118    46.018 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    46.018    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495    44.890    dispDriver/encode_B/pixclk
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism              0.277    45.167    
                         clock uncertainty           -0.207    44.961    
    SLICE_X23Y43         FDRE (Setup_fdre_C_D)        0.075    45.036    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         45.036    
                         arrival time                         -46.018    
  -------------------------------------------------------------------
                         slack                                 -0.982    

Slack (VIOLATED) :        -0.950ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.587ns  (logic 2.977ns (34.668%)  route 5.610ns (65.332%))
  Logic Levels:           9  (LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.353ns = ( 37.353 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.684    37.353    mem/disMem/memory_reg_256_383_20_20/WCLK
    SLICE_X6Y4           RAMD64E                                      r  mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.670 f  mem/disMem/memory_reg_256_383_20_20/DP.LOW/O
                         net (fo=1, routed)           0.000    38.670    mem/disMem/memory_reg_256_383_20_20/DPO0
    SLICE_X6Y4           MUXF7 (Prop_muxf7_I0_O)      0.209    38.879 f  mem/disMem/memory_reg_256_383_20_20/F7.DP/O
                         net (fo=1, routed)           1.306    40.185    mem/disMem/memory_reg_256_383_20_20_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.297    40.482 f  mem/disMem/genblk1.balance_acc[3]_i_291/O
                         net (fo=1, routed)           0.000    40.482    mem/disMem/genblk1.balance_acc[3]_i_291_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    40.720 f  mem/disMem/genblk1.balance_acc_reg[3]_i_219/O
                         net (fo=1, routed)           0.000    40.720    mem/disMem/genblk1.balance_acc_reg[3]_i_219_n_0
    SLICE_X11Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    40.824 f  mem/disMem/genblk1.balance_acc_reg[3]_i_140/O
                         net (fo=1, routed)           0.991    41.815    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_2
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.316    42.131 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_64/O
                         net (fo=1, routed)           0.497    42.628    dispDriver/encode_R/genblk1.balance_acc[3]_i_64_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124    42.752 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_25/O
                         net (fo=1, routed)           0.567    43.319    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    43.443 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=3, routed)           1.764    45.207    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    45.331 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.484    45.816    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X22Y40         LUT6 (Prop_lut6_I0_O)        0.124    45.940 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    45.940    dispDriver/encode_R/TMDS0[3]
    SLICE_X22Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.493    44.889    dispDriver/encode_R/pixclk
    SLICE_X22Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.277    45.165    
                         clock uncertainty           -0.207    44.959    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.031    44.990    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         44.990    
                         arrival time                         -45.940    
  -------------------------------------------------------------------
                         slack                                 -0.950    

Slack (VIOLATED) :        -0.918ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.553ns  (logic 2.977ns (34.808%)  route 5.576ns (65.192%))
  Logic Levels:           9  (LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.353ns = ( 37.353 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.684    37.353    mem/disMem/memory_reg_256_383_20_20/WCLK
    SLICE_X6Y4           RAMD64E                                      r  mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.670 r  mem/disMem/memory_reg_256_383_20_20/DP.LOW/O
                         net (fo=1, routed)           0.000    38.670    mem/disMem/memory_reg_256_383_20_20/DPO0
    SLICE_X6Y4           MUXF7 (Prop_muxf7_I0_O)      0.209    38.879 r  mem/disMem/memory_reg_256_383_20_20/F7.DP/O
                         net (fo=1, routed)           1.306    40.185    mem/disMem/memory_reg_256_383_20_20_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.297    40.482 r  mem/disMem/genblk1.balance_acc[3]_i_291/O
                         net (fo=1, routed)           0.000    40.482    mem/disMem/genblk1.balance_acc[3]_i_291_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    40.720 r  mem/disMem/genblk1.balance_acc_reg[3]_i_219/O
                         net (fo=1, routed)           0.000    40.720    mem/disMem/genblk1.balance_acc_reg[3]_i_219_n_0
    SLICE_X11Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    40.824 r  mem/disMem/genblk1.balance_acc_reg[3]_i_140/O
                         net (fo=1, routed)           0.991    41.815    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_2
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.316    42.131 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_64/O
                         net (fo=1, routed)           0.497    42.628    dispDriver/encode_R/genblk1.balance_acc[3]_i_64_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124    42.752 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_25/O
                         net (fo=1, routed)           0.567    43.319    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    43.443 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=3, routed)           1.764    45.207    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    45.331 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.450    45.782    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X22Y40         LUT6 (Prop_lut6_I4_O)        0.124    45.906 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    45.906    dispDriver/encode_R/TMDS0[2]
    SLICE_X22Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.493    44.889    dispDriver/encode_R/pixclk
    SLICE_X22Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277    45.165    
                         clock uncertainty           -0.207    44.959    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.029    44.988    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         44.988    
                         arrival time                         -45.906    
  -------------------------------------------------------------------
                         slack                                 -0.918    

Slack (VIOLATED) :        -0.915ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.553ns  (logic 2.977ns (34.808%)  route 5.576ns (65.192%))
  Logic Levels:           9  (LUT4=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.353ns = ( 37.353 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.684    37.353    mem/disMem/memory_reg_256_383_20_20/WCLK
    SLICE_X6Y4           RAMD64E                                      r  mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.670 f  mem/disMem/memory_reg_256_383_20_20/DP.LOW/O
                         net (fo=1, routed)           0.000    38.670    mem/disMem/memory_reg_256_383_20_20/DPO0
    SLICE_X6Y4           MUXF7 (Prop_muxf7_I0_O)      0.209    38.879 f  mem/disMem/memory_reg_256_383_20_20/F7.DP/O
                         net (fo=1, routed)           1.306    40.185    mem/disMem/memory_reg_256_383_20_20_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.297    40.482 f  mem/disMem/genblk1.balance_acc[3]_i_291/O
                         net (fo=1, routed)           0.000    40.482    mem/disMem/genblk1.balance_acc[3]_i_291_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    40.720 f  mem/disMem/genblk1.balance_acc_reg[3]_i_219/O
                         net (fo=1, routed)           0.000    40.720    mem/disMem/genblk1.balance_acc_reg[3]_i_219_n_0
    SLICE_X11Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    40.824 f  mem/disMem/genblk1.balance_acc_reg[3]_i_140/O
                         net (fo=1, routed)           0.991    41.815    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_2
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.316    42.131 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_64/O
                         net (fo=1, routed)           0.497    42.628    dispDriver/encode_R/genblk1.balance_acc[3]_i_64_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124    42.752 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_25/O
                         net (fo=1, routed)           0.567    43.319    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    43.443 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=3, routed)           1.764    45.207    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    45.331 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.450    45.781    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X23Y41         LUT4 (Prop_lut4_I0_O)        0.124    45.905 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    45.905    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.494    44.889    dispDriver/encode_R/pixclk
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                         clock pessimism              0.277    45.166    
                         clock uncertainty           -0.207    44.960    
    SLICE_X23Y41         FDRE (Setup_fdre_C_D)        0.031    44.991    dispDriver/encode_R/genblk1.balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         44.991    
                         arrival time                         -45.905    
  -------------------------------------------------------------------
                         slack                                 -0.915    

Slack (VIOLATED) :        -0.913ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.549ns  (logic 2.977ns (34.824%)  route 5.572ns (65.176%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.353ns = ( 37.353 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.684    37.353    mem/disMem/memory_reg_256_383_20_20/WCLK
    SLICE_X6Y4           RAMD64E                                      r  mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.670 f  mem/disMem/memory_reg_256_383_20_20/DP.LOW/O
                         net (fo=1, routed)           0.000    38.670    mem/disMem/memory_reg_256_383_20_20/DPO0
    SLICE_X6Y4           MUXF7 (Prop_muxf7_I0_O)      0.209    38.879 f  mem/disMem/memory_reg_256_383_20_20/F7.DP/O
                         net (fo=1, routed)           1.306    40.185    mem/disMem/memory_reg_256_383_20_20_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.297    40.482 f  mem/disMem/genblk1.balance_acc[3]_i_291/O
                         net (fo=1, routed)           0.000    40.482    mem/disMem/genblk1.balance_acc[3]_i_291_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    40.720 f  mem/disMem/genblk1.balance_acc_reg[3]_i_219/O
                         net (fo=1, routed)           0.000    40.720    mem/disMem/genblk1.balance_acc_reg[3]_i_219_n_0
    SLICE_X11Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    40.824 f  mem/disMem/genblk1.balance_acc_reg[3]_i_140/O
                         net (fo=1, routed)           0.991    41.815    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_2
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.316    42.131 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_64/O
                         net (fo=1, routed)           0.497    42.628    dispDriver/encode_R/genblk1.balance_acc[3]_i_64_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124    42.752 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_25/O
                         net (fo=1, routed)           0.567    43.319    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    43.443 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=3, routed)           1.764    45.207    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    45.331 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.446    45.777    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X23Y41         LUT5 (Prop_lut5_I4_O)        0.124    45.901 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    45.901    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.494    44.889    dispDriver/encode_R/pixclk
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism              0.277    45.166    
                         clock uncertainty           -0.207    44.960    
    SLICE_X23Y41         FDRE (Setup_fdre_C_D)        0.029    44.989    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         44.989    
                         arrival time                         -45.901    
  -------------------------------------------------------------------
                         slack                                 -0.913    

Slack (VIOLATED) :        -0.879ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.514ns  (logic 2.977ns (34.968%)  route 5.537ns (65.032%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.353ns = ( 37.353 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.684    37.353    mem/disMem/memory_reg_256_383_20_20/WCLK
    SLICE_X6Y4           RAMD64E                                      r  mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.670 f  mem/disMem/memory_reg_256_383_20_20/DP.LOW/O
                         net (fo=1, routed)           0.000    38.670    mem/disMem/memory_reg_256_383_20_20/DPO0
    SLICE_X6Y4           MUXF7 (Prop_muxf7_I0_O)      0.209    38.879 f  mem/disMem/memory_reg_256_383_20_20/F7.DP/O
                         net (fo=1, routed)           1.306    40.185    mem/disMem/memory_reg_256_383_20_20_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.297    40.482 f  mem/disMem/genblk1.balance_acc[3]_i_291/O
                         net (fo=1, routed)           0.000    40.482    mem/disMem/genblk1.balance_acc[3]_i_291_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    40.720 f  mem/disMem/genblk1.balance_acc_reg[3]_i_219/O
                         net (fo=1, routed)           0.000    40.720    mem/disMem/genblk1.balance_acc_reg[3]_i_219_n_0
    SLICE_X11Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    40.824 f  mem/disMem/genblk1.balance_acc_reg[3]_i_140/O
                         net (fo=1, routed)           0.991    41.815    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_2
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.316    42.131 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_64/O
                         net (fo=1, routed)           0.497    42.628    dispDriver/encode_R/genblk1.balance_acc[3]_i_64_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124    42.752 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_25/O
                         net (fo=1, routed)           0.567    43.319    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    43.443 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=3, routed)           1.774    45.217    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I1_O)        0.124    45.341 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_comp_4/O
                         net (fo=2, routed)           0.401    45.742    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X23Y40         LUT3 (Prop_lut3_I1_O)        0.124    45.866 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    45.866    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.493    44.889    dispDriver/encode_G/pixclk
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277    45.165    
                         clock uncertainty           -0.207    44.959    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)        0.029    44.988    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         44.988    
                         arrival time                         -45.866    
  -------------------------------------------------------------------
                         slack                                 -0.879    

Slack (VIOLATED) :        -0.866ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.548ns  (logic 2.972ns (34.770%)  route 5.576ns (65.230%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.353ns = ( 37.353 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.684    37.353    mem/disMem/memory_reg_256_383_20_20/WCLK
    SLICE_X6Y4           RAMD64E                                      r  mem/disMem/memory_reg_256_383_20_20/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.670 f  mem/disMem/memory_reg_256_383_20_20/DP.LOW/O
                         net (fo=1, routed)           0.000    38.670    mem/disMem/memory_reg_256_383_20_20/DPO0
    SLICE_X6Y4           MUXF7 (Prop_muxf7_I0_O)      0.209    38.879 f  mem/disMem/memory_reg_256_383_20_20/F7.DP/O
                         net (fo=1, routed)           1.306    40.185    mem/disMem/memory_reg_256_383_20_20_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.297    40.482 f  mem/disMem/genblk1.balance_acc[3]_i_291/O
                         net (fo=1, routed)           0.000    40.482    mem/disMem/genblk1.balance_acc[3]_i_291_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    40.720 f  mem/disMem/genblk1.balance_acc_reg[3]_i_219/O
                         net (fo=1, routed)           0.000    40.720    mem/disMem/genblk1.balance_acc_reg[3]_i_219_n_0
    SLICE_X11Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    40.824 f  mem/disMem/genblk1.balance_acc_reg[3]_i_140/O
                         net (fo=1, routed)           0.991    41.815    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_2
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.316    42.131 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_64/O
                         net (fo=1, routed)           0.497    42.628    dispDriver/encode_R/genblk1.balance_acc[3]_i_64_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124    42.752 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_25/O
                         net (fo=1, routed)           0.567    43.319    dispDriver/encode_R/genblk1.balance_acc[3]_i_25_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    43.443 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=3, routed)           1.764    45.207    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.124    45.331 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.450    45.781    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X23Y41         LUT5 (Prop_lut5_I0_O)        0.119    45.900 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    45.900    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.494    44.889    dispDriver/encode_R/pixclk
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                         clock pessimism              0.277    45.166    
                         clock uncertainty           -0.207    44.960    
    SLICE_X23Y41         FDRE (Setup_fdre_C_D)        0.075    45.035    dispDriver/encode_R/genblk1.balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         45.035    
                         arrival time                         -45.900    
  -------------------------------------------------------------------
                         slack                                 -0.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.693ns (45.682%)  route 0.824ns (54.318%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.558     1.470    mem/disMem/memory_reg_2176_2303_11_11/WCLK
    SLICE_X20Y34         RAMD64E                                      r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.858 f  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     1.858    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X20Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     1.920 f  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.306     2.226    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_1
    SLICE_X14Y39         LUT6 (Prop_lut6_I2_O)        0.108     2.334 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_36/O
                         net (fo=1, routed)           0.146     2.480    dispDriver/encode_R/genblk1.balance_acc[3]_i_36_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I2_O)        0.045     2.525 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=4, routed)           0.246     2.771    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.045     2.816 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           0.126     2.942    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I3_O)        0.045     2.987 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0_comp/O
                         net (fo=1, routed)           0.000     2.987    dispDriver/encode_R/TMDS0[4]
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/encode_R/pixclk
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism             -0.247     1.742    
                         clock uncertainty            0.207     1.948    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.092     2.040    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.693ns (43.601%)  route 0.896ns (56.399%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.558     1.470    mem/disMem/memory_reg_2176_2303_11_11/WCLK
    SLICE_X20Y34         RAMD64E                                      r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.858 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     1.858    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X20Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     1.920 r  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.306     2.226    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_1
    SLICE_X14Y39         LUT6 (Prop_lut6_I2_O)        0.108     2.334 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_36/O
                         net (fo=1, routed)           0.146     2.480    dispDriver/encode_R/genblk1.balance_acc[3]_i_36_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I2_O)        0.045     2.525 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=4, routed)           0.159     2.684    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X15Y39         LUT4 (Prop_lut4_I2_O)        0.045     2.729 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7_comp_5/O
                         net (fo=1, routed)           0.286     3.015    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0_repN_5
    SLICE_X23Y40         LUT6 (Prop_lut6_I5_O)        0.045     3.060 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_comp_1/O
                         net (fo=1, routed)           0.000     3.060    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/encode_R/pixclk
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism             -0.247     1.742    
                         clock uncertainty            0.207     1.948    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.092     2.040    dispDriver/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.741ns (40.331%)  route 1.096ns (59.669%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.561     1.473    mem/disMem/memory_reg_2048_2175_5_5/WCLK
    SLICE_X32Y35         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.861 f  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.861    mem/disMem/memory_reg_2048_2175_5_5/DPO0
    SLICE_X32Y35         MUXF7 (Prop_muxf7_I0_O)      0.062     1.923 f  mem/disMem/memory_reg_2048_2175_5_5/F7.DP/O
                         net (fo=1, routed)           0.196     2.119    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.108     2.227 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_200/O
                         net (fo=1, routed)           0.302     2.529    dispDriver/encode_R/genblk1.balance_acc[3]_i_200_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.574 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.094     2.668    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.713 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=3, routed)           0.369     3.082    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.045     3.127 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_comp_4/O
                         net (fo=2, routed)           0.135     3.262    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X23Y40         LUT3 (Prop_lut3_I1_O)        0.048     3.310 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     3.310    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/encode_G/pixclk
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism             -0.247     1.742    
                         clock uncertainty            0.207     1.948    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.107     2.055    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.738ns (40.234%)  route 1.096ns (59.766%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.561     1.473    mem/disMem/memory_reg_2048_2175_5_5/WCLK
    SLICE_X32Y35         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.861 f  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.861    mem/disMem/memory_reg_2048_2175_5_5/DPO0
    SLICE_X32Y35         MUXF7 (Prop_muxf7_I0_O)      0.062     1.923 f  mem/disMem/memory_reg_2048_2175_5_5/F7.DP/O
                         net (fo=1, routed)           0.196     2.119    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.108     2.227 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_200/O
                         net (fo=1, routed)           0.302     2.529    dispDriver/encode_R/genblk1.balance_acc[3]_i_200_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.574 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.094     2.668    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.713 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=3, routed)           0.369     3.082    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.045     3.127 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_comp_4/O
                         net (fo=2, routed)           0.135     3.262    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X23Y40         LUT3 (Prop_lut3_I1_O)        0.045     3.307 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.307    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/encode_G/pixclk
    SLICE_X23Y40         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism             -0.247     1.742    
                         clock uncertainty            0.207     1.948    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.091     2.039    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.299ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.741ns (39.390%)  route 1.140ns (60.610%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.561     1.473    mem/disMem/memory_reg_2048_2175_5_5/WCLK
    SLICE_X32Y35         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.861 f  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.861    mem/disMem/memory_reg_2048_2175_5_5/DPO0
    SLICE_X32Y35         MUXF7 (Prop_muxf7_I0_O)      0.062     1.923 f  mem/disMem/memory_reg_2048_2175_5_5/F7.DP/O
                         net (fo=1, routed)           0.196     2.119    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.108     2.227 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_200/O
                         net (fo=1, routed)           0.302     2.529    dispDriver/encode_R/genblk1.balance_acc[3]_i_200_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.574 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.094     2.668    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.713 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=3, routed)           0.368     3.080    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.045     3.125 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.181     3.306    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X23Y41         LUT5 (Prop_lut5_I0_O)        0.048     3.354 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     3.354    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/encode_R/pixclk
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C
                         clock pessimism             -0.247     1.742    
                         clock uncertainty            0.207     1.948    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.107     2.055    dispDriver/encode_R/genblk1.balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           3.354    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.742ns (39.401%)  route 1.141ns (60.599%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.561     1.473    mem/disMem/memory_reg_2048_2175_5_5/WCLK
    SLICE_X32Y35         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.861 f  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.861    mem/disMem/memory_reg_2048_2175_5_5/DPO0
    SLICE_X32Y35         MUXF7 (Prop_muxf7_I0_O)      0.062     1.923 f  mem/disMem/memory_reg_2048_2175_5_5/F7.DP/O
                         net (fo=1, routed)           0.196     2.119    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.108     2.227 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_200/O
                         net (fo=1, routed)           0.302     2.529    dispDriver/encode_R/genblk1.balance_acc[3]_i_200_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.574 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.094     2.668    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.713 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=3, routed)           0.368     3.080    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.045     3.125 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.182     3.307    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X23Y41         LUT5 (Prop_lut5_I0_O)        0.049     3.356 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.356    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/encode_R/pixclk
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                         clock pessimism             -0.247     1.742    
                         clock uncertainty            0.207     1.948    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.107     2.055    dispDriver/encode_R/genblk1.balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           3.356    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.738ns (39.293%)  route 1.140ns (60.707%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.561     1.473    mem/disMem/memory_reg_2048_2175_5_5/WCLK
    SLICE_X32Y35         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.861 f  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.861    mem/disMem/memory_reg_2048_2175_5_5/DPO0
    SLICE_X32Y35         MUXF7 (Prop_muxf7_I0_O)      0.062     1.923 f  mem/disMem/memory_reg_2048_2175_5_5/F7.DP/O
                         net (fo=1, routed)           0.196     2.119    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.108     2.227 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_200/O
                         net (fo=1, routed)           0.302     2.529    dispDriver/encode_R/genblk1.balance_acc[3]_i_200_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.574 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.094     2.668    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.713 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=3, routed)           0.368     3.080    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.045     3.125 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.181     3.306    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X23Y41         LUT5 (Prop_lut5_I4_O)        0.045     3.351 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.351    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/encode_R/pixclk
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism             -0.247     1.742    
                         clock uncertainty            0.207     1.948    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.091     2.039    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           3.351    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.738ns (39.272%)  route 1.141ns (60.728%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.561     1.473    mem/disMem/memory_reg_2048_2175_5_5/WCLK
    SLICE_X32Y35         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.861 f  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.861    mem/disMem/memory_reg_2048_2175_5_5/DPO0
    SLICE_X32Y35         MUXF7 (Prop_muxf7_I0_O)      0.062     1.923 f  mem/disMem/memory_reg_2048_2175_5_5/F7.DP/O
                         net (fo=1, routed)           0.196     2.119    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.108     2.227 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_200/O
                         net (fo=1, routed)           0.302     2.529    dispDriver/encode_R/genblk1.balance_acc[3]_i_200_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.574 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.094     2.668    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.713 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=3, routed)           0.368     3.080    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.045     3.125 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.182     3.307    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X23Y41         LUT4 (Prop_lut4_I0_O)        0.045     3.352 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.352    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/encode_R/pixclk
    SLICE_X23Y41         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                         clock pessimism             -0.247     1.742    
                         clock uncertainty            0.207     1.948    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.092     2.040    dispDriver/encode_R/genblk1.balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.741ns (39.095%)  route 1.154ns (60.905%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.561     1.473    mem/disMem/memory_reg_2048_2175_5_5/WCLK
    SLICE_X32Y35         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.861 r  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.861    mem/disMem/memory_reg_2048_2175_5_5/DPO0
    SLICE_X32Y35         MUXF7 (Prop_muxf7_I0_O)      0.062     1.923 r  mem/disMem/memory_reg_2048_2175_5_5/F7.DP/O
                         net (fo=1, routed)           0.196     2.119    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.108     2.227 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_200/O
                         net (fo=1, routed)           0.302     2.529    dispDriver/encode_R/genblk1.balance_acc[3]_i_200_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.574 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.094     2.668    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.713 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=3, routed)           0.368     3.080    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.045     3.125 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.195     3.321    dispDriver/encode_B/CounterX_reg[4]_repN_alias
    SLICE_X23Y43         LUT3 (Prop_lut3_I1_O)        0.048     3.369 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     3.369    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.828     1.989    dispDriver/encode_B/pixclk
    SLICE_X23Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism             -0.247     1.743    
                         clock uncertainty            0.207     1.949    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.107     2.056    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.738ns (39.125%)  route 1.148ns (60.875%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.561     1.473    mem/disMem/memory_reg_2048_2175_5_5/WCLK
    SLICE_X32Y35         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.861 r  mem/disMem/memory_reg_2048_2175_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.861    mem/disMem/memory_reg_2048_2175_5_5/DPO0
    SLICE_X32Y35         MUXF7 (Prop_muxf7_I0_O)      0.062     1.923 r  mem/disMem/memory_reg_2048_2175_5_5/F7.DP/O
                         net (fo=1, routed)           0.196     2.119    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.108     2.227 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_200/O
                         net (fo=1, routed)           0.302     2.529    dispDriver/encode_R/genblk1.balance_acc[3]_i_200_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.574 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.094     2.668    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.713 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=3, routed)           0.368     3.080    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.045     3.125 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp/O
                         net (fo=10, routed)          0.189     3.314    dispDriver/encode_R/CounterX_reg[4]_repN
    SLICE_X22Y40         LUT6 (Prop_lut6_I4_O)        0.045     3.359 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000     3.359    dispDriver/encode_R/TMDS0[2]
    SLICE_X22Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.827     1.988    dispDriver/encode_R/pixclk
    SLICE_X22Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism             -0.247     1.742    
                         clock uncertainty            0.207     1.948    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.091     2.039    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  1.320    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.398ns  (logic 2.320ns (36.261%)  route 4.078ns (63.739%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           4.078     9.875    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864    11.739 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000    11.739    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.397ns  (logic 2.319ns (36.251%)  route 4.078ns (63.749%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           4.078     9.875    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863    11.738 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000    11.738    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 2.317ns (37.546%)  route 3.854ns (62.454%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.854     9.651    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861    11.512 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000    11.512    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.170ns  (logic 2.316ns (37.536%)  route 3.854ns (62.464%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.854     9.651    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860    11.511 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000    11.511    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.164ns  (logic 2.315ns (37.557%)  route 3.849ns (62.443%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.672     5.344    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.849     9.649    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859    11.508 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000    11.508    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.163ns  (logic 2.314ns (37.547%)  route 3.849ns (62.453%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.672     5.344    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.849     9.649    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858    11.507 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000    11.507    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 0.948ns (42.395%)  route 1.288ns (57.605%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.562     1.476    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.288     2.905    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     3.712 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     3.712    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 0.949ns (42.420%)  route 1.288ns (57.580%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.562     1.476    dispDriver/clk_TMDS
    SLICE_X26Y41         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.288     2.905    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     3.713 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     3.713    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 0.950ns (40.697%)  route 1.384ns (59.303%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.384     2.999    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     3.808 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     3.808    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 0.951ns (40.723%)  route 1.384ns (59.277%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X23Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.384     2.999    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     3.809 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.809    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 0.953ns (39.278%)  route 1.473ns (60.722%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.473     3.088    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     3.900 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     3.900    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 0.954ns (39.303%)  route 1.473ns (60.697%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.560     1.474    dispDriver/clk_TMDS
    SLICE_X22Y43         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.473     3.088    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     3.901 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     3.901    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.866%)  route 4.786ns (71.134%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680    25.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841    28.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000    28.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.855%)  route 4.786ns (71.145%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680    25.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840    28.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000    28.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 register_file/register_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.668ns  (logic 3.941ns (51.403%)  route 3.726ns (48.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.675     5.344    register_file/clk
    SLICE_X33Y40         FDRE                                         r  register_file/register_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  register_file/register_reg[1][2]/Q
                         net (fo=4, routed)           3.726     9.526    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    13.012 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.012    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.448ns  (logic 4.028ns (54.077%)  route 3.421ns (45.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.755     5.424    register_file/clk
    SLICE_X38Y43         FDRE                                         r  register_file/register_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  register_file/register_reg[1][3]/Q
                         net (fo=4, routed)           3.421     9.362    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    12.872 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.872    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.463ns  (logic 3.987ns (53.429%)  route 3.475ns (46.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.663     5.332    register_file/clk
    SLICE_X31Y21         FDRE                                         r  register_file/register_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  register_file/register_reg[1][0]/Q
                         net (fo=4, routed)           3.475     9.263    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    12.794 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.794    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.176ns  (logic 3.995ns (64.687%)  route 2.181ns (35.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.677     5.346    register_file/clk
    SLICE_X33Y45         FDRE                                         r  register_file/register_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  register_file/register_reg[1][1]/Q
                         net (fo=4, routed)           2.181     7.983    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    11.522 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.522    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 register_file/register_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.381ns (69.676%)  route 0.601ns (30.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.565     1.477    register_file/clk
    SLICE_X33Y45         FDRE                                         r  register_file/register_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  register_file/register_reg[1][1]/Q
                         net (fo=4, routed)           0.601     2.219    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.459 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.459    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.375ns (55.275%)  route 1.113ns (44.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.592     1.504    register_file/clk
    SLICE_X38Y43         FDRE                                         r  register_file/register_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  register_file/register_reg[1][3]/Q
                         net (fo=4, routed)           1.113     2.781    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.992 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.992    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.373ns (53.582%)  route 1.189ns (46.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.555     1.467    register_file/clk
    SLICE_X31Y21         FDRE                                         r  register_file/register_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  register_file/register_reg[1][0]/Q
                         net (fo=4, routed)           1.189     2.798    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     4.030 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.030    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.328ns (51.643%)  route 1.243ns (48.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.564     1.476    register_file/clk
    SLICE_X33Y40         FDRE                                         r  register_file/register_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  register_file/register_reg[1][2]/Q
                         net (fo=4, routed)           1.243     2.861    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     4.047 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.047    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.680     9.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     5.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760     7.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677     9.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay         20895 Endpoints
Min Delay         20895 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_0_127_23_23/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.096ns  (logic 2.568ns (15.023%)  route 14.527ns (84.977%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        6.051     7.503    control_unit/mainDecoder/reset_IBUF
    SLICE_X33Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.627 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2/O
                         net (fo=269, routed)         0.859     8.486    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.610 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14/O
                         net (fo=3, routed)           1.086     9.696    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.820 r  control_unit/mainDecoder/register_file_i_13_comp_1/O
                         net (fo=2, routed)           0.334    10.154    control_unit/mainDecoder/Q_reg_2[20]_repN_1
    SLICE_X39Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.278 r  control_unit/mainDecoder/register_file_i_15_comp/O
                         net (fo=1, routed)           1.181    11.459    control_unit/mainDecoder/Q_reg_2[18]_repN
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.583 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    12.579    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.703 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    13.284    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.408 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    14.277    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.401 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    15.958    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    16.082 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.013    17.096    mem/disMem/memory_reg_0_127_23_23/WE
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550     4.943    mem/disMem/memory_reg_0_127_23_23/WCLK
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/DP.HIGH/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_0_127_23_23/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.096ns  (logic 2.568ns (15.023%)  route 14.527ns (84.977%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        6.051     7.503    control_unit/mainDecoder/reset_IBUF
    SLICE_X33Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.627 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2/O
                         net (fo=269, routed)         0.859     8.486    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.610 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14/O
                         net (fo=3, routed)           1.086     9.696    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.820 r  control_unit/mainDecoder/register_file_i_13_comp_1/O
                         net (fo=2, routed)           0.334    10.154    control_unit/mainDecoder/Q_reg_2[20]_repN_1
    SLICE_X39Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.278 r  control_unit/mainDecoder/register_file_i_15_comp/O
                         net (fo=1, routed)           1.181    11.459    control_unit/mainDecoder/Q_reg_2[18]_repN
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.583 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    12.579    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.703 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    13.284    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.408 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    14.277    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.401 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    15.958    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    16.082 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.013    17.096    mem/disMem/memory_reg_0_127_23_23/WE
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550     4.943    mem/disMem/memory_reg_0_127_23_23/WCLK
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/DP.LOW/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_0_127_23_23/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.096ns  (logic 2.568ns (15.023%)  route 14.527ns (84.977%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        6.051     7.503    control_unit/mainDecoder/reset_IBUF
    SLICE_X33Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.627 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2/O
                         net (fo=269, routed)         0.859     8.486    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.610 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14/O
                         net (fo=3, routed)           1.086     9.696    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.820 r  control_unit/mainDecoder/register_file_i_13_comp_1/O
                         net (fo=2, routed)           0.334    10.154    control_unit/mainDecoder/Q_reg_2[20]_repN_1
    SLICE_X39Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.278 r  control_unit/mainDecoder/register_file_i_15_comp/O
                         net (fo=1, routed)           1.181    11.459    control_unit/mainDecoder/Q_reg_2[18]_repN
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.583 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    12.579    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.703 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    13.284    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.408 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    14.277    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.401 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    15.958    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    16.082 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.013    17.096    mem/disMem/memory_reg_0_127_23_23/WE
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550     4.943    mem/disMem/memory_reg_0_127_23_23/WCLK
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/SP.HIGH/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_0_127_23_23/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.096ns  (logic 2.568ns (15.023%)  route 14.527ns (84.977%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        6.051     7.503    control_unit/mainDecoder/reset_IBUF
    SLICE_X33Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.627 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2/O
                         net (fo=269, routed)         0.859     8.486    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.610 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14/O
                         net (fo=3, routed)           1.086     9.696    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.820 r  control_unit/mainDecoder/register_file_i_13_comp_1/O
                         net (fo=2, routed)           0.334    10.154    control_unit/mainDecoder/Q_reg_2[20]_repN_1
    SLICE_X39Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.278 r  control_unit/mainDecoder/register_file_i_15_comp/O
                         net (fo=1, routed)           1.181    11.459    control_unit/mainDecoder/Q_reg_2[18]_repN
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.583 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    12.579    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.703 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    13.284    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.408 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    14.277    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.401 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    15.958    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    16.082 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.013    17.096    mem/disMem/memory_reg_0_127_23_23/WE
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550     4.943    mem/disMem/memory_reg_0_127_23_23/WCLK
    SLICE_X0Y6           RAMD64E                                      r  mem/disMem/memory_reg_0_127_23_23/SP.LOW/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_0_127_22_22/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.083ns  (logic 2.568ns (15.035%)  route 14.514ns (84.965%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        6.051     7.503    control_unit/mainDecoder/reset_IBUF
    SLICE_X33Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.627 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2/O
                         net (fo=269, routed)         0.859     8.486    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.610 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14/O
                         net (fo=3, routed)           1.086     9.696    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.820 r  control_unit/mainDecoder/register_file_i_13_comp_1/O
                         net (fo=2, routed)           0.334    10.154    control_unit/mainDecoder/Q_reg_2[20]_repN_1
    SLICE_X39Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.278 r  control_unit/mainDecoder/register_file_i_15_comp/O
                         net (fo=1, routed)           1.181    11.459    control_unit/mainDecoder/Q_reg_2[18]_repN
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.583 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    12.579    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.703 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    13.284    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.408 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    14.277    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.401 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    15.958    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    16.082 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.000    17.083    mem/disMem/memory_reg_0_127_22_22/WE
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550     4.943    mem/disMem/memory_reg_0_127_22_22/WCLK
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/DP.HIGH/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_0_127_22_22/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.083ns  (logic 2.568ns (15.035%)  route 14.514ns (84.965%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        6.051     7.503    control_unit/mainDecoder/reset_IBUF
    SLICE_X33Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.627 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2/O
                         net (fo=269, routed)         0.859     8.486    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.610 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14/O
                         net (fo=3, routed)           1.086     9.696    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.820 r  control_unit/mainDecoder/register_file_i_13_comp_1/O
                         net (fo=2, routed)           0.334    10.154    control_unit/mainDecoder/Q_reg_2[20]_repN_1
    SLICE_X39Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.278 r  control_unit/mainDecoder/register_file_i_15_comp/O
                         net (fo=1, routed)           1.181    11.459    control_unit/mainDecoder/Q_reg_2[18]_repN
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.583 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    12.579    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.703 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    13.284    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.408 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    14.277    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.401 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    15.958    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    16.082 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.000    17.083    mem/disMem/memory_reg_0_127_22_22/WE
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550     4.943    mem/disMem/memory_reg_0_127_22_22/WCLK
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/DP.LOW/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_0_127_22_22/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.083ns  (logic 2.568ns (15.035%)  route 14.514ns (84.965%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        6.051     7.503    control_unit/mainDecoder/reset_IBUF
    SLICE_X33Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.627 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2/O
                         net (fo=269, routed)         0.859     8.486    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.610 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14/O
                         net (fo=3, routed)           1.086     9.696    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.820 r  control_unit/mainDecoder/register_file_i_13_comp_1/O
                         net (fo=2, routed)           0.334    10.154    control_unit/mainDecoder/Q_reg_2[20]_repN_1
    SLICE_X39Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.278 r  control_unit/mainDecoder/register_file_i_15_comp/O
                         net (fo=1, routed)           1.181    11.459    control_unit/mainDecoder/Q_reg_2[18]_repN
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.583 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    12.579    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.703 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    13.284    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.408 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    14.277    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.401 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    15.958    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    16.082 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.000    17.083    mem/disMem/memory_reg_0_127_22_22/WE
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550     4.943    mem/disMem/memory_reg_0_127_22_22/WCLK
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/SP.HIGH/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_0_127_22_22/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.083ns  (logic 2.568ns (15.035%)  route 14.514ns (84.965%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        6.051     7.503    control_unit/mainDecoder/reset_IBUF
    SLICE_X33Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.627 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2/O
                         net (fo=269, routed)         0.859     8.486    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.610 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14/O
                         net (fo=3, routed)           1.086     9.696    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.820 r  control_unit/mainDecoder/register_file_i_13_comp_1/O
                         net (fo=2, routed)           0.334    10.154    control_unit/mainDecoder/Q_reg_2[20]_repN_1
    SLICE_X39Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.278 r  control_unit/mainDecoder/register_file_i_15_comp/O
                         net (fo=1, routed)           1.181    11.459    control_unit/mainDecoder/Q_reg_2[18]_repN
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.583 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    12.579    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.703 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    13.284    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.408 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    14.277    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.401 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    15.958    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    16.082 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          1.000    17.083    mem/disMem/memory_reg_0_127_22_22/WE
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550     4.943    mem/disMem/memory_reg_0_127_22_22/WCLK
    SLICE_X0Y5           RAMD64E                                      r  mem/disMem/memory_reg_0_127_22_22/SP.LOW/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_0_127_18_18/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.056ns  (logic 2.568ns (15.058%)  route 14.488ns (84.942%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        6.051     7.503    control_unit/mainDecoder/reset_IBUF
    SLICE_X33Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.627 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2/O
                         net (fo=269, routed)         0.859     8.486    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.610 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14/O
                         net (fo=3, routed)           1.086     9.696    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.820 r  control_unit/mainDecoder/register_file_i_13_comp_1/O
                         net (fo=2, routed)           0.334    10.154    control_unit/mainDecoder/Q_reg_2[20]_repN_1
    SLICE_X39Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.278 r  control_unit/mainDecoder/register_file_i_15_comp/O
                         net (fo=1, routed)           1.181    11.459    control_unit/mainDecoder/Q_reg_2[18]_repN
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.583 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    12.579    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.703 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    13.284    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.408 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    14.277    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.401 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    15.958    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    16.082 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          0.974    17.056    mem/disMem/memory_reg_0_127_18_18/WE
    SLICE_X0Y4           RAMD64E                                      r  mem/disMem/memory_reg_0_127_18_18/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550     4.943    mem/disMem/memory_reg_0_127_18_18/WCLK
    SLICE_X0Y4           RAMD64E                                      r  mem/disMem/memory_reg_0_127_18_18/DP.HIGH/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_0_127_18_18/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.056ns  (logic 2.568ns (15.058%)  route 14.488ns (84.942%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        6.051     7.503    control_unit/mainDecoder/reset_IBUF
    SLICE_X33Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.627 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2/O
                         net (fo=269, routed)         0.859     8.486    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.610 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14/O
                         net (fo=3, routed)           1.086     9.696    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.820 r  control_unit/mainDecoder/register_file_i_13_comp_1/O
                         net (fo=2, routed)           0.334    10.154    control_unit/mainDecoder/Q_reg_2[20]_repN_1
    SLICE_X39Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.278 r  control_unit/mainDecoder/register_file_i_15_comp/O
                         net (fo=1, routed)           1.181    11.459    control_unit/mainDecoder/Q_reg_2[18]_repN
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.583 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3/O
                         net (fo=1, routed)           0.996    12.579    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.703 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp/O
                         net (fo=1, routed)           0.581    13.284    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.408 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp/O
                         net (fo=16, routed)          0.870    14.277    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.401 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=70, routed)          1.557    15.958    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    16.082 r  control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp/O
                         net (fo=32, routed)          0.974    17.056    mem/disMem/memory_reg_0_127_18_18/WE
    SLICE_X0Y4           RAMD64E                                      r  mem/disMem/memory_reg_0_127_18_18/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        1.550     4.943    mem/disMem/memory_reg_0_127_18_18/WCLK
    SLICE_X0Y4           RAMD64E                                      r  mem/disMem/memory_reg_0_127_18_18/DP.LOW/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_file/register_reg[27][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.220ns (25.762%)  route 0.635ns (74.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        0.635     0.856    register_file/reset
    SLICE_X42Y43         FDRE                                         r  register_file/register_reg[27][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.863     2.022    register_file/clk
    SLICE_X42Y43         FDRE                                         r  register_file/register_reg[27][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_file/register_reg[29][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.220ns (25.762%)  route 0.635ns (74.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        0.635     0.856    register_file/reset
    SLICE_X42Y43         FDRE                                         r  register_file/register_reg[29][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.863     2.022    register_file/clk
    SLICE_X42Y43         FDRE                                         r  register_file/register_reg[29][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_file/register_reg[30][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.220ns (24.222%)  route 0.690ns (75.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        0.690     0.910    register_file/reset
    SLICE_X43Y44         FDRE                                         r  register_file/register_reg[30][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.863     2.022    register_file/clk
    SLICE_X43Y44         FDRE                                         r  register_file/register_reg[30][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_file/register_reg[31][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.220ns (24.222%)  route 0.690ns (75.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        0.690     0.910    register_file/reset
    SLICE_X43Y44         FDRE                                         r  register_file/register_reg[31][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.863     2.022    register_file/clk
    SLICE_X43Y44         FDRE                                         r  register_file/register_reg[31][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_file/register_reg[0][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.220ns (23.045%)  route 0.736ns (76.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        0.736     0.957    register_file/reset
    SLICE_X39Y43         FDRE                                         r  register_file/register_reg[0][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.861     2.020    register_file/clk
    SLICE_X39Y43         FDRE                                         r  register_file/register_reg[0][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_file/register_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.220ns (23.045%)  route 0.736ns (76.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        0.736     0.957    register_file/reset
    SLICE_X38Y43         FDRE                                         r  register_file/register_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.861     2.020    register_file/clk
    SLICE_X38Y43         FDRE                                         r  register_file/register_reg[0][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_file/register_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.220ns (23.045%)  route 0.736ns (76.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        0.736     0.957    register_file/reset
    SLICE_X38Y43         FDRE                                         r  register_file/register_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.861     2.020    register_file/clk
    SLICE_X38Y43         FDRE                                         r  register_file/register_reg[1][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_file/register_reg[2][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.220ns (23.045%)  route 0.736ns (76.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        0.736     0.957    register_file/reset
    SLICE_X39Y43         FDRE                                         r  register_file/register_reg[2][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.861     2.020    register_file/clk
    SLICE_X39Y43         FDRE                                         r  register_file/register_reg[2][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_file/register_reg[3][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.220ns (23.045%)  route 0.736ns (76.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        0.736     0.957    register_file/reset
    SLICE_X39Y43         FDRE                                         r  register_file/register_reg[3][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.861     2.020    register_file/clk
    SLICE_X39Y43         FDRE                                         r  register_file/register_reg[3][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_file/register_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.220ns (23.045%)  route 0.736ns (76.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=1071, routed)        0.736     0.957    register_file/reset
    SLICE_X38Y43         FDRE                                         r  register_file/register_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3750, routed)        0.861     2.020    register_file/clk
    SLICE_X38Y43         FDRE                                         r  register_file/register_reg[4][3]/C





