// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module AutoEncoder_sp_upsamp_ap_fixed_32_6_5_3_0_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        conv6_out26_dout,
        conv6_out26_num_data_valid,
        conv6_out26_fifo_cap,
        conv6_out26_empty_n,
        conv6_out26_read,
        upsamp6_out27_din,
        upsamp6_out27_num_data_valid,
        upsamp6_out27_fifo_cap,
        upsamp6_out27_full_n,
        upsamp6_out27_write,
        upsam_buf_address0,
        upsam_buf_ce0,
        upsam_buf_we0,
        upsam_buf_d0,
        upsam_buf_q0,
        upsam_buf_address1,
        upsam_buf_ce1,
        upsam_buf_we1,
        upsam_buf_d1,
        upsam_buf_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] conv6_out26_dout;
input  [1:0] conv6_out26_num_data_valid;
input  [1:0] conv6_out26_fifo_cap;
input   conv6_out26_empty_n;
output   conv6_out26_read;
output  [31:0] upsamp6_out27_din;
input  [1:0] upsamp6_out27_num_data_valid;
input  [1:0] upsamp6_out27_fifo_cap;
input   upsamp6_out27_full_n;
output   upsamp6_out27_write;
output  [7:0] upsam_buf_address0;
output   upsam_buf_ce0;
output   upsam_buf_we0;
output  [31:0] upsam_buf_d0;
input  [31:0] upsam_buf_q0;
output  [7:0] upsam_buf_address1;
output   upsam_buf_ce1;
output   upsam_buf_we1;
output  [31:0] upsam_buf_d1;
input  [31:0] upsam_buf_q1;

reg ap_idle;
reg conv6_out26_read;
reg[31:0] upsamp6_out27_din;
reg upsamp6_out27_write;
reg[7:0] upsam_buf_address0;
reg upsam_buf_ce0;
reg upsam_buf_we0;
reg[7:0] upsam_buf_address1;
reg upsam_buf_ce1;
reg upsam_buf_we1;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
reg   [0:0] icmp_ln159_reg_833;
reg   [0:0] empty_49_reg_847;
reg    ap_predicate_op58_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state18_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage15;
reg    ap_predicate_op237_write_state16;
reg    ap_predicate_op238_read_state16;
reg    ap_predicate_op244_write_state16;
reg    ap_block_state16_pp0_stage15_iter0;
reg    ap_block_pp0_stage15_subdone;
reg    conv6_out26_blk_n;
reg    ap_done_reg;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln159_fu_498_p2;
wire   [0:0] empty_49_fu_562_p2;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
reg    upsamp6_out27_blk_n;
reg   [31:0] reg_447;
reg    ap_predicate_op45_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state17_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg    ap_predicate_op73_write_state3;
reg    ap_predicate_op74_read_state3;
reg    ap_predicate_op79_write_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
reg    ap_predicate_op107_write_state5;
reg    ap_predicate_op108_read_state5;
reg    ap_predicate_op113_write_state5;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg    ap_predicate_op148_write_state7;
reg    ap_predicate_op149_read_state7;
reg    ap_predicate_op154_write_state7;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
reg    ap_predicate_op184_write_state9;
reg    ap_predicate_op185_read_state9;
reg    ap_predicate_op191_write_state9;
reg    ap_block_state9_pp0_stage8_iter0;
reg    ap_block_pp0_stage8_11001;
reg    ap_predicate_op201_write_state11;
reg    ap_predicate_op202_read_state11;
reg    ap_predicate_op207_write_state11;
reg    ap_block_state11_pp0_stage10_iter0;
reg    ap_block_pp0_stage10_11001;
reg    ap_predicate_op215_write_state13;
reg    ap_predicate_op216_read_state13;
reg    ap_predicate_op221_write_state13;
reg    ap_block_state13_pp0_stage12_iter0;
reg    ap_block_pp0_stage12_11001;
reg    ap_predicate_op229_write_state15;
reg    ap_predicate_op230_read_state15;
reg    ap_predicate_op236_write_state15;
reg    ap_block_state15_pp0_stage14_iter0;
reg    ap_block_pp0_stage14_11001;
reg   [31:0] reg_452;
reg    ap_block_pp0_stage1_11001;
reg    ap_predicate_op90_write_state4;
reg    ap_predicate_op91_read_state4;
reg    ap_predicate_op96_write_state4;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_predicate_op131_write_state6;
reg    ap_predicate_op132_read_state6;
reg    ap_predicate_op137_write_state6;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
reg    ap_predicate_op165_write_state8;
reg    ap_predicate_op166_read_state8;
reg    ap_predicate_op172_write_state8;
reg    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_11001;
reg    ap_predicate_op194_write_state10;
reg    ap_predicate_op195_read_state10;
reg    ap_predicate_op200_write_state10;
reg    ap_block_state10_pp0_stage9_iter0;
reg    ap_block_pp0_stage9_11001;
reg    ap_predicate_op208_write_state12;
reg    ap_predicate_op209_read_state12;
reg    ap_predicate_op214_write_state12;
reg    ap_block_state12_pp0_stage11_iter0;
reg    ap_block_pp0_stage11_11001;
reg    ap_predicate_op222_write_state14;
reg    ap_predicate_op223_read_state14;
reg    ap_predicate_op228_write_state14;
reg    ap_block_state14_pp0_stage13_iter0;
reg    ap_block_pp0_stage13_11001;
reg   [31:0] reg_457;
reg   [31:0] reg_463;
reg   [31:0] reg_469;
reg   [31:0] reg_474;
wire   [3:0] div15_udiv_fu_552_p4;
reg   [3:0] div15_udiv_reg_837;
wire   [5:0] div15_udiv_cast70_fu_603_p1;
reg   [5:0] div15_udiv_cast70_reg_856;
wire   [6:0] div15_udiv_cast71_fu_622_p1;
reg   [6:0] div15_udiv_cast71_reg_873;
wire   [7:0] div15_udiv_cast65_fu_686_p1;
reg   [7:0] div15_udiv_cast65_reg_912;
reg   [31:0] upsam_buf_load_8_reg_921;
reg   [31:0] upsam_buf_load_10_reg_936;
reg   [31:0] upsam_buf_load_12_reg_951;
reg   [31:0] upsam_buf_load_14_reg_966;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln165_fu_568_p1;
wire   [63:0] zext_ln167_fu_573_p1;
wire   [63:0] zext_ln165_1_fu_607_p1;
wire   [63:0] zext_ln167_1_fu_612_p1;
wire   [63:0] zext_ln167_2_fu_617_p1;
wire   [63:0] zext_ln165_2_fu_626_p1;
wire   [63:0] zext_ln167_3_fu_631_p1;
wire   [63:0] zext_ln167_4_fu_636_p1;
wire   [63:0] zext_ln165_3_fu_641_p1;
wire   [63:0] zext_ln167_5_fu_646_p1;
wire   [63:0] zext_ln167_6_fu_651_p1;
wire   [63:0] zext_ln165_4_fu_656_p1;
wire   [63:0] zext_ln167_7_fu_665_p1;
wire   [63:0] zext_ln167_8_fu_681_p1;
wire   [63:0] zext_ln165_5_fu_691_p1;
wire   [63:0] zext_ln167_9_fu_696_p1;
wire   [63:0] zext_ln167_10_fu_701_p1;
wire   [63:0] zext_ln165_6_fu_706_p1;
wire   [63:0] zext_ln167_11_fu_711_p1;
wire   [63:0] zext_ln167_12_fu_716_p1;
wire   [63:0] zext_ln165_7_fu_725_p1;
wire   [63:0] zext_ln167_13_fu_730_p1;
wire   [63:0] zext_ln167_14_fu_739_p1;
wire   [63:0] zext_ln165_8_fu_755_p1;
wire   [63:0] zext_ln165_9_fu_760_p1;
wire   [63:0] zext_ln165_10_fu_765_p1;
wire   [63:0] zext_ln165_11_fu_770_p1;
wire   [63:0] zext_ln165_12_fu_775_p1;
wire   [63:0] zext_ln165_13_fu_780_p1;
wire   [63:0] zext_ln165_14_fu_789_p1;
wire   [63:0] zext_ln165_15_fu_798_p1;
wire   [63:0] zext_ln167_15_fu_807_p1;
reg   [4:0] cona_col_fu_84;
wire   [4:0] cona_col_1_fu_578_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_cona_col_load;
reg   [4:0] cona_row_fu_88;
wire   [4:0] select_ln159_1_fu_536_p3;
reg   [4:0] ap_sig_allocacmp_cona_row_load;
reg   [9:0] indvar_flatten_fu_92;
wire   [9:0] add_ln159_fu_504_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage15_11001;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage4_01001;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage6_01001;
reg    ap_block_pp0_stage7_01001;
reg    ap_block_pp0_stage8_01001;
reg    ap_block_pp0_stage9_01001;
reg    ap_block_pp0_stage10_01001;
reg    ap_block_pp0_stage11_01001;
reg    ap_block_pp0_stage12_01001;
reg    ap_block_pp0_stage13_01001;
reg    ap_block_pp0_stage14_01001;
reg    ap_block_pp0_stage15_01001;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
wire   [4:0] div15_udiv_cast_fu_599_p1;
reg   [5:0] grp_fu_382_p0;
reg   [6:0] grp_fu_392_p0;
reg   [7:0] grp_fu_412_p0;
reg   [7:0] grp_fu_417_p0;
wire   [0:0] icmp_ln160_fu_516_p2;
wire   [4:0] add_ln159_1_fu_530_p2;
wire   [4:0] select_ln159_fu_522_p3;
wire   [0:0] trunc_ln160_fu_548_p1;
wire   [0:0] trunc_ln159_fu_544_p1;
wire   [4:0] grp_fu_377_p2;
wire   [5:0] grp_fu_382_p2;
wire   [5:0] grp_fu_387_p2;
wire   [6:0] grp_fu_392_p2;
wire   [6:0] grp_fu_397_p2;
wire   [6:0] grp_fu_402_p2;
wire   [5:0] grp_fu_407_p2;
wire  signed [6:0] sext_ln167_fu_661_p1;
wire   [4:0] or_ln_fu_670_p3;
wire  signed [6:0] sext_ln167_1_fu_677_p1;
wire   [7:0] grp_fu_412_p2;
wire   [7:0] grp_fu_417_p2;
wire   [7:0] grp_fu_422_p2;
wire   [7:0] grp_fu_427_p2;
wire  signed [6:0] sext_ln165_fu_721_p1;
wire   [7:0] grp_fu_432_p2;
wire   [6:0] grp_fu_437_p2;
wire  signed [7:0] sext_ln167_2_fu_735_p1;
wire   [4:0] or_ln1_fu_744_p3;
wire  signed [6:0] sext_ln165_1_fu_751_p1;
wire  signed [7:0] sext_ln165_2_fu_785_p1;
wire   [6:0] grp_fu_442_p2;
wire  signed [7:0] sext_ln165_3_fu_794_p1;
wire  signed [7:0] sext_ln167_3_fu_803_p1;
wire    ap_continue_int;
reg    ap_done_int;
reg   [15:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_385;
reg    ap_condition_1508;
reg    ap_condition_1514;
reg    ap_condition_1518;
reg    ap_condition_1523;
reg    ap_condition_1528;
reg    ap_condition_1534;
reg    ap_condition_1539;
reg    ap_condition_1544;
reg    ap_condition_1549;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

AutoEncoder_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_385)) begin
        if ((icmp_ln159_fu_498_p2 == 1'd0)) begin
            cona_col_fu_84 <= cona_col_1_fu_578_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            cona_col_fu_84 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_385)) begin
        if ((icmp_ln159_fu_498_p2 == 1'd0)) begin
            cona_row_fu_88 <= select_ln159_1_fu_536_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            cona_row_fu_88 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_385)) begin
        if ((icmp_ln159_fu_498_p2 == 1'd0)) begin
            indvar_flatten_fu_92 <= add_ln159_fu_504_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_92 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_457 <= upsam_buf_q1;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_457 <= upsam_buf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        reg_463 <= upsam_buf_q0;
    end else if ((((1'b0 == ap_block_pp0_stage7_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_463 <= upsam_buf_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1508)) begin
        if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            reg_474 <= upsam_buf_q0;
        end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_474 <= upsam_buf_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln159_reg_833 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        div15_udiv_cast65_reg_912[3 : 0] <= div15_udiv_cast65_fu_686_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln159_reg_833 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div15_udiv_cast70_reg_856[3 : 0] <= div15_udiv_cast70_fu_603_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln159_reg_833 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        div15_udiv_cast71_reg_873[3 : 0] <= div15_udiv_cast71_fu_622_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln159_fu_498_p2 == 1'd0))) begin
        div15_udiv_reg_837 <= {{select_ln159_fu_522_p3[4:1]}};
        empty_49_reg_847 <= empty_49_fu_562_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln159_reg_833 <= icmp_ln159_fu_498_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_predicate_op230_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_predicate_op216_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op202_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op185_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op149_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op108_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op74_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op45_read_state1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_447 <= conv6_out26_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op223_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op209_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op195_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op166_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op132_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op91_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op58_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_452 <= conv6_out26_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_469 <= upsam_buf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        upsam_buf_load_10_reg_936 <= upsam_buf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        upsam_buf_load_12_reg_951 <= upsam_buf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        upsam_buf_load_14_reg_966 <= upsam_buf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        upsam_buf_load_8_reg_921 <= upsam_buf_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln159_reg_833 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cona_col_load = 5'd0;
    end else begin
        ap_sig_allocacmp_cona_col_load = cona_col_fu_84;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cona_row_load = 5'd0;
    end else begin
        ap_sig_allocacmp_cona_row_load = cona_row_fu_88;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_92;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_op238_read_state16 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op58_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_49_fu_562_p2 == 1'd0) & (icmp_ln159_fu_498_p2 == 1'd0) & (ap_done_reg == 1'b0)))) begin
        conv6_out26_blk_n = conv6_out26_empty_n;
    end else begin
        conv6_out26_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_op238_read_state16 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op223_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op209_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op195_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op166_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op132_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op91_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op58_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_predicate_op230_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_predicate_op216_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op202_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op185_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op149_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op108_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op74_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op45_read_state1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv6_out26_read = 1'b1;
    end else begin
        conv6_out26_read = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_382_p0 = div15_udiv_cast70_reg_856;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_382_p0 = div15_udiv_cast70_fu_603_p1;
        end else begin
            grp_fu_382_p0 = 'bx;
        end
    end else begin
        grp_fu_382_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_392_p0 = div15_udiv_cast71_reg_873;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_392_p0 = div15_udiv_cast71_fu_622_p1;
        end else begin
            grp_fu_392_p0 = 'bx;
        end
    end else begin
        grp_fu_392_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_412_p0 = div15_udiv_cast65_reg_912;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_412_p0 = div15_udiv_cast65_fu_686_p1;
        end else begin
            grp_fu_412_p0 = 'bx;
        end
    end else begin
        grp_fu_412_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_417_p0 = div15_udiv_cast65_reg_912;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_417_p0 = div15_udiv_cast65_fu_686_p1;
        end else begin
            grp_fu_417_p0 = 'bx;
        end
    end else begin
        grp_fu_417_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            upsam_buf_address0 = zext_ln165_14_fu_789_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            upsam_buf_address0 = zext_ln165_12_fu_775_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            upsam_buf_address0 = zext_ln165_10_fu_765_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            upsam_buf_address0 = zext_ln165_8_fu_755_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            upsam_buf_address0 = zext_ln167_13_fu_730_p1;
        end else if ((1'b1 == ap_condition_1549)) begin
            upsam_buf_address0 = zext_ln167_12_fu_716_p1;
        end else if ((1'b1 == ap_condition_1544)) begin
            upsam_buf_address0 = zext_ln165_6_fu_706_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            upsam_buf_address0 = zext_ln167_9_fu_696_p1;
        end else if ((1'b1 == ap_condition_1539)) begin
            upsam_buf_address0 = zext_ln167_8_fu_681_p1;
        end else if ((1'b1 == ap_condition_1534)) begin
            upsam_buf_address0 = zext_ln165_4_fu_656_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            upsam_buf_address0 = zext_ln167_5_fu_646_p1;
        end else if ((1'b1 == ap_condition_1528)) begin
            upsam_buf_address0 = zext_ln167_4_fu_636_p1;
        end else if ((1'b1 == ap_condition_1523)) begin
            upsam_buf_address0 = zext_ln165_2_fu_626_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            upsam_buf_address0 = zext_ln167_1_fu_612_p1;
        end else if ((1'b1 == ap_condition_1518)) begin
            upsam_buf_address0 = zext_ln167_fu_573_p1;
        end else if ((1'b1 == ap_condition_1514)) begin
            upsam_buf_address0 = zext_ln165_fu_568_p1;
        end else begin
            upsam_buf_address0 = 'bx;
        end
    end else begin
        upsam_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        upsam_buf_address1 = zext_ln167_15_fu_807_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        upsam_buf_address1 = zext_ln165_15_fu_798_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        upsam_buf_address1 = zext_ln165_13_fu_780_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        upsam_buf_address1 = zext_ln165_11_fu_770_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        upsam_buf_address1 = zext_ln165_9_fu_760_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        upsam_buf_address1 = zext_ln167_14_fu_739_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        upsam_buf_address1 = zext_ln165_7_fu_725_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        upsam_buf_address1 = zext_ln167_11_fu_711_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        upsam_buf_address1 = zext_ln167_10_fu_701_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        upsam_buf_address1 = zext_ln165_5_fu_691_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        upsam_buf_address1 = zext_ln167_7_fu_665_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        upsam_buf_address1 = zext_ln167_6_fu_651_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        upsam_buf_address1 = zext_ln165_3_fu_641_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        upsam_buf_address1 = zext_ln167_3_fu_631_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        upsam_buf_address1 = zext_ln167_2_fu_617_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        upsam_buf_address1 = zext_ln165_1_fu_607_p1;
    end else begin
        upsam_buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_49_fu_562_p2 == 1'd1) & (icmp_ln159_fu_498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_49_fu_562_p2 == 1'd0) & (icmp_ln159_fu_498_p2 == 1'd0)))) begin
        upsam_buf_ce0 = 1'b1;
    end else begin
        upsam_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        upsam_buf_ce1 = 1'b1;
    end else begin
        upsam_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_49_fu_562_p2 == 1'd0) & (icmp_ln159_fu_498_p2 == 1'd0)))) begin
        upsam_buf_we0 = 1'b1;
    end else begin
        upsam_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        upsam_buf_we1 = 1'b1;
    end else begin
        upsam_buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op237_write_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_op244_write_state16 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage14) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage13) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage12) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage11) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage10) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage9) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage8) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (empty_49_reg_847 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (empty_49_reg_847 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        upsamp6_out27_blk_n = upsamp6_out27_full_n;
    end else begin
        upsamp6_out27_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        upsamp6_out27_din = upsam_buf_q1;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (empty_49_reg_847 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        upsamp6_out27_din = upsam_buf_load_14_reg_966;
    end else if (((1'b0 == ap_block_pp0_stage14_01001) & (ap_predicate_op236_write_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        upsamp6_out27_din = upsam_buf_load_12_reg_951;
    end else if (((1'b0 == ap_block_pp0_stage12_01001) & (ap_predicate_op221_write_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        upsamp6_out27_din = upsam_buf_load_10_reg_936;
    end else if (((1'b0 == ap_block_pp0_stage10_01001) & (ap_predicate_op207_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        upsamp6_out27_din = upsam_buf_load_8_reg_921;
    end else if ((((1'b0 == ap_block_pp0_stage15_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_op244_write_state16 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_01001) & (ap_predicate_op191_write_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        upsamp6_out27_din = reg_474;
    end else if ((((1'b0 == ap_block_pp0_stage11_01001) & (ap_predicate_op214_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_01001) & (ap_predicate_op154_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        upsamp6_out27_din = reg_469;
    end else if ((((1'b0 == ap_block_pp0_stage13_01001) & (ap_predicate_op228_write_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_01001) & (ap_predicate_op172_write_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_01001) & (ap_predicate_op113_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        upsamp6_out27_din = reg_463;
    end else if ((((ap_predicate_op237_write_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage15_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_01001) & (ap_predicate_op222_write_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_01001) & (ap_predicate_op208_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_01001) & (ap_predicate_op194_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_01001) & (ap_predicate_op165_write_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_01001) & (ap_predicate_op131_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_01001) & (ap_predicate_op90_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        upsamp6_out27_din = reg_452;
    end else if ((((1'b0 == ap_block_pp0_stage9_01001) & (ap_predicate_op200_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_01001) & (ap_predicate_op137_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_01001) & (ap_predicate_op96_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_01001) & (ap_predicate_op79_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        upsamp6_out27_din = reg_457;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (empty_49_reg_847 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage14_01001) & (ap_predicate_op229_write_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_01001) & (ap_predicate_op215_write_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_01001) & (ap_predicate_op201_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_01001) & (ap_predicate_op184_write_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_01001) & (ap_predicate_op148_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_01001) & (ap_predicate_op107_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_01001) & (ap_predicate_op73_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        upsamp6_out27_din = reg_447;
    end else begin
        upsamp6_out27_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op237_write_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_op244_write_state16 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op228_write_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op222_write_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op214_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op208_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op200_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op194_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op172_write_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op165_write_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op137_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op131_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op96_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op90_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_predicate_op236_write_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_predicate_op229_write_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_predicate_op221_write_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_predicate_op215_write_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op207_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op201_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op191_write_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op184_write_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op154_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op148_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op113_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op107_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op79_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op73_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (empty_49_reg_847 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (empty_49_reg_847 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        upsamp6_out27_write = 1'b1;
    end else begin
        upsamp6_out27_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln159_1_fu_530_p2 = (ap_sig_allocacmp_cona_row_load + 5'd1);

assign add_ln159_fu_504_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (empty_49_reg_847 == 1'd0)) | ((upsamp6_out27_full_n == 1'b0) & (empty_49_reg_847 == 1'd1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((ap_done_reg == 1'b1) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op45_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (empty_49_reg_847 == 1'd0)) | ((upsamp6_out27_full_n == 1'b0) & (empty_49_reg_847 == 1'd1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((ap_done_reg == 1'b1) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op45_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (empty_49_reg_847 == 1'd0)) | ((upsamp6_out27_full_n == 1'b0) & (empty_49_reg_847 == 1'd1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((ap_done_reg == 1'b1) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op45_read_state1 == 1'b1)))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op207_write_state11 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op201_write_state11 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op202_read_state11 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op207_write_state11 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op201_write_state11 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op202_read_state11 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op207_write_state11 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op201_write_state11 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op202_read_state11 == 1'b1))));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op214_write_state12 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op208_write_state12 == 1'b1)) | ((ap_predicate_op209_read_state12 == 1'b1) & (conv6_out26_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op214_write_state12 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op208_write_state12 == 1'b1)) | ((ap_predicate_op209_read_state12 == 1'b1) & (conv6_out26_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op214_write_state12 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op208_write_state12 == 1'b1)) | ((ap_predicate_op209_read_state12 == 1'b1) & (conv6_out26_empty_n == 1'b0))));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op221_write_state13 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op215_write_state13 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op216_read_state13 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op221_write_state13 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op215_write_state13 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op216_read_state13 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op221_write_state13 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op215_write_state13 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op216_read_state13 == 1'b1))));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op228_write_state14 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op222_write_state14 == 1'b1)) | ((ap_predicate_op223_read_state14 == 1'b1) & (conv6_out26_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op228_write_state14 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op222_write_state14 == 1'b1)) | ((ap_predicate_op223_read_state14 == 1'b1) & (conv6_out26_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op228_write_state14 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op222_write_state14 == 1'b1)) | ((ap_predicate_op223_read_state14 == 1'b1) & (conv6_out26_empty_n == 1'b0))));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op236_write_state15 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op229_write_state15 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op230_read_state15 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op236_write_state15 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op229_write_state15 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op230_read_state15 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op236_write_state15 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op229_write_state15 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op230_read_state15 == 1'b1))));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op237_write_state16 == 1'b1) & (upsamp6_out27_full_n == 1'b0)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op244_write_state16 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op238_read_state16 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op237_write_state16 == 1'b1) & (upsamp6_out27_full_n == 1'b0)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op244_write_state16 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op238_read_state16 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op237_write_state16 == 1'b1) & (upsamp6_out27_full_n == 1'b0)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op244_write_state16 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op238_read_state16 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((upsamp6_out27_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op58_read_state2 == 1'b1) & (conv6_out26_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((upsamp6_out27_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op58_read_state2 == 1'b1) & (conv6_out26_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((upsamp6_out27_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op58_read_state2 == 1'b1) & (conv6_out26_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op79_write_state3 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op73_write_state3 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op74_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op79_write_state3 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op73_write_state3 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op74_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op79_write_state3 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op73_write_state3 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op74_read_state3 == 1'b1)))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op96_write_state4 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op90_write_state4 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op91_read_state4 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op96_write_state4 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op90_write_state4 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op91_read_state4 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op96_write_state4 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op90_write_state4 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op91_read_state4 == 1'b1))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op113_write_state5 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op107_write_state5 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op108_read_state5 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op113_write_state5 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op107_write_state5 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op108_read_state5 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op113_write_state5 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op107_write_state5 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op108_read_state5 == 1'b1))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op137_write_state6 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op131_write_state6 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op132_read_state6 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op137_write_state6 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op131_write_state6 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op132_read_state6 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op137_write_state6 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op131_write_state6 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op132_read_state6 == 1'b1))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op154_write_state7 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op148_write_state7 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op149_read_state7 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op154_write_state7 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op148_write_state7 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op149_read_state7 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op154_write_state7 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op148_write_state7 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op149_read_state7 == 1'b1))));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op172_write_state8 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op165_write_state8 == 1'b1)) | ((ap_predicate_op166_read_state8 == 1'b1) & (conv6_out26_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op172_write_state8 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op165_write_state8 == 1'b1)) | ((ap_predicate_op166_read_state8 == 1'b1) & (conv6_out26_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op172_write_state8 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op165_write_state8 == 1'b1)) | ((ap_predicate_op166_read_state8 == 1'b1) & (conv6_out26_empty_n == 1'b0))));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op191_write_state9 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op184_write_state9 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op185_read_state9 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op191_write_state9 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op184_write_state9 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op185_read_state9 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op191_write_state9 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op184_write_state9 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op185_read_state9 == 1'b1))));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op200_write_state10 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op194_write_state10 == 1'b1)) | ((ap_predicate_op195_read_state10 == 1'b1) & (conv6_out26_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op200_write_state10 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op194_write_state10 == 1'b1)) | ((ap_predicate_op195_read_state10 == 1'b1) & (conv6_out26_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op200_write_state10 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op194_write_state10 == 1'b1)) | ((ap_predicate_op195_read_state10 == 1'b1) & (conv6_out26_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0 = (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op200_write_state10 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op194_write_state10 == 1'b1)) | ((ap_predicate_op195_read_state10 == 1'b1) & (conv6_out26_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0 = (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op207_write_state11 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op201_write_state11 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op202_read_state11 == 1'b1)));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op214_write_state12 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op208_write_state12 == 1'b1)) | ((ap_predicate_op209_read_state12 == 1'b1) & (conv6_out26_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0 = (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op221_write_state13 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op215_write_state13 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op216_read_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0 = (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op228_write_state14 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op222_write_state14 == 1'b1)) | ((ap_predicate_op223_read_state14 == 1'b1) & (conv6_out26_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op236_write_state15 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op229_write_state15 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op230_read_state15 == 1'b1)));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = (((ap_predicate_op237_write_state16 == 1'b1) & (upsamp6_out27_full_n == 1'b0)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op244_write_state16 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op238_read_state16 == 1'b1)));
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter1 = (((upsamp6_out27_full_n == 1'b0) & (empty_49_reg_847 == 1'd0)) | ((upsamp6_out27_full_n == 1'b0) & (empty_49_reg_847 == 1'd1)));
end

always @ (*) begin
    ap_block_state18_pp0_stage1_iter1 = (upsamp6_out27_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op45_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((ap_predicate_op58_read_state2 == 1'b1) & (conv6_out26_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op79_write_state3 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op73_write_state3 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op74_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op96_write_state4 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op90_write_state4 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op91_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op113_write_state5 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op107_write_state5 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op108_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op137_write_state6 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op131_write_state6 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op132_read_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op154_write_state7 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op148_write_state7 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op149_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op172_write_state8 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op165_write_state8 == 1'b1)) | ((ap_predicate_op166_read_state8 == 1'b1) & (conv6_out26_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0 = (((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op191_write_state9 == 1'b1)) | ((upsamp6_out27_full_n == 1'b0) & (ap_predicate_op184_write_state9 == 1'b1)) | ((conv6_out26_empty_n == 1'b0) & (ap_predicate_op185_read_state9 == 1'b1)));
end

always @ (*) begin
    ap_condition_1508 = ((empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1514 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_49_fu_562_p2 == 1'd0) & (icmp_ln159_fu_498_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1518 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_49_fu_562_p2 == 1'd1) & (icmp_ln159_fu_498_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1523 = ((1'b0 == ap_block_pp0_stage2) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1528 = ((1'b0 == ap_block_pp0_stage2) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1534 = ((1'b0 == ap_block_pp0_stage4) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_1539 = ((1'b0 == ap_block_pp0_stage4) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_1544 = ((1'b0 == ap_block_pp0_stage6) & (empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_1549 = ((1'b0 == ap_block_pp0_stage6) & (empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_385 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

always @ (*) begin
    ap_predicate_op107_write_state5 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op108_read_state5 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op113_write_state5 = ((empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op131_write_state6 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op132_read_state6 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op137_write_state6 = ((empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op148_write_state7 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op149_read_state7 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op154_write_state7 = ((empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op165_write_state8 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op166_read_state8 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op172_write_state8 = ((empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op184_write_state9 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op185_read_state9 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op191_write_state9 = ((empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op194_write_state10 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op195_read_state10 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op200_write_state10 = ((empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op201_write_state11 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op202_read_state11 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op207_write_state11 = ((empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op208_write_state12 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op209_read_state12 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op214_write_state12 = ((empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op215_write_state13 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op216_read_state13 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op221_write_state13 = ((empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op222_write_state14 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op223_read_state14 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op228_write_state14 = ((empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op229_write_state15 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op230_read_state15 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op236_write_state15 = ((empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op237_write_state16 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op238_read_state16 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op244_write_state16 = ((empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op45_read_state1 = ((empty_49_fu_562_p2 == 1'd0) & (icmp_ln159_fu_498_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op58_read_state2 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op73_write_state3 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op74_read_state3 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op79_write_state3 = ((empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op90_write_state4 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op91_read_state4 = ((empty_49_reg_847 == 1'd0) & (icmp_ln159_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op96_write_state4 = ((empty_49_reg_847 == 1'd1) & (icmp_ln159_reg_833 == 1'd0));
end

assign cona_col_1_fu_578_p2 = (select_ln159_fu_522_p3 + 5'd1);

assign div15_udiv_cast65_fu_686_p1 = div15_udiv_reg_837;

assign div15_udiv_cast70_fu_603_p1 = div15_udiv_reg_837;

assign div15_udiv_cast71_fu_622_p1 = div15_udiv_reg_837;

assign div15_udiv_cast_fu_599_p1 = div15_udiv_reg_837;

assign div15_udiv_fu_552_p4 = {{select_ln159_fu_522_p3[4:1]}};

assign empty_49_fu_562_p2 = (trunc_ln160_fu_548_p1 | trunc_ln159_fu_544_p1);

assign grp_fu_377_p2 = (div15_udiv_cast_fu_599_p1 + 5'd14);

assign grp_fu_382_p2 = (grp_fu_382_p0 + 6'd28);

assign grp_fu_387_p2 = ($signed(div15_udiv_cast70_reg_856) + $signed(6'd42));

assign grp_fu_392_p2 = (grp_fu_392_p0 + 7'd56);

assign grp_fu_397_p2 = ($signed(div15_udiv_cast71_reg_873) + $signed(7'd70));

assign grp_fu_402_p2 = ($signed(div15_udiv_cast71_reg_873) + $signed(7'd84));

assign grp_fu_407_p2 = ($signed(div15_udiv_cast70_reg_856) + $signed(6'd34));

assign grp_fu_412_p2 = (grp_fu_412_p0 + 8'd126);

assign grp_fu_417_p2 = ($signed(grp_fu_417_p0) + $signed(8'd140));

assign grp_fu_422_p2 = ($signed(div15_udiv_cast65_reg_912) + $signed(8'd154));

assign grp_fu_427_p2 = ($signed(div15_udiv_cast65_reg_912) + $signed(8'd168));

assign grp_fu_432_p2 = ($signed(div15_udiv_cast65_reg_912) + $signed(8'd182));

assign grp_fu_437_p2 = ($signed(div15_udiv_cast71_reg_873) + $signed(7'd68));

assign grp_fu_442_p2 = ($signed(div15_udiv_cast71_reg_873) + $signed(7'd82));

assign icmp_ln159_fu_498_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln160_fu_516_p2 = ((ap_sig_allocacmp_cona_col_load == 5'd28) ? 1'b1 : 1'b0);

assign or_ln1_fu_744_p3 = {{1'd1}, {div15_udiv_reg_837}};

assign or_ln_fu_670_p3 = {{1'd1}, {div15_udiv_reg_837}};

assign select_ln159_1_fu_536_p3 = ((icmp_ln160_fu_516_p2[0:0] == 1'b1) ? add_ln159_1_fu_530_p2 : ap_sig_allocacmp_cona_row_load);

assign select_ln159_fu_522_p3 = ((icmp_ln160_fu_516_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_cona_col_load);

assign sext_ln165_1_fu_751_p1 = $signed(or_ln1_fu_744_p3);

assign sext_ln165_2_fu_785_p1 = $signed(grp_fu_437_p2);

assign sext_ln165_3_fu_794_p1 = $signed(grp_fu_442_p2);

assign sext_ln165_fu_721_p1 = $signed(grp_fu_407_p2);

assign sext_ln167_1_fu_677_p1 = $signed(or_ln_fu_670_p3);

assign sext_ln167_2_fu_735_p1 = $signed(grp_fu_437_p2);

assign sext_ln167_3_fu_803_p1 = $signed(grp_fu_442_p2);

assign sext_ln167_fu_661_p1 = $signed(grp_fu_407_p2);

assign trunc_ln159_fu_544_p1 = select_ln159_1_fu_536_p3[0:0];

assign trunc_ln160_fu_548_p1 = select_ln159_fu_522_p3[0:0];

assign upsam_buf_d0 = conv6_out26_dout;

assign upsam_buf_d1 = conv6_out26_dout;

assign zext_ln165_10_fu_765_p1 = grp_fu_417_p2;

assign zext_ln165_11_fu_770_p1 = grp_fu_422_p2;

assign zext_ln165_12_fu_775_p1 = grp_fu_427_p2;

assign zext_ln165_13_fu_780_p1 = grp_fu_432_p2;

assign zext_ln165_14_fu_789_p1 = $unsigned(sext_ln165_2_fu_785_p1);

assign zext_ln165_15_fu_798_p1 = $unsigned(sext_ln165_3_fu_794_p1);

assign zext_ln165_1_fu_607_p1 = grp_fu_377_p2;

assign zext_ln165_2_fu_626_p1 = grp_fu_382_p2;

assign zext_ln165_3_fu_641_p1 = grp_fu_387_p2;

assign zext_ln165_4_fu_656_p1 = grp_fu_392_p2;

assign zext_ln165_5_fu_691_p1 = grp_fu_397_p2;

assign zext_ln165_6_fu_706_p1 = grp_fu_402_p2;

assign zext_ln165_7_fu_725_p1 = $unsigned(sext_ln165_fu_721_p1);

assign zext_ln165_8_fu_755_p1 = $unsigned(sext_ln165_1_fu_751_p1);

assign zext_ln165_9_fu_760_p1 = grp_fu_412_p2;

assign zext_ln165_fu_568_p1 = div15_udiv_fu_552_p4;

assign zext_ln167_10_fu_701_p1 = grp_fu_417_p2;

assign zext_ln167_11_fu_711_p1 = grp_fu_422_p2;

assign zext_ln167_12_fu_716_p1 = grp_fu_427_p2;

assign zext_ln167_13_fu_730_p1 = grp_fu_432_p2;

assign zext_ln167_14_fu_739_p1 = $unsigned(sext_ln167_2_fu_735_p1);

assign zext_ln167_15_fu_807_p1 = $unsigned(sext_ln167_3_fu_803_p1);

assign zext_ln167_1_fu_612_p1 = grp_fu_377_p2;

assign zext_ln167_2_fu_617_p1 = grp_fu_382_p2;

assign zext_ln167_3_fu_631_p1 = grp_fu_387_p2;

assign zext_ln167_4_fu_636_p1 = grp_fu_392_p2;

assign zext_ln167_5_fu_646_p1 = grp_fu_397_p2;

assign zext_ln167_6_fu_651_p1 = grp_fu_402_p2;

assign zext_ln167_7_fu_665_p1 = $unsigned(sext_ln167_fu_661_p1);

assign zext_ln167_8_fu_681_p1 = $unsigned(sext_ln167_1_fu_677_p1);

assign zext_ln167_9_fu_696_p1 = grp_fu_412_p2;

assign zext_ln167_fu_573_p1 = div15_udiv_fu_552_p4;

always @ (posedge ap_clk) begin
    div15_udiv_cast70_reg_856[5:4] <= 2'b00;
    div15_udiv_cast71_reg_873[6:4] <= 3'b000;
    div15_udiv_cast65_reg_912[7:4] <= 4'b0000;
end

endmodule //AutoEncoder_sp_upsamp_ap_fixed_32_6_5_3_0_4
