TimeQuest Timing Analyzer report for Uni_Projektas
Tue Jan 31 14:08:04 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Slow Model Minimum Pulse Width: 'SYNC'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLK'
 24. Fast Model Hold: 'CLK'
 25. Fast Model Minimum Pulse Width: 'CLK'
 26. Fast Model Minimum Pulse Width: 'SYNC'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Multicorner Timing Analysis Summary
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Setup Transfers
 33. Hold Transfers
 34. Report TCCS
 35. Report RSKM
 36. Unconstrained Paths
 37. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Tue Jan 31 14:08:04 2023 ;
+-------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }  ;
; SYNC       ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SYNC } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 50.22 MHz ; 50.22 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.087 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.499 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 6.933  ; 0.000                 ;
; SYNC  ; 36.000 ; 0.000                 ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.087 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.963     ;
; 0.165 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.870     ;
; 0.173 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.877     ;
; 0.259 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.791     ;
; 0.329 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.706     ;
; 0.337 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.698     ;
; 0.345 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.705     ;
; 0.363 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.687     ;
; 0.449 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.601     ;
; 0.478 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.572     ;
; 0.501 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.534     ;
; 0.501 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.534     ;
; 0.519 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.516     ;
; 0.535 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.515     ;
; 0.535 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.515     ;
; 0.564 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.486     ;
; 0.587 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.448     ;
; 0.621 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[13] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.429     ;
; 0.621 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.429     ;
; 0.650 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.098     ; 19.292     ;
; 0.670 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.101     ; 19.269     ;
; 0.681 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.354     ;
; 0.691 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.344     ;
; 0.707 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.343     ;
; 0.708 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.342     ;
; 0.711 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.091     ; 19.238     ;
; 0.736 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.098     ; 19.206     ;
; 0.754 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.296     ;
; 0.756 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.101     ; 19.183     ;
; 0.767 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.268     ;
; 0.774 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.091     ; 19.175     ;
; 0.777 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.258     ;
; 0.785 ; ADC_Manager:ADC_Manager1|c_long_func_input[3][0]                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.006      ; 19.261     ;
; 0.793 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[13] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.257     ;
; 0.800 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[42]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.095     ; 19.145     ;
; 0.826 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[44]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.095     ; 19.119     ;
; 0.831 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[51]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.102     ; 19.107     ;
; 0.840 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.210     ;
; 0.847 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.109     ; 19.084     ;
; 0.853 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.182     ;
; 0.853 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.182     ;
; 0.862 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.101     ; 19.077     ;
; 0.871 ; ADC_Manager:ADC_Manager1|c_long_func_input[3][0]                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.006      ; 19.175     ;
; 0.880 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[43]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.095     ; 19.065     ;
; 0.880 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.170     ;
; 0.881 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.095     ; 19.064     ;
; 0.916 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[99]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.101     ; 19.023     ;
; 0.919 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.102     ; 19.019     ;
; 0.926 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.124     ;
; 0.926 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.098     ; 19.016     ;
; 0.932 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.087     ; 19.021     ;
; 0.939 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.096     ;
; 0.939 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.096     ;
; 0.939 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.096     ;
; 0.946 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.098     ; 18.996     ;
; 0.946 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.101     ; 18.993     ;
; 0.962 ; ADC_Manager:ADC_Manager1|c_long_func_input[14][0]                                           ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.073     ;
; 0.981 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.109     ; 18.950     ;
; 0.988 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.086     ; 18.966     ;
; 0.998 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.095     ; 18.947     ;
; 1.006 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[11] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.044     ;
; 1.007 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[59]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.103     ; 18.930     ;
; 1.008 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[32]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.097     ; 18.935     ;
; 1.012 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[13] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 19.038     ;
; 1.012 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.098     ; 18.930     ;
; 1.018 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.087     ; 18.935     ;
; 1.025 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.010     ;
; 1.025 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.010     ;
; 1.027 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 19.008     ;
; 1.032 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.098     ; 18.910     ;
; 1.033 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[123] ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.100     ; 18.907     ;
; 1.039 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.091     ; 18.910     ;
; 1.048 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[88]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.102     ; 18.890     ;
; 1.048 ; ADC_Manager:ADC_Manager1|c_long_func_input[14][0]                                           ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 18.987     ;
; 1.061 ; ADC_Manager:ADC_Manager1|c_long_func_input[3][0]                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 0.006      ; 18.985     ;
; 1.074 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; -0.086     ; 18.880     ;
; 1.084 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.095     ; 18.861     ;
; 1.093 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.095     ; 18.852     ;
; 1.094 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[32]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.097     ; 18.849     ;
; 1.098 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.098     ; 18.844     ;
; 1.099 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12] ; CLK          ; CLK         ; 20.000       ; 0.010      ; 18.951     ;
; 1.102 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.101     ; 18.837     ;
; 1.108 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[8]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.119     ; 18.813     ;
; 1.111 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 18.924     ;
; 1.111 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12] ; CLK          ; CLK         ; 20.000       ; -0.005     ; 18.924     ;
; 1.115 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.091     ; 18.834     ;
; 1.117 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.091     ; 18.832     ;
; 1.118 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.091     ; 18.831     ;
; 1.119 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[60]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.103     ; 18.818     ;
; 1.119 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[123] ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; -0.100     ; 18.821     ;
; 1.120 ; ADC_Manager:ADC_Manager1|c_long_func_input[12][4]                                           ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 18.927     ;
; 1.123 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[36]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.097     ; 18.820     ;
; 1.125 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.095     ; 18.820     ;
; 1.130 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.095     ; 18.815     ;
; 1.132 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.091     ; 18.817     ;
; 1.134 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[88]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.102     ; 18.804     ;
; 1.144 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.091     ; 18.805     ;
; 1.147 ; ADC_Manager:ADC_Manager1|c_long_func_input[3][0]                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15] ; CLK          ; CLK         ; 20.000       ; 0.006      ; 18.899     ;
; 1.149 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.095     ; 18.796     ;
; 1.153 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.095     ; 18.792     ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Correlation_function:corr_long|f                                                                                                                                                            ; Correlation_function:corr_long|f                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                                            ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.735 ; ADC_Manager:ADC_Manager1|c_preamb_func[47][2]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[47][2]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.041      ;
; 0.741 ; ADC_Manager:ADC_Manager1|c_preamb_func[48][2]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[48][2]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.745 ; ADC_Manager:ADC_Manager1|c_preamb_func[47][1]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[47][1]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.051      ;
; 0.748 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.753 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.060      ;
; 0.758 ; Correlation_function:corr_long|f_output[0]                                                                                                                                                  ; ADC_Manager:ADC_Manager1|c_01_value[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.064      ;
; 0.758 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.064      ;
; 0.767 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.073      ;
; 0.767 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; Correlation_function:corr_long|f                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.073      ;
; 0.775 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.081      ;
; 0.788 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.094      ;
; 0.792 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.098      ;
; 0.801 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.107      ;
; 0.890 ; Correlation_function:corr_long|f_output[4]                                                                                                                                                  ; ADC_Manager:ADC_Manager1|c_01_value[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.196      ;
; 0.995 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[2]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg2                                                                      ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.361      ;
; 1.008 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[6]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg6                                                                      ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.374      ;
; 1.010 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[1]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg1                                                                      ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.376      ;
; 1.014 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[7]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg7                                                                      ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.380      ;
; 1.075 ; Correlation_function:corr_long|f_output[6]                                                                                                                                                  ; ADC_Manager:ADC_Manager1|c_00_value[6]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.004     ; 1.377      ;
; 1.081 ; Correlation_function:corr_long|f_output[11]                                                                                                                                                 ; ADC_Manager:ADC_Manager1|c_01_value[11]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.003     ; 1.384      ;
; 1.081 ; Correlation_function:corr_long|f_output[11]                                                                                                                                                 ; ADC_Manager:ADC_Manager1|c_00_value[11]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.003     ; 1.384      ;
; 1.093 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.400      ;
; 1.125 ; ADC_Manager:ADC_Manager1|c_preamb_func[46][7]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[46][7]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.431      ;
; 1.148 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.454      ;
; 1.162 ; Correlation_function:corr_long|f_output[1]                                                                                                                                                  ; ADC_Manager:ADC_Manager1|c_10_value[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.004     ; 1.464      ;
; 1.163 ; Correlation_function:corr_long|f_output[1]                                                                                                                                                  ; ADC_Manager:ADC_Manager1|c_00_value[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.004     ; 1.465      ;
; 1.163 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.469      ;
; 1.163 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.469      ;
; 1.165 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|q_a[6]                                                                                               ; ADC_Manager:ADC_Manager1|c_preamb_func[33][6]                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; -0.082     ; 1.389      ;
; 1.166 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.473      ;
; 1.172 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.479      ;
; 1.175 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 8.051 ; 8.051 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 7.580 ; 7.580 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 8.051 ; 8.051 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 7.573 ; 7.573 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 7.570 ; 7.570 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 7.565 ; 7.565 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 7.566 ; 7.566 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.666 ; 6.666 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.281 ; 7.281 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 7.565 ; 7.565 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 7.580 ; 7.580 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 8.051 ; 8.051 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 7.573 ; 7.573 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 7.570 ; 7.570 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 7.565 ; 7.565 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 7.566 ; 7.566 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.666 ; 6.666 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.281 ; 7.281 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 14.587 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 7.500  ; 0.000                 ;
; SYNC  ; 37.223 ; 0.000                 ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.587 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.391      ;
; 14.601 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.012      ; 5.443      ;
; 14.622 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.356      ;
; 14.632 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.398      ;
; 14.642 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.012      ; 5.402      ;
; 14.650 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.012      ; 5.394      ;
; 14.660 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.370      ;
; 14.681 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.349      ;
; 14.688 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.050     ; 5.294      ;
; 14.691 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.012      ; 5.353      ;
; 14.695 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.335      ;
; 14.708 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[8]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.072     ; 5.252      ;
; 14.716 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.262      ;
; 14.736 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 0.012      ; 5.308      ;
; 14.736 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.058     ; 5.238      ;
; 14.737 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.066     ; 5.229      ;
; 14.738 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.058     ; 5.236      ;
; 14.739 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[42]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.239      ;
; 14.753 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.012      ; 5.291      ;
; 14.755 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[88]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.060     ; 5.217      ;
; 14.763 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.267      ;
; 14.771 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15] ; CLK          ; CLK         ; 20.000       ; 0.012      ; 5.273      ;
; 14.771 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[8]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.072     ; 5.189      ;
; 14.773 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.050     ; 5.209      ;
; 14.775 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.203      ;
; 14.779 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[51]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.060     ; 5.193      ;
; 14.779 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.024     ; 5.229      ;
; 14.781 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[44]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.197      ;
; 14.781 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.044     ; 5.207      ;
; 14.785 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 0.012      ; 5.259      ;
; 14.788 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.012      ; 5.256      ;
; 14.789 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.241      ;
; 14.790 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[88]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.060     ; 5.182      ;
; 14.791 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[99]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.058     ; 5.183      ;
; 14.798 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.180      ;
; 14.800 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[43]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.178      ;
; 14.801 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.058     ; 5.173      ;
; 14.806 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14] ; CLK          ; CLK         ; 20.000       ; 0.012      ; 5.238      ;
; 14.807 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[123] ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.171      ;
; 14.810 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.168      ;
; 14.811 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[56]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.024     ; 5.197      ;
; 14.812 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.218      ;
; 14.814 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.060     ; 5.158      ;
; 14.814 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; -0.024     ; 5.194      ;
; 14.815 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.046     ; 5.171      ;
; 14.816 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; -0.044     ; 5.172      ;
; 14.818 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[32]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.162      ;
; 14.820 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15] ; CLK          ; CLK         ; 20.000       ; 0.012      ; 5.224      ;
; 14.822 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.060     ; 5.150      ;
; 14.826 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.050     ; 5.156      ;
; 14.832 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.152      ;
; 14.833 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.066     ; 5.133      ;
; 14.833 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.058     ; 5.141      ;
; 14.836 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.148      ;
; 14.839 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.050     ; 5.143      ;
; 14.840 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[52]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.140      ;
; 14.841 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[13] ; CLK          ; CLK         ; 20.000       ; 0.012      ; 5.203      ;
; 14.842 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[2]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.072     ; 5.118      ;
; 14.845 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.133      ;
; 14.845 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[59]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.061     ; 5.126      ;
; 14.846 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[56]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; -0.024     ; 5.162      ;
; 14.848 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[123] ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.130      ;
; 14.848 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.182      ;
; 14.850 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.130      ;
; 14.850 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.046     ; 5.136      ;
; 14.850 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.134      ;
; 14.852 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[18]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.126      ;
; 14.853 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.066     ; 5.113      ;
; 14.853 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[32]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.127      ;
; 14.854 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[98]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.058     ; 5.120      ;
; 14.855 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14] ; CLK          ; CLK         ; 20.000       ; 0.012      ; 5.189      ;
; 14.857 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.060     ; 5.115      ;
; 14.857 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.173      ;
; 14.860 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.058     ; 5.114      ;
; 14.862 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.066     ; 5.104      ;
; 14.862 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.118      ;
; 14.865 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[8]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.072     ; 5.095      ;
; 14.869 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[11]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.072     ; 5.091      ;
; 14.873 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.111      ;
; 14.873 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.050     ; 5.109      ;
; 14.874 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.058     ; 5.100      ;
; 14.874 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.058     ; 5.100      ;
; 14.874 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.106      ;
; 14.876 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.058     ; 5.098      ;
; 14.877 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[37]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.039     ; 5.116      ;
; 14.877 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[73]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.107      ;
; 14.877 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.107      ;
; 14.877 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[42]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.101      ;
; 14.880 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.098      ;
; 14.880 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[9]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.072     ; 5.080      ;
; 14.881 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.044     ; 5.107      ;
; 14.881 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[52]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.099      ;
; 14.882 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 0.012      ; 5.162      ;
; 14.883 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.147      ;
; 14.884 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[88]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.060     ; 5.088      ;
; 14.885 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[17]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.093      ;
; 14.885 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[120] ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.046     ; 5.101      ;
; 14.886 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[46]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.094      ;
; 14.886 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[60]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.061     ; 5.085      ;
; 14.886 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.094      ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Correlation_function:corr_long|f                                                                                                                                                            ; Correlation_function:corr_long|f                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                                            ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; ADC_Manager:ADC_Manager1|c_preamb_func[47][2]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[47][2]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; ADC_Manager:ADC_Manager1|c_preamb_func[48][2]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[48][2]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; ADC_Manager:ADC_Manager1|c_preamb_func[47][1]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[47][1]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Correlation_function:corr_long|f_output[0]                                                                                                                                                  ; ADC_Manager:ADC_Manager1|c_01_value[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.251 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; Correlation_function:corr_long|f                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.256 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.408      ;
; 0.263 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.416      ;
; 0.269 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.421      ;
; 0.282 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[2]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg2                                                                      ; CLK          ; CLK         ; 0.000        ; 0.059      ; 0.479      ;
; 0.287 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[6]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg6                                                                      ; CLK          ; CLK         ; 0.000        ; 0.059      ; 0.484      ;
; 0.288 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[1]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg1                                                                      ; CLK          ; CLK         ; 0.000        ; 0.059      ; 0.485      ;
; 0.289 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[7]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg7                                                                      ; CLK          ; CLK         ; 0.000        ; 0.059      ; 0.486      ;
; 0.328 ; Correlation_function:corr_long|f_output[4]                                                                                                                                                  ; ADC_Manager:ADC_Manager1|c_01_value[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.480      ;
; 0.333 ; Correlation_function:corr_long|f_output[6]                                                                                                                                                  ; ADC_Manager:ADC_Manager1|c_00_value[6]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.484      ;
; 0.339 ; Correlation_function:corr_long|f_output[11]                                                                                                                                                 ; ADC_Manager:ADC_Manager1|c_01_value[11]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.490      ;
; 0.340 ; Correlation_function:corr_long|f_output[11]                                                                                                                                                 ; ADC_Manager:ADC_Manager1|c_00_value[11]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.491      ;
; 0.344 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.498      ;
; 0.355 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|c_preamb_func[46][7]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[46][7]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; ADC_Manager:ADC_Manager1|main_state.read_init_mem                                                                                                                                           ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 37.223 ; 40.000       ; 2.777          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.705 ; 3.705 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 3.536 ; 3.536 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.705 ; 3.705 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 3.532 ; 3.532 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.529 ; 3.529 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.529 ; 3.529 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.529 ; 3.529 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.948 ; 2.948 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.465 ; 3.465 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.529 ; 3.529 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 3.536 ; 3.536 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.705 ; 3.705 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 3.532 ; 3.532 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.529 ; 3.529 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.529 ; 3.529 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.529 ; 3.529 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.948 ; 2.948 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.465 ; 3.465 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.087 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CLK             ; 0.087 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 36.000              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 8.051 ; 8.051 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 7.580 ; 7.580 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 8.051 ; 8.051 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 7.573 ; 7.573 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 7.570 ; 7.570 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 7.565 ; 7.565 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 7.566 ; 7.566 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.666 ; 6.666 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.281 ; 7.281 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.529 ; 3.529 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 3.536 ; 3.536 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.705 ; 3.705 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 3.532 ; 3.532 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.529 ; 3.529 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.529 ; 3.529 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.529 ; 3.529 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.948 ; 2.948 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.465 ; 3.465 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 19772866 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 19772866 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 31 14:08:03 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.087
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.087         0.000 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    36.000         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 14.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.587         0.000 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 CLK 
    Info (332119):    37.223         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4591 megabytes
    Info: Processing ended: Tue Jan 31 14:08:04 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


