{"auto_keywords": [{"score": 0.045290403341537215, "phrase": "small_area"}, {"score": 0.0046819794771817405, "phrase": "cmos."}, {"score": 0.004156411748278609, "phrase": "nm_cmos_technology"}, {"score": 0.003741712498615481, "phrase": "bottom_plates"}, {"score": 0.003689628075766217, "phrase": "differential_capacitor_arrays"}, {"score": 0.003587616378156851, "phrase": "extra_reference_voltage"}, {"score": 0.003275093899046286, "phrase": "supply_voltage"}, {"score": 0.002989714021608139, "phrase": "rail_input_range_split_capacitor_arrays"}, {"score": 0.0027100527874262446, "phrase": "linearity_degradation"}, {"score": 0.0026723394102208136, "phrase": "adc"}, {"score": 0.0026166287606163145, "phrase": "peak_sndr"}, {"score": 0.002226592967032469, "phrase": "total_active_area"}, {"score": 0.0021347607855562102, "phrase": "input_capacitance"}], "paper_keywords": ["ADC", " successive approximation", " charge redistribution", " calibration low power"], "paper_abstract": "A 9 bit 100 MS/s successive approximation register (SAR) ADC with low power and small area has been Implemented in 65 nm CMOS technology A tri level charge redistribution technique is pro posed to reduce DAC switching energy and settling time By connecting bottom plates of differential capacitor arrays for charge sharing extra reference voltage is avoided Two reference voltages charging and discharging the capacitors are chosen to be supply voltage and ground in order to save energy and achieve a rail to rail input range Split capacitor arrays with mismatch calibration are implemented for small area and small in put capacitance without linearity degradation The ADC achieves a peak SNDR of 53 1 dB and consumes 1 46 mW from a 1 2 V supply resulting in a figure of merit (FOM) of 39 fJ/conversion step The total active area is 0 012 mm(2) and the input capacitance is 180 fF", "paper_title": "A 9-bit 100-MS/s 1.46-mW Tri-Level SAR ADC in 65 nm CMOS", "paper_id": "WOS:000285434400030"}