var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"positionloop/currloop/AntiPark","ref":false,"files":[{"name":"AntiPark.c","type":"source","group":"model","path":"C:\\Users\\WuHongrui\\Desktop\\交接材料_吴宏瑞\\2. 工程文件\\2.1. 程序\\2.1.2. Simulink仿真及程序生成\\Triloop\\AntiPark_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * File: AntiPark.c\r\n *\r\n * Code generated for Simulink model 'AntiPark'.\r\n *\r\n * Model version                  : 6.273\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue Mar 25 15:57:38 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"AntiPark.h\"\r\n\r\n/* External inputs (root inport signals with default storage) */\r\nExtU rtU;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\nExtY rtY;\r\n\r\n/* Model step function */\r\nvoid AntiPark_step(void)\r\n{\r\n  /* Outport: '<Root>/ualpha' incorporates:\r\n   *  Inport: '<Root>/theta_cos'\r\n   *  Inport: '<Root>/theta_sin'\r\n   *  Inport: '<Root>/ud'\r\n   *  Inport: '<Root>/uq'\r\n   *  Product: '<S1>/Product'\r\n   *  Product: '<S1>/Product1'\r\n   *  Sum: '<S1>/Add'\r\n   */\r\n  rtY.ualpha = rtU.ud * rtU.theta_cos - rtU.uq * rtU.theta_sin;\r\n\r\n  /* Outport: '<Root>/ubeta' incorporates:\r\n   *  Inport: '<Root>/theta_cos'\r\n   *  Inport: '<Root>/theta_sin'\r\n   *  Inport: '<Root>/ud'\r\n   *  Inport: '<Root>/uq'\r\n   *  Product: '<S1>/Product2'\r\n   *  Product: '<S1>/Product3'\r\n   *  Sum: '<S1>/Add1'\r\n   */\r\n  rtY.ubeta = rtU.ud * rtU.theta_sin + rtU.uq * rtU.theta_cos;\r\n}\r\n\r\n/* Model initialize function */\r\nvoid AntiPark_initialize(void)\r\n{\r\n  /* (no initialization code required) */\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"AntiPark.h","type":"header","group":"model","path":"C:\\Users\\WuHongrui\\Desktop\\交接材料_吴宏瑞\\2. 工程文件\\2.1. 程序\\2.1.2. Simulink仿真及程序生成\\Triloop\\AntiPark_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * File: AntiPark.h\r\n *\r\n * Code generated for Simulink model 'AntiPark'.\r\n *\r\n * Model version                  : 6.273\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue Mar 25 15:57:38 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef AntiPark_h_\r\n#define AntiPark_h_\r\n#ifndef AntiPark_COMMON_INCLUDES_\r\n#define AntiPark_COMMON_INCLUDES_\r\n#include \"rtwtypes.h\"\r\n#include \"math.h\"\r\n#endif                                 /* AntiPark_COMMON_INCLUDES_ */\r\n\r\n/* External inputs (root inport signals with default storage) */\r\ntypedef struct {\r\n  real32_T ud;                         /* '<Root>/ud' */\r\n  real32_T uq;                         /* '<Root>/uq' */\r\n  real32_T theta_sin;                  /* '<Root>/theta_sin' */\r\n  real32_T theta_cos;                  /* '<Root>/theta_cos' */\r\n} ExtU;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\ntypedef struct {\r\n  real32_T ualpha;                     /* '<Root>/ualpha' */\r\n  real32_T ubeta;                      /* '<Root>/ubeta' */\r\n} ExtY;\r\n\r\n/* External inputs (root inport signals with default storage) */\r\nextern ExtU rtU;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\nextern ExtY rtY;\r\n\r\n/* Model entry point functions */\r\nextern void AntiPark_initialize(void);\r\nextern void AntiPark_step(void);\r\n\r\n/*-\r\n * The generated code includes comments that allow you to trace directly\r\n * back to the appropriate location in the model.  The basic format\r\n * is <system>/block_name, where system is the system number (uniquely\r\n * assigned by Simulink) and block_name is the name of the block.\r\n *\r\n * Note that this particular code originates from a subsystem build,\r\n * and has its own system numbers different from the parent model.\r\n * Refer to the system hierarchy for this subsystem below, and use the\r\n * MATLAB hilite_system command to trace the generated code back\r\n * to the parent model.  For example,\r\n *\r\n * hilite_system('positionloop/currloop/AntiPark')    - opens subsystem positionloop/currloop/AntiPark\r\n * hilite_system('positionloop/currloop/AntiPark/Kp') - opens and selects block Kp\r\n *\r\n * Here is the system hierarchy for this model\r\n *\r\n * '<Root>' : 'positionloop/currloop'\r\n * '<S1>'   : 'positionloop/currloop/AntiPark'\r\n */\r\n#endif                                 /* AntiPark_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtwtypes.h","type":"header","group":"utility","path":"C:\\Users\\WuHongrui\\Desktop\\交接材料_吴宏瑞\\2. 工程文件\\2.1. 程序\\2.1.2. Simulink仿真及程序生成\\Triloop\\AntiPark_ert_rtw","tag":"","groupDisplay":"实用工具文件","code":"/*\r\n * File: rtwtypes.h\r\n *\r\n * Code generated for Simulink model 'AntiPark'.\r\n *\r\n * Model version                  : 6.273\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue Mar 25 15:57:38 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTWTYPES_H\r\n#define RTWTYPES_H\r\n\r\n/* Logical type definitions */\r\n#if (!defined(__cplusplus))\r\n#ifndef false\r\n#define false                          (0U)\r\n#endif\r\n\r\n#ifndef true\r\n#define true                           (1U)\r\n#endif\r\n#endif\r\n\r\n/*=======================================================================*\r\n * Target hardware information\r\n *   Device type: ARM Compatible->ARM Cortex-M\r\n *   Number of bits:     char:   8    short:   16    int:  32\r\n *                       long:  32    long long:  64\r\n *                       native word size:  32\r\n *   Byte ordering: LittleEndian\r\n *   Signed integer division rounds to: Zero\r\n *   Shift right on a signed integer as arithmetic shift: on\r\n *=======================================================================*/\r\n\r\n/*=======================================================================*\r\n * Fixed width word size data types:                                     *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *   real32_T, real64_T           - 32 and 64 bit floating point numbers *\r\n *=======================================================================*/\r\ntypedef signed char int8_T;\r\ntypedef unsigned char uint8_T;\r\ntypedef short int16_T;\r\ntypedef unsigned short uint16_T;\r\ntypedef int int32_T;\r\ntypedef unsigned int uint32_T;\r\ntypedef long long int64_T;\r\ntypedef unsigned long long uint64_T;\r\ntypedef float real32_T;\r\ntypedef double real64_T;\r\n\r\n/*===========================================================================*\r\n * Generic type definitions: boolean_T, char_T, byte_T, int_T, uint_T,       *\r\n *                           real_T, time_T, ulong_T, ulonglong_T.           *\r\n *===========================================================================*/\r\ntypedef double real_T;\r\ntypedef double time_T;\r\ntypedef unsigned char boolean_T;\r\ntypedef int int_T;\r\ntypedef unsigned int uint_T;\r\ntypedef unsigned long ulong_T;\r\ntypedef unsigned long long ulonglong_T;\r\ntypedef char char_T;\r\ntypedef unsigned char uchar_T;\r\ntypedef char_T byte_T;\r\n\r\n/*=======================================================================*\r\n * Min and Max:                                                          *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *=======================================================================*/\r\n#define MAX_int8_T                     ((int8_T)(127))\r\n#define MIN_int8_T                     ((int8_T)(-128))\r\n#define MAX_uint8_T                    ((uint8_T)(255U))\r\n#define MAX_int16_T                    ((int16_T)(32767))\r\n#define MIN_int16_T                    ((int16_T)(-32768))\r\n#define MAX_uint16_T                   ((uint16_T)(65535U))\r\n#define MAX_int32_T                    ((int32_T)(2147483647))\r\n#define MIN_int32_T                    ((int32_T)(-2147483647-1))\r\n#define MAX_uint32_T                   ((uint32_T)(0xFFFFFFFFU))\r\n#define MAX_int64_T                    ((int64_T)(9223372036854775807LL))\r\n#define MIN_int64_T                    ((int64_T)(-9223372036854775807LL-1LL))\r\n#define MAX_uint64_T                   ((uint64_T)(0xFFFFFFFFFFFFFFFFULL))\r\n\r\n/* Block D-Work pointer type */\r\ntypedef void * pointer_T;\r\n\r\n#endif                                 /* RTWTYPES_H */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtmodel.h","type":"header","group":"interface","path":"C:\\Users\\WuHongrui\\Desktop\\交接材料_吴宏瑞\\2. 工程文件\\2.1. 程序\\2.1.2. Simulink仿真及程序生成\\Triloop\\AntiPark_ert_rtw","tag":"","groupDisplay":"接口文件","code":"/*\r\n * File: rtmodel.h\r\n *\r\n * Code generated for Simulink model 'AntiPark'.\r\n *\r\n * Model version                  : 6.273\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue Mar 25 15:57:38 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef rtmodel_h_\r\n#define rtmodel_h_\r\n#include \"AntiPark.h\"\r\n\r\n/* Macros generated for backwards compatibility  */\r\n#ifndef rtmGetErrorStatus\r\n#define rtmGetErrorStatus(rtm)         ((void*) 0)\r\n#endif\r\n\r\n#ifndef rtmSetErrorStatus\r\n#define rtmSetErrorStatus(rtm, val)    ((void) 0)\r\n#endif\r\n\r\n#ifndef rtmGetStopRequested\r\n#define rtmGetStopRequested(rtm)       ((void*) 0)\r\n#endif\r\n#endif                                 /* rtmodel_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"}],"coverage":[{"id":"SimulinkCoverage","name":"Simulink Coverage","files":[]},{"id":"Bullseye","name":"Bullseye Coverage","files":[]},{"id":"LDRA","name":"LDRA Testbed","files":[]}],"features":{"annotation":false,"coverage":true,"profiling":true,"tooltip":true,"coverageTooltip":true,"showJustificationLinks":true,"useMWTable":false,"showProfilingInfo":true,"showTaskSummary":true,"showProtectedV2Report":true}};