{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553360730838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553360730843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 17:05:30 2019 " "Processing started: Sat Mar 23 17:05:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553360730843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360730843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Data_Extraction_System -c Data_Extraction_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off Data_Extraction_System -c Data_Extraction_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360730843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553360731351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553360731351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_extraction_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_extraction_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Extraction_System3-bdf_type " "Found design unit 1: Data_Extraction_System3-bdf_type" {  } { { "Data_Extraction_System.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_System.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740489 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Extraction_System3 " "Found entity 1: Data_Extraction_System3" {  } { { "Data_Extraction_System.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_System.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_extraction_system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_extraction_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Extraction_System " "Found entity 1: Data_Extraction_System" {  } { { "Data_Extraction_System.bdf" "" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_extraction_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_extraction_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Extraction_Controller-Data_Extraction_Controller " "Found design unit 1: Data_Extraction_Controller-Data_Extraction_Controller" {  } { { "Data_Extraction_Controller.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_Controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740498 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Extraction_Controller " "Found entity 1: Data_Extraction_Controller" {  } { { "Data_Extraction_Controller.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressBlock-addressBlock " "Found design unit 1: addressBlock-addressBlock" {  } { { "addressBlock.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/addressBlock.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740502 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressBlock " "Found entity 1: addressBlock" {  } { { "addressBlock.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/addressBlock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genpulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genpulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genPulse-genPulse " "Found design unit 1: genPulse-genPulse" {  } { { "genPulse.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/genPulse.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740505 ""} { "Info" "ISGN_ENTITY_NAME" "1 genPulse " "Found entity 1: genPulse" {  } { { "genPulse.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/genPulse.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master1-spi_master1 " "Found design unit 1: spi_master1-spi_master1" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/spi_master1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740509 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master1 " "Found entity 1: spi_master1" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/spi_master1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xdomain_s2f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xdomain_s2f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xDomain_s2f-xDomain_s2f " "Found design unit 1: xDomain_s2f-xDomain_s2f" {  } { { "xDomain_s2f.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/xDomain_s2f.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740514 ""} { "Info" "ISGN_ENTITY_NAME" "1 xDomain_s2f " "Found entity 1: xDomain_s2f" {  } { { "xDomain_s2f.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/xDomain_s2f.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifobuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifobuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFObuffer-FIFObuffer " "Found design unit 1: FIFObuffer-FIFObuffer" {  } { { "FIFObuffer.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740519 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFObuffer " "Found entity 1: FIFObuffer" {  } { { "FIFObuffer.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accesscontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accesscontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accessControl-accessControl " "Found design unit 1: accessControl-accessControl" {  } { { "accessControl.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/accessControl.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740523 ""} { "Info" "ISGN_ENTITY_NAME" "1 accessControl " "Found entity 1: accessControl" {  } { { "accessControl.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/accessControl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIVIDER-CLK_DIVIDER_V1 " "Found design unit 1: CLK_DIVIDER-CLK_DIVIDER_V1" {  } { { "CLK_DIVIDER.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/CLK_DIVIDER.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740525 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "CLK_DIVIDER.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/CLK_DIVIDER.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file des_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DES_TEST " "Found entity 1: DES_TEST" {  } { { "DES_TEST.bdf" "" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DES_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tst-tst " "Found design unit 1: tst-tst" {  } { { "tst.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/tst.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740533 ""} { "Info" "ISGN_ENTITY_NAME" "1 tst " "Found entity 1: tst" {  } { { "tst.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/tst.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desrx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file desrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DESrx-DESrx " "Found design unit 1: DESrx-DESrx" {  } { { "DESrx.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DESrx.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740534 ""} { "Info" "ISGN_ENTITY_NAME" "1 DESrx " "Found entity 1: DESrx" {  } { { "DESrx.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DESrx.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "destx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file destx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEStx-DEStx " "Found design unit 1: DEStx-DEStx" {  } { { "DEStx.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DEStx.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740536 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEStx " "Found entity 1: DEStx" {  } { { "DEStx.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DEStx.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readmpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file readmpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ReadMPU " "Found entity 1: ReadMPU" {  } { { "ReadMPU.bdf" "" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readmpu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file readmpu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReadMPU1-bdf_type " "Found design unit 1: ReadMPU1-bdf_type" {  } { { "ReadMPU1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740546 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReadMPU1 " "Found entity 1: ReadMPU1" {  } { { "ReadMPU1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU1.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulser-pulser " "Found design unit 1: pulser-pulser" {  } { { "pulser.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/pulser.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740547 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulser " "Found entity 1: pulser" {  } { { "pulser.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/pulser.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readmpu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file readmpu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReadMPU2-bdf_type " "Found design unit 1: ReadMPU2-bdf_type" {  } { { "ReadMPU2.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740549 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReadMPU2 " "Found entity 1: ReadMPU2" {  } { { "ReadMPU2.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU2.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senddata.bdf 1 1 " "Found 1 design units, including 1 entities, in source file senddata.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SendData " "Found entity 1: SendData" {  } { { "SendData.bdf" "" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senddata1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senddata1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SendData1-bdf_type " "Found design unit 1: SendData1-bdf_type" {  } { { "SendData1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740559 ""} { "Info" "ISGN_ENTITY_NAME" "1 SendData1 " "Found entity 1: SendData1" {  } { { "SendData1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spipulse.bdf 1 1 " "Found 1 design units, including 1 entities, in source file spipulse.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SPIpulse " "Found entity 1: SPIpulse" {  } { { "SPIpulse.bdf" "" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SPIpulse.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spipulser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spipulser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPIpulser-SPIpulser " "Found design unit 1: SPIpulser-SPIpulser" {  } { { "SPIpulser.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SPIpulser.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740570 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPIpulser " "Found entity 1: SPIpulser" {  } { { "SPIpulser.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SPIpulser.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spipulse1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spipulse1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPIpulse1-bdf_type " "Found design unit 1: SPIpulse1-bdf_type" {  } { { "SPIpulse1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SPIpulse1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740572 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPIpulse1 " "Found entity 1: SPIpulse1" {  } { { "SPIpulse1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SPIpulse1.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genval.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genval.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genVal-genVal " "Found design unit 1: genVal-genVal" {  } { { "genVal.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/genVal.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740573 ""} { "Info" "ISGN_ENTITY_NAME" "1 genVal " "Found entity 1: genVal" {  } { { "genVal.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/genVal.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file systemtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SystemTest " "Found entity 1: SystemTest" {  } { { "SystemTest.bdf" "" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SystemTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemtestx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file systemtestx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SystemTestx-bdf_type " "Found design unit 1: SystemTestx-bdf_type" {  } { { "SystemTestx.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SystemTestx.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740586 ""} { "Info" "ISGN_ENTITY_NAME" "1 SystemTestx " "Found entity 1: SystemTestx" {  } { { "SystemTestx.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SystemTestx.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayonce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delayonce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delayOnce-delayOnce " "Found design unit 1: delayOnce-delayOnce" {  } { { "delayOnce.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/delayOnce.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740589 ""} { "Info" "ISGN_ENTITY_NAME" "1 delayOnce " "Found entity 1: delayOnce" {  } { { "delayOnce.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/delayOnce.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imu_extraction_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file imu_extraction_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IMU_Extraction_Block " "Found entity 1: IMU_Extraction_Block" {  } { { "IMU_Extraction_Block.bdf" "" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/IMU_Extraction_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imu_config_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imu_config_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMU_Config_Block-IMU_Config_Block " "Found design unit 1: IMU_Config_Block-IMU_Config_Block" {  } { { "IMU_Config_Block.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/IMU_Config_Block.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740596 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMU_Config_Block " "Found entity 1: IMU_Config_Block" {  } { { "IMU_Config_Block.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/IMU_Config_Block.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_imu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file config_imu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONFIG_IMU " "Found entity 1: CONFIG_IMU" {  } { { "CONFIG_IMU.bdf" "" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/CONFIG_IMU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file config_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONFIG_CONTROL-CONFIG_CONTROL " "Found design unit 1: CONFIG_CONTROL-CONFIG_CONTROL" {  } { { "CONFIG_CONTROL.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/CONFIG_CONTROL.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740606 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONFIG_CONTROL " "Found entity 1: CONFIG_CONTROL" {  } { { "CONFIG_CONTROL.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/CONFIG_CONTROL.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbergenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file numbergenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NumberGenerator-NumberGenerator " "Found design unit 1: NumberGenerator-NumberGenerator" {  } { { "NumberGenerator.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/NumberGenerator.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740608 ""} { "Info" "ISGN_ENTITY_NAME" "1 NumberGenerator " "Found entity 1: NumberGenerator" {  } { { "NumberGenerator.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/NumberGenerator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testaddressoutput.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testaddressoutput.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestAddressOutput " "Found entity 1: TestAddressOutput" {  } { { "TestAddressOutput.bdf" "" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/TestAddressOutput.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifobufferv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifobufferv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFObufferV2-FIFObufferV2 " "Found design unit 1: FIFObufferV2-FIFObufferV2" {  } { { "FIFObufferV2.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferV2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740616 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFObufferV2 " "Found entity 1: FIFObufferV2" {  } { { "FIFObufferV2.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferV2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbergeneratorv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file numbergeneratorv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NumberGeneratorV2-NumberGeneratorV2 " "Found design unit 1: NumberGeneratorV2-NumberGeneratorV2" {  } { { "NumberGeneratorV2.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/NumberGeneratorV2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740618 ""} { "Info" "ISGN_ENTITY_NAME" "1 NumberGeneratorV2 " "Found entity 1: NumberGeneratorV2" {  } { { "NumberGeneratorV2.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/NumberGeneratorV2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initialise.vhd 2 1 " "Found 2 design units, including 1 entities, in source file initialise.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Initialise-Initialise " "Found design unit 1: Initialise-Initialise" {  } { { "Initialise.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Initialise.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740619 ""} { "Info" "ISGN_ENTITY_NAME" "1 Initialise " "Found entity 1: Initialise" {  } { { "Initialise.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Initialise.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer2x1-Multiplexer2x1 " "Found design unit 1: Multiplexer2x1-Multiplexer2x1" {  } { { "Multiplexer2x1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Multiplexer2x1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740620 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2x1 " "Found entity 1: Multiplexer2x1" {  } { { "Multiplexer2x1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Multiplexer2x1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Transmitter-UART_Transmitter " "Found design unit 1: UART_Transmitter-UART_Transmitter" {  } { { "UART_Transmitter.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/UART_Transmitter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740622 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Transmitter " "Found entity 1: UART_Transmitter" {  } { { "UART_Transmitter.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/UART_Transmitter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Receiver-UART_Receiver " "Found design unit 1: UART_Receiver-UART_Receiver" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/UART_Receiver.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740623 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Receiver " "Found entity 1: UART_Receiver" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/UART_Receiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imu_extraction_block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file imu_extraction_block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IMU_Extraction_Block1 " "Found entity 1: IMU_Extraction_Block1" {  } { { "IMU_Extraction_Block1.bdf" "" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/IMU_Extraction_Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wc_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wc_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WC_Controller-WC_Controller " "Found design unit 1: WC_Controller-WC_Controller" {  } { { "WC_Controller.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/WC_Controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740626 ""} { "Info" "ISGN_ENTITY_NAME" "1 WC_Controller " "Found entity 1: WC_Controller" {  } { { "WC_Controller.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/WC_Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553360740626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360740626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WC_Controller " "Elaborating entity \"WC_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553360740907 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553360741649 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553360742299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553360742299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553360742549 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553360742549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553360742549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553360742549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553360742616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 17:05:42 2019 " "Processing ended: Sat Mar 23 17:05:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553360742616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553360742616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553360742616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553360742616 ""}
