--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.164ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X36Y57.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (1.517 - 1.458)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y128.DQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X26Y106.D5     net (fanout=2)        1.018   system/rst/d25
    SLICE_X26Y106.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y57.CE      net (fanout=2)        2.481   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y57.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (0.689ns logic, 3.499ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (1.517 - 1.452)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y106.AQ     Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X26Y106.D4     net (fanout=1)        0.395   system/rst/d25_d
    SLICE_X26Y106.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y57.CE      net (fanout=2)        2.481   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y57.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.565ns (0.689ns logic, 2.876ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X26Y138.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.081 - 0.113)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y128.D      Treg                  1.574   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X26Y131.D4     net (fanout=2)        0.526   system/rst/clkdiv/rst_b
    SLICE_X26Y131.D      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X26Y138.SR     net (fanout=7)        0.950   system/rst/clkdiv/rst_b_inv
    SLICE_X26Y138.CLK    Trck                  0.248   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.890ns logic, 1.476ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_20 (SLICE_X26Y137.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.248ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.082 - 0.113)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y128.D      Treg                  1.574   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X26Y131.D4     net (fanout=2)        0.526   system/rst/clkdiv/rst_b
    SLICE_X26Y131.D      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X26Y137.SR     net (fanout=7)        0.832   system/rst/clkdiv/rst_b_inv
    SLICE_X26Y137.CLK    Trck                  0.248   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      3.248ns (1.890ns logic, 1.358ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r_3 (SLICE_X94Y110.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r_2 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r_2 to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y110.DQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r<2>
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r_2
    SLICE_X94Y110.AX     net (fanout=1)        0.097   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r<2>
    SLICE_X94Y110.CLK    Tckdi       (-Th)     0.076   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r<2>
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/reset_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X94Y103.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y103.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X94Y103.A5     net (fanout=2)        0.080   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X94Y103.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.043ns logic, 0.080ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X97Y110.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y110.DQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X97Y110.D4     net (fanout=2)        0.096   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X97Y110.CLK    Tah         (-Th)     0.057   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13435 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.079ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X61Y129.A2), 320 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.895ns (Levels of Logic = 6)
  Clock Path Skew:      -0.149ns (0.823 - 0.972)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y112.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/MATCH_FRAME_INT
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y127.A1     net (fanout=138)      1.329   system/mac_rx_valid<2>
    SLICE_X92Y127.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y129.C2     net (fanout=536)      2.285   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y129.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X60Y126.A3     net (fanout=26)       0.654   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X60Y126.COUT   Topcya                0.410   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y127.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y127.CMUX   Tcinc                 0.258   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X61Y129.B1     net (fanout=1)        0.752   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X61Y129.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_to_set_buf<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X61Y129.A2     net (fanout=1)        0.465   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X61Y129.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_to_set_buf<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.895ns (1.410ns logic, 5.485ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.850ns (Levels of Logic = 6)
  Clock Path Skew:      -0.149ns (0.823 - 0.972)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y112.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/MATCH_FRAME_INT
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y127.A1     net (fanout=138)      1.329   system/mac_rx_valid<2>
    SLICE_X92Y127.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X62Y129.D1     net (fanout=536)      2.136   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X62Y129.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.low_addr_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X60Y126.B2     net (fanout=10)       0.762   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X60Y126.COUT   Topcyb                0.406   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190532
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y127.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y127.CMUX   Tcinc                 0.258   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X61Y129.B1     net (fanout=1)        0.752   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X61Y129.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_to_set_buf<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X61Y129.A2     net (fanout=1)        0.465   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X61Y129.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_to_set_buf<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.850ns (1.406ns logic, 5.444ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.796ns (Levels of Logic = 6)
  Clock Path Skew:      -0.149ns (0.823 - 0.972)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y112.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/MATCH_FRAME_INT
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y127.A1     net (fanout=138)      1.329   system/mac_rx_valid<2>
    SLICE_X92Y127.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y129.C2     net (fanout=536)      2.285   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y129.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X60Y126.D3     net (fanout=26)       0.646   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X60Y126.COUT   Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190731
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y127.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y127.CMUX   Tcinc                 0.258   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X61Y129.B1     net (fanout=1)        0.752   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X61Y129.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_to_set_buf<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X61Y129.A2     net (fanout=1)        0.465   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X61Y129.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_to_set_buf<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.796ns (1.319ns logic, 5.477ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16 (SLICE_X63Y88.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.753ns (Levels of Logic = 2)
  Clock Path Skew:      -0.177ns (0.606 - 0.783)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y112.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/MATCH_FRAME_INT
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y127.A1     net (fanout=138)      1.329   system/mac_rx_valid<2>
    SLICE_X92Y127.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X65Y103.A1     net (fanout=536)      2.992   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X65Y103.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X63Y88.SR      net (fanout=7)        1.318   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X63Y88.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16
    -------------------------------------------------  ---------------------------
    Total                                      6.753ns (1.114ns logic, 5.639ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.530ns (Levels of Logic = 2)
  Clock Path Skew:      -0.248ns (0.777 - 1.025)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y127.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y127.A5     net (fanout=1)        0.190   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y127.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X65Y103.A1     net (fanout=536)      2.992   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X65Y103.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X63Y88.SR      net (fanout=7)        1.318   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X63Y88.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16
    -------------------------------------------------  ---------------------------
    Total                                      5.530ns (1.030ns logic, 4.500ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.177ns (0.606 - 0.783)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y112.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/MATCH_FRAME_INT
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X65Y103.A2     net (fanout=138)      2.086   system/mac_rx_valid<2>
    SLICE_X65Y103.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X63Y88.SR      net (fanout=7)        1.318   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X63Y88.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16
    -------------------------------------------------  ---------------------------
    Total                                      4.450ns (1.046ns logic, 3.404ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17 (SLICE_X63Y88.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.753ns (Levels of Logic = 2)
  Clock Path Skew:      -0.177ns (0.606 - 0.783)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y112.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/MATCH_FRAME_INT
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y127.A1     net (fanout=138)      1.329   system/mac_rx_valid<2>
    SLICE_X92Y127.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X65Y103.A1     net (fanout=536)      2.992   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X65Y103.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X63Y88.SR      net (fanout=7)        1.318   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X63Y88.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17
    -------------------------------------------------  ---------------------------
    Total                                      6.753ns (1.114ns logic, 5.639ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.530ns (Levels of Logic = 2)
  Clock Path Skew:      -0.248ns (0.777 - 1.025)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y127.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y127.A5     net (fanout=1)        0.190   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y127.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X65Y103.A1     net (fanout=536)      2.992   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X65Y103.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X63Y88.SR      net (fanout=7)        1.318   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X63Y88.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17
    -------------------------------------------------  ---------------------------
    Total                                      5.530ns (1.030ns logic, 4.500ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.177ns (0.606 - 0.783)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y112.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/MATCH_FRAME_INT
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X65Y103.A2     net (fanout=138)      2.086   system/mac_rx_valid<2>
    SLICE_X65Y103.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X63Y88.SR      net (fanout=7)        1.318   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X63Y88.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17
    -------------------------------------------------  ---------------------------
    Total                                      4.450ns (1.046ns logic, 3.404ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxdisperr_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.355 - 0.318)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxdisperr_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y98.CQ             Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxdisperr_r
                                                              system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACRXDISPERR net (fanout=1)        0.286   system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                              system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.062ns (-0.224ns logic, 0.286ns route)
                                                              (-361.3% logic, 461.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAMB36_X4Y29.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.449 - 0.292)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_5 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X71Y149.BQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_5
    RAMB36_X4Y29.DIADI1     net (fanout=5)        0.284   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<5>
    RAMB36_X4Y29.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    ----------------------------------------------------  ---------------------------
    Total                                         0.184ns (-0.100ns logic, 0.284ns route)
                                                          (-54.3% logic, 154.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAMB36_X4Y29.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_4 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.449 - 0.292)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_4 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X71Y149.AQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_4
    RAMB36_X4Y29.DIADI0     net (fanout=5)        0.287   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<4>
    RAMB36_X4Y29.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    ----------------------------------------------------  ---------------------------
    Total                                         0.187ns (-0.100ns logic, 0.287ns route)
                                                          (-53.5% logic, 153.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13442 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.975ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6 (SLICE_X97Y83.C2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.843ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.726 - 0.823)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y17.DOBDO2  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X84Y93.B1      net (fanout=1)        1.680   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<22>
    SLICE_X84Y93.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob71
    SLICE_X95Y83.B1      net (fanout=4)        1.289   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<6>
    SLICE_X95Y83.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT71
    SLICE_X97Y83.C2      net (fanout=2)        0.592   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT7
    SLICE_X97Y83.CLK     Tas                   0.073   system/mac_tx_data<0><7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT71
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6
    -------------------------------------------------  ---------------------------
    Total                                      5.843ns (2.282ns logic, 3.561ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.367ns (Levels of Logic = 3)
  Clock Path Skew:      -0.162ns (0.726 - 0.888)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y18.DOBDO2  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    SLICE_X84Y93.B2      net (fanout=1)        1.204   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<6>
    SLICE_X84Y93.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob71
    SLICE_X95Y83.B1      net (fanout=4)        1.289   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<6>
    SLICE_X95Y83.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT71
    SLICE_X97Y83.C2      net (fanout=2)        0.592   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT7
    SLICE_X97Y83.CLK     Tas                   0.073   system/mac_tx_data<0><7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT71
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6
    -------------------------------------------------  ---------------------------
    Total                                      5.367ns (2.282ns logic, 3.085ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.233ns (Levels of Logic = 3)
  Clock Path Skew:      -0.167ns (0.726 - 0.893)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y17.DOBDO2  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    SLICE_X84Y93.B5      net (fanout=1)        1.070   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<30>
    SLICE_X84Y93.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob71
    SLICE_X95Y83.B1      net (fanout=4)        1.289   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<6>
    SLICE_X95Y83.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT71
    SLICE_X97Y83.C2      net (fanout=2)        0.592   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT7
    SLICE_X97Y83.CLK     Tas                   0.073   system/mac_tx_data<0><7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT71
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6
    -------------------------------------------------  ---------------------------
    Total                                      5.233ns (2.282ns logic, 2.951ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (SLICE_X97Y83.B3), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.596ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.726 - 0.823)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y17.DOBDO1  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X87Y93.D1      net (fanout=1)        1.672   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<21>
    SLICE_X87Y93.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X96Y83.D6      net (fanout=4)        1.187   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X96Y83.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT61
    SLICE_X97Y83.B3      net (fanout=2)        0.458   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT6
    SLICE_X97Y83.CLK     Tas                   0.070   system/mac_tx_data<0><7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT61
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    -------------------------------------------------  ---------------------------
    Total                                      5.596ns (2.279ns logic, 3.317ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.885ns (Levels of Logic = 2)
  Clock Path Skew:      -0.233ns (0.897 - 1.130)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y10.DOBDO5  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    SLICE_X96Y83.D2      net (fanout=1)        2.216   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dob<5>
    SLICE_X96Y83.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT61
    SLICE_X97Y83.B3      net (fanout=2)        0.458   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT6
    SLICE_X97Y83.CLK     Tas                   0.070   system/mac_tx_data<0><7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT61
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    -------------------------------------------------  ---------------------------
    Total                                      4.885ns (2.211ns logic, 2.674ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.887ns (Levels of Logic = 3)
  Clock Path Skew:      -0.167ns (0.726 - 0.893)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y17.DOBDO1  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    SLICE_X87Y93.D3      net (fanout=1)        0.963   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<29>
    SLICE_X87Y93.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X96Y83.D6      net (fanout=4)        1.187   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X96Y83.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT61
    SLICE_X97Y83.B3      net (fanout=2)        0.458   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT6
    SLICE_X97Y83.CLK     Tas                   0.070   system/mac_tx_data<0><7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT61
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (2.279ns logic, 2.608ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (SLICE_X97Y83.A4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.587ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.726 - 0.823)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y17.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X86Y93.B2      net (fanout=1)        1.740   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<20>
    SLICE_X86Y93.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X96Y83.B3      net (fanout=4)        1.152   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X96Y83.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT51
    SLICE_X97Y83.A4      net (fanout=2)        0.413   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT5
    SLICE_X97Y83.CLK     Tas                   0.073   system/mac_tx_data<0><7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT51
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (2.282ns logic, 3.305ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.913ns (Levels of Logic = 3)
  Clock Path Skew:      -0.167ns (0.726 - 0.893)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y17.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    SLICE_X86Y93.B5      net (fanout=1)        1.066   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<28>
    SLICE_X86Y93.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X96Y83.B3      net (fanout=4)        1.152   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X96Y83.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT51
    SLICE_X97Y83.A4      net (fanout=2)        0.413   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT5
    SLICE_X97Y83.CLK     Tas                   0.073   system/mac_tx_data<0><7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT51
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      4.913ns (2.282ns logic, 2.631ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.162ns (0.726 - 0.888)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y18.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    SLICE_X86Y93.B3      net (fanout=1)        1.039   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<4>
    SLICE_X86Y93.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X96Y83.B3      net (fanout=4)        1.152   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X96Y83.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT51
    SLICE_X97Y83.A4      net (fanout=2)        0.413   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT5
    SLICE_X97Y83.CLK     Tas                   0.073   system/mac_tx_data<0><7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT51
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      4.886ns (2.282ns logic, 2.604ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXDATA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Clock Path Skew:      0.427ns (1.151 - 0.724)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y88.AMUX    Tshcko                0.338   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4
    GTXE1_X0Y9.TXDATA4   net (fanout=1)        0.978   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<4>
    GTXE1_X0Y9.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (-0.527ns logic, 0.978ns route)
                                                       (-116.9% logic, 216.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAMB36_X4Y13.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.449 - 0.300)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X79Y60.CQ         Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_2
    RAMB36_X4Y13.DIADI2     net (fanout=5)        0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<2>
    RAMB36_X4Y13.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    ----------------------------------------------------  ---------------------------
    Total                                         0.184ns (-0.100ns logic, 0.284ns route)
                                                          (-54.3% logic, 154.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X5Y17.ADDRBWRADDRL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_9 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.475 - 0.323)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_9 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X89Y88.BQ            Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/addrb<10>
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_9
    RAMB36_X5Y17.ADDRBWRADDRL9 net (fanout=22)       0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/addrb<9>
    RAMB36_X5Y17.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    -------------------------------------------------------  ---------------------------
    Total                                            0.187ns (0.001ns logic, 0.186ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.159ns (1.603 - 1.444)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y129.DQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y67.D3      net (fanout=22)       4.070   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y67.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.587   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.424ns (0.767ns logic, 5.657ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.307ns (Levels of Logic = 1)
  Clock Path Skew:      0.159ns (1.603 - 1.444)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y129.DMUX   Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y67.D5      net (fanout=23)       2.869   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y67.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.587   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.307ns (0.851ns logic, 4.456ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y67.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.066ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (1.488 - 1.444)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y129.DQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y67.D3      net (fanout=22)       4.070   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y67.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y67.CE      net (fanout=2)        0.263   system/cdce_synch/_n0067_inv
    SLICE_X30Y67.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (0.733ns logic, 4.333ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.949ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (1.488 - 1.444)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y129.DMUX   Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y67.D5      net (fanout=23)       2.869   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y67.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y67.CE      net (fanout=2)        0.263   system/cdce_synch/_n0067_inv
    SLICE_X30Y67.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.949ns (0.817ns logic, 3.132ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y67.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (1.488 - 1.444)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y129.DQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y67.D3      net (fanout=22)       4.070   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y67.CLK     Tas                   0.035   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/cdce_control.state_cdce_control.state[1]_fsm_pwrdown_Mux_8_o1
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (0.416ns logic, 4.070ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_0 (SLICE_X14Y124.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_0 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_0 to system/cdce_synch/cdce_control.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y124.AQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_0
    SLICE_X14Y124.A5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_0
    SLICE_X14Y124.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT12
                                                       system/cdce_synch/cdce_control.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_12 (SLICE_X16Y128.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_12 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_12 to system/cdce_synch/cdce_control.timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y128.AQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_12
    SLICE_X16Y128.A5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_12
    SLICE_X16Y128.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT41
                                                       system/cdce_synch/cdce_control.timer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X16Y128.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y128.CQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X16Y128.C5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_14
    SLICE_X16Y128.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5833 paths analyzed, 3503 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.562ns.
--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAMB36_X4Y0.ADDRBWRADDRL9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      4.594ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.501 - 1.434)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X18Y23.AQ           Tcko                  0.381   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
                                                            usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR
    RAMB36_X4Y0.ADDRBWRADDRL9 net (fanout=10)       3.733   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<4>
    RAMB36_X4Y0.CLKBWRCLKL    Trcck_ADDRB           0.480   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                            usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    ------------------------------------------------------  ---------------------------
    Total                                           4.594ns (0.861ns logic, 3.733ns route)
                                                            (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAMB36_X4Y0.ADDRBWRADDRU9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      4.594ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.501 - 1.434)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X18Y23.AQ           Tcko                  0.381   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
                                                            usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR
    RAMB36_X4Y0.ADDRBWRADDRU9 net (fanout=10)       3.733   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<4>
    RAMB36_X4Y0.CLKBWRCLKU    Trcck_ADDRB           0.480   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                            usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    ------------------------------------------------------  ---------------------------
    Total                                           4.594ns (0.861ns logic, 3.733ns route)
                                                            (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAMB36_X4Y0.ADDRBWRADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      4.512ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.501 - 1.434)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X18Y23.BQ            Tcko                  0.381   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
                                                             usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR
    RAMB36_X4Y0.ADDRBWRADDRL10 net (fanout=10)       3.651   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<5>
    RAMB36_X4Y0.CLKBWRCLKL     Trcck_ADDRB           0.480   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                             usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    -------------------------------------------------------  ---------------------------
    Total                                            4.512ns (0.861ns logic, 3.651ns route)
                                                             (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X1Y0.DIBDI16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[161].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.549 - 0.407)
  Source Clock:         usr/fabric_clk rising at 6.250ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[161].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X24Y1.BMUX       Tshcko                0.148   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<163>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[161].I_SRLT_NE_0.FF
    RAMB36_X1Y0.DIBDI16    net (fanout=1)        0.216   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<161>
    RAMB36_X1Y0.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.166ns (-0.050ns logic, 0.216ns route)
                                                         (-30.1% logic, 130.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X0Y2.DIBDI16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.559 - 0.403)
  Source Clock:         usr/fabric_clk rising at 6.250ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X12Y10.CMUX      Tshcko                0.147   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<92>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF
    RAMB36_X0Y2.DIBDI16    net (fanout=1)        0.231   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<89>
    RAMB36_X0Y2.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.180ns (-0.051ns logic, 0.231ns route)
                                                         (-28.3% logic, 128.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAMB36_X4Y0.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.548 - 0.390)
  Source Clock:         usr/fabric_clk rising at 6.250ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X78Y2.CMUX       Tshcko                0.147   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<57>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF
    RAMB36_X4Y0.DIBDI1     net (fanout=1)        0.233   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<54>
    RAMB36_X4Y0.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.182ns (-0.051ns logic, 0.233ns route)
                                                         (-28.0% logic, 128.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/fabric_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: usr/fabric_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/fabric_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0527<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X6Y91.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X6Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X8Y41.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.775ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X56Y38.SR), 508 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.027ns (Levels of Logic = 7)
  Clock Path Skew:      -1.543ns (1.570 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X22Y42.B2      net (fanout=69)       3.542   system/ipb_arb/src<0>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.B1      net (fanout=39)       1.273   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X32Y80.B2      net (fanout=1)        1.031   system/ipb_fabric/N36
    SLICE_X32Y80.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X57Y38.A4      net (fanout=4)        2.690   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X57Y38.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X56Y38.SR      net (fanout=1)        0.348   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X56Y38.CLK     Tsrck                 0.455   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     15.027ns (1.441ns logic, 13.586ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.978ns (Levels of Logic = 7)
  Clock Path Skew:      -1.543ns (1.570 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X22Y42.B1      net (fanout=68)       3.493   system/ipb_arb/src<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.B1      net (fanout=39)       1.273   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X32Y80.B2      net (fanout=1)        1.031   system/ipb_fabric/N36
    SLICE_X32Y80.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X57Y38.A4      net (fanout=4)        2.690   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X57Y38.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X56Y38.SR      net (fanout=1)        0.348   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X56Y38.CLK     Tsrck                 0.455   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     14.978ns (1.441ns logic, 13.537ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.641ns (Levels of Logic = 7)
  Clock Path Skew:      -1.545ns (1.570 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.BQ     Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X22Y42.B3      net (fanout=35)       3.200   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.B1      net (fanout=39)       1.273   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X32Y80.B2      net (fanout=1)        1.031   system/ipb_fabric/N36
    SLICE_X32Y80.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X57Y38.A4      net (fanout=4)        2.690   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X57Y38.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X56Y38.SR      net (fanout=1)        0.348   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X56Y38.CLK     Tsrck                 0.455   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     14.641ns (1.397ns logic, 13.244ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (SLICE_X54Y38.BX), 511 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.988ns (Levels of Logic = 7)
  Clock Path Skew:      -1.500ns (1.613 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X22Y42.B2      net (fanout=69)       3.542   system/ipb_arb/src<0>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.B1      net (fanout=39)       1.273   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X32Y80.B2      net (fanout=1)        1.031   system/ipb_fabric/N36
    SLICE_X32Y80.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X56Y38.B1      net (fanout=4)        2.873   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X56Y38.BMUX    Tilo                  0.205   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X54Y38.BX      net (fanout=1)        0.410   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X54Y38.CLK     Tdick                 0.034   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     14.988ns (1.157ns logic, 13.831ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.939ns (Levels of Logic = 7)
  Clock Path Skew:      -1.500ns (1.613 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X22Y42.B1      net (fanout=68)       3.493   system/ipb_arb/src<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.B1      net (fanout=39)       1.273   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X32Y80.B2      net (fanout=1)        1.031   system/ipb_fabric/N36
    SLICE_X32Y80.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X56Y38.B1      net (fanout=4)        2.873   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X56Y38.BMUX    Tilo                  0.205   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X54Y38.BX      net (fanout=1)        0.410   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X54Y38.CLK     Tdick                 0.034   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     14.939ns (1.157ns logic, 13.782ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.602ns (Levels of Logic = 7)
  Clock Path Skew:      -1.502ns (1.613 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.BQ     Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X22Y42.B3      net (fanout=35)       3.200   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.B1      net (fanout=39)       1.273   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X32Y80.B2      net (fanout=1)        1.031   system/ipb_fabric/N36
    SLICE_X32Y80.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X56Y38.B1      net (fanout=4)        2.873   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X56Y38.BMUX    Tilo                  0.205   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X54Y38.BX      net (fanout=1)        0.410   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X54Y38.CLK     Tdick                 0.034   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     14.602ns (1.113ns logic, 13.489ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_35 (SLICE_X35Y83.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.278ns (Levels of Logic = 9)
  Clock Path Skew:      -0.164ns (2.949 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X22Y42.B2      net (fanout=69)       3.542   system/ipb_arb/src<0>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.B1      net (fanout=39)       1.273   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X32Y80.B2      net (fanout=1)        1.031   system/ipb_fabric/N36
    SLICE_X32Y80.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y97.B4      net (fanout=4)        1.581   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y97.BMUX    Tilo                  0.201   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y97.A5      net (fanout=7)        0.335   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y97.A       Tilo                  0.068   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X23Y99.A5      net (fanout=7)        0.445   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X23Y99.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y83.SR      net (fanout=15)       1.601   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y83.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     16.278ns (1.768ns logic, 14.510ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.229ns (Levels of Logic = 9)
  Clock Path Skew:      -0.164ns (2.949 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X22Y42.B1      net (fanout=68)       3.493   system/ipb_arb/src<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.B1      net (fanout=39)       1.273   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X32Y80.B2      net (fanout=1)        1.031   system/ipb_fabric/N36
    SLICE_X32Y80.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y97.B4      net (fanout=4)        1.581   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y97.BMUX    Tilo                  0.201   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y97.A5      net (fanout=7)        0.335   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y97.A       Tilo                  0.068   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X23Y99.A5      net (fanout=7)        0.445   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X23Y99.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y83.SR      net (fanout=15)       1.601   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y83.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     16.229ns (1.768ns logic, 14.461ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.892ns (Levels of Logic = 9)
  Clock Path Skew:      -0.166ns (2.949 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.BQ     Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X22Y42.B3      net (fanout=35)       3.200   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.B1      net (fanout=39)       1.273   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y91.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X32Y80.B2      net (fanout=1)        1.031   system/ipb_fabric/N36
    SLICE_X32Y80.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y80.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y97.B4      net (fanout=4)        1.581   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y97.BMUX    Tilo                  0.201   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y97.A5      net (fanout=7)        0.335   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y97.A       Tilo                  0.068   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X23Y99.A5      net (fanout=7)        0.445   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X23Y99.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y83.SR      net (fanout=15)       1.601   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y83.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     15.892ns (1.724ns logic, 14.168ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_17 (SLICE_X33Y86.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (1.414 - 1.319)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y81.CQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X33Y86.A6      net (fanout=75)       0.261   system/regs_from_ipbus<8><16>
    SLICE_X33Y86.CLK     Tah         (-Th)     0.055   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O91
                                                       system/sram2_if/sramInterface/ADDR_O_17
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.060ns logic, 0.261ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_16 (SLICE_X35Y87.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (1.415 - 1.319)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y81.CQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X35Y87.D6      net (fanout=75)       0.310   system/regs_from_ipbus<8><16>
    SLICE_X35Y87.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.058ns logic, 0.310ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_18 (SLICE_X33Y86.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (1.414 - 1.319)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y81.CQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X33Y86.B4      net (fanout=75)       0.315   system/regs_from_ipbus<8><16>
    SLICE_X33Y86.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram2_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.058ns logic, 0.315ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0527<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X6Y91.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2863074 paths analyzed, 14964 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.948ns.
--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_653 (SLICE_X104Y189.SR), 404 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_653 (FF)
  Requirement:          32.000ns
  Data Path Delay:      24.889ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (1.491 - 1.465)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to usr/ipb_test_inst/ipb_ack_653
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X22Y42.B2      net (fanout=69)       3.542   system/ipb_arb/src<0>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A2      net (fanout=39)       0.506   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X37Y50.A5      net (fanout=2)        1.567   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X37Y50.AMUX    Tilo                  0.219   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X36Y50.D1      net (fanout=1)        0.486   user_ipb_mosi[3]_ipb_strobe
    SLICE_X36Y50.D       Tilo                  0.068   system/regs_eeprom<10><7>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X104Y189.SR    net (fanout=207)     13.242   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X104Y189.CLK   Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<656>
                                                       usr/ipb_test_inst/ipb_ack_653
    -------------------------------------------------  ---------------------------
    Total                                     24.889ns (1.453ns logic, 23.436ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_653 (FF)
  Requirement:          32.000ns
  Data Path Delay:      24.840ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (1.491 - 1.465)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_653
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X22Y42.B1      net (fanout=68)       3.493   system/ipb_arb/src<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A2      net (fanout=39)       0.506   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X37Y50.A5      net (fanout=2)        1.567   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X37Y50.AMUX    Tilo                  0.219   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X36Y50.D1      net (fanout=1)        0.486   user_ipb_mosi[3]_ipb_strobe
    SLICE_X36Y50.D       Tilo                  0.068   system/regs_eeprom<10><7>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X104Y189.SR    net (fanout=207)     13.242   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X104Y189.CLK   Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<656>
                                                       usr/ipb_test_inst/ipb_ack_653
    -------------------------------------------------  ---------------------------
    Total                                     24.840ns (1.453ns logic, 23.387ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_653 (FF)
  Requirement:          32.000ns
  Data Path Delay:      24.503ns (Levels of Logic = 6)
  Clock Path Skew:      0.024ns (1.491 - 1.467)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to usr/ipb_test_inst/ipb_ack_653
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.BQ     Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X22Y42.B3      net (fanout=35)       3.200   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A2      net (fanout=39)       0.506   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X37Y50.A5      net (fanout=2)        1.567   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X37Y50.AMUX    Tilo                  0.219   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X36Y50.D1      net (fanout=1)        0.486   user_ipb_mosi[3]_ipb_strobe
    SLICE_X36Y50.D       Tilo                  0.068   system/regs_eeprom<10><7>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X104Y189.SR    net (fanout=207)     13.242   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X104Y189.CLK   Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<656>
                                                       usr/ipb_test_inst/ipb_ack_653
    -------------------------------------------------  ---------------------------
    Total                                     24.503ns (1.409ns logic, 23.094ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_654 (SLICE_X104Y189.SR), 404 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_654 (FF)
  Requirement:          32.000ns
  Data Path Delay:      24.889ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (1.491 - 1.465)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to usr/ipb_test_inst/ipb_ack_654
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X22Y42.B2      net (fanout=69)       3.542   system/ipb_arb/src<0>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A2      net (fanout=39)       0.506   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X37Y50.A5      net (fanout=2)        1.567   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X37Y50.AMUX    Tilo                  0.219   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X36Y50.D1      net (fanout=1)        0.486   user_ipb_mosi[3]_ipb_strobe
    SLICE_X36Y50.D       Tilo                  0.068   system/regs_eeprom<10><7>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X104Y189.SR    net (fanout=207)     13.242   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X104Y189.CLK   Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<656>
                                                       usr/ipb_test_inst/ipb_ack_654
    -------------------------------------------------  ---------------------------
    Total                                     24.889ns (1.453ns logic, 23.436ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_654 (FF)
  Requirement:          32.000ns
  Data Path Delay:      24.840ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (1.491 - 1.465)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_654
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X22Y42.B1      net (fanout=68)       3.493   system/ipb_arb/src<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A2      net (fanout=39)       0.506   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X37Y50.A5      net (fanout=2)        1.567   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X37Y50.AMUX    Tilo                  0.219   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X36Y50.D1      net (fanout=1)        0.486   user_ipb_mosi[3]_ipb_strobe
    SLICE_X36Y50.D       Tilo                  0.068   system/regs_eeprom<10><7>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X104Y189.SR    net (fanout=207)     13.242   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X104Y189.CLK   Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<656>
                                                       usr/ipb_test_inst/ipb_ack_654
    -------------------------------------------------  ---------------------------
    Total                                     24.840ns (1.453ns logic, 23.387ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_654 (FF)
  Requirement:          32.000ns
  Data Path Delay:      24.503ns (Levels of Logic = 6)
  Clock Path Skew:      0.024ns (1.491 - 1.467)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to usr/ipb_test_inst/ipb_ack_654
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.BQ     Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X22Y42.B3      net (fanout=35)       3.200   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A2      net (fanout=39)       0.506   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X37Y50.A5      net (fanout=2)        1.567   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X37Y50.AMUX    Tilo                  0.219   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X36Y50.D1      net (fanout=1)        0.486   user_ipb_mosi[3]_ipb_strobe
    SLICE_X36Y50.D       Tilo                  0.068   system/regs_eeprom<10><7>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X104Y189.SR    net (fanout=207)     13.242   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X104Y189.CLK   Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<656>
                                                       usr/ipb_test_inst/ipb_ack_654
    -------------------------------------------------  ---------------------------
    Total                                     24.503ns (1.409ns logic, 23.094ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_655 (SLICE_X104Y189.SR), 404 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_655 (FF)
  Requirement:          32.000ns
  Data Path Delay:      24.889ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (1.491 - 1.465)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to usr/ipb_test_inst/ipb_ack_655
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X22Y42.B2      net (fanout=69)       3.542   system/ipb_arb/src<0>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A2      net (fanout=39)       0.506   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X37Y50.A5      net (fanout=2)        1.567   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X37Y50.AMUX    Tilo                  0.219   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X36Y50.D1      net (fanout=1)        0.486   user_ipb_mosi[3]_ipb_strobe
    SLICE_X36Y50.D       Tilo                  0.068   system/regs_eeprom<10><7>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X104Y189.SR    net (fanout=207)     13.242   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X104Y189.CLK   Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<656>
                                                       usr/ipb_test_inst/ipb_ack_655
    -------------------------------------------------  ---------------------------
    Total                                     24.889ns (1.453ns logic, 23.436ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_655 (FF)
  Requirement:          32.000ns
  Data Path Delay:      24.840ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (1.491 - 1.465)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_655
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X22Y42.B1      net (fanout=68)       3.493   system/ipb_arb/src<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A2      net (fanout=39)       0.506   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X37Y50.A5      net (fanout=2)        1.567   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X37Y50.AMUX    Tilo                  0.219   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X36Y50.D1      net (fanout=1)        0.486   user_ipb_mosi[3]_ipb_strobe
    SLICE_X36Y50.D       Tilo                  0.068   system/regs_eeprom<10><7>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X104Y189.SR    net (fanout=207)     13.242   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X104Y189.CLK   Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<656>
                                                       usr/ipb_test_inst/ipb_ack_655
    -------------------------------------------------  ---------------------------
    Total                                     24.840ns (1.453ns logic, 23.387ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_655 (FF)
  Requirement:          32.000ns
  Data Path Delay:      24.503ns (Levels of Logic = 6)
  Clock Path Skew:      0.024ns (1.491 - 1.467)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to usr/ipb_test_inst/ipb_ack_655
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.BQ     Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X22Y42.B3      net (fanout=35)       3.200   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A2      net (fanout=39)       0.506   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X37Y50.A5      net (fanout=2)        1.567   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X37Y50.AMUX    Tilo                  0.219   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X36Y50.D1      net (fanout=1)        0.486   user_ipb_mosi[3]_ipb_strobe
    SLICE_X36Y50.D       Tilo                  0.068   system/regs_eeprom<10><7>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X104Y189.SR    net (fanout=207)     13.242   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X104Y189.CLK   Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<656>
                                                       usr/ipb_test_inst/ipb_ack_655
    -------------------------------------------------  ---------------------------
    Total                                     24.503ns (1.409ns logic, 23.094ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X3Y25.ADDRARDADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.559 - 0.412)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X65Y128.DQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3
    RAMB36_X3Y25.ADDRARDADDRL14 net (fanout=16)       0.163   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
    RAMB36_X3Y25.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    --------------------------------------------------------  ---------------------------
    Total                                             0.164ns (0.001ns logic, 0.163ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X3Y25.ADDRARDADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.559 - 0.412)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X65Y128.DQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3
    RAMB36_X3Y25.ADDRARDADDRU14 net (fanout=16)       0.164   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
    RAMB36_X3Y25.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    --------------------------------------------------------  ---------------------------
    Total                                             0.165ns (0.001ns logic, 0.164ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_vfat2_1_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y10.DIADI10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ipb_vfat2_1_inst/data_in_10 (FF)
  Destination:          usr/ipb_vfat2_1_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.541 - 0.392)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ipb_vfat2_1_inst/data_in_10 to usr/ipb_vfat2_1_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CQ      Tcko                  0.115   usr/ipb_vfat2_1_inst/data_in<11>
                                                       usr/ipb_vfat2_1_inst/data_in_10
    RAMB18_X1Y10.DIADI10 net (fanout=1)        0.255   usr/ipb_vfat2_1_inst/data_in<10>
    RAMB18_X1Y10.WRCLK   Trckd_DIA   (-Th)     0.198   usr/ipb_vfat2_1_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/ipb_vfat2_1_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (-0.083ns logic, 0.255ns route)
                                                       (-48.3% logic, 148.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X6Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.417ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X34Y75.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.161ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (3.062 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X22Y42.B2      net (fanout=69)       3.542   system/ipb_arb/src<0>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C3      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C4      net (fanout=33)       2.446   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y59.D5      net (fanout=4)        0.315   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y59.DMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y46.B2      net (fanout=7)        1.554   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X45Y49.A4      net (fanout=7)        0.661   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X45Y49.A       Tilo                  0.068   system/mac_addr<27>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X34Y75.SR      net (fanout=8)        1.830   system/sram1_if/sramInterface/_n0147
    SLICE_X34Y75.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     17.161ns (1.561ns logic, 15.600ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.112ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (3.062 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X22Y42.B1      net (fanout=68)       3.493   system/ipb_arb/src<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C3      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C4      net (fanout=33)       2.446   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y59.D5      net (fanout=4)        0.315   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y59.DMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y46.B2      net (fanout=7)        1.554   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X45Y49.A4      net (fanout=7)        0.661   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X45Y49.A       Tilo                  0.068   system/mac_addr<27>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X34Y75.SR      net (fanout=8)        1.830   system/sram1_if/sramInterface/_n0147
    SLICE_X34Y75.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     17.112ns (1.561ns logic, 15.551ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.775ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (3.062 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.BQ     Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X22Y42.B3      net (fanout=35)       3.200   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C3      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C4      net (fanout=33)       2.446   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y59.D5      net (fanout=4)        0.315   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y59.DMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y46.B2      net (fanout=7)        1.554   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X45Y49.A4      net (fanout=7)        0.661   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X45Y49.A       Tilo                  0.068   system/mac_addr<27>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X34Y75.SR      net (fanout=8)        1.830   system/sram1_if/sramInterface/_n0147
    SLICE_X34Y75.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     16.775ns (1.517ns logic, 15.258ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X34Y75.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.161ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (3.062 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X22Y42.B2      net (fanout=69)       3.542   system/ipb_arb/src<0>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C3      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C4      net (fanout=33)       2.446   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y59.D5      net (fanout=4)        0.315   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y59.DMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y46.B2      net (fanout=7)        1.554   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X45Y49.A4      net (fanout=7)        0.661   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X45Y49.A       Tilo                  0.068   system/mac_addr<27>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X34Y75.SR      net (fanout=8)        1.830   system/sram1_if/sramInterface/_n0147
    SLICE_X34Y75.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     17.161ns (1.561ns logic, 15.600ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.112ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (3.062 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X22Y42.B1      net (fanout=68)       3.493   system/ipb_arb/src<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C3      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C4      net (fanout=33)       2.446   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y59.D5      net (fanout=4)        0.315   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y59.DMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y46.B2      net (fanout=7)        1.554   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X45Y49.A4      net (fanout=7)        0.661   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X45Y49.A       Tilo                  0.068   system/mac_addr<27>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X34Y75.SR      net (fanout=8)        1.830   system/sram1_if/sramInterface/_n0147
    SLICE_X34Y75.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     17.112ns (1.561ns logic, 15.551ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.775ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (3.062 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.BQ     Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X22Y42.B3      net (fanout=35)       3.200   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C3      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C4      net (fanout=33)       2.446   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y59.D5      net (fanout=4)        0.315   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y59.DMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y46.B2      net (fanout=7)        1.554   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X45Y49.A4      net (fanout=7)        0.661   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X45Y49.A       Tilo                  0.068   system/mac_addr<27>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X34Y75.SR      net (fanout=8)        1.830   system/sram1_if/sramInterface/_n0147
    SLICE_X34Y75.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     16.775ns (1.517ns logic, 15.258ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_2 (SLICE_X34Y75.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.161ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (3.062 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X22Y42.B2      net (fanout=69)       3.542   system/ipb_arb/src<0>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C3      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C4      net (fanout=33)       2.446   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y59.D5      net (fanout=4)        0.315   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y59.DMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y46.B2      net (fanout=7)        1.554   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X45Y49.A4      net (fanout=7)        0.661   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X45Y49.A       Tilo                  0.068   system/mac_addr<27>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X34Y75.SR      net (fanout=8)        1.830   system/sram1_if/sramInterface/_n0147
    SLICE_X34Y75.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     17.161ns (1.561ns logic, 15.600ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.112ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (3.062 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X22Y42.B1      net (fanout=68)       3.493   system/ipb_arb/src<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C3      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C4      net (fanout=33)       2.446   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y59.D5      net (fanout=4)        0.315   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y59.DMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y46.B2      net (fanout=7)        1.554   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X45Y49.A4      net (fanout=7)        0.661   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X45Y49.A       Tilo                  0.068   system/mac_addr<27>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X34Y75.SR      net (fanout=8)        1.830   system/sram1_if/sramInterface/_n0147
    SLICE_X34Y75.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     17.112ns (1.561ns logic, 15.551ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.775ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (3.062 - 3.115)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.BQ     Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_1
    SLICE_X22Y42.B3      net (fanout=35)       3.200   system/ipb_from_masters[2]_ipb_addr<1>
    SLICE_X22Y42.B       Tilo                  0.068   usr/ipb_vfat2_0_inst/data_in<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X33Y81.A2      net (fanout=263)      3.612   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X33Y81.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y81.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X32Y81.B       Tilo                  0.068   system/ipb_fabric/N10
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C3      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C4      net (fanout=33)       2.446   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X33Y59.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X33Y59.D5      net (fanout=4)        0.315   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X33Y59.DMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y46.B2      net (fanout=7)        1.554   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X45Y49.A4      net (fanout=7)        0.661   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X45Y49.A       Tilo                  0.068   system/mac_addr<27>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X34Y75.SR      net (fanout=8)        1.830   system/sram1_if/sramInterface/_n0147
    SLICE_X34Y75.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     16.775ns (1.517ns logic, 15.258ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_11 (SLICE_X32Y39.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/ADDR_O_11 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.726 - 0.621)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/ADDR_O_11 to system/sram1_if/sramInterface/ADDR_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y40.DQ      Tcko                  0.115   system/sram1_if/addr_from_bist<11>
                                                       system/sram1_if/bist/ADDR_O_11
    SLICE_X32Y39.D4      net (fanout=1)        0.141   system/sram1_if/addr_from_bist<11>
    SLICE_X32Y39.CLK     Tah         (-Th)     0.077   system/sram_w[1]_addr<11>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O31
                                                       system/sram1_if/sramInterface/ADDR_O_11
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.038ns logic, 0.141ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X37Y39.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y39.CQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    SLICE_X37Y39.B5      net (fanout=2)        0.068   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    SLICE_X37Y39.CLK     Tah         (-Th)     0.080   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.018ns logic, 0.068ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X12Y60.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y60.AQ      Tcko                  0.115   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X12Y60.A5      net (fanout=58)       0.073   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X12Y60.CLK     Tah         (-Th)     0.101   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.014ns logic, 0.073ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X8Y41.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y88.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y88.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y88.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.612ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X71Y87.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.467ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.884 - 0.946)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y83.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2
    SLICE_X70Y84.C2      net (fanout=1)        0.714   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<2>
    SLICE_X70Y84.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state_FSM_FFd3
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X71Y85.C3      net (fanout=1)        0.594   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X71Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y85.A5      net (fanout=1)        0.647   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X71Y87.C6      net (fanout=2)        0.354   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X71Y87.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X71Y87.A5      net (fanout=1)        0.432   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o1
    SLICE_X71Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (0.726ns logic, 2.741ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.372ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.884 - 0.946)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y83.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X70Y84.C1      net (fanout=1)        0.619   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<0>
    SLICE_X70Y84.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state_FSM_FFd3
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X71Y85.C3      net (fanout=1)        0.594   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X71Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y85.A5      net (fanout=1)        0.647   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X71Y87.C6      net (fanout=2)        0.354   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X71Y87.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X71Y87.A5      net (fanout=1)        0.432   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o1
    SLICE_X71Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (0.726ns logic, 2.646ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.362ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.093 - 0.113)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y88.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X70Y84.C3      net (fanout=4)        0.609   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X70Y84.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state_FSM_FFd3
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X71Y85.C3      net (fanout=1)        0.594   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X71Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y85.A5      net (fanout=1)        0.647   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X71Y87.C6      net (fanout=2)        0.354   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X71Y87.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X71Y87.A5      net (fanout=1)        0.432   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o1
    SLICE_X71Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (0.726ns logic, 2.636ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X71Y87.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.150ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.884 - 0.946)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y83.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2
    SLICE_X70Y84.C2      net (fanout=1)        0.714   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<2>
    SLICE_X70Y84.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state_FSM_FFd3
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X71Y85.C3      net (fanout=1)        0.594   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X71Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y85.A5      net (fanout=1)        0.647   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X71Y87.B6      net (fanout=2)        0.359   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X71Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o12
    SLICE_X71Y87.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X71Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.726ns logic, 2.424ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.055ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.884 - 0.946)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y83.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X70Y84.C1      net (fanout=1)        0.619   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<0>
    SLICE_X70Y84.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state_FSM_FFd3
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X71Y85.C3      net (fanout=1)        0.594   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X71Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y85.A5      net (fanout=1)        0.647   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X71Y87.B6      net (fanout=2)        0.359   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X71Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o12
    SLICE_X71Y87.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X71Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (0.726ns logic, 2.329ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.045ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.093 - 0.113)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y88.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X70Y84.C3      net (fanout=4)        0.609   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X70Y84.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state_FSM_FFd3
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X71Y85.C3      net (fanout=1)        0.594   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X71Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y85.A5      net (fanout=1)        0.647   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X71Y87.B6      net (fanout=2)        0.359   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X71Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o12
    SLICE_X71Y87.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X71Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.045ns (0.726ns logic, 2.319ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (SLICE_X59Y87.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.127ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.909 - 0.944)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y96.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_16
    SLICE_X66Y95.A2      net (fanout=2)        0.594   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
    SLICE_X66Y95.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1486_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1486_o<16>3
    SLICE_X66Y93.A4      net (fanout=2)        0.533   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X66Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X59Y87.CE      net (fanout=4)        1.209   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X59Y87.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (0.791ns logic, 2.336ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.959ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.909 - 0.948)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y93.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_5
    SLICE_X66Y93.C2      net (fanout=2)        0.601   system/gbt_phase_monitoring/sfp_cdce_pm/timer<5>
    SLICE_X66Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X66Y93.A3      net (fanout=2)        0.358   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1486_o<16>
    SLICE_X66Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X59Y87.CE      net (fanout=4)        1.209   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X59Y87.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.959ns (0.791ns logic, 2.168ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_2 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.943ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.909 - 0.949)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_2 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y92.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_2
    SLICE_X66Y93.C1      net (fanout=2)        0.585   system/gbt_phase_monitoring/sfp_cdce_pm/timer<2>
    SLICE_X66Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X66Y93.A3      net (fanout=2)        0.358   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1486_o<16>
    SLICE_X66Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X59Y87.CE      net (fanout=4)        1.209   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X59Y87.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.943ns (0.791ns logic, 2.152ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X60Y86.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X60Y86.AI      net (fanout=2)        0.105   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X60Y86.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.011ns logic, 0.105ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (SLICE_X56Y88.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.453 - 0.419)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y89.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X56Y88.BI      net (fanout=4)        0.112   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X56Y88.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.012ns logic, 0.112ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X56Y88.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.453 - 0.419)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y89.CQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X56Y88.CI      net (fanout=4)        0.113   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X56Y88.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.013ns logic, 0.113ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y88.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y88.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y88.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.568ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X27Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.432ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.568ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X26Y54.A4      net (fanout=3)        2.091   user_mac_addr<3>
    SLICE_X26Y54.AMUX    Tilo                  0.190   system/i2c_s/regs_6_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X27Y55.SR      net (fanout=2)        0.230   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X27Y55.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (1.247ns logic, 2.321ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X27Y55.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.608ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.392ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X26Y54.A4      net (fanout=3)        2.091   user_mac_addr<3>
    SLICE_X26Y54.A       Tilo                  0.068   system/i2c_s/regs_6_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X27Y55.CLK     net (fanout=2)        0.473   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.392ns (0.828ns logic, 2.564ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X27Y55.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.498ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.498ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X26Y54.A4      net (fanout=3)        0.890   user_mac_addr<3>
    SLICE_X26Y54.AMUX    Tilo                  0.079   system/i2c_s/regs_6_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X27Y55.SR      net (fanout=2)        0.088   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X27Y55.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.498ns (0.520ns logic, 0.978ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X27Y55.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.483ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.483ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X26Y54.A4      net (fanout=3)        0.890   user_mac_addr<3>
    SLICE_X26Y54.A       Tilo                  0.034   system/i2c_s/regs_6_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X27Y55.CLK     net (fanout=2)        0.193   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.400ns logic, 1.083ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.513ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X28Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.487ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.513ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X28Y54.B4      net (fanout=3)        2.016   user_mac_addr<2>
    SLICE_X28Y54.BMUX    Tilo                  0.201   system/ip_mac/mac_addr_1_P_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X28Y56.SR      net (fanout=2)        0.344   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X28Y56.CLK     Trck                  0.254   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.513ns (1.153ns logic, 2.360ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X28Y56.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.855ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.145ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X28Y54.B4      net (fanout=3)        2.016   user_mac_addr<2>
    SLICE_X28Y54.B       Tilo                  0.068   system/ip_mac/mac_addr_1_P_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X28Y56.CLK     net (fanout=2)        0.363   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (0.766ns logic, 2.379ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X28Y56.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.466ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.466ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X28Y54.B4      net (fanout=3)        0.885   user_mac_addr<2>
    SLICE_X28Y54.BMUX    Tilo                  0.083   system/ip_mac/mac_addr_1_P_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X28Y56.SR      net (fanout=2)        0.132   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X28Y56.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.466ns (0.449ns logic, 1.017ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X28Y56.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.378ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.378ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X28Y54.B4      net (fanout=3)        0.885   user_mac_addr<2>
    SLICE_X28Y54.B       Tilo                  0.034   system/ip_mac/mac_addr_1_P_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X28Y56.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (0.346ns logic, 1.032ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.506ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X28Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.494ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.506ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y53.C3      net (fanout=3)        2.027   user_mac_addr<1>
    SLICE_X29Y53.CMUX    Tilo                  0.179   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X28Y53.SR      net (fanout=2)        0.352   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X28Y53.CLK     Trck                  0.254   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (1.127ns logic, 2.379ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X28Y53.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.976ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.024ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y53.C3      net (fanout=3)        2.027   user_mac_addr<1>
    SLICE_X29Y53.C       Tilo                  0.068   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X28Y53.CLK     net (fanout=2)        0.235   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      3.024ns (0.762ns logic, 2.262ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X28Y53.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.441ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.441ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y53.C3      net (fanout=3)        0.867   user_mac_addr<1>
    SLICE_X29Y53.CMUX    Tilo                  0.078   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X28Y53.SR      net (fanout=2)        0.133   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X28Y53.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.441ns logic, 1.000ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X28Y53.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.307ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.307ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y53.C3      net (fanout=3)        0.867   user_mac_addr<1>
    SLICE_X29Y53.C       Tilo                  0.034   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X28Y53.CLK     net (fanout=2)        0.097   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.307ns (0.343ns logic, 0.964ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.448ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X30Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.552ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.448ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X28Y55.D5      net (fanout=3)        2.026   user_mac_addr<0>
    SLICE_X28Y55.DMUX    Tilo                  0.196   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X30Y55.SR      net (fanout=2)        0.231   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X30Y55.CLK     Trck                  0.254   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.448ns (1.191ns logic, 2.257ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X30Y55.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.818ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.182ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X28Y55.D5      net (fanout=3)        2.026   user_mac_addr<0>
    SLICE_X28Y55.D       Tilo                  0.068   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X30Y55.CLK     net (fanout=2)        0.347   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      3.182ns (0.809ns logic, 2.373ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X30Y55.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.452ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.452ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X28Y55.D5      net (fanout=3)        0.881   user_mac_addr<0>
    SLICE_X28Y55.DMUX    Tilo                  0.081   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X30Y55.SR      net (fanout=2)        0.087   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X30Y55.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.484ns logic, 0.968ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X30Y55.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.405ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.405ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X28Y55.D5      net (fanout=3)        0.881   user_mac_addr<0>
    SLICE_X28Y55.D       Tilo                  0.034   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X30Y55.CLK     net (fanout=2)        0.141   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (0.383ns logic, 1.022ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.349ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y58.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.349ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y67.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X12Y58.A2      net (fanout=5)        1.151   system/regs_from_ipbus<11><12>
    SLICE_X12Y58.AMUX    Tilo                  0.196   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X13Y58.SR      net (fanout=2)        0.368   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X13Y58.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.349ns (0.830ns logic, 1.519ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y58.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.839ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.161ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y67.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X12Y58.A2      net (fanout=5)        1.151   system/regs_from_ipbus<11><12>
    SLICE_X12Y58.A       Tilo                  0.068   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X13Y58.CLK     net (fanout=2)        0.605   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      2.161ns (0.405ns logic, 1.756ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y58.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y67.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X12Y58.A2      net (fanout=5)        0.449   system/regs_from_ipbus<11><12>
    SLICE_X12Y58.AMUX    Tilo                  0.075   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X13Y58.SR      net (fanout=2)        0.140   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X13Y58.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.248ns logic, 0.589ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y58.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.820ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.820ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y67.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X12Y58.A2      net (fanout=5)        0.449   system/regs_from_ipbus<11><12>
    SLICE_X12Y58.A       Tilo                  0.034   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X13Y58.CLK     net (fanout=2)        0.239   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.132ns logic, 0.688ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.376ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X26Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.624ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.376ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X23Y53.A4      net (fanout=3)        1.658   user_mac_addr<1>
    SLICE_X23Y53.AMUX    Tilo                  0.186   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X26Y53.SR      net (fanout=2)        0.584   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X26Y53.CLK     Trck                  0.254   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.376ns (1.134ns logic, 2.242ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X26Y53.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.942ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.058ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X23Y53.A4      net (fanout=3)        1.658   user_mac_addr<1>
    SLICE_X23Y53.A       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X26Y53.CLK     net (fanout=2)        0.638   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      3.058ns (0.762ns logic, 2.296ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X26Y53.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.404ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.404ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X23Y53.A4      net (fanout=3)        0.699   user_mac_addr<1>
    SLICE_X23Y53.AMUX    Tilo                  0.078   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X26Y53.SR      net (fanout=2)        0.264   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X26Y53.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.404ns (0.441ns logic, 0.963ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X26Y53.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.320ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.320ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X23Y53.A4      net (fanout=3)        0.699   user_mac_addr<1>
    SLICE_X23Y53.A       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X26Y53.CLK     net (fanout=2)        0.278   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.343ns logic, 0.977ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.323ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X26Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.677ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.323ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y54.A5      net (fanout=3)        1.751   user_mac_addr<3>
    SLICE_X24Y54.AMUX    Tilo                  0.196   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X26Y54.SR      net (fanout=2)        0.362   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X26Y54.CLK     Trck                  0.254   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (1.210ns logic, 2.113ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X26Y54.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.191ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.809ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y54.A5      net (fanout=3)        1.751   user_mac_addr<3>
    SLICE_X24Y54.A       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X26Y54.CLK     net (fanout=2)        0.230   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      2.809ns (0.828ns logic, 1.981ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X26Y54.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.403ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.403ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y54.A5      net (fanout=3)        0.764   user_mac_addr<3>
    SLICE_X24Y54.AMUX    Tilo                  0.079   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X26Y54.SR      net (fanout=2)        0.140   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X26Y54.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.499ns logic, 0.904ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X26Y54.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.260ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.260ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y54.A5      net (fanout=3)        0.764   user_mac_addr<3>
    SLICE_X24Y54.A       Tilo                  0.034   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X26Y54.CLK     net (fanout=2)        0.096   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.260ns (0.400ns logic, 0.860ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.978ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X23Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.022ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.978ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X21Y53.A5      net (fanout=3)        1.430   user_mac_addr<2>
    SLICE_X21Y53.AMUX    Tilo                  0.193   system/ipb_sys_regs/mux8_10
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X23Y53.SR      net (fanout=2)        0.360   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X23Y53.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.978ns (1.188ns logic, 1.790ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X23Y53.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.574ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.426ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X21Y53.A5      net (fanout=3)        1.430   user_mac_addr<2>
    SLICE_X21Y53.A       Tilo                  0.068   system/ipb_sys_regs/mux8_10
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X23Y53.CLK     net (fanout=2)        0.230   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (0.766ns logic, 1.660ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X23Y53.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.220ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.220ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X21Y53.A5      net (fanout=3)        0.617   user_mac_addr<2>
    SLICE_X21Y53.AMUX    Tilo                  0.078   system/ipb_sys_regs/mux8_10
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X23Y53.SR      net (fanout=2)        0.138   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X23Y53.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (0.465ns logic, 0.755ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X23Y53.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.059ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.059ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X21Y53.A5      net (fanout=3)        0.617   user_mac_addr<2>
    SLICE_X21Y53.A       Tilo                  0.034   system/ipb_sys_regs/mux8_10
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X23Y53.CLK     net (fanout=2)        0.096   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.346ns logic, 0.713ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.479ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X25Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.521ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.479ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X24Y51.C1      net (fanout=3)        1.890   user_mac_addr<0>
    SLICE_X24Y51.CMUX    Tilo                  0.198   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X25Y51.SR      net (fanout=2)        0.353   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X25Y51.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (1.236ns logic, 2.243ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X25Y51.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.794ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.206ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X24Y51.C1      net (fanout=3)        1.890   user_mac_addr<0>
    SLICE_X24Y51.C       Tilo                  0.068   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X25Y51.CLK     net (fanout=2)        0.507   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      3.206ns (0.809ns logic, 2.397ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X25Y51.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.442ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.442ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X24Y51.C1      net (fanout=3)        0.807   user_mac_addr<0>
    SLICE_X24Y51.CMUX    Tilo                  0.077   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X25Y51.SR      net (fanout=2)        0.134   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X25Y51.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.442ns (0.501ns logic, 0.941ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X25Y51.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.397ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.397ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X24Y51.C1      net (fanout=3)        0.807   user_mac_addr<0>
    SLICE_X24Y51.C       Tilo                  0.034   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X25Y51.CLK     net (fanout=2)        0.207   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (0.383ns logic, 1.014ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      6.237ns|            0|            0|            0|      3101394|
| TS_clk125_2_n                 |      8.000ns|      4.164ns|      6.237ns|            0|            0|         2456|      3098920|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     16.775ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     24.948ns|          N/A|            0|            0|      2863074|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     17.417ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      3.568ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      3.568ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      3.513ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      3.506ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      3.448ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.349ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      3.376ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      3.323ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      2.978ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      3.479ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     21.672ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     21.672ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.612ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   24.948|         |         |         |
clk125_2_p     |   24.948|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   24.948|         |         |         |
clk125_2_p     |   24.948|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    0.786|    0.786|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    0.959|    0.959|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    0.916|    0.916|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    0.950|    0.950|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.300|         |         |         |
xpoint1_clk1_p |    6.300|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.300|         |         |         |
xpoint1_clk1_p |    6.300|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3198865 paths, 0 nets, and 54218 connections

Design statistics:
   Minimum period:  24.948ns{1}   (Maximum frequency:  40.083MHz)
   Maximum path delay from/to any node:   3.568ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 05 10:59:31 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 755 MB



