
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002408                       # Number of seconds simulated
sim_ticks                                  2408314500                       # Number of ticks simulated
final_tick                                 2408314500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81771                       # Simulator instruction rate (inst/s)
host_op_rate                                   126721                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35305474                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671476                       # Number of bytes of host memory used
host_seconds                                    68.21                       # Real time elapsed on the host
sim_insts                                     5577901                       # Number of instructions simulated
sim_ops                                       8644099                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2198592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2249792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          21259682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         912917312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             934176994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     21259682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21259682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       12543212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12543212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       12543212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         21259682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        912917312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            946720206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000454602750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           28                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           28                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               62220                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                429                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35153                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35153                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2249600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   29248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2249792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2408236000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35153                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.169738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.761293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.131122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29546     93.70%     93.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1717      5.45%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           88      0.28%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           47      0.15%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29      0.09%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      0.06%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.04%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.02%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           68      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31531                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1250.642857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    329.933727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4718.622360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           26     92.86%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.321429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.302946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.818923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               24     85.71%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     10.71%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      3.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2198400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        29248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 21259681.823117371649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 912837588.280102133751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 12144593.241455797106                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34353                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24691750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1875831000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11306637250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30864.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54604.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23954739.94                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1241460250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1900522750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175750000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35318.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54068.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       934.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    934.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.93                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3706                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     359                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.06                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      67599.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113140440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60109005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125863920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2244600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         87893520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            299047080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1876320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       203450100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4381440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        310164540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1208170965                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            501.666607                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1747643000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       748500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      37180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1290051250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     11408500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     622700750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    446225500                       # Time in different power states
system.mem_ctrls_1.actEnergy                112069440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59551140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               125107080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 140940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         87278880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            294345150                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2795520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       203309880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         4548000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        312034440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1201180470                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            498.763957                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1755484250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3045250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      36920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1297842500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     11839500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     612729000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    445938250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530578                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530578                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2733                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527808                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1364                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                357                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508005                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19803                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1821                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      888078                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13634                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            92                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17423                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           130                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2408314500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4816630                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              43276                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5658338                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530578                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509369                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4714662                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5592                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        154                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           423                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17365                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1044                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4761374                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.846870                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.042447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3216280     67.55%     67.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   162939      3.42%     70.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   116486      2.45%     73.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   114808      2.41%     75.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   115415      2.42%     78.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   114084      2.40%     80.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   115644      2.43%     83.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   118383      2.49%     85.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   687335     14.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4761374                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.110155                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.174750                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   483077                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3174545                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    127811                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                973145                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2796                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8770217                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2796                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   584856                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1779170                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2790                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    978770                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1412992                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8759289                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                108896                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1179283                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    219                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  24928                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16310314                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20161142                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13393414                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11520                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177471                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   132843                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 86                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3107334                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534392                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16621                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1138                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              276                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8739116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  75                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9065036                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               709                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           95091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       138390                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4761374                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.903870                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.558278                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1485360     31.20%     31.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              388438      8.16%     39.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              904235     18.99%     58.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1238985     26.02%     84.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              637911     13.40%     97.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               61329      1.29%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               28773      0.60%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10498      0.22%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5845      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4761374                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3416      7.22%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.03%      7.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.02%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  43393     91.76%     99.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   417      0.88%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                10      0.02%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               29      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2241      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8154978     89.96%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1156      0.01%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 165      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  373      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  781      0.01%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  937      0.01%     90.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 592      0.01%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                214      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     90.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               888021      9.80%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13755      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1382      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            411      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9065036                       # Type of FU issued
system.cpu.iq.rate                           1.882029                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       47291                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005217                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22929452                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8824636                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8692566                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9994                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               9688                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4492                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9105095                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4991                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2454                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14120                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6866                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        358945                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2796                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   64617                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6657                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8739191                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               102                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534392                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16621                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    617                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5822                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            700                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2819                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3519                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9059394                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                888056                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5642                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       901688                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518497                       # Number of branches executed
system.cpu.iew.exec_stores                      13632                       # Number of stores executed
system.cpu.iew.exec_rate                     1.880857                       # Inst execution rate
system.cpu.iew.wb_sent                        8698531                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8697058                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7909886                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14486233                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.805631                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.546028                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           95237                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2765                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4747010                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.820957                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.235159                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3228600     68.01%     68.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       483852     10.19%     78.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8128      0.17%     78.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8249      0.17%     78.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3693      0.08%     78.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2693      0.06%     78.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1167      0.02%     78.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1019      0.02%     78.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009609     21.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4747010                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577901                       # Number of instructions committed
system.cpu.commit.committedOps                8644099                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530027                       # Number of memory references committed
system.cpu.commit.loads                        520272                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641212                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109864     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519610      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9419      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644099                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009609                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12476737                       # The number of ROB reads
system.cpu.rob.rob_writes                    17493216                       # The number of ROB writes
system.cpu.timesIdled                             488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           55256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577901                       # Number of Instructions Simulated
system.cpu.committedOps                       8644099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.863520                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.863520                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.158051                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.158051                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14005672                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8163052                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7079                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3726                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101220                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068423                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1943406                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.431549                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              531874                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            493528                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.077698                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.431549                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          844                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4781856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4781856                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        29031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           29031                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9315                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        38346                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38346                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38346                       # number of overall hits
system.cpu.dcache.overall_hits::total           38346                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497255                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497255                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          440                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       497695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         497695                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       497695                       # number of overall misses
system.cpu.dcache.overall_misses::total        497695                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9714213500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9714213500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33746500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33746500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   9747960000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9747960000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9747960000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9747960000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526286                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526286                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536041                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536041                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536041                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536041                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.944838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.944838                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045105                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.928464                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.928464                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.928464                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.928464                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19535.677872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19535.677872                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76696.590909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76696.590909                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19586.212439                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19586.212439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19586.212439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19586.212439                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4177722                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            469306                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.901915                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          531                       # number of writebacks
system.cpu.dcache.writebacks::total               531                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4162                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4162                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4167                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4167                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4167                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4167                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493093                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493093                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          435                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          435                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493528                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8976583500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8976583500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     33030000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     33030000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9009613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9009613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9009613500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9009613500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.936930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.936930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.920691                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.920691                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.920691                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.920691                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18204.645980                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18204.645980                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75931.034483                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75931.034483                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18255.526535                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18255.526535                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18255.526535                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18255.526535                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492504                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           688.579873                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17066                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               812                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.017241                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   688.579873                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.672441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.672441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          728                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          674                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35542                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35542                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16254                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16254                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16254                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16254                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16254                       # number of overall hits
system.cpu.icache.overall_hits::total           16254                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1111                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1111                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1111                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1111                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1111                       # number of overall misses
system.cpu.icache.overall_misses::total          1111                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     80769499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     80769499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     80769499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     80769499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     80769499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     80769499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17365                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17365                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17365                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17365                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063979                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063979                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063979                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063979                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063979                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063979                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72699.819082                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72699.819082                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72699.819082                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72699.819082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72699.819082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72699.819082                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          356                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           84                       # number of writebacks
system.cpu.icache.writebacks::total                84                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          299                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          299                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          299                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          299                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          299                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          812                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          812                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          812                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          812                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          812                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          812                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62622499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62622499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62622499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62622499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62622499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62622499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046761                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046761                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046761                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046761                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046761                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046761                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77121.304187                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77121.304187                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77121.304187                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77121.304187                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77121.304187                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77121.304187                       # average overall mshr miss latency
system.cpu.icache.replacements                     84                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25903.638957                       # Cycle average of tags in use
system.l2.tags.total_refs                      986921                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35179                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.054265                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.020828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       258.735682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25644.882448                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.782620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.790516                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32607                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7930547                       # Number of tag accesses
system.l2.tags.data_accesses                  7930547                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          531                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              531                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           83                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               83                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459160                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459175                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459187                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data              459175                       # number of overall hits
system.l2.overall_hits::total                  459187                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 420                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              800                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33933                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33933                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                800                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34353                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35153                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               800                       # number of overall misses
system.l2.overall_misses::.cpu.data             34353                       # number of overall misses
system.l2.overall_misses::total                 35153                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     32211500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32211500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61269500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61269500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   3414057500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3414057500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     61269500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3446269000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3507538500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61269500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3446269000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3507538500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          531                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          531                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           83                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           83                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           435                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               435                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          812                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            812                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493093                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493093                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              812                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493528                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494340                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             812                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493528                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494340                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.965517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.965517                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985222                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068817                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985222                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069607                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071111                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985222                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069607                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071111                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76694.047619                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76694.047619                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76586.875000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76586.875000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100611.720154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100611.720154                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 76586.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100319.302535                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99779.208033                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76586.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100319.302535                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99779.208033                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 472                       # number of writebacks
system.l2.writebacks::total                       472                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            420                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          800                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          800                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33933                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35153                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35153                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     28011500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     28011500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53269500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53269500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3074727500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3074727500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     53269500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3102739000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3156008500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53269500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3102739000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3156008500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.965517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068817                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068817                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071111                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071111                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66694.047619                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66694.047619                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66586.875000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66586.875000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90611.720154                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90611.720154                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66586.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90319.302535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89779.208033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66586.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90319.302535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89779.208033                       # average overall mshr miss latency
system.l2.replacements                           2411                       # number of replacements
system.membus.snoop_filter.tot_requests         36864                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34733                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1239                       # Transaction distribution
system.membus.trans_dist::ReadExReq               420                       # Transaction distribution
system.membus.trans_dist::ReadExResp              420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34733                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        72017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        72017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  72017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2280000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2280000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2280000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35153                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35153    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35153                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19376000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           95441750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       986928                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       492590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            700                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          700                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2408314500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            493905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1003                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           84                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          493912                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              435                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             435                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           812                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493093                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1479560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1481268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31619776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31677120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2411                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           496751                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001427                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037752                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496042     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    709      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             496751                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          494079000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1218000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         740292000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            30.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
