
*** Running vivado
    with args -log Generator_PWM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Generator_PWM.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Generator_PWM.tcl -notrace
Command: synth_design -top Generator_PWM -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10144 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 338.809 ; gain = 100.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Generator_PWM' [E:/vivado/Generator_PWM/Generator_PWM.srcs/sources_1/imports/code PWM/module Generator_of_PWM_signal.v:1]
INFO: [Synth 8-6157] synthesizing module 'Modulating' [E:/vivado/Generator_PWM/Generator_PWM.srcs/sources_1/imports/code PWM/module Modulating.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Modulating' (1#1) [E:/vivado/Generator_PWM/Generator_PWM.srcs/sources_1/imports/code PWM/module Modulating.v:1]
INFO: [Synth 8-6157] synthesizing module 'Sawtooth_generator' [E:/vivado/Generator_PWM/Generator_PWM.srcs/sources_1/imports/code PWM/module Sawtooth_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Sawtooth_generator' (2#1) [E:/vivado/Generator_PWM/Generator_PWM.srcs/sources_1/imports/code PWM/module Sawtooth_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [E:/vivado/Generator_PWM/Generator_PWM.srcs/sources_1/imports/code PWM/module Comparator.v:1]
WARNING: [Synth 8-567] referenced signal 'modulating_signal' should be on the sensitivity list [E:/vivado/Generator_PWM/Generator_PWM.srcs/sources_1/imports/code PWM/module Comparator.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (3#1) [E:/vivado/Generator_PWM/Generator_PWM.srcs/sources_1/imports/code PWM/module Comparator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Monostable' [E:/vivado/Generator_PWM/Generator_PWM.srcs/sources_1/imports/code PWM/module Monostable.v:1]
	Parameter PULSE_DURATION bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Monostable' (4#1) [E:/vivado/Generator_PWM/Generator_PWM.srcs/sources_1/imports/code PWM/module Monostable.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Generator_PWM' (5#1) [E:/vivado/Generator_PWM/Generator_PWM.srcs/sources_1/imports/code PWM/module Generator_of_PWM_signal.v:1]
WARNING: [Synth 8-3331] design Monostable has unconnected port reset
WARNING: [Synth 8-3331] design Comparator has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 393.039 ; gain = 154.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 393.039 ; gain = 154.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 393.039 ; gain = 154.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 393.039 ; gain = 154.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Modulating 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Sawtooth_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Monostable 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Generator_PWM has port ppm_output driven by constant 0
WARNING: [Synth 8-3332] Sequential element (Mn/ppm_output_reg) is unused and will be removed from module Generator_PWM.
CRITICAL WARNING: [Synth 8-3352] multi-driven net ppm_output_reg with 1st driver pin 'Mn/ppm_output_reg/Q' [E:/vivado/Generator_PWM/Generator_PWM.srcs/sources_1/imports/code PWM/module Monostable.v:16]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ppm_output_reg with 2nd driver pin 'GND' [E:/vivado/Generator_PWM/Generator_PWM.srcs/sources_1/imports/code PWM/module Monostable.v:16]
CRITICAL WARNING: [Synth 8-5559] multi-driven net ppm_output_reg is connected to constant driver, other driver is ignored [E:/vivado/Generator_PWM/Generator_PWM.srcs/sources_1/imports/code PWM/module Monostable.v:16]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 559.750 ; gain = 321.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 559.750 ; gain = 321.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 559.750 ; gain = 321.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 559.750 ; gain = 321.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 559.750 ; gain = 321.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 559.750 ; gain = 321.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 559.750 ; gain = 321.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 559.750 ; gain = 321.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 559.750 ; gain = 321.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |     1|
|4     |LUT3   |    11|
|5     |LUT4   |    11|
|6     |LUT5   |     4|
|7     |LUT6   |     5|
|8     |FDCE   |    16|
|9     |FDRE   |     8|
|10    |IBUF   |    18|
|11    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |    89|
|2     |  C      |Comparator         |     9|
|3     |  M      |Modulating         |     8|
|4     |  S      |Sawtooth_generator |    43|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 559.750 ; gain = 321.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 559.750 ; gain = 321.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 559.750 ; gain = 321.176
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 666.012 ; gain = 440.555
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/vivado/Generator_PWM/Generator_PWM.runs/synth_1/Generator_PWM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Generator_PWM_utilization_synth.rpt -pb Generator_PWM_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 666.012 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 10 23:00:55 2023...
