Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Dec 20 22:07:54 2023
| Host         : open21 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_design_analysis -file ./report/backprop_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7v585t
| Design State : Synthesized
------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------+
|      Characteristics      |                         Path #1                        |
+---------------------------+--------------------------------------------------------+
| Requirement               | 10.000                                                 |
| Path Delay                | 6.139                                                  |
| Logic Delay               | 5.623(92%)                                             |
| Net Delay                 | 0.516(8%)                                              |
| Clock Skew                | -0.027                                                 |
| Slack                     | 2.803                                                  |
| Clock Uncertainty         | 0.035                                                  |
| Clock Relationship        | Safely Timed                                           |
| Clock Delay Group         | Same Clock                                             |
| Logic Levels              | 3                                                      |
| Routes                    | NA                                                     |
| Logical Path              | FDRE/C-(4)-DSP48E1-(1)-DSP48E1-DSP48E1-DSP48E1/PCIN[0] |
| Start Point Clock         | ap_clk                                                 |
| End Point Clock           | ap_clk                                                 |
| DSP Block                 | Seq                                                    |
| RAM Registers             |                                                        |
| IO Crossings              | 0                                                      |
| Config Crossings          | 0                                                      |
| SLR Crossings             | 0                                                      |
| PBlocks                   | 0                                                      |
| High Fanout               | 4                                                      |
| Dont Touch                | 0                                                      |
| Mark Debug                | 0                                                      |
| Start Point Pin Primitive | FDRE/C                                                 |
| End Point Pin Primitive   | DSP48E1/PCIN[0]                                        |
| Start Point Pin           | din0_buf1_reg[16]/C                                    |
| End Point Pin             | i_no_versal_es1_workaround.DSP/PCIN[0]                 |
+---------------------------+--------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (516, 900)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+----+---+---+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  2  |  3  |  4 |  5 | 6 | 7 |  8 |  9 | 10 | 11 | 12 | 13 | 42 | 43 |
+-----------------+-------------+-----+-----+----+----+---+---+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 441 | 340 | 61 | 17 | 6 | 4 | 74 | 13 | 11 |  4 |  4 |  1 | 12 | 12 |
+-----------------+-------------+-----+-----+----+----+---+---+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


