Editorial to special section on networks on chip: Architecture, tools, and methodologies