
Selected circuits
===================
 - **Circuit**: 8-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mae parameters
 - **References**: V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul8u_pwr_0_391_mae_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul8u_pwr_0_391_mae_00_0000_gen.v) [Verilog PDK45](mul8u_pwr_0_391_mae_00_0000_pdk45.v)  [C](mul8u_pwr_0_391_mae_00_0000.c) |
| mul8u_pwr_0_390_mae_00_0002 | 0.125 | 2 | 6.25 | 0.0052957238 |  [Verilog generic](mul8u_pwr_0_390_mae_00_0002_gen.v) [Verilog PDK45](mul8u_pwr_0_390_mae_00_0002_pdk45.v)  [C](mul8u_pwr_0_390_mae_00_0002.c) |
| mul8u_pwr_0_380_mae_00_0014 | 0.90625 | 10 | 19.53125 | 0.0331777901 |  [Verilog generic](mul8u_pwr_0_380_mae_00_0014_gen.v) [Verilog PDK45](mul8u_pwr_0_380_mae_00_0014_pdk45.v)  [C](mul8u_pwr_0_380_mae_00_0014.c) |
| mul8u_pwr_0_360_mae_00_0076 | 5.00781 | 42 | 37.3046875 | 0.1478099971 |  [Verilog generic](mul8u_pwr_0_360_mae_00_0076_gen.v) [Verilog PDK45](mul8u_pwr_0_360_mae_00_0076_pdk45.v)  [C](mul8u_pwr_0_360_mae_00_0076.c) |
| mul8u_pwr_0_311_mae_00_0374 | 24.53125 | 79 | 98.1231689453 | 1.2488804629 |  [Verilog generic](mul8u_pwr_0_311_mae_00_0374_gen.v) [Verilog PDK45](mul8u_pwr_0_311_mae_00_0374_pdk45.v)  [C](mul8u_pwr_0_311_mae_00_0374.c) |
| mul8u_pwr_0_206_mae_00_1812 | 118.72382 | 518 | 98.0499267578 | 4.1647787452 |  [Verilog generic](mul8u_pwr_0_206_mae_00_1812_gen.v) [Verilog PDK45](mul8u_pwr_0_206_mae_00_1812_pdk45.v)  [C](mul8u_pwr_0_206_mae_00_1812.c) |
| mul8u_pwr_0_084_mae_00_8859 | 580.59171 | 2809 | 98.7380981445 | 13.960159289 |  [Verilog generic](mul8u_pwr_0_084_mae_00_8859_gen.v) [Verilog PDK45](mul8u_pwr_0_084_mae_00_8859_pdk45.v)  [C](mul8u_pwr_0_084_mae_00_8859.c) |
| mul8u_pwr_0_008_mae_04_8337 | 3167.8125 | 12754 | 99.2034912109 | 44.0000481464 |  [Verilog generic](mul8u_pwr_0_008_mae_04_8337_gen.v) [Verilog PDK45](mul8u_pwr_0_008_mae_04_8337_pdk45.v)  [C](mul8u_pwr_0_008_mae_04_8337.c) |
| mul8u_pwr_0_000_mae_24_8051 | 16256.25 | 65025 | 99.2202758789 | 100.0 |  [Verilog generic](mul8u_pwr_0_000_mae_24_8051_gen.v) [Verilog PDK45](mul8u_pwr_0_000_mae_24_8051_pdk45.v)  [C](mul8u_pwr_0_000_mae_24_8051.c) |
    
Parameters
--------------
![Parameters figure](fig.png)
             