
prueba1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abcc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ec  0800ada0  0800ada0  0000bda0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b38c  0800b38c  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b38c  0800b38c  0000c38c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b394  0800b394  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b394  0800b394  0000c394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b398  0800b398  0000c398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800b39c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ee28  200001d4  0800b570  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000effc  0800b570  0000dffc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e1c5  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002119  00000000  00000000  0001b3c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d58  00000000  00000000  0001d4e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a70  00000000  00000000  0001e240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022b6a  00000000  00000000  0001ecb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010bca  00000000  00000000  0004181a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf79b  00000000  00000000  000523e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00121b7f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004da0  00000000  00000000  00121bc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  00126964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ad84 	.word	0x0800ad84

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	0800ad84 	.word	0x0800ad84

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001066:	f001 faaf 	bl	80025c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800106a:	f000 f88f 	bl	800118c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800106e:	f000 f9db 	bl	8001428 <MX_GPIO_Init>
  MX_DMA_Init();
 8001072:	f000 f9b1 	bl	80013d8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001076:	f000 f95b 	bl	8001330 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800107a:	f000 f8f5 	bl	8001268 <MX_I2C1_Init>
  MX_SPI2_Init();
 800107e:	f000 f921 	bl	80012c4 <MX_SPI2_Init>
  MX_USART3_UART_Init();
 8001082:	f000 f97f 	bl	8001384 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  UART_Print("System Initialized\r\n");
 8001086:	4833      	ldr	r0, [pc, #204]	@ (8001154 <main+0xf4>)
 8001088:	f000 fa60 	bl	800154c <UART_Print>
  L3G4200D_Init();
 800108c:	f000 faa8 	bl	80015e0 <L3G4200D_Init>
  UART_Print("Gyro Initialized\r\n");
 8001090:	4831      	ldr	r0, [pc, #196]	@ (8001158 <main+0xf8>)
 8001092:	f000 fa5b 	bl	800154c <UART_Print>
  UART_Print("Keep still for bias calib...\r\n");
 8001096:	4831      	ldr	r0, [pc, #196]	@ (800115c <main+0xfc>)
 8001098:	f000 fa58 	bl	800154c <UART_Print>
  Gyro_Calibrate(200);
 800109c:	20c8      	movs	r0, #200	@ 0xc8
 800109e:	f000 fae9 	bl	8001674 <Gyro_Calibrate>
  UART_Print("Bias calibrated.\r\n");
 80010a2:	482f      	ldr	r0, [pc, #188]	@ (8001160 <main+0x100>)
 80010a4:	f000 fa52 	bl	800154c <UART_Print>
  /* Infinite loop */
  while (1)
  {
      static uint32_t t0_ms = 0;

      uint32_t now_ms = HAL_GetTick();
 80010a8:	f001 faf4 	bl	8002694 <HAL_GetTick>
 80010ac:	60f8      	str	r0, [r7, #12]
      if (t0_ms == 0) {
 80010ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001164 <main+0x104>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d102      	bne.n	80010bc <main+0x5c>
          t0_ms = now_ms;   // time reference for samples
 80010b6:	4a2b      	ldr	r2, [pc, #172]	@ (8001164 <main+0x104>)
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	6013      	str	r3, [r2, #0]
      }

      /* 1 logging to RAM */
      if (gyro_ok && gyro_count < MAX_SAMPLES) {
 80010bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001168 <main+0x108>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d03e      	beq.n	8001142 <main+0xe2>
 80010c4:	4b29      	ldr	r3, [pc, #164]	@ (800116c <main+0x10c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f241 726f 	movw	r2, #5999	@ 0x176f
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d838      	bhi.n	8001142 <main+0xe2>
          flag_capture_active = 1;   // capturing data
 80010d0:	4b27      	ldr	r3, [pc, #156]	@ (8001170 <main+0x110>)
 80010d2:	2201      	movs	r2, #1
 80010d4:	701a      	strb	r2, [r3, #0]
          if (L3G4200D_ReadGyro(&gyro_x, &gyro_y, &gyro_z)) {
 80010d6:	4a27      	ldr	r2, [pc, #156]	@ (8001174 <main+0x114>)
 80010d8:	4927      	ldr	r1, [pc, #156]	@ (8001178 <main+0x118>)
 80010da:	4828      	ldr	r0, [pc, #160]	@ (800117c <main+0x11c>)
 80010dc:	f000 fb26 	bl	800172c <L3G4200D_ReadGyro>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d030      	beq.n	8001148 <main+0xe8>
              int16_t gx_corr = gyro_x - bias_x;
 80010e6:	4b25      	ldr	r3, [pc, #148]	@ (800117c <main+0x11c>)
 80010e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ec:	b29a      	uxth	r2, r3
 80010ee:	4b24      	ldr	r3, [pc, #144]	@ (8001180 <main+0x120>)
 80010f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	817b      	strh	r3, [r7, #10]
              int16_t gy_corr = gyro_y - bias_y;
 80010fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001178 <main+0x118>)
 80010fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001102:	b29a      	uxth	r2, r3
 8001104:	4b1f      	ldr	r3, [pc, #124]	@ (8001184 <main+0x124>)
 8001106:	f9b3 3000 	ldrsh.w	r3, [r3]
 800110a:	b29b      	uxth	r3, r3
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	b29b      	uxth	r3, r3
 8001110:	813b      	strh	r3, [r7, #8]
              int16_t gz_corr = gyro_z - bias_z;
 8001112:	4b18      	ldr	r3, [pc, #96]	@ (8001174 <main+0x114>)
 8001114:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001118:	b29a      	uxth	r2, r3
 800111a:	4b1b      	ldr	r3, [pc, #108]	@ (8001188 <main+0x128>)
 800111c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001120:	b29b      	uxth	r3, r3
 8001122:	1ad3      	subs	r3, r2, r3
 8001124:	b29b      	uxth	r3, r3
 8001126:	80fb      	strh	r3, [r7, #6]

              log_current_gyro(now_ms - t0_ms, gx_corr, gy_corr, gz_corr);
 8001128:	4b0e      	ldr	r3, [pc, #56]	@ (8001164 <main+0x104>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	68fa      	ldr	r2, [r7, #12]
 800112e:	1ad0      	subs	r0, r2, r3
 8001130:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001134:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001138:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 800113c:	f000 fb5c 	bl	80017f8 <log_current_gyro>
          if (L3G4200D_ReadGyro(&gyro_x, &gyro_y, &gyro_z)) {
 8001140:	e002      	b.n	8001148 <main+0xe8>
          }
      } else {
          flag_capture_active = 0;   // full buffer or sensor is not OK
 8001142:	4b0b      	ldr	r3, [pc, #44]	@ (8001170 <main+0x110>)
 8001144:	2200      	movs	r2, #0
 8001146:	701a      	strb	r2, [r3, #0]
      }

      /* 2 check for OBC commands */
      CheckOBC_Task();
 8001148:	f000 fd16 	bl	8001b78 <CheckOBC_Task>

      HAL_Delay(100);
 800114c:	2064      	movs	r0, #100	@ 0x64
 800114e:	f001 faad 	bl	80026ac <HAL_Delay>
  {
 8001152:	e7a9      	b.n	80010a8 <main+0x48>
 8001154:	0800ada0 	.word	0x0800ada0
 8001158:	0800adb8 	.word	0x0800adb8
 800115c:	0800adcc 	.word	0x0800adcc
 8001160:	0800adec 	.word	0x0800adec
 8001164:	2000eea4 	.word	0x2000eea4
 8001168:	20000434 	.word	0x20000434
 800116c:	2000eea0 	.word	0x2000eea0
 8001170:	2000043c 	.word	0x2000043c
 8001174:	200003f0 	.word	0x200003f0
 8001178:	200003ee 	.word	0x200003ee
 800117c:	200003ec 	.word	0x200003ec
 8001180:	20000436 	.word	0x20000436
 8001184:	20000438 	.word	0x20000438
 8001188:	2000043a 	.word	0x2000043a

0800118c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b094      	sub	sp, #80	@ 0x50
 8001190:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001192:	f107 031c 	add.w	r3, r7, #28
 8001196:	2234      	movs	r2, #52	@ 0x34
 8001198:	2100      	movs	r1, #0
 800119a:	4618      	mov	r0, r3
 800119c:	f006 fa17 	bl	80075ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a0:	f107 0308 	add.w	r3, r7, #8
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	605a      	str	r2, [r3, #4]
 80011aa:	609a      	str	r2, [r3, #8]
 80011ac:	60da      	str	r2, [r3, #12]
 80011ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011b0:	2300      	movs	r3, #0
 80011b2:	607b      	str	r3, [r7, #4]
 80011b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001260 <SystemClock_Config+0xd4>)
 80011b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b8:	4a29      	ldr	r2, [pc, #164]	@ (8001260 <SystemClock_Config+0xd4>)
 80011ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011be:	6413      	str	r3, [r2, #64]	@ 0x40
 80011c0:	4b27      	ldr	r3, [pc, #156]	@ (8001260 <SystemClock_Config+0xd4>)
 80011c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011c8:	607b      	str	r3, [r7, #4]
 80011ca:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80011cc:	2300      	movs	r3, #0
 80011ce:	603b      	str	r3, [r7, #0]
 80011d0:	4b24      	ldr	r3, [pc, #144]	@ (8001264 <SystemClock_Config+0xd8>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011d8:	4a22      	ldr	r2, [pc, #136]	@ (8001264 <SystemClock_Config+0xd8>)
 80011da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011de:	6013      	str	r3, [r2, #0]
 80011e0:	4b20      	ldr	r3, [pc, #128]	@ (8001264 <SystemClock_Config+0xd8>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011e8:	603b      	str	r3, [r7, #0]
 80011ea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011ec:	2302      	movs	r3, #2
 80011ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011f0:	2301      	movs	r3, #1
 80011f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011f4:	2310      	movs	r3, #16
 80011f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011f8:	2302      	movs	r3, #2
 80011fa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011fc:	2300      	movs	r3, #0
 80011fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001200:	2310      	movs	r3, #16
 8001202:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001204:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001208:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800120a:	2304      	movs	r3, #4
 800120c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800120e:	2302      	movs	r3, #2
 8001210:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001212:	2302      	movs	r3, #2
 8001214:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001216:	f107 031c 	add.w	r3, r7, #28
 800121a:	4618      	mov	r0, r3
 800121c:	f003 fd04 	bl	8004c28 <HAL_RCC_OscConfig>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001226:	f000 fe89 	bl	8001f3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800122a:	230f      	movs	r3, #15
 800122c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800122e:	2302      	movs	r3, #2
 8001230:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001232:	2300      	movs	r3, #0
 8001234:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001236:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800123a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800123c:	2300      	movs	r3, #0
 800123e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001240:	f107 0308 	add.w	r3, r7, #8
 8001244:	2102      	movs	r1, #2
 8001246:	4618      	mov	r0, r3
 8001248:	f003 f9a4 	bl	8004594 <HAL_RCC_ClockConfig>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001252:	f000 fe73 	bl	8001f3c <Error_Handler>
  }
}
 8001256:	bf00      	nop
 8001258:	3750      	adds	r7, #80	@ 0x50
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40023800 	.word	0x40023800
 8001264:	40007000 	.word	0x40007000

08001268 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800126c:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <MX_I2C1_Init+0x50>)
 800126e:	4a13      	ldr	r2, [pc, #76]	@ (80012bc <MX_I2C1_Init+0x54>)
 8001270:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001272:	4b11      	ldr	r3, [pc, #68]	@ (80012b8 <MX_I2C1_Init+0x50>)
 8001274:	4a12      	ldr	r2, [pc, #72]	@ (80012c0 <MX_I2C1_Init+0x58>)
 8001276:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001278:	4b0f      	ldr	r3, [pc, #60]	@ (80012b8 <MX_I2C1_Init+0x50>)
 800127a:	2200      	movs	r2, #0
 800127c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800127e:	4b0e      	ldr	r3, [pc, #56]	@ (80012b8 <MX_I2C1_Init+0x50>)
 8001280:	2200      	movs	r2, #0
 8001282:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001284:	4b0c      	ldr	r3, [pc, #48]	@ (80012b8 <MX_I2C1_Init+0x50>)
 8001286:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800128a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800128c:	4b0a      	ldr	r3, [pc, #40]	@ (80012b8 <MX_I2C1_Init+0x50>)
 800128e:	2200      	movs	r2, #0
 8001290:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001292:	4b09      	ldr	r3, [pc, #36]	@ (80012b8 <MX_I2C1_Init+0x50>)
 8001294:	2200      	movs	r2, #0
 8001296:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001298:	4b07      	ldr	r3, [pc, #28]	@ (80012b8 <MX_I2C1_Init+0x50>)
 800129a:	2200      	movs	r2, #0
 800129c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800129e:	4b06      	ldr	r3, [pc, #24]	@ (80012b8 <MX_I2C1_Init+0x50>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012a4:	4804      	ldr	r0, [pc, #16]	@ (80012b8 <MX_I2C1_Init+0x50>)
 80012a6:	f002 f921 	bl	80034ec <HAL_I2C_Init>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012b0:	f000 fe44 	bl	8001f3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 80012b4:	bf00      	nop
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	200001f0 	.word	0x200001f0
 80012bc:	40005400 	.word	0x40005400
 80012c0:	000186a0 	.word	0x000186a0

080012c4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80012c8:	4b17      	ldr	r3, [pc, #92]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012ca:	4a18      	ldr	r2, [pc, #96]	@ (800132c <MX_SPI2_Init+0x68>)
 80012cc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80012ce:	4b16      	ldr	r3, [pc, #88]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012d4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80012d6:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80012dc:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012de:	2200      	movs	r2, #0
 80012e0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012e2:	4b11      	ldr	r3, [pc, #68]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80012ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012f4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80012f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012f8:	2218      	movs	r2, #24
 80012fa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012fe:	2200      	movs	r2, #0
 8001300:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001302:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <MX_SPI2_Init+0x64>)
 8001304:	2200      	movs	r2, #0
 8001306:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001308:	4b07      	ldr	r3, [pc, #28]	@ (8001328 <MX_SPI2_Init+0x64>)
 800130a:	2200      	movs	r2, #0
 800130c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800130e:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <MX_SPI2_Init+0x64>)
 8001310:	220a      	movs	r2, #10
 8001312:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001314:	4804      	ldr	r0, [pc, #16]	@ (8001328 <MX_SPI2_Init+0x64>)
 8001316:	f003 ff25 	bl	8005164 <HAL_SPI_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001320:	f000 fe0c 	bl	8001f3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000304 	.word	0x20000304
 800132c:	40003800 	.word	0x40003800

08001330 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_Init 0 */
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */
  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001334:	4b11      	ldr	r3, [pc, #68]	@ (800137c <MX_USART2_UART_Init+0x4c>)
 8001336:	4a12      	ldr	r2, [pc, #72]	@ (8001380 <MX_USART2_UART_Init+0x50>)
 8001338:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800133a:	4b10      	ldr	r3, [pc, #64]	@ (800137c <MX_USART2_UART_Init+0x4c>)
 800133c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001340:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001342:	4b0e      	ldr	r3, [pc, #56]	@ (800137c <MX_USART2_UART_Init+0x4c>)
 8001344:	2200      	movs	r2, #0
 8001346:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001348:	4b0c      	ldr	r3, [pc, #48]	@ (800137c <MX_USART2_UART_Init+0x4c>)
 800134a:	2200      	movs	r2, #0
 800134c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800134e:	4b0b      	ldr	r3, [pc, #44]	@ (800137c <MX_USART2_UART_Init+0x4c>)
 8001350:	2200      	movs	r2, #0
 8001352:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001354:	4b09      	ldr	r3, [pc, #36]	@ (800137c <MX_USART2_UART_Init+0x4c>)
 8001356:	220c      	movs	r2, #12
 8001358:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800135a:	4b08      	ldr	r3, [pc, #32]	@ (800137c <MX_USART2_UART_Init+0x4c>)
 800135c:	2200      	movs	r2, #0
 800135e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001360:	4b06      	ldr	r3, [pc, #24]	@ (800137c <MX_USART2_UART_Init+0x4c>)
 8001362:	2200      	movs	r2, #0
 8001364:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001366:	4805      	ldr	r0, [pc, #20]	@ (800137c <MX_USART2_UART_Init+0x4c>)
 8001368:	f004 fcce 	bl	8005d08 <HAL_UART_Init>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001372:	f000 fde3 	bl	8001f3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	2000035c 	.word	0x2000035c
 8001380:	40004400 	.word	0x40004400

08001384 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001388:	4b11      	ldr	r3, [pc, #68]	@ (80013d0 <MX_USART3_UART_Init+0x4c>)
 800138a:	4a12      	ldr	r2, [pc, #72]	@ (80013d4 <MX_USART3_UART_Init+0x50>)
 800138c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800138e:	4b10      	ldr	r3, [pc, #64]	@ (80013d0 <MX_USART3_UART_Init+0x4c>)
 8001390:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001394:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001396:	4b0e      	ldr	r3, [pc, #56]	@ (80013d0 <MX_USART3_UART_Init+0x4c>)
 8001398:	2200      	movs	r2, #0
 800139a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800139c:	4b0c      	ldr	r3, [pc, #48]	@ (80013d0 <MX_USART3_UART_Init+0x4c>)
 800139e:	2200      	movs	r2, #0
 80013a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 80013a2:	4b0b      	ldr	r3, [pc, #44]	@ (80013d0 <MX_USART3_UART_Init+0x4c>)
 80013a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013a8:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013aa:	4b09      	ldr	r3, [pc, #36]	@ (80013d0 <MX_USART3_UART_Init+0x4c>)
 80013ac:	220c      	movs	r2, #12
 80013ae:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013b0:	4b07      	ldr	r3, [pc, #28]	@ (80013d0 <MX_USART3_UART_Init+0x4c>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013b6:	4b06      	ldr	r3, [pc, #24]	@ (80013d0 <MX_USART3_UART_Init+0x4c>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013bc:	4804      	ldr	r0, [pc, #16]	@ (80013d0 <MX_USART3_UART_Init+0x4c>)
 80013be:	f004 fca3 	bl	8005d08 <HAL_UART_Init>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
 80013c8:	f000 fdb8 	bl	8001f3c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80013cc:	bf00      	nop
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	200003a4 	.word	0x200003a4
 80013d4:	40004800 	.word	0x40004800

080013d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	607b      	str	r3, [r7, #4]
 80013e2:	4b10      	ldr	r3, [pc, #64]	@ (8001424 <MX_DMA_Init+0x4c>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001424 <MX_DMA_Init+0x4c>)
 80013e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001424 <MX_DMA_Init+0x4c>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013f6:	607b      	str	r3, [r7, #4]
 80013f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80013fa:	2200      	movs	r2, #0
 80013fc:	2100      	movs	r1, #0
 80013fe:	200b      	movs	r0, #11
 8001400:	f001 fa53 	bl	80028aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001404:	200b      	movs	r0, #11
 8001406:	f001 fa6c 	bl	80028e2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800140a:	2200      	movs	r2, #0
 800140c:	2100      	movs	r1, #0
 800140e:	2011      	movs	r0, #17
 8001410:	f001 fa4b 	bl	80028aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001414:	2011      	movs	r0, #17
 8001416:	f001 fa64 	bl	80028e2 <HAL_NVIC_EnableIRQ>

}
 800141a:	bf00      	nop
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40023800 	.word	0x40023800

08001428 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b08a      	sub	sp, #40	@ 0x28
 800142c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142e:	f107 0314 	add.w	r3, r7, #20
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	605a      	str	r2, [r3, #4]
 8001438:	609a      	str	r2, [r3, #8]
 800143a:	60da      	str	r2, [r3, #12]
 800143c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	613b      	str	r3, [r7, #16]
 8001442:	4b3e      	ldr	r3, [pc, #248]	@ (800153c <MX_GPIO_Init+0x114>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	4a3d      	ldr	r2, [pc, #244]	@ (800153c <MX_GPIO_Init+0x114>)
 8001448:	f043 0304 	orr.w	r3, r3, #4
 800144c:	6313      	str	r3, [r2, #48]	@ 0x30
 800144e:	4b3b      	ldr	r3, [pc, #236]	@ (800153c <MX_GPIO_Init+0x114>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001452:	f003 0304 	and.w	r3, r3, #4
 8001456:	613b      	str	r3, [r7, #16]
 8001458:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	60fb      	str	r3, [r7, #12]
 800145e:	4b37      	ldr	r3, [pc, #220]	@ (800153c <MX_GPIO_Init+0x114>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	4a36      	ldr	r2, [pc, #216]	@ (800153c <MX_GPIO_Init+0x114>)
 8001464:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001468:	6313      	str	r3, [r2, #48]	@ 0x30
 800146a:	4b34      	ldr	r3, [pc, #208]	@ (800153c <MX_GPIO_Init+0x114>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	60bb      	str	r3, [r7, #8]
 800147a:	4b30      	ldr	r3, [pc, #192]	@ (800153c <MX_GPIO_Init+0x114>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	4a2f      	ldr	r2, [pc, #188]	@ (800153c <MX_GPIO_Init+0x114>)
 8001480:	f043 0301 	orr.w	r3, r3, #1
 8001484:	6313      	str	r3, [r2, #48]	@ 0x30
 8001486:	4b2d      	ldr	r3, [pc, #180]	@ (800153c <MX_GPIO_Init+0x114>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	60bb      	str	r3, [r7, #8]
 8001490:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001492:	2300      	movs	r3, #0
 8001494:	607b      	str	r3, [r7, #4]
 8001496:	4b29      	ldr	r3, [pc, #164]	@ (800153c <MX_GPIO_Init+0x114>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149a:	4a28      	ldr	r2, [pc, #160]	@ (800153c <MX_GPIO_Init+0x114>)
 800149c:	f043 0302 	orr.w	r3, r3, #2
 80014a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014a2:	4b26      	ldr	r3, [pc, #152]	@ (800153c <MX_GPIO_Init+0x114>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	607b      	str	r3, [r7, #4]
 80014ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80014ae:	2200      	movs	r2, #0
 80014b0:	2120      	movs	r1, #32
 80014b2:	4823      	ldr	r0, [pc, #140]	@ (8001540 <MX_GPIO_Init+0x118>)
 80014b4:	f002 f800 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_PIN_GPIO_Port, FLASH_CS_PIN_Pin, GPIO_PIN_RESET);
 80014b8:	2200      	movs	r2, #0
 80014ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014be:	4821      	ldr	r0, [pc, #132]	@ (8001544 <MX_GPIO_Init+0x11c>)
 80014c0:	f001 fffa 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014ca:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80014ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014d4:	f107 0314 	add.w	r3, r7, #20
 80014d8:	4619      	mov	r1, r3
 80014da:	481b      	ldr	r0, [pc, #108]	@ (8001548 <MX_GPIO_Init+0x120>)
 80014dc:	f001 fd64 	bl	8002fa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014e0:	2320      	movs	r3, #32
 80014e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e4:	2301      	movs	r3, #1
 80014e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014e8:	2301      	movs	r3, #1
 80014ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ec:	2300      	movs	r3, #0
 80014ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014f0:	f107 0314 	add.w	r3, r7, #20
 80014f4:	4619      	mov	r1, r3
 80014f6:	4812      	ldr	r0, [pc, #72]	@ (8001540 <MX_GPIO_Init+0x118>)
 80014f8:	f001 fd56 	bl	8002fa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = FLASH_CS_PIN_Pin;
 80014fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001500:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001502:	2301      	movs	r3, #1
 8001504:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150a:	2300      	movs	r3, #0
 800150c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FLASH_CS_PIN_GPIO_Port, &GPIO_InitStruct);
 800150e:	f107 0314 	add.w	r3, r7, #20
 8001512:	4619      	mov	r1, r3
 8001514:	480b      	ldr	r0, [pc, #44]	@ (8001544 <MX_GPIO_Init+0x11c>)
 8001516:	f001 fd47 	bl	8002fa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800151a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800151e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001520:	2300      	movs	r3, #0
 8001522:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001528:	f107 0314 	add.w	r3, r7, #20
 800152c:	4619      	mov	r1, r3
 800152e:	4804      	ldr	r0, [pc, #16]	@ (8001540 <MX_GPIO_Init+0x118>)
 8001530:	f001 fd3a 	bl	8002fa8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001534:	bf00      	nop
 8001536:	3728      	adds	r7, #40	@ 0x28
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40023800 	.word	0x40023800
 8001540:	40020000 	.word	0x40020000
 8001544:	40020400 	.word	0x40020400
 8001548:	40020800 	.word	0x40020800

0800154c <UART_Print>:

/* USER CODE BEGIN 4 */
/* ======== Utilidades UART/I2C y manejo de giroscopio ======== */
void UART_Print(char *msg)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f7fe feab 	bl	80002b0 <strlen>
 800155a:	4603      	mov	r3, r0
 800155c:	b29a      	uxth	r2, r3
 800155e:	2364      	movs	r3, #100	@ 0x64
 8001560:	6879      	ldr	r1, [r7, #4]
 8001562:	4803      	ldr	r0, [pc, #12]	@ (8001570 <UART_Print+0x24>)
 8001564:	f004 fc20 	bl	8005da8 <HAL_UART_Transmit>
}
 8001568:	bf00      	nop
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	2000035c 	.word	0x2000035c

08001574 <I2C_ReadByte>:

uint8_t I2C_ReadByte(uint8_t reg)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b088      	sub	sp, #32
 8001578:	af04      	add	r7, sp, #16
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
  uint8_t data;
  HAL_I2C_Mem_Read(&hi2c1, L3G4200D_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	b29a      	uxth	r2, r3
 8001582:	2364      	movs	r3, #100	@ 0x64
 8001584:	9302      	str	r3, [sp, #8]
 8001586:	2301      	movs	r3, #1
 8001588:	9301      	str	r3, [sp, #4]
 800158a:	f107 030f 	add.w	r3, r7, #15
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	2301      	movs	r3, #1
 8001592:	21d2      	movs	r1, #210	@ 0xd2
 8001594:	4803      	ldr	r0, [pc, #12]	@ (80015a4 <I2C_ReadByte+0x30>)
 8001596:	f002 fa17 	bl	80039c8 <HAL_I2C_Mem_Read>
  return data;
 800159a:	7bfb      	ldrb	r3, [r7, #15]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	200001f0 	.word	0x200001f0

080015a8 <I2C_WriteByte>:

void I2C_WriteByte(uint8_t reg, uint8_t value)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b086      	sub	sp, #24
 80015ac:	af04      	add	r7, sp, #16
 80015ae:	4603      	mov	r3, r0
 80015b0:	460a      	mov	r2, r1
 80015b2:	71fb      	strb	r3, [r7, #7]
 80015b4:	4613      	mov	r3, r2
 80015b6:	71bb      	strb	r3, [r7, #6]
  HAL_I2C_Mem_Write(&hi2c1, L3G4200D_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 100);
 80015b8:	79fb      	ldrb	r3, [r7, #7]
 80015ba:	b29a      	uxth	r2, r3
 80015bc:	2364      	movs	r3, #100	@ 0x64
 80015be:	9302      	str	r3, [sp, #8]
 80015c0:	2301      	movs	r3, #1
 80015c2:	9301      	str	r3, [sp, #4]
 80015c4:	1dbb      	adds	r3, r7, #6
 80015c6:	9300      	str	r3, [sp, #0]
 80015c8:	2301      	movs	r3, #1
 80015ca:	21d2      	movs	r1, #210	@ 0xd2
 80015cc:	4803      	ldr	r0, [pc, #12]	@ (80015dc <I2C_WriteByte+0x34>)
 80015ce:	f002 f901 	bl	80037d4 <HAL_I2C_Mem_Write>
}
 80015d2:	bf00      	nop
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	200001f0 	.word	0x200001f0

080015e0 <L3G4200D_Init>:

void L3G4200D_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
    uint8_t who = I2C_ReadByte(L3G4200D_WHO_AM_I);
 80015e6:	200f      	movs	r0, #15
 80015e8:	f7ff ffc4 	bl	8001574 <I2C_ReadByte>
 80015ec:	4603      	mov	r3, r0
 80015ee:	71fb      	strb	r3, [r7, #7]
    if (who != 0xD3) {
 80015f0:	79fb      	ldrb	r3, [r7, #7]
 80015f2:	2bd3      	cmp	r3, #211	@ 0xd3
 80015f4:	d006      	beq.n	8001604 <L3G4200D_Init+0x24>
        UART_Print("L3G4200D not found! WHO_AM_I failed.\r\n");
 80015f6:	480c      	ldr	r0, [pc, #48]	@ (8001628 <L3G4200D_Init+0x48>)
 80015f8:	f7ff ffa8 	bl	800154c <UART_Print>
        gyro_ok = false;
 80015fc:	4b0b      	ldr	r3, [pc, #44]	@ (800162c <L3G4200D_Init+0x4c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	701a      	strb	r2, [r3, #0]
        return;
 8001602:	e00d      	b.n	8001620 <L3G4200D_Init+0x40>
    } else {
        UART_Print("L3G4200D detected successfully.\r\n");
 8001604:	480a      	ldr	r0, [pc, #40]	@ (8001630 <L3G4200D_Init+0x50>)
 8001606:	f7ff ffa1 	bl	800154c <UART_Print>
        gyro_ok = true;
 800160a:	4b08      	ldr	r3, [pc, #32]	@ (800162c <L3G4200D_Init+0x4c>)
 800160c:	2201      	movs	r2, #1
 800160e:	701a      	strb	r2, [r3, #0]
    }

    /* CTRL_REG1: 0x3F -> ODR=200Hz, BW=50Hz, PD=1, X/Y/Z enable */
    I2C_WriteByte(L3G4200D_CTRL_REG1, 0x3F);
 8001610:	213f      	movs	r1, #63	@ 0x3f
 8001612:	2020      	movs	r0, #32
 8001614:	f7ff ffc8 	bl	80015a8 <I2C_WriteByte>

    /* CTRL_REG4: BDU=1 (bit7), FS=250 dps (00) -> 0x80 */
    I2C_WriteByte(L3G4200D_CTRL_REG4, 0x80);
 8001618:	2180      	movs	r1, #128	@ 0x80
 800161a:	2023      	movs	r0, #35	@ 0x23
 800161c:	f7ff ffc4 	bl	80015a8 <I2C_WriteByte>
}
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	0800ae00 	.word	0x0800ae00
 800162c:	20000434 	.word	0x20000434
 8001630:	0800ae28 	.word	0x0800ae28

08001634 <I2C_RecoverIfNeeded>:

static void I2C_RecoverIfNeeded(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  // Si el bus qued en estado BUSY/AF/ARLO/BERR, reinicia el perifrico I2C1
  if (__HAL_I2C_GET_FLAG(&hi2c1, I2C_FLAG_BUSY)) {
 8001638:	4b0d      	ldr	r3, [pc, #52]	@ (8001670 <I2C_RecoverIfNeeded+0x3c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	699b      	ldr	r3, [r3, #24]
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	2b02      	cmp	r3, #2
 8001644:	d112      	bne.n	800166c <I2C_RecoverIfNeeded+0x38>
    // Deshabilita/rehabilita perifrico (soft reset de I2C)
    __HAL_I2C_DISABLE(&hi2c1);
 8001646:	4b0a      	ldr	r3, [pc, #40]	@ (8001670 <I2C_RecoverIfNeeded+0x3c>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	4b08      	ldr	r3, [pc, #32]	@ (8001670 <I2C_RecoverIfNeeded+0x3c>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f022 0201 	bic.w	r2, r2, #1
 8001654:	601a      	str	r2, [r3, #0]
    HAL_Delay(1);
 8001656:	2001      	movs	r0, #1
 8001658:	f001 f828 	bl	80026ac <HAL_Delay>
    __HAL_I2C_ENABLE(&hi2c1);
 800165c:	4b04      	ldr	r3, [pc, #16]	@ (8001670 <I2C_RecoverIfNeeded+0x3c>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	4b03      	ldr	r3, [pc, #12]	@ (8001670 <I2C_RecoverIfNeeded+0x3c>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f042 0201 	orr.w	r2, r2, #1
 800166a:	601a      	str	r2, [r3, #0]
  }
}
 800166c:	bf00      	nop
 800166e:	bd80      	pop	{r7, pc}
 8001670:	200001f0 	.word	0x200001f0

08001674 <Gyro_Calibrate>:

static void Gyro_Calibrate(uint16_t n)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b088      	sub	sp, #32
 8001678:	af00      	add	r7, sp, #0
 800167a:	4603      	mov	r3, r0
 800167c:	80fb      	strh	r3, [r7, #6]
  int32_t sx=0, sy=0, sz=0;
 800167e:	2300      	movs	r3, #0
 8001680:	61fb      	str	r3, [r7, #28]
 8001682:	2300      	movs	r3, #0
 8001684:	61bb      	str	r3, [r7, #24]
 8001686:	2300      	movs	r3, #0
 8001688:	617b      	str	r3, [r7, #20]
  int16_t x,y,z;
  for (uint16_t i=0; i<n; i++) {
 800168a:	2300      	movs	r3, #0
 800168c:	827b      	strh	r3, [r7, #18]
 800168e:	e029      	b.n	80016e4 <Gyro_Calibrate+0x70>
    while (!L3G4200D_ReadGyro(&x,&y,&z)) { HAL_Delay(1); }
 8001690:	2001      	movs	r0, #1
 8001692:	f001 f80b 	bl	80026ac <HAL_Delay>
 8001696:	f107 020c 	add.w	r2, r7, #12
 800169a:	f107 010e 	add.w	r1, r7, #14
 800169e:	f107 0310 	add.w	r3, r7, #16
 80016a2:	4618      	mov	r0, r3
 80016a4:	f000 f842 	bl	800172c <L3G4200D_ReadGyro>
 80016a8:	4603      	mov	r3, r0
 80016aa:	f083 0301 	eor.w	r3, r3, #1
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d1ed      	bne.n	8001690 <Gyro_Calibrate+0x1c>
    sx += x; sy += y; sz += z;
 80016b4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80016b8:	461a      	mov	r2, r3
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	4413      	add	r3, r2
 80016be:	61fb      	str	r3, [r7, #28]
 80016c0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016c4:	461a      	mov	r2, r3
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	4413      	add	r3, r2
 80016ca:	61bb      	str	r3, [r7, #24]
 80016cc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016d0:	461a      	mov	r2, r3
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	4413      	add	r3, r2
 80016d6:	617b      	str	r3, [r7, #20]
    HAL_Delay(2);
 80016d8:	2002      	movs	r0, #2
 80016da:	f000 ffe7 	bl	80026ac <HAL_Delay>
  for (uint16_t i=0; i<n; i++) {
 80016de:	8a7b      	ldrh	r3, [r7, #18]
 80016e0:	3301      	adds	r3, #1
 80016e2:	827b      	strh	r3, [r7, #18]
 80016e4:	8a7a      	ldrh	r2, [r7, #18]
 80016e6:	88fb      	ldrh	r3, [r7, #6]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d3d4      	bcc.n	8001696 <Gyro_Calibrate+0x22>
  }
  bias_x = (int16_t)(sx / (int32_t)n);
 80016ec:	88fb      	ldrh	r3, [r7, #6]
 80016ee:	69fa      	ldr	r2, [r7, #28]
 80016f0:	fb92 f3f3 	sdiv	r3, r2, r3
 80016f4:	b21a      	sxth	r2, r3
 80016f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001720 <Gyro_Calibrate+0xac>)
 80016f8:	801a      	strh	r2, [r3, #0]
  bias_y = (int16_t)(sy / (int32_t)n);
 80016fa:	88fb      	ldrh	r3, [r7, #6]
 80016fc:	69ba      	ldr	r2, [r7, #24]
 80016fe:	fb92 f3f3 	sdiv	r3, r2, r3
 8001702:	b21a      	sxth	r2, r3
 8001704:	4b07      	ldr	r3, [pc, #28]	@ (8001724 <Gyro_Calibrate+0xb0>)
 8001706:	801a      	strh	r2, [r3, #0]
  bias_z = (int16_t)(sz / (int32_t)n);
 8001708:	88fb      	ldrh	r3, [r7, #6]
 800170a:	697a      	ldr	r2, [r7, #20]
 800170c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001710:	b21a      	sxth	r2, r3
 8001712:	4b05      	ldr	r3, [pc, #20]	@ (8001728 <Gyro_Calibrate+0xb4>)
 8001714:	801a      	strh	r2, [r3, #0]
}
 8001716:	bf00      	nop
 8001718:	3720      	adds	r7, #32
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	20000436 	.word	0x20000436
 8001724:	20000438 	.word	0x20000438
 8001728:	2000043a 	.word	0x2000043a

0800172c <L3G4200D_ReadGyro>:

bool L3G4200D_ReadGyro(int16_t *x, int16_t *y, int16_t *z)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b08a      	sub	sp, #40	@ 0x28
 8001730:	af04      	add	r7, sp, #16
 8001732:	60f8      	str	r0, [r7, #12]
 8001734:	60b9      	str	r1, [r7, #8]
 8001736:	607a      	str	r2, [r7, #4]
  uint8_t status = I2C_ReadByte(L3G4200D_STATUS_REG);
 8001738:	2027      	movs	r0, #39	@ 0x27
 800173a:	f7ff ff1b 	bl	8001574 <I2C_ReadByte>
 800173e:	4603      	mov	r3, r0
 8001740:	75fb      	strb	r3, [r7, #23]
  if ((status & ZYXDA) == 0) {
 8001742:	7dfb      	ldrb	r3, [r7, #23]
 8001744:	f003 0308 	and.w	r3, r3, #8
 8001748:	2b00      	cmp	r3, #0
 800174a:	d101      	bne.n	8001750 <L3G4200D_ReadGyro+0x24>
    return false;
 800174c:	2300      	movs	r3, #0
 800174e:	e04c      	b.n	80017ea <L3G4200D_ReadGyro+0xbe>
  }

  uint8_t buf[6];
  HAL_StatusTypeDef st = HAL_I2C_Mem_Read(&hi2c1, L3G4200D_ADDR,
 8001750:	230a      	movs	r3, #10
 8001752:	9302      	str	r3, [sp, #8]
 8001754:	2306      	movs	r3, #6
 8001756:	9301      	str	r3, [sp, #4]
 8001758:	f107 0310 	add.w	r3, r7, #16
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	2301      	movs	r3, #1
 8001760:	22a8      	movs	r2, #168	@ 0xa8
 8001762:	21d2      	movs	r1, #210	@ 0xd2
 8001764:	4823      	ldr	r0, [pc, #140]	@ (80017f4 <L3G4200D_ReadGyro+0xc8>)
 8001766:	f002 f92f 	bl	80039c8 <HAL_I2C_Mem_Read>
 800176a:	4603      	mov	r3, r0
 800176c:	75bb      	strb	r3, [r7, #22]
                                          (L3G4200D_OUT_X_L | 0x80),
                                          I2C_MEMADD_SIZE_8BIT, buf, 6, 10);
  if (st != HAL_OK) {
 800176e:	7dbb      	ldrb	r3, [r7, #22]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d01b      	beq.n	80017ac <L3G4200D_ReadGyro+0x80>
    I2C_RecoverIfNeeded();
 8001774:	f7ff ff5e 	bl	8001634 <I2C_RecoverIfNeeded>
    st = HAL_I2C_Mem_Read(&hi2c1, L3G4200D_ADDR,
 8001778:	230a      	movs	r3, #10
 800177a:	9302      	str	r3, [sp, #8]
 800177c:	2306      	movs	r3, #6
 800177e:	9301      	str	r3, [sp, #4]
 8001780:	f107 0310 	add.w	r3, r7, #16
 8001784:	9300      	str	r3, [sp, #0]
 8001786:	2301      	movs	r3, #1
 8001788:	22a8      	movs	r2, #168	@ 0xa8
 800178a:	21d2      	movs	r1, #210	@ 0xd2
 800178c:	4819      	ldr	r0, [pc, #100]	@ (80017f4 <L3G4200D_ReadGyro+0xc8>)
 800178e:	f002 f91b 	bl	80039c8 <HAL_I2C_Mem_Read>
 8001792:	4603      	mov	r3, r0
 8001794:	75bb      	strb	r3, [r7, #22]
                          (L3G4200D_OUT_X_L | 0x80),
                          I2C_MEMADD_SIZE_8BIT, buf, 6, 10);
    if (st != HAL_OK) {
 8001796:	7dbb      	ldrb	r3, [r7, #22]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d007      	beq.n	80017ac <L3G4200D_ReadGyro+0x80>
      HAL_I2C_DeInit(&hi2c1);
 800179c:	4815      	ldr	r0, [pc, #84]	@ (80017f4 <L3G4200D_ReadGyro+0xc8>)
 800179e:	f001 ffe9 	bl	8003774 <HAL_I2C_DeInit>
      HAL_I2C_Init(&hi2c1);
 80017a2:	4814      	ldr	r0, [pc, #80]	@ (80017f4 <L3G4200D_ReadGyro+0xc8>)
 80017a4:	f001 fea2 	bl	80034ec <HAL_I2C_Init>
      return false;
 80017a8:	2300      	movs	r3, #0
 80017aa:	e01e      	b.n	80017ea <L3G4200D_ReadGyro+0xbe>
    }
  }

  *x = (int16_t)((buf[1] << 8) | buf[0]);
 80017ac:	7c7b      	ldrb	r3, [r7, #17]
 80017ae:	b21b      	sxth	r3, r3
 80017b0:	021b      	lsls	r3, r3, #8
 80017b2:	b21a      	sxth	r2, r3
 80017b4:	7c3b      	ldrb	r3, [r7, #16]
 80017b6:	b21b      	sxth	r3, r3
 80017b8:	4313      	orrs	r3, r2
 80017ba:	b21a      	sxth	r2, r3
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	801a      	strh	r2, [r3, #0]
  *y = (int16_t)((buf[3] << 8) | buf[2]);
 80017c0:	7cfb      	ldrb	r3, [r7, #19]
 80017c2:	b21b      	sxth	r3, r3
 80017c4:	021b      	lsls	r3, r3, #8
 80017c6:	b21a      	sxth	r2, r3
 80017c8:	7cbb      	ldrb	r3, [r7, #18]
 80017ca:	b21b      	sxth	r3, r3
 80017cc:	4313      	orrs	r3, r2
 80017ce:	b21a      	sxth	r2, r3
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	801a      	strh	r2, [r3, #0]
  *z = (int16_t)((buf[5] << 8) | buf[4]);
 80017d4:	7d7b      	ldrb	r3, [r7, #21]
 80017d6:	b21b      	sxth	r3, r3
 80017d8:	021b      	lsls	r3, r3, #8
 80017da:	b21a      	sxth	r2, r3
 80017dc:	7d3b      	ldrb	r3, [r7, #20]
 80017de:	b21b      	sxth	r3, r3
 80017e0:	4313      	orrs	r3, r2
 80017e2:	b21a      	sxth	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	801a      	strh	r2, [r3, #0]
  return true;
 80017e8:	2301      	movs	r3, #1
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3718      	adds	r7, #24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	200001f0 	.word	0x200001f0

080017f8 <log_current_gyro>:

void log_current_gyro(uint32_t t_ms, int16_t gx, int16_t gy, int16_t gz)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b085      	sub	sp, #20
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	4608      	mov	r0, r1
 8001802:	4611      	mov	r1, r2
 8001804:	461a      	mov	r2, r3
 8001806:	4603      	mov	r3, r0
 8001808:	817b      	strh	r3, [r7, #10]
 800180a:	460b      	mov	r3, r1
 800180c:	813b      	strh	r3, [r7, #8]
 800180e:	4613      	mov	r3, r2
 8001810:	80fb      	strh	r3, [r7, #6]
    if (gyro_count >= MAX_SAMPLES) return;
 8001812:	4b1e      	ldr	r3, [pc, #120]	@ (800188c <log_current_gyro+0x94>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f241 726f 	movw	r2, #5999	@ 0x176f
 800181a:	4293      	cmp	r3, r2
 800181c:	d830      	bhi.n	8001880 <log_current_gyro+0x88>
    gyro_log[gyro_count].t_ms = t_ms;
 800181e:	4b1b      	ldr	r3, [pc, #108]	@ (800188c <log_current_gyro+0x94>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	491b      	ldr	r1, [pc, #108]	@ (8001890 <log_current_gyro+0x98>)
 8001824:	4613      	mov	r3, r2
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	4413      	add	r3, r2
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	440b      	add	r3, r1
 800182e:	68fa      	ldr	r2, [r7, #12]
 8001830:	601a      	str	r2, [r3, #0]
    gyro_log[gyro_count].gx   = gx;
 8001832:	4b16      	ldr	r3, [pc, #88]	@ (800188c <log_current_gyro+0x94>)
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	4916      	ldr	r1, [pc, #88]	@ (8001890 <log_current_gyro+0x98>)
 8001838:	4613      	mov	r3, r2
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4413      	add	r3, r2
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	440b      	add	r3, r1
 8001842:	3304      	adds	r3, #4
 8001844:	897a      	ldrh	r2, [r7, #10]
 8001846:	801a      	strh	r2, [r3, #0]
    gyro_log[gyro_count].gy   = gy;
 8001848:	4b10      	ldr	r3, [pc, #64]	@ (800188c <log_current_gyro+0x94>)
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	4910      	ldr	r1, [pc, #64]	@ (8001890 <log_current_gyro+0x98>)
 800184e:	4613      	mov	r3, r2
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	4413      	add	r3, r2
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	440b      	add	r3, r1
 8001858:	3306      	adds	r3, #6
 800185a:	893a      	ldrh	r2, [r7, #8]
 800185c:	801a      	strh	r2, [r3, #0]
    gyro_log[gyro_count].gz   = gz;
 800185e:	4b0b      	ldr	r3, [pc, #44]	@ (800188c <log_current_gyro+0x94>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	490b      	ldr	r1, [pc, #44]	@ (8001890 <log_current_gyro+0x98>)
 8001864:	4613      	mov	r3, r2
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	4413      	add	r3, r2
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	440b      	add	r3, r1
 800186e:	3308      	adds	r3, #8
 8001870:	88fa      	ldrh	r2, [r7, #6]
 8001872:	801a      	strh	r2, [r3, #0]
    gyro_count++;
 8001874:	4b05      	ldr	r3, [pc, #20]	@ (800188c <log_current_gyro+0x94>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	3301      	adds	r3, #1
 800187a:	4a04      	ldr	r2, [pc, #16]	@ (800188c <log_current_gyro+0x94>)
 800187c:	6013      	str	r3, [r2, #0]
 800187e:	e000      	b.n	8001882 <log_current_gyro+0x8a>
    if (gyro_count >= MAX_SAMPLES) return;
 8001880:	bf00      	nop
}
 8001882:	3714      	adds	r7, #20
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	2000eea0 	.word	0x2000eea0
 8001890:	20000440 	.word	0x20000440

08001894 <cam_checksum>:

uint8_t cam_checksum(const char *s)
{
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
    uint8_t c = 0;
 800189c:	2300      	movs	r3, #0
 800189e:	73fb      	strb	r3, [r7, #15]
    while (*s) { c ^= (uint8_t)(*s++); }
 80018a0:	e006      	b.n	80018b0 <cam_checksum+0x1c>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	1c5a      	adds	r2, r3, #1
 80018a6:	607a      	str	r2, [r7, #4]
 80018a8:	781a      	ldrb	r2, [r3, #0]
 80018aa:	7bfb      	ldrb	r3, [r7, #15]
 80018ac:	4053      	eors	r3, r2
 80018ae:	73fb      	strb	r3, [r7, #15]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d1f4      	bne.n	80018a2 <cam_checksum+0xe>
    return c;
 80018b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3714      	adds	r7, #20
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
	...

080018c8 <cam_build_response>:

void cam_build_response(const char *inner, uint8_t *out)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	6039      	str	r1, [r7, #0]
    memset(out, 0, CAM_MSG_LEN);
 80018d2:	2240      	movs	r2, #64	@ 0x40
 80018d4:	2100      	movs	r1, #0
 80018d6:	6838      	ldr	r0, [r7, #0]
 80018d8:	f005 fe79 	bl	80075ce <memset>
    size_t len = strlen(inner);
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f7fe fce7 	bl	80002b0 <strlen>
 80018e2:	60f8      	str	r0, [r7, #12]
    uint8_t cs = cam_checksum(inner);
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f7ff ffd5 	bl	8001894 <cam_checksum>
 80018ea:	4603      	mov	r3, r0
 80018ec:	72fb      	strb	r3, [r7, #11]

    out[0] = CAM_HEADER;             // 0xCA
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	22ca      	movs	r2, #202	@ 0xca
 80018f2:	701a      	strb	r2, [r3, #0]
    memcpy(&out[1], inner, len);     // "STS00000", etc.
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	3301      	adds	r3, #1
 80018f8:	68fa      	ldr	r2, [r7, #12]
 80018fa:	6879      	ldr	r1, [r7, #4]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f005 fef8 	bl	80076f2 <memcpy>
    sprintf((char*)&out[1+len], "%02X", cs); // checksum ASCII HEX
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	3301      	adds	r3, #1
 8001906:	683a      	ldr	r2, [r7, #0]
 8001908:	4413      	add	r3, r2
 800190a:	7afa      	ldrb	r2, [r7, #11]
 800190c:	4906      	ldr	r1, [pc, #24]	@ (8001928 <cam_build_response+0x60>)
 800190e:	4618      	mov	r0, r3
 8001910:	f005 fdf8 	bl	8007504 <siprintf>
    out[1 + len + 2] = CAM_HEADER + 1;       // 0xCB
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	3303      	adds	r3, #3
 8001918:	683a      	ldr	r2, [r7, #0]
 800191a:	4413      	add	r3, r2
 800191c:	22cb      	movs	r2, #203	@ 0xcb
 800191e:	701a      	strb	r2, [r3, #0]
}
 8001920:	bf00      	nop
 8001922:	3710      	adds	r7, #16
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	0800ae4c 	.word	0x0800ae4c

0800192c <handle_cam_command>:

void handle_cam_command(const char *inner_cmd)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b096      	sub	sp, #88	@ 0x58
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
    uint8_t tx_buf[CAM_MSG_LEN];

    snprintf(msg, sizeof(msg), "CMD from PIC: %s\r\n", inner_cmd);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	4a73      	ldr	r2, [pc, #460]	@ (8001b04 <handle_cam_command+0x1d8>)
 8001938:	2140      	movs	r1, #64	@ 0x40
 800193a:	4873      	ldr	r0, [pc, #460]	@ (8001b08 <handle_cam_command+0x1dc>)
 800193c:	f005 fdac 	bl	8007498 <sniprintf>
    UART_Print(msg);
 8001940:	4871      	ldr	r0, [pc, #452]	@ (8001b08 <handle_cam_command+0x1dc>)
 8001942:	f7ff fe03 	bl	800154c <UART_Print>

    if (strncmp(inner_cmd, "STS", 3) == 0) {
 8001946:	2203      	movs	r2, #3
 8001948:	4970      	ldr	r1, [pc, #448]	@ (8001b0c <handle_cam_command+0x1e0>)
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f005 fe47 	bl	80075de <strncmp>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d10e      	bne.n	8001974 <handle_cam_command+0x48>

        char inner[16];
        build_STS_inner(inner, sizeof(inner));
 8001956:	f107 0308 	add.w	r3, r7, #8
 800195a:	2110      	movs	r1, #16
 800195c:	4618      	mov	r0, r3
 800195e:	f000 faa7 	bl	8001eb0 <build_STS_inner>
        cam_build_response(inner, tx_buf);
 8001962:	f107 0218 	add.w	r2, r7, #24
 8001966:	f107 0308 	add.w	r3, r7, #8
 800196a:	4611      	mov	r1, r2
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff ffab 	bl	80018c8 <cam_build_response>
 8001972:	e0bb      	b.n	8001aec <handle_cam_command+0x1c0>

    } else if (strncmp(inner_cmd, "TIM", 3) == 0) {
 8001974:	2203      	movs	r2, #3
 8001976:	4966      	ldr	r1, [pc, #408]	@ (8001b10 <handle_cam_command+0x1e4>)
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f005 fe30 	bl	80075de <strncmp>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d106      	bne.n	8001992 <handle_cam_command+0x66>

        cam_build_response("TIM00", tx_buf);
 8001984:	f107 0318 	add.w	r3, r7, #24
 8001988:	4619      	mov	r1, r3
 800198a:	4862      	ldr	r0, [pc, #392]	@ (8001b14 <handle_cam_command+0x1e8>)
 800198c:	f7ff ff9c 	bl	80018c8 <cam_build_response>
 8001990:	e0ac      	b.n	8001aec <handle_cam_command+0x1c0>

    } else if (strncmp(inner_cmd, "CAP", 3) == 0) {
 8001992:	2203      	movs	r2, #3
 8001994:	4960      	ldr	r1, [pc, #384]	@ (8001b18 <handle_cam_command+0x1ec>)
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f005 fe21 	bl	80075de <strncmp>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d108      	bne.n	80019b4 <handle_cam_command+0x88>

        // Guardar log actual a Mission Flash
        FLASH_WriteLogToMissionFlash();
 80019a2:	f000 fa09 	bl	8001db8 <FLASH_WriteLogToMissionFlash>
        cam_build_response("CAP00", tx_buf);
 80019a6:	f107 0318 	add.w	r3, r7, #24
 80019aa:	4619      	mov	r1, r3
 80019ac:	485b      	ldr	r0, [pc, #364]	@ (8001b1c <handle_cam_command+0x1f0>)
 80019ae:	f7ff ff8b 	bl	80018c8 <cam_build_response>
 80019b2:	e09b      	b.n	8001aec <handle_cam_command+0x1c0>

    } else if (strncmp(inner_cmd, "JPG", 3) == 0) {
 80019b4:	2203      	movs	r2, #3
 80019b6:	495a      	ldr	r1, [pc, #360]	@ (8001b20 <handle_cam_command+0x1f4>)
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f005 fe10 	bl	80075de <strncmp>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d106      	bne.n	80019d2 <handle_cam_command+0xa6>

        cam_build_response("JPG00", tx_buf);
 80019c4:	f107 0318 	add.w	r3, r7, #24
 80019c8:	4619      	mov	r1, r3
 80019ca:	4856      	ldr	r0, [pc, #344]	@ (8001b24 <handle_cam_command+0x1f8>)
 80019cc:	f7ff ff7c 	bl	80018c8 <cam_build_response>
 80019d0:	e08c      	b.n	8001aec <handle_cam_command+0x1c0>

    } else if (strncmp(inner_cmd, "CMC", 3) == 0) {
 80019d2:	2203      	movs	r2, #3
 80019d4:	4954      	ldr	r1, [pc, #336]	@ (8001b28 <handle_cam_command+0x1fc>)
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f005 fe01 	bl	80075de <strncmp>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d106      	bne.n	80019f0 <handle_cam_command+0xc4>

        cam_build_response("CMC00", tx_buf);
 80019e2:	f107 0318 	add.w	r3, r7, #24
 80019e6:	4619      	mov	r1, r3
 80019e8:	4850      	ldr	r0, [pc, #320]	@ (8001b2c <handle_cam_command+0x200>)
 80019ea:	f7ff ff6d 	bl	80018c8 <cam_build_response>
 80019ee:	e07d      	b.n	8001aec <handle_cam_command+0x1c0>

    } else if (strncmp(inner_cmd, "PDN", 3) == 0) {
 80019f0:	2203      	movs	r2, #3
 80019f2:	494f      	ldr	r1, [pc, #316]	@ (8001b30 <handle_cam_command+0x204>)
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f005 fdf2 	bl	80075de <strncmp>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d106      	bne.n	8001a0e <handle_cam_command+0xe2>
        cam_build_response("PDN00", tx_buf);
 8001a00:	f107 0318 	add.w	r3, r7, #24
 8001a04:	4619      	mov	r1, r3
 8001a06:	484b      	ldr	r0, [pc, #300]	@ (8001b34 <handle_cam_command+0x208>)
 8001a08:	f7ff ff5e 	bl	80018c8 <cam_build_response>
 8001a0c:	e06e      	b.n	8001aec <handle_cam_command+0x1c0>

    } else if (strncmp(inner_cmd, "RST", 3) == 0) {
 8001a0e:	2203      	movs	r2, #3
 8001a10:	4949      	ldr	r1, [pc, #292]	@ (8001b38 <handle_cam_command+0x20c>)
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f005 fde3 	bl	80075de <strncmp>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d106      	bne.n	8001a2c <handle_cam_command+0x100>
        cam_build_response("RST00", tx_buf);
 8001a1e:	f107 0318 	add.w	r3, r7, #24
 8001a22:	4619      	mov	r1, r3
 8001a24:	4845      	ldr	r0, [pc, #276]	@ (8001b3c <handle_cam_command+0x210>)
 8001a26:	f7ff ff4f 	bl	80018c8 <cam_build_response>
 8001a2a:	e05f      	b.n	8001aec <handle_cam_command+0x1c0>

    } else if (strncmp(inner_cmd, "OWT", 3) == 0) {
 8001a2c:	2203      	movs	r2, #3
 8001a2e:	4944      	ldr	r1, [pc, #272]	@ (8001b40 <handle_cam_command+0x214>)
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f005 fdd4 	bl	80075de <strncmp>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d106      	bne.n	8001a4a <handle_cam_command+0x11e>
        cam_build_response("OWT00", tx_buf);
 8001a3c:	f107 0318 	add.w	r3, r7, #24
 8001a40:	4619      	mov	r1, r3
 8001a42:	4840      	ldr	r0, [pc, #256]	@ (8001b44 <handle_cam_command+0x218>)
 8001a44:	f7ff ff40 	bl	80018c8 <cam_build_response>
 8001a48:	e050      	b.n	8001aec <handle_cam_command+0x1c0>

    } else if (strncmp(inner_cmd, "CAN", 3) == 0) {
 8001a4a:	2203      	movs	r2, #3
 8001a4c:	493e      	ldr	r1, [pc, #248]	@ (8001b48 <handle_cam_command+0x21c>)
 8001a4e:	6878      	ldr	r0, [r7, #4]
 8001a50:	f005 fdc5 	bl	80075de <strncmp>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d106      	bne.n	8001a68 <handle_cam_command+0x13c>
        cam_build_response("CAN00", tx_buf);
 8001a5a:	f107 0318 	add.w	r3, r7, #24
 8001a5e:	4619      	mov	r1, r3
 8001a60:	483a      	ldr	r0, [pc, #232]	@ (8001b4c <handle_cam_command+0x220>)
 8001a62:	f7ff ff31 	bl	80018c8 <cam_build_response>
 8001a66:	e041      	b.n	8001aec <handle_cam_command+0x1c0>

    } else if (strncmp(inner_cmd, "NUM", 3) == 0) {
 8001a68:	2203      	movs	r2, #3
 8001a6a:	4939      	ldr	r1, [pc, #228]	@ (8001b50 <handle_cam_command+0x224>)
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f005 fdb6 	bl	80075de <strncmp>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d106      	bne.n	8001a86 <handle_cam_command+0x15a>
        cam_build_response("NUM00000", tx_buf);
 8001a78:	f107 0318 	add.w	r3, r7, #24
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	4835      	ldr	r0, [pc, #212]	@ (8001b54 <handle_cam_command+0x228>)
 8001a80:	f7ff ff22 	bl	80018c8 <cam_build_response>
 8001a84:	e032      	b.n	8001aec <handle_cam_command+0x1c0>

    } else if (strncmp(inner_cmd, "IMG", 3) == 0) {
 8001a86:	2203      	movs	r2, #3
 8001a88:	4933      	ldr	r1, [pc, #204]	@ (8001b58 <handle_cam_command+0x22c>)
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f005 fda7 	bl	80075de <strncmp>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d106      	bne.n	8001aa4 <handle_cam_command+0x178>
        cam_build_response("IMG000000000000", tx_buf);
 8001a96:	f107 0318 	add.w	r3, r7, #24
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	482f      	ldr	r0, [pc, #188]	@ (8001b5c <handle_cam_command+0x230>)
 8001a9e:	f7ff ff13 	bl	80018c8 <cam_build_response>
 8001aa2:	e023      	b.n	8001aec <handle_cam_command+0x1c0>

    } else if (strncmp(inner_cmd, "CMW", 3) == 0) {
 8001aa4:	2203      	movs	r2, #3
 8001aa6:	492e      	ldr	r1, [pc, #184]	@ (8001b60 <handle_cam_command+0x234>)
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f005 fd98 	bl	80075de <strncmp>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d106      	bne.n	8001ac2 <handle_cam_command+0x196>
        cam_build_response("CMW00", tx_buf);
 8001ab4:	f107 0318 	add.w	r3, r7, #24
 8001ab8:	4619      	mov	r1, r3
 8001aba:	482a      	ldr	r0, [pc, #168]	@ (8001b64 <handle_cam_command+0x238>)
 8001abc:	f7ff ff04 	bl	80018c8 <cam_build_response>
 8001ac0:	e014      	b.n	8001aec <handle_cam_command+0x1c0>

    } else if (strncmp(inner_cmd, "CMR", 3) == 0) {
 8001ac2:	2203      	movs	r2, #3
 8001ac4:	4928      	ldr	r1, [pc, #160]	@ (8001b68 <handle_cam_command+0x23c>)
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f005 fd89 	bl	80075de <strncmp>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d106      	bne.n	8001ae0 <handle_cam_command+0x1b4>
        cam_build_response("CMR0000", tx_buf);
 8001ad2:	f107 0318 	add.w	r3, r7, #24
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4824      	ldr	r0, [pc, #144]	@ (8001b6c <handle_cam_command+0x240>)
 8001ada:	f7ff fef5 	bl	80018c8 <cam_build_response>
 8001ade:	e005      	b.n	8001aec <handle_cam_command+0x1c0>
    } else {

        cam_build_response("RST01", tx_buf);
 8001ae0:	f107 0318 	add.w	r3, r7, #24
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4822      	ldr	r0, [pc, #136]	@ (8001b70 <handle_cam_command+0x244>)
 8001ae8:	f7ff feee 	bl	80018c8 <cam_build_response>
    }

    HAL_UART_Transmit(&huart_cam, tx_buf, CAM_MSG_LEN, 100);
 8001aec:	f107 0118 	add.w	r1, r7, #24
 8001af0:	2364      	movs	r3, #100	@ 0x64
 8001af2:	2240      	movs	r2, #64	@ 0x40
 8001af4:	481f      	ldr	r0, [pc, #124]	@ (8001b74 <handle_cam_command+0x248>)
 8001af6:	f004 f957 	bl	8005da8 <HAL_UART_Transmit>
}
 8001afa:	bf00      	nop
 8001afc:	3758      	adds	r7, #88	@ 0x58
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	0800ae54 	.word	0x0800ae54
 8001b08:	200003f4 	.word	0x200003f4
 8001b0c:	0800ae68 	.word	0x0800ae68
 8001b10:	0800ae6c 	.word	0x0800ae6c
 8001b14:	0800ae70 	.word	0x0800ae70
 8001b18:	0800ae78 	.word	0x0800ae78
 8001b1c:	0800ae7c 	.word	0x0800ae7c
 8001b20:	0800ae84 	.word	0x0800ae84
 8001b24:	0800ae88 	.word	0x0800ae88
 8001b28:	0800ae90 	.word	0x0800ae90
 8001b2c:	0800ae94 	.word	0x0800ae94
 8001b30:	0800ae9c 	.word	0x0800ae9c
 8001b34:	0800aea0 	.word	0x0800aea0
 8001b38:	0800aea8 	.word	0x0800aea8
 8001b3c:	0800aeac 	.word	0x0800aeac
 8001b40:	0800aeb4 	.word	0x0800aeb4
 8001b44:	0800aeb8 	.word	0x0800aeb8
 8001b48:	0800aec0 	.word	0x0800aec0
 8001b4c:	0800aec4 	.word	0x0800aec4
 8001b50:	0800aecc 	.word	0x0800aecc
 8001b54:	0800aed0 	.word	0x0800aed0
 8001b58:	0800aedc 	.word	0x0800aedc
 8001b5c:	0800aee0 	.word	0x0800aee0
 8001b60:	0800aef0 	.word	0x0800aef0
 8001b64:	0800aef4 	.word	0x0800aef4
 8001b68:	0800aefc 	.word	0x0800aefc
 8001b6c:	0800af00 	.word	0x0800af00
 8001b70:	0800af08 	.word	0x0800af08
 8001b74:	200003a4 	.word	0x200003a4

08001b78 <CheckOBC_Task>:


void CheckOBC_Task(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b0a4      	sub	sp, #144	@ 0x90
 8001b7c:	af00      	add	r7, sp, #0
    uint8_t rx_buf[CAM_MSG_LEN];
    char    inner[CAM_MSG_LEN];

    if (HAL_UART_Receive(&huart_cam, rx_buf, CAM_MSG_LEN, 5) != HAL_OK)
 8001b7e:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8001b82:	2305      	movs	r3, #5
 8001b84:	2240      	movs	r2, #64	@ 0x40
 8001b86:	482b      	ldr	r0, [pc, #172]	@ (8001c34 <CheckOBC_Task+0xbc>)
 8001b88:	f004 f999 	bl	8005ebe <HAL_UART_Receive>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d146      	bne.n	8001c20 <CheckOBC_Task+0xa8>
        return;

    if (rx_buf[0] != OBC_HEADER) return;
 8001b92:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001b96:	2b0b      	cmp	r3, #11
 8001b98:	d144      	bne.n	8001c24 <CheckOBC_Task+0xac>

    int footer = -1;
 8001b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    for (int i = 1; i < CAM_MSG_LEN; i++) {
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001ba8:	e011      	b.n	8001bce <CheckOBC_Task+0x56>
        if (rx_buf[i] == (OBC_HEADER + 1)) { // 0x0C
 8001baa:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8001bae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001bb2:	4413      	add	r3, r2
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	2b0c      	cmp	r3, #12
 8001bb8:	d104      	bne.n	8001bc4 <CheckOBC_Task+0x4c>
            footer = i;
 8001bba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001bbe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
            break;
 8001bc2:	e008      	b.n	8001bd6 <CheckOBC_Task+0x5e>
    for (int i = 1; i < CAM_MSG_LEN; i++) {
 8001bc4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001bc8:	3301      	adds	r3, #1
 8001bca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001bce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001bd2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bd4:	dde9      	ble.n	8001baa <CheckOBC_Task+0x32>
        }
    }
    if (footer < 0) return;
 8001bd6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	db24      	blt.n	8001c28 <CheckOBC_Task+0xb0>

    int inner_len = footer - 1 - 2; // -2 because of checksum
 8001bde:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001be2:	3b03      	subs	r3, #3
 8001be4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (inner_len <= 0 || inner_len >= CAM_MSG_LEN) return;
 8001be8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	dd1d      	ble.n	8001c2c <CheckOBC_Task+0xb4>
 8001bf0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001bf4:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bf6:	dc19      	bgt.n	8001c2c <CheckOBC_Task+0xb4>

    memcpy(inner, &rx_buf[1], inner_len);
 8001bf8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8001bfc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001c00:	1c59      	adds	r1, r3, #1
 8001c02:	1d3b      	adds	r3, r7, #4
 8001c04:	4618      	mov	r0, r3
 8001c06:	f005 fd74 	bl	80076f2 <memcpy>
    inner[inner_len] = '\0';
 8001c0a:	1d3a      	adds	r2, r7, #4
 8001c0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001c10:	4413      	add	r3, r2
 8001c12:	2200      	movs	r2, #0
 8001c14:	701a      	strb	r2, [r3, #0]

    handle_cam_command(inner);
 8001c16:	1d3b      	adds	r3, r7, #4
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff fe87 	bl	800192c <handle_cam_command>
 8001c1e:	e006      	b.n	8001c2e <CheckOBC_Task+0xb6>
        return;
 8001c20:	bf00      	nop
 8001c22:	e004      	b.n	8001c2e <CheckOBC_Task+0xb6>
    if (rx_buf[0] != OBC_HEADER) return;
 8001c24:	bf00      	nop
 8001c26:	e002      	b.n	8001c2e <CheckOBC_Task+0xb6>
    if (footer < 0) return;
 8001c28:	bf00      	nop
 8001c2a:	e000      	b.n	8001c2e <CheckOBC_Task+0xb6>
    if (inner_len <= 0 || inner_len >= CAM_MSG_LEN) return;
 8001c2c:	bf00      	nop
}
 8001c2e:	3790      	adds	r7, #144	@ 0x90
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	200003a4 	.word	0x200003a4

08001c38 <FLASH_WriteEnable>:

void FLASH_WriteEnable(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
    uint8_t cmd = FLASH_CMD_WREN;
 8001c3e:	2306      	movs	r3, #6
 8001c40:	71fb      	strb	r3, [r7, #7]
    FLASH_CS_LOW();
 8001c42:	2200      	movs	r2, #0
 8001c44:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c48:	4809      	ldr	r0, [pc, #36]	@ (8001c70 <FLASH_WriteEnable+0x38>)
 8001c4a:	f001 fc35 	bl	80034b8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &cmd, 1, 100);
 8001c4e:	1df9      	adds	r1, r7, #7
 8001c50:	2364      	movs	r3, #100	@ 0x64
 8001c52:	2201      	movs	r2, #1
 8001c54:	4807      	ldr	r0, [pc, #28]	@ (8001c74 <FLASH_WriteEnable+0x3c>)
 8001c56:	f003 fb0e 	bl	8005276 <HAL_SPI_Transmit>
    FLASH_CS_HIGH();
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c60:	4803      	ldr	r0, [pc, #12]	@ (8001c70 <FLASH_WriteEnable+0x38>)
 8001c62:	f001 fc29 	bl	80034b8 <HAL_GPIO_WritePin>
}
 8001c66:	bf00      	nop
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40020400 	.word	0x40020400
 8001c74:	20000304 	.word	0x20000304

08001c78 <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
    uint8_t cmd = FLASH_CMD_RDSR;
 8001c7e:	2305      	movs	r3, #5
 8001c80:	71fb      	strb	r3, [r7, #7]
    uint8_t status = 0x01;
 8001c82:	2301      	movs	r3, #1
 8001c84:	71bb      	strb	r3, [r7, #6]

    do {
        FLASH_CS_LOW();
 8001c86:	2200      	movs	r2, #0
 8001c88:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c8c:	480f      	ldr	r0, [pc, #60]	@ (8001ccc <FLASH_WaitBusy+0x54>)
 8001c8e:	f001 fc13 	bl	80034b8 <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&hspi2, &cmd, 1, 100);
 8001c92:	1df9      	adds	r1, r7, #7
 8001c94:	2364      	movs	r3, #100	@ 0x64
 8001c96:	2201      	movs	r2, #1
 8001c98:	480d      	ldr	r0, [pc, #52]	@ (8001cd0 <FLASH_WaitBusy+0x58>)
 8001c9a:	f003 faec 	bl	8005276 <HAL_SPI_Transmit>
        HAL_SPI_Receive(&hspi2, &status, 1, 100);
 8001c9e:	1db9      	adds	r1, r7, #6
 8001ca0:	2364      	movs	r3, #100	@ 0x64
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	480a      	ldr	r0, [pc, #40]	@ (8001cd0 <FLASH_WaitBusy+0x58>)
 8001ca6:	f003 fc2a 	bl	80054fe <HAL_SPI_Receive>
        FLASH_CS_HIGH();
 8001caa:	2201      	movs	r2, #1
 8001cac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001cb0:	4806      	ldr	r0, [pc, #24]	@ (8001ccc <FLASH_WaitBusy+0x54>)
 8001cb2:	f001 fc01 	bl	80034b8 <HAL_GPIO_WritePin>
    } while (status & 0x01);
 8001cb6:	79bb      	ldrb	r3, [r7, #6]
 8001cb8:	f003 0301 	and.w	r3, r3, #1
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d1e2      	bne.n	8001c86 <FLASH_WaitBusy+0xe>
}
 8001cc0:	bf00      	nop
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40020400 	.word	0x40020400
 8001cd0:	20000304 	.word	0x20000304

08001cd4 <FLASH_SectorErase>:

void FLASH_SectorErase(uint32_t addr)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
    uint8_t cmd[5];
    cmd[0] = FLASH_CMD_ERASE_SECT;
 8001cdc:	23dc      	movs	r3, #220	@ 0xdc
 8001cde:	723b      	strb	r3, [r7, #8]
    cmd[1] = (addr >> 24) & 0xFF;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	0e1b      	lsrs	r3, r3, #24
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	727b      	strb	r3, [r7, #9]
    cmd[2] = (addr >> 16) & 0xFF;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	0c1b      	lsrs	r3, r3, #16
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	72bb      	strb	r3, [r7, #10]
    cmd[3] = (addr >> 8) & 0xFF;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	0a1b      	lsrs	r3, r3, #8
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	72fb      	strb	r3, [r7, #11]
    cmd[4] = (addr >> 0) & 0xFF;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	733b      	strb	r3, [r7, #12]

    FLASH_WriteEnable();
 8001cfe:	f7ff ff9b 	bl	8001c38 <FLASH_WriteEnable>
    FLASH_CS_LOW();
 8001d02:	2200      	movs	r2, #0
 8001d04:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d08:	480a      	ldr	r0, [pc, #40]	@ (8001d34 <FLASH_SectorErase+0x60>)
 8001d0a:	f001 fbd5 	bl	80034b8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, cmd, 5, 200);
 8001d0e:	f107 0108 	add.w	r1, r7, #8
 8001d12:	23c8      	movs	r3, #200	@ 0xc8
 8001d14:	2205      	movs	r2, #5
 8001d16:	4808      	ldr	r0, [pc, #32]	@ (8001d38 <FLASH_SectorErase+0x64>)
 8001d18:	f003 faad 	bl	8005276 <HAL_SPI_Transmit>
    FLASH_CS_HIGH();
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d22:	4804      	ldr	r0, [pc, #16]	@ (8001d34 <FLASH_SectorErase+0x60>)
 8001d24:	f001 fbc8 	bl	80034b8 <HAL_GPIO_WritePin>
    FLASH_WaitBusy();
 8001d28:	f7ff ffa6 	bl	8001c78 <FLASH_WaitBusy>
}
 8001d2c:	bf00      	nop
 8001d2e:	3710      	adds	r7, #16
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40020400 	.word	0x40020400
 8001d38:	20000304 	.word	0x20000304

08001d3c <FLASH_PageProgram>:

void FLASH_PageProgram(uint32_t addr, const uint8_t *data, uint32_t len)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	60f8      	str	r0, [r7, #12]
 8001d44:	60b9      	str	r1, [r7, #8]
 8001d46:	607a      	str	r2, [r7, #4]
    uint8_t cmd[5];
    cmd[0] = FLASH_CMD_PP;
 8001d48:	2312      	movs	r3, #18
 8001d4a:	743b      	strb	r3, [r7, #16]
    cmd[1] = (addr >> 24) & 0xFF;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	0e1b      	lsrs	r3, r3, #24
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	747b      	strb	r3, [r7, #17]
    cmd[2] = (addr >> 16) & 0xFF;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	0c1b      	lsrs	r3, r3, #16
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	74bb      	strb	r3, [r7, #18]
    cmd[3] = (addr >> 8) & 0xFF;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	0a1b      	lsrs	r3, r3, #8
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	74fb      	strb	r3, [r7, #19]
    cmd[4] = (addr >> 0) & 0xFF;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	753b      	strb	r3, [r7, #20]

    FLASH_WriteEnable();
 8001d6a:	f7ff ff65 	bl	8001c38 <FLASH_WriteEnable>
    FLASH_CS_LOW();
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d74:	480e      	ldr	r0, [pc, #56]	@ (8001db0 <FLASH_PageProgram+0x74>)
 8001d76:	f001 fb9f 	bl	80034b8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, cmd, 5, 200);
 8001d7a:	f107 0110 	add.w	r1, r7, #16
 8001d7e:	23c8      	movs	r3, #200	@ 0xc8
 8001d80:	2205      	movs	r2, #5
 8001d82:	480c      	ldr	r0, [pc, #48]	@ (8001db4 <FLASH_PageProgram+0x78>)
 8001d84:	f003 fa77 	bl	8005276 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi2, (uint8_t*)data, len, 200);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	23c8      	movs	r3, #200	@ 0xc8
 8001d8e:	68b9      	ldr	r1, [r7, #8]
 8001d90:	4808      	ldr	r0, [pc, #32]	@ (8001db4 <FLASH_PageProgram+0x78>)
 8001d92:	f003 fa70 	bl	8005276 <HAL_SPI_Transmit>
    FLASH_CS_HIGH();
 8001d96:	2201      	movs	r2, #1
 8001d98:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d9c:	4804      	ldr	r0, [pc, #16]	@ (8001db0 <FLASH_PageProgram+0x74>)
 8001d9e:	f001 fb8b 	bl	80034b8 <HAL_GPIO_WritePin>
    FLASH_WaitBusy();
 8001da2:	f7ff ff69 	bl	8001c78 <FLASH_WaitBusy>
}
 8001da6:	bf00      	nop
 8001da8:	3718      	adds	r7, #24
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40020400 	.word	0x40020400
 8001db4:	20000304 	.word	0x20000304

08001db8 <FLASH_WriteLogToMissionFlash>:
    HAL_SPI_Receive(&hspi2, data, len, 200);
    FLASH_CS_HIGH();
}

void FLASH_WriteLogToMissionFlash(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b088      	sub	sp, #32
 8001dbc:	af00      	add	r7, sp, #0
    if (gyro_count == 0) return;
 8001dbe:	4b37      	ldr	r3, [pc, #220]	@ (8001e9c <FLASH_WriteLogToMissionFlash+0xe4>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d063      	beq.n	8001e8e <FLASH_WriteLogToMissionFlash+0xd6>

    uint32_t file_size = gyro_count * sizeof(GyroSample);
 8001dc6:	4b35      	ldr	r3, [pc, #212]	@ (8001e9c <FLASH_WriteLogToMissionFlash+0xe4>)
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	4613      	mov	r3, r2
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	4413      	add	r3, r2
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	60fb      	str	r3, [r7, #12]
    if (file_size > FLASH_SLOT_SIZE - 4) return; // seguridad
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	4a32      	ldr	r2, [pc, #200]	@ (8001ea0 <FLASH_WriteLogToMissionFlash+0xe8>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d85a      	bhi.n	8001e92 <FLASH_WriteLogToMissionFlash+0xda>

    uint32_t addr = GYRO_BASE_ADDR;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	61fb      	str	r3, [r7, #28]

    /* flag to indicate data is being stored */
    flag_flash_saving = 1;
 8001de0:	4b30      	ldr	r3, [pc, #192]	@ (8001ea4 <FLASH_WriteLogToMissionFlash+0xec>)
 8001de2:	2201      	movs	r2, #1
 8001de4:	701a      	strb	r2, [r3, #0]

    for (uint32_t a = addr; a < (addr + FLASH_SLOT_SIZE); a += FLASH_SECTOR_SIZE)
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	61bb      	str	r3, [r7, #24]
 8001dea:	e006      	b.n	8001dfa <FLASH_WriteLogToMissionFlash+0x42>
        FLASH_SectorErase(a);
 8001dec:	69b8      	ldr	r0, [r7, #24]
 8001dee:	f7ff ff71 	bl	8001cd4 <FLASH_SectorErase>
    for (uint32_t a = addr; a < (addr + FLASH_SLOT_SIZE); a += FLASH_SECTOR_SIZE)
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001df8:	61bb      	str	r3, [r7, #24]
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	f503 0380 	add.w	r3, r3, #4194304	@ 0x400000
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d3f2      	bcc.n	8001dec <FLASH_WriteLogToMissionFlash+0x34>

    // header with the file's size
    uint8_t header[4] = {
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	703b      	strb	r3, [r7, #0]
        (file_size & 0xFF),
        ((file_size >> 8) & 0xFF),
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	0a1b      	lsrs	r3, r3, #8
    uint8_t header[4] = {
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	707b      	strb	r3, [r7, #1]
        ((file_size >> 16) & 0xFF),
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	0c1b      	lsrs	r3, r3, #16
    uint8_t header[4] = {
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	70bb      	strb	r3, [r7, #2]
        ((file_size >> 24) & 0xFF)
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	0e1b      	lsrs	r3, r3, #24
    uint8_t header[4] = {
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	70fb      	strb	r3, [r7, #3]
    };
    FLASH_PageProgram(addr, header, 4);
 8001e24:	463b      	mov	r3, r7
 8001e26:	2204      	movs	r2, #4
 8001e28:	4619      	mov	r1, r3
 8001e2a:	69f8      	ldr	r0, [r7, #28]
 8001e2c:	f7ff ff86 	bl	8001d3c <FLASH_PageProgram>
    addr += 4;
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	3304      	adds	r3, #4
 8001e34:	61fb      	str	r3, [r7, #28]

    // complete log
    const uint8_t *p = (uint8_t*)gyro_log;
 8001e36:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea8 <FLASH_WriteLogToMissionFlash+0xf0>)
 8001e38:	617b      	str	r3, [r7, #20]
    uint32_t remaining = file_size;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	613b      	str	r3, [r7, #16]

    while (remaining > 0)
 8001e3e:	e01c      	b.n	8001e7a <FLASH_WriteLogToMissionFlash+0xc2>
    {
        uint32_t page_remain = FLASH_PAGE_SIZE - (addr % FLASH_PAGE_SIZE);
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e46:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8001e4a:	60bb      	str	r3, [r7, #8]
        uint32_t chunk = (remaining < page_remain) ? remaining : page_remain;
 8001e4c:	68ba      	ldr	r2, [r7, #8]
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	4293      	cmp	r3, r2
 8001e52:	bf28      	it	cs
 8001e54:	4613      	movcs	r3, r2
 8001e56:	607b      	str	r3, [r7, #4]

        FLASH_PageProgram(addr, p, chunk);
 8001e58:	687a      	ldr	r2, [r7, #4]
 8001e5a:	6979      	ldr	r1, [r7, #20]
 8001e5c:	69f8      	ldr	r0, [r7, #28]
 8001e5e:	f7ff ff6d 	bl	8001d3c <FLASH_PageProgram>

        addr      += chunk;
 8001e62:	69fa      	ldr	r2, [r7, #28]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4413      	add	r3, r2
 8001e68:	61fb      	str	r3, [r7, #28]
        p         += chunk;
 8001e6a:	697a      	ldr	r2, [r7, #20]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4413      	add	r3, r2
 8001e70:	617b      	str	r3, [r7, #20]
        remaining -= chunk;
 8001e72:	693a      	ldr	r2, [r7, #16]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	613b      	str	r3, [r7, #16]
    while (remaining > 0)
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d1df      	bne.n	8001e40 <FLASH_WriteLogToMissionFlash+0x88>
    }

    /* storing has ended */
    flag_flash_saving = 0;
 8001e80:	4b08      	ldr	r3, [pc, #32]	@ (8001ea4 <FLASH_WriteLogToMissionFlash+0xec>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	701a      	strb	r2, [r3, #0]

    UART_Print("Gyro Log saved to Mission Flash!\r\n");
 8001e86:	4809      	ldr	r0, [pc, #36]	@ (8001eac <FLASH_WriteLogToMissionFlash+0xf4>)
 8001e88:	f7ff fb60 	bl	800154c <UART_Print>
 8001e8c:	e002      	b.n	8001e94 <FLASH_WriteLogToMissionFlash+0xdc>
    if (gyro_count == 0) return;
 8001e8e:	bf00      	nop
 8001e90:	e000      	b.n	8001e94 <FLASH_WriteLogToMissionFlash+0xdc>
    if (file_size > FLASH_SLOT_SIZE - 4) return; // seguridad
 8001e92:	bf00      	nop
}
 8001e94:	3720      	adds	r7, #32
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	2000eea0 	.word	0x2000eea0
 8001ea0:	003ffffc 	.word	0x003ffffc
 8001ea4:	2000043d 	.word	0x2000043d
 8001ea8:	20000440 	.word	0x20000440
 8001eac:	0800af10 	.word	0x0800af10

08001eb0 <build_STS_inner>:

/* Construye el inner "STSEEB0B1B2" dinmicamente */
static void build_STS_inner(char *inner, size_t inner_size)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b088      	sub	sp, #32
 8001eb4:	af04      	add	r7, sp, #16
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	6039      	str	r1, [r7, #0]
    uint8_t EE = 0x00;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	73fb      	strb	r3, [r7, #15]

    /* Calculate error code EE */
    if (!gyro_ok) {
 8001ebe:	4b1a      	ldr	r3, [pc, #104]	@ (8001f28 <build_STS_inner+0x78>)
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	f083 0301 	eor.w	r3, r3, #1
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <build_STS_inner+0x20>
        // WHO_AM_I failed
        EE = 0x01;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	73fb      	strb	r3, [r7, #15]
    }

    char b0 = flag_capture_active ? '1' : '0';   // log (RAM)
 8001ed0:	4b16      	ldr	r3, [pc, #88]	@ (8001f2c <build_STS_inner+0x7c>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <build_STS_inner+0x2e>
 8001eda:	2331      	movs	r3, #49	@ 0x31
 8001edc:	e000      	b.n	8001ee0 <build_STS_inner+0x30>
 8001ede:	2330      	movs	r3, #48	@ 0x30
 8001ee0:	73bb      	strb	r3, [r7, #14]
    char b1 = flag_flash_saving   ? '1' : '0';   // storing to MSFM
 8001ee2:	4b13      	ldr	r3, [pc, #76]	@ (8001f30 <build_STS_inner+0x80>)
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <build_STS_inner+0x40>
 8001eec:	2331      	movs	r3, #49	@ 0x31
 8001eee:	e000      	b.n	8001ef2 <build_STS_inner+0x42>
 8001ef0:	2330      	movs	r3, #48	@ 0x30
 8001ef2:	737b      	strb	r3, [r7, #13]
    char b2 = flag_data_transfer  ? '1' : '0';   // transfer data (not used yet)
 8001ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8001f34 <build_STS_inner+0x84>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <build_STS_inner+0x52>
 8001efe:	2331      	movs	r3, #49	@ 0x31
 8001f00:	e000      	b.n	8001f04 <build_STS_inner+0x54>
 8001f02:	2330      	movs	r3, #48	@ 0x30
 8001f04:	733b      	strb	r3, [r7, #12]

    // Thus: "STS" + EE(2 hex) + B0 + B1 + B2
    snprintf(inner, inner_size, "STS%02X%c%c%c", EE, b0, b1, b2);
 8001f06:	7bf8      	ldrb	r0, [r7, #15]
 8001f08:	7bbb      	ldrb	r3, [r7, #14]
 8001f0a:	7b7a      	ldrb	r2, [r7, #13]
 8001f0c:	7b39      	ldrb	r1, [r7, #12]
 8001f0e:	9102      	str	r1, [sp, #8]
 8001f10:	9201      	str	r2, [sp, #4]
 8001f12:	9300      	str	r3, [sp, #0]
 8001f14:	4603      	mov	r3, r0
 8001f16:	4a08      	ldr	r2, [pc, #32]	@ (8001f38 <build_STS_inner+0x88>)
 8001f18:	6839      	ldr	r1, [r7, #0]
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f005 fabc 	bl	8007498 <sniprintf>
}
 8001f20:	bf00      	nop
 8001f22:	3710      	adds	r7, #16
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20000434 	.word	0x20000434
 8001f2c:	2000043c 	.word	0x2000043c
 8001f30:	2000043d 	.word	0x2000043d
 8001f34:	2000043e 	.word	0x2000043e
 8001f38:	0800af34 	.word	0x0800af34

08001f3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f40:	b672      	cpsid	i
}
 8001f42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f44:	bf00      	nop
 8001f46:	e7fd      	b.n	8001f44 <Error_Handler+0x8>

08001f48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	607b      	str	r3, [r7, #4]
 8001f52:	4b10      	ldr	r3, [pc, #64]	@ (8001f94 <HAL_MspInit+0x4c>)
 8001f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f56:	4a0f      	ldr	r2, [pc, #60]	@ (8001f94 <HAL_MspInit+0x4c>)
 8001f58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001f94 <HAL_MspInit+0x4c>)
 8001f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f66:	607b      	str	r3, [r7, #4]
 8001f68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	603b      	str	r3, [r7, #0]
 8001f6e:	4b09      	ldr	r3, [pc, #36]	@ (8001f94 <HAL_MspInit+0x4c>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f72:	4a08      	ldr	r2, [pc, #32]	@ (8001f94 <HAL_MspInit+0x4c>)
 8001f74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f7a:	4b06      	ldr	r3, [pc, #24]	@ (8001f94 <HAL_MspInit+0x4c>)
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f82:	603b      	str	r3, [r7, #0]
 8001f84:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f86:	2007      	movs	r0, #7
 8001f88:	f000 fc84 	bl	8002894 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f8c:	bf00      	nop
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40023800 	.word	0x40023800

08001f98 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b08a      	sub	sp, #40	@ 0x28
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa0:	f107 0314 	add.w	r3, r7, #20
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]
 8001fa8:	605a      	str	r2, [r3, #4]
 8001faa:	609a      	str	r2, [r3, #8]
 8001fac:	60da      	str	r2, [r3, #12]
 8001fae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a48      	ldr	r2, [pc, #288]	@ (80020d8 <HAL_I2C_MspInit+0x140>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	f040 8089 	bne.w	80020ce <HAL_I2C_MspInit+0x136>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	613b      	str	r3, [r7, #16]
 8001fc0:	4b46      	ldr	r3, [pc, #280]	@ (80020dc <HAL_I2C_MspInit+0x144>)
 8001fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc4:	4a45      	ldr	r2, [pc, #276]	@ (80020dc <HAL_I2C_MspInit+0x144>)
 8001fc6:	f043 0302 	orr.w	r3, r3, #2
 8001fca:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fcc:	4b43      	ldr	r3, [pc, #268]	@ (80020dc <HAL_I2C_MspInit+0x144>)
 8001fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	613b      	str	r3, [r7, #16]
 8001fd6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fd8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fde:	2312      	movs	r3, #18
 8001fe0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fea:	2304      	movs	r3, #4
 8001fec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fee:	f107 0314 	add.w	r3, r7, #20
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	483a      	ldr	r0, [pc, #232]	@ (80020e0 <HAL_I2C_MspInit+0x148>)
 8001ff6:	f000 ffd7 	bl	8002fa8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
 8001ffe:	4b37      	ldr	r3, [pc, #220]	@ (80020dc <HAL_I2C_MspInit+0x144>)
 8002000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002002:	4a36      	ldr	r2, [pc, #216]	@ (80020dc <HAL_I2C_MspInit+0x144>)
 8002004:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002008:	6413      	str	r3, [r2, #64]	@ 0x40
 800200a:	4b34      	ldr	r3, [pc, #208]	@ (80020dc <HAL_I2C_MspInit+0x144>)
 800200c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800200e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002012:	60fb      	str	r3, [r7, #12]
 8002014:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8002016:	4b33      	ldr	r3, [pc, #204]	@ (80020e4 <HAL_I2C_MspInit+0x14c>)
 8002018:	4a33      	ldr	r2, [pc, #204]	@ (80020e8 <HAL_I2C_MspInit+0x150>)
 800201a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800201c:	4b31      	ldr	r3, [pc, #196]	@ (80020e4 <HAL_I2C_MspInit+0x14c>)
 800201e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002022:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002024:	4b2f      	ldr	r3, [pc, #188]	@ (80020e4 <HAL_I2C_MspInit+0x14c>)
 8002026:	2240      	movs	r2, #64	@ 0x40
 8002028:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800202a:	4b2e      	ldr	r3, [pc, #184]	@ (80020e4 <HAL_I2C_MspInit+0x14c>)
 800202c:	2200      	movs	r2, #0
 800202e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002030:	4b2c      	ldr	r3, [pc, #176]	@ (80020e4 <HAL_I2C_MspInit+0x14c>)
 8002032:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002036:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002038:	4b2a      	ldr	r3, [pc, #168]	@ (80020e4 <HAL_I2C_MspInit+0x14c>)
 800203a:	2200      	movs	r2, #0
 800203c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800203e:	4b29      	ldr	r3, [pc, #164]	@ (80020e4 <HAL_I2C_MspInit+0x14c>)
 8002040:	2200      	movs	r2, #0
 8002042:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002044:	4b27      	ldr	r3, [pc, #156]	@ (80020e4 <HAL_I2C_MspInit+0x14c>)
 8002046:	2200      	movs	r2, #0
 8002048:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800204a:	4b26      	ldr	r3, [pc, #152]	@ (80020e4 <HAL_I2C_MspInit+0x14c>)
 800204c:	2200      	movs	r2, #0
 800204e:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002050:	4b24      	ldr	r3, [pc, #144]	@ (80020e4 <HAL_I2C_MspInit+0x14c>)
 8002052:	2200      	movs	r2, #0
 8002054:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002056:	4823      	ldr	r0, [pc, #140]	@ (80020e4 <HAL_I2C_MspInit+0x14c>)
 8002058:	f000 fc5e 	bl	8002918 <HAL_DMA_Init>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8002062:	f7ff ff6b 	bl	8001f3c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4a1e      	ldr	r2, [pc, #120]	@ (80020e4 <HAL_I2C_MspInit+0x14c>)
 800206a:	635a      	str	r2, [r3, #52]	@ 0x34
 800206c:	4a1d      	ldr	r2, [pc, #116]	@ (80020e4 <HAL_I2C_MspInit+0x14c>)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8002072:	4b1e      	ldr	r3, [pc, #120]	@ (80020ec <HAL_I2C_MspInit+0x154>)
 8002074:	4a1e      	ldr	r2, [pc, #120]	@ (80020f0 <HAL_I2C_MspInit+0x158>)
 8002076:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002078:	4b1c      	ldr	r3, [pc, #112]	@ (80020ec <HAL_I2C_MspInit+0x154>)
 800207a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800207e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002080:	4b1a      	ldr	r3, [pc, #104]	@ (80020ec <HAL_I2C_MspInit+0x154>)
 8002082:	2200      	movs	r2, #0
 8002084:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002086:	4b19      	ldr	r3, [pc, #100]	@ (80020ec <HAL_I2C_MspInit+0x154>)
 8002088:	2200      	movs	r2, #0
 800208a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800208c:	4b17      	ldr	r3, [pc, #92]	@ (80020ec <HAL_I2C_MspInit+0x154>)
 800208e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002092:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002094:	4b15      	ldr	r3, [pc, #84]	@ (80020ec <HAL_I2C_MspInit+0x154>)
 8002096:	2200      	movs	r2, #0
 8002098:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800209a:	4b14      	ldr	r3, [pc, #80]	@ (80020ec <HAL_I2C_MspInit+0x154>)
 800209c:	2200      	movs	r2, #0
 800209e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80020a0:	4b12      	ldr	r3, [pc, #72]	@ (80020ec <HAL_I2C_MspInit+0x154>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80020a6:	4b11      	ldr	r3, [pc, #68]	@ (80020ec <HAL_I2C_MspInit+0x154>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020ac:	4b0f      	ldr	r3, [pc, #60]	@ (80020ec <HAL_I2C_MspInit+0x154>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80020b2:	480e      	ldr	r0, [pc, #56]	@ (80020ec <HAL_I2C_MspInit+0x154>)
 80020b4:	f000 fc30 	bl	8002918 <HAL_DMA_Init>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 80020be:	f7ff ff3d 	bl	8001f3c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a09      	ldr	r2, [pc, #36]	@ (80020ec <HAL_I2C_MspInit+0x154>)
 80020c6:	639a      	str	r2, [r3, #56]	@ 0x38
 80020c8:	4a08      	ldr	r2, [pc, #32]	@ (80020ec <HAL_I2C_MspInit+0x154>)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80020ce:	bf00      	nop
 80020d0:	3728      	adds	r7, #40	@ 0x28
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40005400 	.word	0x40005400
 80020dc:	40023800 	.word	0x40023800
 80020e0:	40020400 	.word	0x40020400
 80020e4:	20000244 	.word	0x20000244
 80020e8:	400260a0 	.word	0x400260a0
 80020ec:	200002a4 	.word	0x200002a4
 80020f0:	40026010 	.word	0x40026010

080020f4 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a10      	ldr	r2, [pc, #64]	@ (8002144 <HAL_I2C_MspDeInit+0x50>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d119      	bne.n	800213a <HAL_I2C_MspDeInit+0x46>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002106:	4b10      	ldr	r3, [pc, #64]	@ (8002148 <HAL_I2C_MspDeInit+0x54>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210a:	4a0f      	ldr	r2, [pc, #60]	@ (8002148 <HAL_I2C_MspDeInit+0x54>)
 800210c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002110:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8002112:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002116:	480d      	ldr	r0, [pc, #52]	@ (800214c <HAL_I2C_MspDeInit+0x58>)
 8002118:	f001 f8da 	bl	80032d0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800211c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002120:	480a      	ldr	r0, [pc, #40]	@ (800214c <HAL_I2C_MspDeInit+0x58>)
 8002122:	f001 f8d5 	bl	80032d0 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmatx);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800212a:	4618      	mov	r0, r3
 800212c:	f000 fca2 	bl	8002a74 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmarx);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002134:	4618      	mov	r0, r3
 8002136:	f000 fc9d 	bl	8002a74 <HAL_DMA_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800213a:	bf00      	nop
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	40005400 	.word	0x40005400
 8002148:	40023800 	.word	0x40023800
 800214c:	40020400 	.word	0x40020400

08002150 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b08a      	sub	sp, #40	@ 0x28
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002158:	f107 0314 	add.w	r3, r7, #20
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	609a      	str	r2, [r3, #8]
 8002164:	60da      	str	r2, [r3, #12]
 8002166:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a21      	ldr	r2, [pc, #132]	@ (80021f4 <HAL_SPI_MspInit+0xa4>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d13b      	bne.n	80021ea <HAL_SPI_MspInit+0x9a>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	613b      	str	r3, [r7, #16]
 8002176:	4b20      	ldr	r3, [pc, #128]	@ (80021f8 <HAL_SPI_MspInit+0xa8>)
 8002178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217a:	4a1f      	ldr	r2, [pc, #124]	@ (80021f8 <HAL_SPI_MspInit+0xa8>)
 800217c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002180:	6413      	str	r3, [r2, #64]	@ 0x40
 8002182:	4b1d      	ldr	r3, [pc, #116]	@ (80021f8 <HAL_SPI_MspInit+0xa8>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002186:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800218a:	613b      	str	r3, [r7, #16]
 800218c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	60fb      	str	r3, [r7, #12]
 8002192:	4b19      	ldr	r3, [pc, #100]	@ (80021f8 <HAL_SPI_MspInit+0xa8>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002196:	4a18      	ldr	r2, [pc, #96]	@ (80021f8 <HAL_SPI_MspInit+0xa8>)
 8002198:	f043 0304 	orr.w	r3, r3, #4
 800219c:	6313      	str	r3, [r2, #48]	@ 0x30
 800219e:	4b16      	ldr	r3, [pc, #88]	@ (80021f8 <HAL_SPI_MspInit+0xa8>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	f003 0304 	and.w	r3, r3, #4
 80021a6:	60fb      	str	r3, [r7, #12]
 80021a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PC7     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80021aa:	2302      	movs	r3, #2
 80021ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ae:	2302      	movs	r3, #2
 80021b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b2:	2300      	movs	r3, #0
 80021b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b6:	2303      	movs	r3, #3
 80021b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 80021ba:	2307      	movs	r3, #7
 80021bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021be:	f107 0314 	add.w	r3, r7, #20
 80021c2:	4619      	mov	r1, r3
 80021c4:	480d      	ldr	r0, [pc, #52]	@ (80021fc <HAL_SPI_MspInit+0xac>)
 80021c6:	f000 feef 	bl	8002fa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7;
 80021ca:	2384      	movs	r3, #132	@ 0x84
 80021cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ce:	2302      	movs	r3, #2
 80021d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d6:	2303      	movs	r3, #3
 80021d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021da:	2305      	movs	r3, #5
 80021dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021de:	f107 0314 	add.w	r3, r7, #20
 80021e2:	4619      	mov	r1, r3
 80021e4:	4805      	ldr	r0, [pc, #20]	@ (80021fc <HAL_SPI_MspInit+0xac>)
 80021e6:	f000 fedf 	bl	8002fa8 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80021ea:	bf00      	nop
 80021ec:	3728      	adds	r7, #40	@ 0x28
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40003800 	.word	0x40003800
 80021f8:	40023800 	.word	0x40023800
 80021fc:	40020800 	.word	0x40020800

08002200 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08c      	sub	sp, #48	@ 0x30
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002208:	f107 031c 	add.w	r3, r7, #28
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	605a      	str	r2, [r3, #4]
 8002212:	609a      	str	r2, [r3, #8]
 8002214:	60da      	str	r2, [r3, #12]
 8002216:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a41      	ldr	r2, [pc, #260]	@ (8002324 <HAL_UART_MspInit+0x124>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d12c      	bne.n	800227c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	61bb      	str	r3, [r7, #24]
 8002226:	4b40      	ldr	r3, [pc, #256]	@ (8002328 <HAL_UART_MspInit+0x128>)
 8002228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222a:	4a3f      	ldr	r2, [pc, #252]	@ (8002328 <HAL_UART_MspInit+0x128>)
 800222c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002230:	6413      	str	r3, [r2, #64]	@ 0x40
 8002232:	4b3d      	ldr	r3, [pc, #244]	@ (8002328 <HAL_UART_MspInit+0x128>)
 8002234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800223a:	61bb      	str	r3, [r7, #24]
 800223c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800223e:	2300      	movs	r3, #0
 8002240:	617b      	str	r3, [r7, #20]
 8002242:	4b39      	ldr	r3, [pc, #228]	@ (8002328 <HAL_UART_MspInit+0x128>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002246:	4a38      	ldr	r2, [pc, #224]	@ (8002328 <HAL_UART_MspInit+0x128>)
 8002248:	f043 0301 	orr.w	r3, r3, #1
 800224c:	6313      	str	r3, [r2, #48]	@ 0x30
 800224e:	4b36      	ldr	r3, [pc, #216]	@ (8002328 <HAL_UART_MspInit+0x128>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	617b      	str	r3, [r7, #20]
 8002258:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800225a:	230c      	movs	r3, #12
 800225c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225e:	2302      	movs	r3, #2
 8002260:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002266:	2303      	movs	r3, #3
 8002268:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800226a:	2307      	movs	r3, #7
 800226c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800226e:	f107 031c 	add.w	r3, r7, #28
 8002272:	4619      	mov	r1, r3
 8002274:	482d      	ldr	r0, [pc, #180]	@ (800232c <HAL_UART_MspInit+0x12c>)
 8002276:	f000 fe97 	bl	8002fa8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800227a:	e04f      	b.n	800231c <HAL_UART_MspInit+0x11c>
  else if(huart->Instance==USART3)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a2b      	ldr	r2, [pc, #172]	@ (8002330 <HAL_UART_MspInit+0x130>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d14a      	bne.n	800231c <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	613b      	str	r3, [r7, #16]
 800228a:	4b27      	ldr	r3, [pc, #156]	@ (8002328 <HAL_UART_MspInit+0x128>)
 800228c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228e:	4a26      	ldr	r2, [pc, #152]	@ (8002328 <HAL_UART_MspInit+0x128>)
 8002290:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002294:	6413      	str	r3, [r2, #64]	@ 0x40
 8002296:	4b24      	ldr	r3, [pc, #144]	@ (8002328 <HAL_UART_MspInit+0x128>)
 8002298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800229e:	613b      	str	r3, [r7, #16]
 80022a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022a2:	2300      	movs	r3, #0
 80022a4:	60fb      	str	r3, [r7, #12]
 80022a6:	4b20      	ldr	r3, [pc, #128]	@ (8002328 <HAL_UART_MspInit+0x128>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022aa:	4a1f      	ldr	r2, [pc, #124]	@ (8002328 <HAL_UART_MspInit+0x128>)
 80022ac:	f043 0304 	orr.w	r3, r3, #4
 80022b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b2:	4b1d      	ldr	r3, [pc, #116]	@ (8002328 <HAL_UART_MspInit+0x128>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	f003 0304 	and.w	r3, r3, #4
 80022ba:	60fb      	str	r3, [r7, #12]
 80022bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	60bb      	str	r3, [r7, #8]
 80022c2:	4b19      	ldr	r3, [pc, #100]	@ (8002328 <HAL_UART_MspInit+0x128>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c6:	4a18      	ldr	r2, [pc, #96]	@ (8002328 <HAL_UART_MspInit+0x128>)
 80022c8:	f043 0302 	orr.w	r3, r3, #2
 80022cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ce:	4b16      	ldr	r3, [pc, #88]	@ (8002328 <HAL_UART_MspInit+0x128>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	60bb      	str	r3, [r7, #8]
 80022d8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80022da:	2320      	movs	r3, #32
 80022dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022de:	2302      	movs	r3, #2
 80022e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022e6:	2303      	movs	r3, #3
 80022e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80022ea:	2307      	movs	r3, #7
 80022ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022ee:	f107 031c 	add.w	r3, r7, #28
 80022f2:	4619      	mov	r1, r3
 80022f4:	480f      	ldr	r0, [pc, #60]	@ (8002334 <HAL_UART_MspInit+0x134>)
 80022f6:	f000 fe57 	bl	8002fa8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80022fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80022fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002300:	2302      	movs	r3, #2
 8002302:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	2300      	movs	r3, #0
 8002306:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002308:	2303      	movs	r3, #3
 800230a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800230c:	2307      	movs	r3, #7
 800230e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002310:	f107 031c 	add.w	r3, r7, #28
 8002314:	4619      	mov	r1, r3
 8002316:	4808      	ldr	r0, [pc, #32]	@ (8002338 <HAL_UART_MspInit+0x138>)
 8002318:	f000 fe46 	bl	8002fa8 <HAL_GPIO_Init>
}
 800231c:	bf00      	nop
 800231e:	3730      	adds	r7, #48	@ 0x30
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40004400 	.word	0x40004400
 8002328:	40023800 	.word	0x40023800
 800232c:	40020000 	.word	0x40020000
 8002330:	40004800 	.word	0x40004800
 8002334:	40020800 	.word	0x40020800
 8002338:	40020400 	.word	0x40020400

0800233c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002340:	bf00      	nop
 8002342:	e7fd      	b.n	8002340 <NMI_Handler+0x4>

08002344 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002348:	bf00      	nop
 800234a:	e7fd      	b.n	8002348 <HardFault_Handler+0x4>

0800234c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002350:	bf00      	nop
 8002352:	e7fd      	b.n	8002350 <MemManage_Handler+0x4>

08002354 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002358:	bf00      	nop
 800235a:	e7fd      	b.n	8002358 <BusFault_Handler+0x4>

0800235c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002360:	bf00      	nop
 8002362:	e7fd      	b.n	8002360 <UsageFault_Handler+0x4>

08002364 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr

08002372 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002372:	b480      	push	{r7}
 8002374:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002376:	bf00      	nop
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002384:	bf00      	nop
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800238e:	b580      	push	{r7, lr}
 8002390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002392:	f000 f96b 	bl	800266c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002396:	bf00      	nop
 8002398:	bd80      	pop	{r7, pc}
	...

0800239c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80023a0:	4802      	ldr	r0, [pc, #8]	@ (80023ac <DMA1_Stream0_IRQHandler+0x10>)
 80023a2:	f000 fbc5 	bl	8002b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80023a6:	bf00      	nop
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	200002a4 	.word	0x200002a4

080023b0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80023b4:	4802      	ldr	r0, [pc, #8]	@ (80023c0 <DMA1_Stream6_IRQHandler+0x10>)
 80023b6:	f000 fbbb 	bl	8002b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	20000244 	.word	0x20000244

080023c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  return 1;
 80023c8:	2301      	movs	r3, #1
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <_kill>:

int _kill(int pid, int sig)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023de:	f005 f95b 	bl	8007698 <__errno>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2216      	movs	r2, #22
 80023e6:	601a      	str	r2, [r3, #0]
  return -1;
 80023e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <_exit>:

void _exit (int status)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f7ff ffe7 	bl	80023d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002406:	bf00      	nop
 8002408:	e7fd      	b.n	8002406 <_exit+0x12>

0800240a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b086      	sub	sp, #24
 800240e:	af00      	add	r7, sp, #0
 8002410:	60f8      	str	r0, [r7, #12]
 8002412:	60b9      	str	r1, [r7, #8]
 8002414:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002416:	2300      	movs	r3, #0
 8002418:	617b      	str	r3, [r7, #20]
 800241a:	e00a      	b.n	8002432 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800241c:	f3af 8000 	nop.w
 8002420:	4601      	mov	r1, r0
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	1c5a      	adds	r2, r3, #1
 8002426:	60ba      	str	r2, [r7, #8]
 8002428:	b2ca      	uxtb	r2, r1
 800242a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	3301      	adds	r3, #1
 8002430:	617b      	str	r3, [r7, #20]
 8002432:	697a      	ldr	r2, [r7, #20]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	429a      	cmp	r2, r3
 8002438:	dbf0      	blt.n	800241c <_read+0x12>
  }

  return len;
 800243a:	687b      	ldr	r3, [r7, #4]
}
 800243c:	4618      	mov	r0, r3
 800243e:	3718      	adds	r7, #24
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b086      	sub	sp, #24
 8002448:	af00      	add	r7, sp, #0
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	60b9      	str	r1, [r7, #8]
 800244e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002450:	2300      	movs	r3, #0
 8002452:	617b      	str	r3, [r7, #20]
 8002454:	e009      	b.n	800246a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	1c5a      	adds	r2, r3, #1
 800245a:	60ba      	str	r2, [r7, #8]
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	4618      	mov	r0, r3
 8002460:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	3301      	adds	r3, #1
 8002468:	617b      	str	r3, [r7, #20]
 800246a:	697a      	ldr	r2, [r7, #20]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	429a      	cmp	r2, r3
 8002470:	dbf1      	blt.n	8002456 <_write+0x12>
  }
  return len;
 8002472:	687b      	ldr	r3, [r7, #4]
}
 8002474:	4618      	mov	r0, r3
 8002476:	3718      	adds	r7, #24
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <_close>:

int _close(int file)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002484:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002488:	4618      	mov	r0, r3
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024a4:	605a      	str	r2, [r3, #4]
  return 0;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <_isatty>:

int _isatty(int file)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024bc:	2301      	movs	r3, #1
}
 80024be:	4618      	mov	r0, r3
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr

080024ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024ca:	b480      	push	{r7}
 80024cc:	b085      	sub	sp, #20
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	60f8      	str	r0, [r7, #12]
 80024d2:	60b9      	str	r1, [r7, #8]
 80024d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024ec:	4a14      	ldr	r2, [pc, #80]	@ (8002540 <_sbrk+0x5c>)
 80024ee:	4b15      	ldr	r3, [pc, #84]	@ (8002544 <_sbrk+0x60>)
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024f8:	4b13      	ldr	r3, [pc, #76]	@ (8002548 <_sbrk+0x64>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d102      	bne.n	8002506 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002500:	4b11      	ldr	r3, [pc, #68]	@ (8002548 <_sbrk+0x64>)
 8002502:	4a12      	ldr	r2, [pc, #72]	@ (800254c <_sbrk+0x68>)
 8002504:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002506:	4b10      	ldr	r3, [pc, #64]	@ (8002548 <_sbrk+0x64>)
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4413      	add	r3, r2
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	429a      	cmp	r2, r3
 8002512:	d207      	bcs.n	8002524 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002514:	f005 f8c0 	bl	8007698 <__errno>
 8002518:	4603      	mov	r3, r0
 800251a:	220c      	movs	r2, #12
 800251c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800251e:	f04f 33ff 	mov.w	r3, #4294967295
 8002522:	e009      	b.n	8002538 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002524:	4b08      	ldr	r3, [pc, #32]	@ (8002548 <_sbrk+0x64>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800252a:	4b07      	ldr	r3, [pc, #28]	@ (8002548 <_sbrk+0x64>)
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4413      	add	r3, r2
 8002532:	4a05      	ldr	r2, [pc, #20]	@ (8002548 <_sbrk+0x64>)
 8002534:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002536:	68fb      	ldr	r3, [r7, #12]
}
 8002538:	4618      	mov	r0, r3
 800253a:	3718      	adds	r7, #24
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	20020000 	.word	0x20020000
 8002544:	00000400 	.word	0x00000400
 8002548:	2000eea8 	.word	0x2000eea8
 800254c:	2000f000 	.word	0x2000f000

08002550 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002554:	4b06      	ldr	r3, [pc, #24]	@ (8002570 <SystemInit+0x20>)
 8002556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800255a:	4a05      	ldr	r2, [pc, #20]	@ (8002570 <SystemInit+0x20>)
 800255c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002560:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002564:	bf00      	nop
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	e000ed00 	.word	0xe000ed00

08002574 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002574:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025ac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002578:	f7ff ffea 	bl	8002550 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800257c:	480c      	ldr	r0, [pc, #48]	@ (80025b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800257e:	490d      	ldr	r1, [pc, #52]	@ (80025b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002580:	4a0d      	ldr	r2, [pc, #52]	@ (80025b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002582:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002584:	e002      	b.n	800258c <LoopCopyDataInit>

08002586 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002586:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002588:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800258a:	3304      	adds	r3, #4

0800258c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800258c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800258e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002590:	d3f9      	bcc.n	8002586 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002592:	4a0a      	ldr	r2, [pc, #40]	@ (80025bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002594:	4c0a      	ldr	r4, [pc, #40]	@ (80025c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002596:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002598:	e001      	b.n	800259e <LoopFillZerobss>

0800259a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800259a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800259c:	3204      	adds	r2, #4

0800259e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800259e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025a0:	d3fb      	bcc.n	800259a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80025a2:	f005 f87f 	bl	80076a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025a6:	f7fe fd5b 	bl	8001060 <main>
  bx  lr    
 80025aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80025ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80025b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025b4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80025b8:	0800b39c 	.word	0x0800b39c
  ldr r2, =_sbss
 80025bc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80025c0:	2000effc 	.word	0x2000effc

080025c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025c4:	e7fe      	b.n	80025c4 <ADC_IRQHandler>
	...

080025c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002608 <HAL_Init+0x40>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002608 <HAL_Init+0x40>)
 80025d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002608 <HAL_Init+0x40>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002608 <HAL_Init+0x40>)
 80025de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025e4:	4b08      	ldr	r3, [pc, #32]	@ (8002608 <HAL_Init+0x40>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a07      	ldr	r2, [pc, #28]	@ (8002608 <HAL_Init+0x40>)
 80025ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025f0:	2003      	movs	r0, #3
 80025f2:	f000 f94f 	bl	8002894 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025f6:	2000      	movs	r0, #0
 80025f8:	f000 f808 	bl	800260c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025fc:	f7ff fca4 	bl	8001f48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002600:	2300      	movs	r3, #0
}
 8002602:	4618      	mov	r0, r3
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	40023c00 	.word	0x40023c00

0800260c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002614:	4b12      	ldr	r3, [pc, #72]	@ (8002660 <HAL_InitTick+0x54>)
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	4b12      	ldr	r3, [pc, #72]	@ (8002664 <HAL_InitTick+0x58>)
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	4619      	mov	r1, r3
 800261e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002622:	fbb3 f3f1 	udiv	r3, r3, r1
 8002626:	fbb2 f3f3 	udiv	r3, r2, r3
 800262a:	4618      	mov	r0, r3
 800262c:	f000 f967 	bl	80028fe <HAL_SYSTICK_Config>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e00e      	b.n	8002658 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2b0f      	cmp	r3, #15
 800263e:	d80a      	bhi.n	8002656 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002640:	2200      	movs	r2, #0
 8002642:	6879      	ldr	r1, [r7, #4]
 8002644:	f04f 30ff 	mov.w	r0, #4294967295
 8002648:	f000 f92f 	bl	80028aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800264c:	4a06      	ldr	r2, [pc, #24]	@ (8002668 <HAL_InitTick+0x5c>)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002652:	2300      	movs	r3, #0
 8002654:	e000      	b.n	8002658 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
}
 8002658:	4618      	mov	r0, r3
 800265a:	3708      	adds	r7, #8
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	20000000 	.word	0x20000000
 8002664:	20000008 	.word	0x20000008
 8002668:	20000004 	.word	0x20000004

0800266c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002670:	4b06      	ldr	r3, [pc, #24]	@ (800268c <HAL_IncTick+0x20>)
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	461a      	mov	r2, r3
 8002676:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <HAL_IncTick+0x24>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4413      	add	r3, r2
 800267c:	4a04      	ldr	r2, [pc, #16]	@ (8002690 <HAL_IncTick+0x24>)
 800267e:	6013      	str	r3, [r2, #0]
}
 8002680:	bf00      	nop
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	20000008 	.word	0x20000008
 8002690:	2000eeac 	.word	0x2000eeac

08002694 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  return uwTick;
 8002698:	4b03      	ldr	r3, [pc, #12]	@ (80026a8 <HAL_GetTick+0x14>)
 800269a:	681b      	ldr	r3, [r3, #0]
}
 800269c:	4618      	mov	r0, r3
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	2000eeac 	.word	0x2000eeac

080026ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026b4:	f7ff ffee 	bl	8002694 <HAL_GetTick>
 80026b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026c4:	d005      	beq.n	80026d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026c6:	4b0a      	ldr	r3, [pc, #40]	@ (80026f0 <HAL_Delay+0x44>)
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	461a      	mov	r2, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	4413      	add	r3, r2
 80026d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026d2:	bf00      	nop
 80026d4:	f7ff ffde 	bl	8002694 <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d8f7      	bhi.n	80026d4 <HAL_Delay+0x28>
  {
  }
}
 80026e4:	bf00      	nop
 80026e6:	bf00      	nop
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20000008 	.word	0x20000008

080026f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f003 0307 	and.w	r3, r3, #7
 8002702:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002704:	4b0c      	ldr	r3, [pc, #48]	@ (8002738 <__NVIC_SetPriorityGrouping+0x44>)
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800270a:	68ba      	ldr	r2, [r7, #8]
 800270c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002710:	4013      	ands	r3, r2
 8002712:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800271c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002720:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002724:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002726:	4a04      	ldr	r2, [pc, #16]	@ (8002738 <__NVIC_SetPriorityGrouping+0x44>)
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	60d3      	str	r3, [r2, #12]
}
 800272c:	bf00      	nop
 800272e:	3714      	adds	r7, #20
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	e000ed00 	.word	0xe000ed00

0800273c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002740:	4b04      	ldr	r3, [pc, #16]	@ (8002754 <__NVIC_GetPriorityGrouping+0x18>)
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	0a1b      	lsrs	r3, r3, #8
 8002746:	f003 0307 	and.w	r3, r3, #7
}
 800274a:	4618      	mov	r0, r3
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	e000ed00 	.word	0xe000ed00

08002758 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	4603      	mov	r3, r0
 8002760:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002766:	2b00      	cmp	r3, #0
 8002768:	db0b      	blt.n	8002782 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800276a:	79fb      	ldrb	r3, [r7, #7]
 800276c:	f003 021f 	and.w	r2, r3, #31
 8002770:	4907      	ldr	r1, [pc, #28]	@ (8002790 <__NVIC_EnableIRQ+0x38>)
 8002772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002776:	095b      	lsrs	r3, r3, #5
 8002778:	2001      	movs	r0, #1
 800277a:	fa00 f202 	lsl.w	r2, r0, r2
 800277e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002782:	bf00      	nop
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	e000e100 	.word	0xe000e100

08002794 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	6039      	str	r1, [r7, #0]
 800279e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	db0a      	blt.n	80027be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	b2da      	uxtb	r2, r3
 80027ac:	490c      	ldr	r1, [pc, #48]	@ (80027e0 <__NVIC_SetPriority+0x4c>)
 80027ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b2:	0112      	lsls	r2, r2, #4
 80027b4:	b2d2      	uxtb	r2, r2
 80027b6:	440b      	add	r3, r1
 80027b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027bc:	e00a      	b.n	80027d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	b2da      	uxtb	r2, r3
 80027c2:	4908      	ldr	r1, [pc, #32]	@ (80027e4 <__NVIC_SetPriority+0x50>)
 80027c4:	79fb      	ldrb	r3, [r7, #7]
 80027c6:	f003 030f 	and.w	r3, r3, #15
 80027ca:	3b04      	subs	r3, #4
 80027cc:	0112      	lsls	r2, r2, #4
 80027ce:	b2d2      	uxtb	r2, r2
 80027d0:	440b      	add	r3, r1
 80027d2:	761a      	strb	r2, [r3, #24]
}
 80027d4:	bf00      	nop
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr
 80027e0:	e000e100 	.word	0xe000e100
 80027e4:	e000ed00 	.word	0xe000ed00

080027e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b089      	sub	sp, #36	@ 0x24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	60b9      	str	r1, [r7, #8]
 80027f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f003 0307 	and.w	r3, r3, #7
 80027fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	f1c3 0307 	rsb	r3, r3, #7
 8002802:	2b04      	cmp	r3, #4
 8002804:	bf28      	it	cs
 8002806:	2304      	movcs	r3, #4
 8002808:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	3304      	adds	r3, #4
 800280e:	2b06      	cmp	r3, #6
 8002810:	d902      	bls.n	8002818 <NVIC_EncodePriority+0x30>
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	3b03      	subs	r3, #3
 8002816:	e000      	b.n	800281a <NVIC_EncodePriority+0x32>
 8002818:	2300      	movs	r3, #0
 800281a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800281c:	f04f 32ff 	mov.w	r2, #4294967295
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	fa02 f303 	lsl.w	r3, r2, r3
 8002826:	43da      	mvns	r2, r3
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	401a      	ands	r2, r3
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002830:	f04f 31ff 	mov.w	r1, #4294967295
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	fa01 f303 	lsl.w	r3, r1, r3
 800283a:	43d9      	mvns	r1, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002840:	4313      	orrs	r3, r2
         );
}
 8002842:	4618      	mov	r0, r3
 8002844:	3724      	adds	r7, #36	@ 0x24
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
	...

08002850 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	3b01      	subs	r3, #1
 800285c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002860:	d301      	bcc.n	8002866 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002862:	2301      	movs	r3, #1
 8002864:	e00f      	b.n	8002886 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002866:	4a0a      	ldr	r2, [pc, #40]	@ (8002890 <SysTick_Config+0x40>)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	3b01      	subs	r3, #1
 800286c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800286e:	210f      	movs	r1, #15
 8002870:	f04f 30ff 	mov.w	r0, #4294967295
 8002874:	f7ff ff8e 	bl	8002794 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002878:	4b05      	ldr	r3, [pc, #20]	@ (8002890 <SysTick_Config+0x40>)
 800287a:	2200      	movs	r2, #0
 800287c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800287e:	4b04      	ldr	r3, [pc, #16]	@ (8002890 <SysTick_Config+0x40>)
 8002880:	2207      	movs	r2, #7
 8002882:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	e000e010 	.word	0xe000e010

08002894 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f7ff ff29 	bl	80026f4 <__NVIC_SetPriorityGrouping>
}
 80028a2:	bf00      	nop
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b086      	sub	sp, #24
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	4603      	mov	r3, r0
 80028b2:	60b9      	str	r1, [r7, #8]
 80028b4:	607a      	str	r2, [r7, #4]
 80028b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028b8:	2300      	movs	r3, #0
 80028ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028bc:	f7ff ff3e 	bl	800273c <__NVIC_GetPriorityGrouping>
 80028c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	68b9      	ldr	r1, [r7, #8]
 80028c6:	6978      	ldr	r0, [r7, #20]
 80028c8:	f7ff ff8e 	bl	80027e8 <NVIC_EncodePriority>
 80028cc:	4602      	mov	r2, r0
 80028ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028d2:	4611      	mov	r1, r2
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7ff ff5d 	bl	8002794 <__NVIC_SetPriority>
}
 80028da:	bf00      	nop
 80028dc:	3718      	adds	r7, #24
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}

080028e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028e2:	b580      	push	{r7, lr}
 80028e4:	b082      	sub	sp, #8
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	4603      	mov	r3, r0
 80028ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7ff ff31 	bl	8002758 <__NVIC_EnableIRQ>
}
 80028f6:	bf00      	nop
 80028f8:	3708      	adds	r7, #8
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	b082      	sub	sp, #8
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7ff ffa2 	bl	8002850 <SysTick_Config>
 800290c:	4603      	mov	r3, r0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3708      	adds	r7, #8
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
	...

08002918 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002920:	2300      	movs	r3, #0
 8002922:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002924:	f7ff feb6 	bl	8002694 <HAL_GetTick>
 8002928:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e099      	b.n	8002a68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2202      	movs	r2, #2
 8002938:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f022 0201 	bic.w	r2, r2, #1
 8002952:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002954:	e00f      	b.n	8002976 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002956:	f7ff fe9d 	bl	8002694 <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	2b05      	cmp	r3, #5
 8002962:	d908      	bls.n	8002976 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2220      	movs	r2, #32
 8002968:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2203      	movs	r2, #3
 800296e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e078      	b.n	8002a68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 0301 	and.w	r3, r3, #1
 8002980:	2b00      	cmp	r3, #0
 8002982:	d1e8      	bne.n	8002956 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800298c:	697a      	ldr	r2, [r7, #20]
 800298e:	4b38      	ldr	r3, [pc, #224]	@ (8002a70 <HAL_DMA_Init+0x158>)
 8002990:	4013      	ands	r3, r2
 8002992:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	685a      	ldr	r2, [r3, #4]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	691b      	ldr	r3, [r3, #16]
 80029a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	699b      	ldr	r3, [r3, #24]
 80029b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6a1b      	ldr	r3, [r3, #32]
 80029c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029cc:	2b04      	cmp	r3, #4
 80029ce:	d107      	bne.n	80029e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d8:	4313      	orrs	r3, r2
 80029da:	697a      	ldr	r2, [r7, #20]
 80029dc:	4313      	orrs	r3, r2
 80029de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	697a      	ldr	r2, [r7, #20]
 80029e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	f023 0307 	bic.w	r3, r3, #7
 80029f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fc:	697a      	ldr	r2, [r7, #20]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a06:	2b04      	cmp	r3, #4
 8002a08:	d117      	bne.n	8002a3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d00e      	beq.n	8002a3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f000 fa47 	bl	8002eb0 <DMA_CheckFifoParam>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d008      	beq.n	8002a3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2240      	movs	r2, #64	@ 0x40
 8002a2c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2201      	movs	r2, #1
 8002a32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002a36:	2301      	movs	r3, #1
 8002a38:	e016      	b.n	8002a68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	697a      	ldr	r2, [r7, #20]
 8002a40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f000 f9fe 	bl	8002e44 <DMA_CalcBaseAndBitshift>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a50:	223f      	movs	r2, #63	@ 0x3f
 8002a52:	409a      	lsls	r2, r3
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2201      	movs	r2, #1
 8002a62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3718      	adds	r7, #24
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	f010803f 	.word	0xf010803f

08002a74 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e050      	b.n	8002b28 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d101      	bne.n	8002a96 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002a92:	2302      	movs	r3, #2
 8002a94:	e048      	b.n	8002b28 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 0201 	bic.w	r2, r2, #1
 8002aa4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2200      	movs	r2, #0
 8002abc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2200      	movs	r2, #0
 8002acc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2221      	movs	r2, #33	@ 0x21
 8002ad4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f000 f9b4 	bl	8002e44 <DMA_CalcBaseAndBitshift>
 8002adc:	4603      	mov	r3, r0
 8002ade:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b08:	223f      	movs	r2, #63	@ 0x3f
 8002b0a:	409a      	lsls	r2, r3
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b26:	2300      	movs	r3, #0
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3710      	adds	r7, #16
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b086      	sub	sp, #24
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b3c:	4b8e      	ldr	r3, [pc, #568]	@ (8002d78 <HAL_DMA_IRQHandler+0x248>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a8e      	ldr	r2, [pc, #568]	@ (8002d7c <HAL_DMA_IRQHandler+0x24c>)
 8002b42:	fba2 2303 	umull	r2, r3, r2, r3
 8002b46:	0a9b      	lsrs	r3, r3, #10
 8002b48:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b4e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b5a:	2208      	movs	r2, #8
 8002b5c:	409a      	lsls	r2, r3
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	4013      	ands	r3, r2
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d01a      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0304 	and.w	r3, r3, #4
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d013      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f022 0204 	bic.w	r2, r2, #4
 8002b82:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b88:	2208      	movs	r2, #8
 8002b8a:	409a      	lsls	r2, r3
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b94:	f043 0201 	orr.w	r2, r3, #1
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	409a      	lsls	r2, r3
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d012      	beq.n	8002bd2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d00b      	beq.n	8002bd2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	409a      	lsls	r2, r3
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bca:	f043 0202 	orr.w	r2, r3, #2
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bd6:	2204      	movs	r2, #4
 8002bd8:	409a      	lsls	r2, r3
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d012      	beq.n	8002c08 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d00b      	beq.n	8002c08 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf4:	2204      	movs	r2, #4
 8002bf6:	409a      	lsls	r2, r3
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c00:	f043 0204 	orr.w	r2, r3, #4
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c0c:	2210      	movs	r2, #16
 8002c0e:	409a      	lsls	r2, r3
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	4013      	ands	r3, r2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d043      	beq.n	8002ca0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0308 	and.w	r3, r3, #8
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d03c      	beq.n	8002ca0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c2a:	2210      	movs	r2, #16
 8002c2c:	409a      	lsls	r2, r3
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d018      	beq.n	8002c72 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d108      	bne.n	8002c60 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d024      	beq.n	8002ca0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	4798      	blx	r3
 8002c5e:	e01f      	b.n	8002ca0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d01b      	beq.n	8002ca0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	4798      	blx	r3
 8002c70:	e016      	b.n	8002ca0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d107      	bne.n	8002c90 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f022 0208 	bic.w	r2, r2, #8
 8002c8e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d003      	beq.n	8002ca0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ca4:	2220      	movs	r2, #32
 8002ca6:	409a      	lsls	r2, r3
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	4013      	ands	r3, r2
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 808f 	beq.w	8002dd0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0310 	and.w	r3, r3, #16
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	f000 8087 	beq.w	8002dd0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cc6:	2220      	movs	r2, #32
 8002cc8:	409a      	lsls	r2, r3
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b05      	cmp	r3, #5
 8002cd8:	d136      	bne.n	8002d48 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f022 0216 	bic.w	r2, r2, #22
 8002ce8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	695a      	ldr	r2, [r3, #20]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002cf8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d103      	bne.n	8002d0a <HAL_DMA_IRQHandler+0x1da>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d007      	beq.n	8002d1a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f022 0208 	bic.w	r2, r2, #8
 8002d18:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d1e:	223f      	movs	r2, #63	@ 0x3f
 8002d20:	409a      	lsls	r2, r3
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d07e      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	4798      	blx	r3
        }
        return;
 8002d46:	e079      	b.n	8002e3c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d01d      	beq.n	8002d92 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d10d      	bne.n	8002d80 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d031      	beq.n	8002dd0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	4798      	blx	r3
 8002d74:	e02c      	b.n	8002dd0 <HAL_DMA_IRQHandler+0x2a0>
 8002d76:	bf00      	nop
 8002d78:	20000000 	.word	0x20000000
 8002d7c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d023      	beq.n	8002dd0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	4798      	blx	r3
 8002d90:	e01e      	b.n	8002dd0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d10f      	bne.n	8002dc0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f022 0210 	bic.w	r2, r2, #16
 8002dae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d003      	beq.n	8002dd0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d032      	beq.n	8002e3e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ddc:	f003 0301 	and.w	r3, r3, #1
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d022      	beq.n	8002e2a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2205      	movs	r2, #5
 8002de8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f022 0201 	bic.w	r2, r2, #1
 8002dfa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	3301      	adds	r3, #1
 8002e00:	60bb      	str	r3, [r7, #8]
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d307      	bcc.n	8002e18 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d1f2      	bne.n	8002dfc <HAL_DMA_IRQHandler+0x2cc>
 8002e16:	e000      	b.n	8002e1a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002e18:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d005      	beq.n	8002e3e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	4798      	blx	r3
 8002e3a:	e000      	b.n	8002e3e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002e3c:	bf00      	nop
    }
  }
}
 8002e3e:	3718      	adds	r7, #24
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	3b10      	subs	r3, #16
 8002e54:	4a14      	ldr	r2, [pc, #80]	@ (8002ea8 <DMA_CalcBaseAndBitshift+0x64>)
 8002e56:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5a:	091b      	lsrs	r3, r3, #4
 8002e5c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e5e:	4a13      	ldr	r2, [pc, #76]	@ (8002eac <DMA_CalcBaseAndBitshift+0x68>)
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	4413      	add	r3, r2
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	461a      	mov	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2b03      	cmp	r3, #3
 8002e70:	d909      	bls.n	8002e86 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002e7a:	f023 0303 	bic.w	r3, r3, #3
 8002e7e:	1d1a      	adds	r2, r3, #4
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e84:	e007      	b.n	8002e96 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002e8e:	f023 0303 	bic.w	r3, r3, #3
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3714      	adds	r7, #20
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	aaaaaaab 	.word	0xaaaaaaab
 8002eac:	0800af5c 	.word	0x0800af5c

08002eb0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b085      	sub	sp, #20
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	699b      	ldr	r3, [r3, #24]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d11f      	bne.n	8002f0a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	2b03      	cmp	r3, #3
 8002ece:	d856      	bhi.n	8002f7e <DMA_CheckFifoParam+0xce>
 8002ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ed8 <DMA_CheckFifoParam+0x28>)
 8002ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ed6:	bf00      	nop
 8002ed8:	08002ee9 	.word	0x08002ee9
 8002edc:	08002efb 	.word	0x08002efb
 8002ee0:	08002ee9 	.word	0x08002ee9
 8002ee4:	08002f7f 	.word	0x08002f7f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d046      	beq.n	8002f82 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ef8:	e043      	b.n	8002f82 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002efe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f02:	d140      	bne.n	8002f86 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f08:	e03d      	b.n	8002f86 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	699b      	ldr	r3, [r3, #24]
 8002f0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f12:	d121      	bne.n	8002f58 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	2b03      	cmp	r3, #3
 8002f18:	d837      	bhi.n	8002f8a <DMA_CheckFifoParam+0xda>
 8002f1a:	a201      	add	r2, pc, #4	@ (adr r2, 8002f20 <DMA_CheckFifoParam+0x70>)
 8002f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f20:	08002f31 	.word	0x08002f31
 8002f24:	08002f37 	.word	0x08002f37
 8002f28:	08002f31 	.word	0x08002f31
 8002f2c:	08002f49 	.word	0x08002f49
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	73fb      	strb	r3, [r7, #15]
      break;
 8002f34:	e030      	b.n	8002f98 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f3a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d025      	beq.n	8002f8e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f46:	e022      	b.n	8002f8e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f4c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f50:	d11f      	bne.n	8002f92 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f56:	e01c      	b.n	8002f92 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d903      	bls.n	8002f66 <DMA_CheckFifoParam+0xb6>
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	2b03      	cmp	r3, #3
 8002f62:	d003      	beq.n	8002f6c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f64:	e018      	b.n	8002f98 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	73fb      	strb	r3, [r7, #15]
      break;
 8002f6a:	e015      	b.n	8002f98 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d00e      	beq.n	8002f96 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f7c:	e00b      	b.n	8002f96 <DMA_CheckFifoParam+0xe6>
      break;
 8002f7e:	bf00      	nop
 8002f80:	e00a      	b.n	8002f98 <DMA_CheckFifoParam+0xe8>
      break;
 8002f82:	bf00      	nop
 8002f84:	e008      	b.n	8002f98 <DMA_CheckFifoParam+0xe8>
      break;
 8002f86:	bf00      	nop
 8002f88:	e006      	b.n	8002f98 <DMA_CheckFifoParam+0xe8>
      break;
 8002f8a:	bf00      	nop
 8002f8c:	e004      	b.n	8002f98 <DMA_CheckFifoParam+0xe8>
      break;
 8002f8e:	bf00      	nop
 8002f90:	e002      	b.n	8002f98 <DMA_CheckFifoParam+0xe8>
      break;   
 8002f92:	bf00      	nop
 8002f94:	e000      	b.n	8002f98 <DMA_CheckFifoParam+0xe8>
      break;
 8002f96:	bf00      	nop
    }
  } 
  
  return status; 
 8002f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3714      	adds	r7, #20
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop

08002fa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b089      	sub	sp, #36	@ 0x24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	61fb      	str	r3, [r7, #28]
 8002fc2:	e165      	b.n	8003290 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	f040 8154 	bne.w	800328a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f003 0303 	and.w	r3, r3, #3
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d005      	beq.n	8002ffa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d130      	bne.n	800305c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	2203      	movs	r2, #3
 8003006:	fa02 f303 	lsl.w	r3, r2, r3
 800300a:	43db      	mvns	r3, r3
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	4013      	ands	r3, r2
 8003010:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	68da      	ldr	r2, [r3, #12]
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	fa02 f303 	lsl.w	r3, r2, r3
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	4313      	orrs	r3, r2
 8003022:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003030:	2201      	movs	r2, #1
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	43db      	mvns	r3, r3
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	4013      	ands	r3, r2
 800303e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	091b      	lsrs	r3, r3, #4
 8003046:	f003 0201 	and.w	r2, r3, #1
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	4313      	orrs	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f003 0303 	and.w	r3, r3, #3
 8003064:	2b03      	cmp	r3, #3
 8003066:	d017      	beq.n	8003098 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	2203      	movs	r2, #3
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	43db      	mvns	r3, r3
 800307a:	69ba      	ldr	r2, [r7, #24]
 800307c:	4013      	ands	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	fa02 f303 	lsl.w	r3, r2, r3
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	4313      	orrs	r3, r2
 8003090:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f003 0303 	and.w	r3, r3, #3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d123      	bne.n	80030ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	08da      	lsrs	r2, r3, #3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3208      	adds	r2, #8
 80030ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	f003 0307 	and.w	r3, r3, #7
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	220f      	movs	r2, #15
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	43db      	mvns	r3, r3
 80030c2:	69ba      	ldr	r2, [r7, #24]
 80030c4:	4013      	ands	r3, r2
 80030c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	691a      	ldr	r2, [r3, #16]
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	f003 0307 	and.w	r3, r3, #7
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	4313      	orrs	r3, r2
 80030dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	08da      	lsrs	r2, r3, #3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	3208      	adds	r2, #8
 80030e6:	69b9      	ldr	r1, [r7, #24]
 80030e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	2203      	movs	r2, #3
 80030f8:	fa02 f303 	lsl.w	r3, r2, r3
 80030fc:	43db      	mvns	r3, r3
 80030fe:	69ba      	ldr	r2, [r7, #24]
 8003100:	4013      	ands	r3, r2
 8003102:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f003 0203 	and.w	r2, r3, #3
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	fa02 f303 	lsl.w	r3, r2, r3
 8003114:	69ba      	ldr	r2, [r7, #24]
 8003116:	4313      	orrs	r3, r2
 8003118:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	69ba      	ldr	r2, [r7, #24]
 800311e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003128:	2b00      	cmp	r3, #0
 800312a:	f000 80ae 	beq.w	800328a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800312e:	2300      	movs	r3, #0
 8003130:	60fb      	str	r3, [r7, #12]
 8003132:	4b5d      	ldr	r3, [pc, #372]	@ (80032a8 <HAL_GPIO_Init+0x300>)
 8003134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003136:	4a5c      	ldr	r2, [pc, #368]	@ (80032a8 <HAL_GPIO_Init+0x300>)
 8003138:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800313c:	6453      	str	r3, [r2, #68]	@ 0x44
 800313e:	4b5a      	ldr	r3, [pc, #360]	@ (80032a8 <HAL_GPIO_Init+0x300>)
 8003140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003142:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003146:	60fb      	str	r3, [r7, #12]
 8003148:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800314a:	4a58      	ldr	r2, [pc, #352]	@ (80032ac <HAL_GPIO_Init+0x304>)
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	089b      	lsrs	r3, r3, #2
 8003150:	3302      	adds	r3, #2
 8003152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003156:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	f003 0303 	and.w	r3, r3, #3
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	220f      	movs	r2, #15
 8003162:	fa02 f303 	lsl.w	r3, r2, r3
 8003166:	43db      	mvns	r3, r3
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	4013      	ands	r3, r2
 800316c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a4f      	ldr	r2, [pc, #316]	@ (80032b0 <HAL_GPIO_Init+0x308>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d025      	beq.n	80031c2 <HAL_GPIO_Init+0x21a>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a4e      	ldr	r2, [pc, #312]	@ (80032b4 <HAL_GPIO_Init+0x30c>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d01f      	beq.n	80031be <HAL_GPIO_Init+0x216>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a4d      	ldr	r2, [pc, #308]	@ (80032b8 <HAL_GPIO_Init+0x310>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d019      	beq.n	80031ba <HAL_GPIO_Init+0x212>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a4c      	ldr	r2, [pc, #304]	@ (80032bc <HAL_GPIO_Init+0x314>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d013      	beq.n	80031b6 <HAL_GPIO_Init+0x20e>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a4b      	ldr	r2, [pc, #300]	@ (80032c0 <HAL_GPIO_Init+0x318>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d00d      	beq.n	80031b2 <HAL_GPIO_Init+0x20a>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a4a      	ldr	r2, [pc, #296]	@ (80032c4 <HAL_GPIO_Init+0x31c>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d007      	beq.n	80031ae <HAL_GPIO_Init+0x206>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a49      	ldr	r2, [pc, #292]	@ (80032c8 <HAL_GPIO_Init+0x320>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d101      	bne.n	80031aa <HAL_GPIO_Init+0x202>
 80031a6:	2306      	movs	r3, #6
 80031a8:	e00c      	b.n	80031c4 <HAL_GPIO_Init+0x21c>
 80031aa:	2307      	movs	r3, #7
 80031ac:	e00a      	b.n	80031c4 <HAL_GPIO_Init+0x21c>
 80031ae:	2305      	movs	r3, #5
 80031b0:	e008      	b.n	80031c4 <HAL_GPIO_Init+0x21c>
 80031b2:	2304      	movs	r3, #4
 80031b4:	e006      	b.n	80031c4 <HAL_GPIO_Init+0x21c>
 80031b6:	2303      	movs	r3, #3
 80031b8:	e004      	b.n	80031c4 <HAL_GPIO_Init+0x21c>
 80031ba:	2302      	movs	r3, #2
 80031bc:	e002      	b.n	80031c4 <HAL_GPIO_Init+0x21c>
 80031be:	2301      	movs	r3, #1
 80031c0:	e000      	b.n	80031c4 <HAL_GPIO_Init+0x21c>
 80031c2:	2300      	movs	r3, #0
 80031c4:	69fa      	ldr	r2, [r7, #28]
 80031c6:	f002 0203 	and.w	r2, r2, #3
 80031ca:	0092      	lsls	r2, r2, #2
 80031cc:	4093      	lsls	r3, r2
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031d4:	4935      	ldr	r1, [pc, #212]	@ (80032ac <HAL_GPIO_Init+0x304>)
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	089b      	lsrs	r3, r3, #2
 80031da:	3302      	adds	r3, #2
 80031dc:	69ba      	ldr	r2, [r7, #24]
 80031de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031e2:	4b3a      	ldr	r3, [pc, #232]	@ (80032cc <HAL_GPIO_Init+0x324>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	43db      	mvns	r3, r3
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	4013      	ands	r3, r2
 80031f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d003      	beq.n	8003206 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80031fe:	69ba      	ldr	r2, [r7, #24]
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	4313      	orrs	r3, r2
 8003204:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003206:	4a31      	ldr	r2, [pc, #196]	@ (80032cc <HAL_GPIO_Init+0x324>)
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800320c:	4b2f      	ldr	r3, [pc, #188]	@ (80032cc <HAL_GPIO_Init+0x324>)
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	43db      	mvns	r3, r3
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	4013      	ands	r3, r2
 800321a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003224:	2b00      	cmp	r3, #0
 8003226:	d003      	beq.n	8003230 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	4313      	orrs	r3, r2
 800322e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003230:	4a26      	ldr	r2, [pc, #152]	@ (80032cc <HAL_GPIO_Init+0x324>)
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003236:	4b25      	ldr	r3, [pc, #148]	@ (80032cc <HAL_GPIO_Init+0x324>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	43db      	mvns	r3, r3
 8003240:	69ba      	ldr	r2, [r7, #24]
 8003242:	4013      	ands	r3, r2
 8003244:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d003      	beq.n	800325a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003252:	69ba      	ldr	r2, [r7, #24]
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	4313      	orrs	r3, r2
 8003258:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800325a:	4a1c      	ldr	r2, [pc, #112]	@ (80032cc <HAL_GPIO_Init+0x324>)
 800325c:	69bb      	ldr	r3, [r7, #24]
 800325e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003260:	4b1a      	ldr	r3, [pc, #104]	@ (80032cc <HAL_GPIO_Init+0x324>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	43db      	mvns	r3, r3
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	4013      	ands	r3, r2
 800326e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	4313      	orrs	r3, r2
 8003282:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003284:	4a11      	ldr	r2, [pc, #68]	@ (80032cc <HAL_GPIO_Init+0x324>)
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	3301      	adds	r3, #1
 800328e:	61fb      	str	r3, [r7, #28]
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	2b0f      	cmp	r3, #15
 8003294:	f67f ae96 	bls.w	8002fc4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003298:	bf00      	nop
 800329a:	bf00      	nop
 800329c:	3724      	adds	r7, #36	@ 0x24
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	40023800 	.word	0x40023800
 80032ac:	40013800 	.word	0x40013800
 80032b0:	40020000 	.word	0x40020000
 80032b4:	40020400 	.word	0x40020400
 80032b8:	40020800 	.word	0x40020800
 80032bc:	40020c00 	.word	0x40020c00
 80032c0:	40021000 	.word	0x40021000
 80032c4:	40021400 	.word	0x40021400
 80032c8:	40021800 	.word	0x40021800
 80032cc:	40013c00 	.word	0x40013c00

080032d0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b087      	sub	sp, #28
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032da:	2300      	movs	r3, #0
 80032dc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80032de:	2300      	movs	r3, #0
 80032e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80032e2:	2300      	movs	r3, #0
 80032e4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032e6:	2300      	movs	r3, #0
 80032e8:	617b      	str	r3, [r7, #20]
 80032ea:	e0c7      	b.n	800347c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032ec:	2201      	movs	r2, #1
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	fa02 f303 	lsl.w	r3, r2, r3
 80032f4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80032f6:	683a      	ldr	r2, [r7, #0]
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	4013      	ands	r3, r2
 80032fc:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80032fe:	68fa      	ldr	r2, [r7, #12]
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	429a      	cmp	r2, r3
 8003304:	f040 80b7 	bne.w	8003476 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003308:	4a62      	ldr	r2, [pc, #392]	@ (8003494 <HAL_GPIO_DeInit+0x1c4>)
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	089b      	lsrs	r3, r3, #2
 800330e:	3302      	adds	r3, #2
 8003310:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003314:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	f003 0303 	and.w	r3, r3, #3
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	220f      	movs	r2, #15
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	68ba      	ldr	r2, [r7, #8]
 8003326:	4013      	ands	r3, r2
 8003328:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a5a      	ldr	r2, [pc, #360]	@ (8003498 <HAL_GPIO_DeInit+0x1c8>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d025      	beq.n	800337e <HAL_GPIO_DeInit+0xae>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a59      	ldr	r2, [pc, #356]	@ (800349c <HAL_GPIO_DeInit+0x1cc>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d01f      	beq.n	800337a <HAL_GPIO_DeInit+0xaa>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a58      	ldr	r2, [pc, #352]	@ (80034a0 <HAL_GPIO_DeInit+0x1d0>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d019      	beq.n	8003376 <HAL_GPIO_DeInit+0xa6>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a57      	ldr	r2, [pc, #348]	@ (80034a4 <HAL_GPIO_DeInit+0x1d4>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d013      	beq.n	8003372 <HAL_GPIO_DeInit+0xa2>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a56      	ldr	r2, [pc, #344]	@ (80034a8 <HAL_GPIO_DeInit+0x1d8>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d00d      	beq.n	800336e <HAL_GPIO_DeInit+0x9e>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a55      	ldr	r2, [pc, #340]	@ (80034ac <HAL_GPIO_DeInit+0x1dc>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d007      	beq.n	800336a <HAL_GPIO_DeInit+0x9a>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a54      	ldr	r2, [pc, #336]	@ (80034b0 <HAL_GPIO_DeInit+0x1e0>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d101      	bne.n	8003366 <HAL_GPIO_DeInit+0x96>
 8003362:	2306      	movs	r3, #6
 8003364:	e00c      	b.n	8003380 <HAL_GPIO_DeInit+0xb0>
 8003366:	2307      	movs	r3, #7
 8003368:	e00a      	b.n	8003380 <HAL_GPIO_DeInit+0xb0>
 800336a:	2305      	movs	r3, #5
 800336c:	e008      	b.n	8003380 <HAL_GPIO_DeInit+0xb0>
 800336e:	2304      	movs	r3, #4
 8003370:	e006      	b.n	8003380 <HAL_GPIO_DeInit+0xb0>
 8003372:	2303      	movs	r3, #3
 8003374:	e004      	b.n	8003380 <HAL_GPIO_DeInit+0xb0>
 8003376:	2302      	movs	r3, #2
 8003378:	e002      	b.n	8003380 <HAL_GPIO_DeInit+0xb0>
 800337a:	2301      	movs	r3, #1
 800337c:	e000      	b.n	8003380 <HAL_GPIO_DeInit+0xb0>
 800337e:	2300      	movs	r3, #0
 8003380:	697a      	ldr	r2, [r7, #20]
 8003382:	f002 0203 	and.w	r2, r2, #3
 8003386:	0092      	lsls	r2, r2, #2
 8003388:	4093      	lsls	r3, r2
 800338a:	68ba      	ldr	r2, [r7, #8]
 800338c:	429a      	cmp	r2, r3
 800338e:	d132      	bne.n	80033f6 <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003390:	4b48      	ldr	r3, [pc, #288]	@ (80034b4 <HAL_GPIO_DeInit+0x1e4>)
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	43db      	mvns	r3, r3
 8003398:	4946      	ldr	r1, [pc, #280]	@ (80034b4 <HAL_GPIO_DeInit+0x1e4>)
 800339a:	4013      	ands	r3, r2
 800339c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800339e:	4b45      	ldr	r3, [pc, #276]	@ (80034b4 <HAL_GPIO_DeInit+0x1e4>)
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	43db      	mvns	r3, r3
 80033a6:	4943      	ldr	r1, [pc, #268]	@ (80034b4 <HAL_GPIO_DeInit+0x1e4>)
 80033a8:	4013      	ands	r3, r2
 80033aa:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80033ac:	4b41      	ldr	r3, [pc, #260]	@ (80034b4 <HAL_GPIO_DeInit+0x1e4>)
 80033ae:	68da      	ldr	r2, [r3, #12]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	43db      	mvns	r3, r3
 80033b4:	493f      	ldr	r1, [pc, #252]	@ (80034b4 <HAL_GPIO_DeInit+0x1e4>)
 80033b6:	4013      	ands	r3, r2
 80033b8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80033ba:	4b3e      	ldr	r3, [pc, #248]	@ (80034b4 <HAL_GPIO_DeInit+0x1e4>)
 80033bc:	689a      	ldr	r2, [r3, #8]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	43db      	mvns	r3, r3
 80033c2:	493c      	ldr	r1, [pc, #240]	@ (80034b4 <HAL_GPIO_DeInit+0x1e4>)
 80033c4:	4013      	ands	r3, r2
 80033c6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	f003 0303 	and.w	r3, r3, #3
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	220f      	movs	r2, #15
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80033d8:	4a2e      	ldr	r2, [pc, #184]	@ (8003494 <HAL_GPIO_DeInit+0x1c4>)
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	089b      	lsrs	r3, r3, #2
 80033de:	3302      	adds	r3, #2
 80033e0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	43da      	mvns	r2, r3
 80033e8:	482a      	ldr	r0, [pc, #168]	@ (8003494 <HAL_GPIO_DeInit+0x1c4>)
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	089b      	lsrs	r3, r3, #2
 80033ee:	400a      	ands	r2, r1
 80033f0:	3302      	adds	r3, #2
 80033f2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	2103      	movs	r1, #3
 8003400:	fa01 f303 	lsl.w	r3, r1, r3
 8003404:	43db      	mvns	r3, r3
 8003406:	401a      	ands	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	08da      	lsrs	r2, r3, #3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	3208      	adds	r2, #8
 8003414:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	f003 0307 	and.w	r3, r3, #7
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	220f      	movs	r2, #15
 8003422:	fa02 f303 	lsl.w	r3, r2, r3
 8003426:	43db      	mvns	r3, r3
 8003428:	697a      	ldr	r2, [r7, #20]
 800342a:	08d2      	lsrs	r2, r2, #3
 800342c:	4019      	ands	r1, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	3208      	adds	r2, #8
 8003432:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	68da      	ldr	r2, [r3, #12]
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	005b      	lsls	r3, r3, #1
 800343e:	2103      	movs	r1, #3
 8003440:	fa01 f303 	lsl.w	r3, r1, r3
 8003444:	43db      	mvns	r3, r3
 8003446:	401a      	ands	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	685a      	ldr	r2, [r3, #4]
 8003450:	2101      	movs	r1, #1
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	fa01 f303 	lsl.w	r3, r1, r3
 8003458:	43db      	mvns	r3, r3
 800345a:	401a      	ands	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689a      	ldr	r2, [r3, #8]
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	005b      	lsls	r3, r3, #1
 8003468:	2103      	movs	r1, #3
 800346a:	fa01 f303 	lsl.w	r3, r1, r3
 800346e:	43db      	mvns	r3, r3
 8003470:	401a      	ands	r2, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	3301      	adds	r3, #1
 800347a:	617b      	str	r3, [r7, #20]
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	2b0f      	cmp	r3, #15
 8003480:	f67f af34 	bls.w	80032ec <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003484:	bf00      	nop
 8003486:	bf00      	nop
 8003488:	371c      	adds	r7, #28
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	40013800 	.word	0x40013800
 8003498:	40020000 	.word	0x40020000
 800349c:	40020400 	.word	0x40020400
 80034a0:	40020800 	.word	0x40020800
 80034a4:	40020c00 	.word	0x40020c00
 80034a8:	40021000 	.word	0x40021000
 80034ac:	40021400 	.word	0x40021400
 80034b0:	40021800 	.word	0x40021800
 80034b4:	40013c00 	.word	0x40013c00

080034b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	460b      	mov	r3, r1
 80034c2:	807b      	strh	r3, [r7, #2]
 80034c4:	4613      	mov	r3, r2
 80034c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034c8:	787b      	ldrb	r3, [r7, #1]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034ce:	887a      	ldrh	r2, [r7, #2]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034d4:	e003      	b.n	80034de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034d6:	887b      	ldrh	r3, [r7, #2]
 80034d8:	041a      	lsls	r2, r3, #16
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	619a      	str	r2, [r3, #24]
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
	...

080034ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d101      	bne.n	80034fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e12b      	b.n	8003756 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003504:	b2db      	uxtb	r3, r3
 8003506:	2b00      	cmp	r3, #0
 8003508:	d106      	bne.n	8003518 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f7fe fd40 	bl	8001f98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2224      	movs	r2, #36	@ 0x24
 800351c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 0201 	bic.w	r2, r2, #1
 800352e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800353e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800354e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003550:	f001 f912 	bl	8004778 <HAL_RCC_GetPCLK1Freq>
 8003554:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	4a81      	ldr	r2, [pc, #516]	@ (8003760 <HAL_I2C_Init+0x274>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d807      	bhi.n	8003570 <HAL_I2C_Init+0x84>
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	4a80      	ldr	r2, [pc, #512]	@ (8003764 <HAL_I2C_Init+0x278>)
 8003564:	4293      	cmp	r3, r2
 8003566:	bf94      	ite	ls
 8003568:	2301      	movls	r3, #1
 800356a:	2300      	movhi	r3, #0
 800356c:	b2db      	uxtb	r3, r3
 800356e:	e006      	b.n	800357e <HAL_I2C_Init+0x92>
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	4a7d      	ldr	r2, [pc, #500]	@ (8003768 <HAL_I2C_Init+0x27c>)
 8003574:	4293      	cmp	r3, r2
 8003576:	bf94      	ite	ls
 8003578:	2301      	movls	r3, #1
 800357a:	2300      	movhi	r3, #0
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e0e7      	b.n	8003756 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	4a78      	ldr	r2, [pc, #480]	@ (800376c <HAL_I2C_Init+0x280>)
 800358a:	fba2 2303 	umull	r2, r3, r2, r3
 800358e:	0c9b      	lsrs	r3, r3, #18
 8003590:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68ba      	ldr	r2, [r7, #8]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	6a1b      	ldr	r3, [r3, #32]
 80035ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	4a6a      	ldr	r2, [pc, #424]	@ (8003760 <HAL_I2C_Init+0x274>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d802      	bhi.n	80035c0 <HAL_I2C_Init+0xd4>
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	3301      	adds	r3, #1
 80035be:	e009      	b.n	80035d4 <HAL_I2C_Init+0xe8>
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80035c6:	fb02 f303 	mul.w	r3, r2, r3
 80035ca:	4a69      	ldr	r2, [pc, #420]	@ (8003770 <HAL_I2C_Init+0x284>)
 80035cc:	fba2 2303 	umull	r2, r3, r2, r3
 80035d0:	099b      	lsrs	r3, r3, #6
 80035d2:	3301      	adds	r3, #1
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	6812      	ldr	r2, [r2, #0]
 80035d8:	430b      	orrs	r3, r1
 80035da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	69db      	ldr	r3, [r3, #28]
 80035e2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80035e6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	495c      	ldr	r1, [pc, #368]	@ (8003760 <HAL_I2C_Init+0x274>)
 80035f0:	428b      	cmp	r3, r1
 80035f2:	d819      	bhi.n	8003628 <HAL_I2C_Init+0x13c>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	1e59      	subs	r1, r3, #1
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	005b      	lsls	r3, r3, #1
 80035fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8003602:	1c59      	adds	r1, r3, #1
 8003604:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003608:	400b      	ands	r3, r1
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00a      	beq.n	8003624 <HAL_I2C_Init+0x138>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	1e59      	subs	r1, r3, #1
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	005b      	lsls	r3, r3, #1
 8003618:	fbb1 f3f3 	udiv	r3, r1, r3
 800361c:	3301      	adds	r3, #1
 800361e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003622:	e051      	b.n	80036c8 <HAL_I2C_Init+0x1dc>
 8003624:	2304      	movs	r3, #4
 8003626:	e04f      	b.n	80036c8 <HAL_I2C_Init+0x1dc>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d111      	bne.n	8003654 <HAL_I2C_Init+0x168>
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	1e58      	subs	r0, r3, #1
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6859      	ldr	r1, [r3, #4]
 8003638:	460b      	mov	r3, r1
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	440b      	add	r3, r1
 800363e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003642:	3301      	adds	r3, #1
 8003644:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003648:	2b00      	cmp	r3, #0
 800364a:	bf0c      	ite	eq
 800364c:	2301      	moveq	r3, #1
 800364e:	2300      	movne	r3, #0
 8003650:	b2db      	uxtb	r3, r3
 8003652:	e012      	b.n	800367a <HAL_I2C_Init+0x18e>
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	1e58      	subs	r0, r3, #1
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6859      	ldr	r1, [r3, #4]
 800365c:	460b      	mov	r3, r1
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	440b      	add	r3, r1
 8003662:	0099      	lsls	r1, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	fbb0 f3f3 	udiv	r3, r0, r3
 800366a:	3301      	adds	r3, #1
 800366c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003670:	2b00      	cmp	r3, #0
 8003672:	bf0c      	ite	eq
 8003674:	2301      	moveq	r3, #1
 8003676:	2300      	movne	r3, #0
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <HAL_I2C_Init+0x196>
 800367e:	2301      	movs	r3, #1
 8003680:	e022      	b.n	80036c8 <HAL_I2C_Init+0x1dc>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d10e      	bne.n	80036a8 <HAL_I2C_Init+0x1bc>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	1e58      	subs	r0, r3, #1
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6859      	ldr	r1, [r3, #4]
 8003692:	460b      	mov	r3, r1
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	440b      	add	r3, r1
 8003698:	fbb0 f3f3 	udiv	r3, r0, r3
 800369c:	3301      	adds	r3, #1
 800369e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036a6:	e00f      	b.n	80036c8 <HAL_I2C_Init+0x1dc>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	1e58      	subs	r0, r3, #1
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6859      	ldr	r1, [r3, #4]
 80036b0:	460b      	mov	r3, r1
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	440b      	add	r3, r1
 80036b6:	0099      	lsls	r1, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80036be:	3301      	adds	r3, #1
 80036c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80036c8:	6879      	ldr	r1, [r7, #4]
 80036ca:	6809      	ldr	r1, [r1, #0]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	69da      	ldr	r2, [r3, #28]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	431a      	orrs	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	430a      	orrs	r2, r1
 80036ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80036f6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	6911      	ldr	r1, [r2, #16]
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	68d2      	ldr	r2, [r2, #12]
 8003702:	4311      	orrs	r1, r2
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	6812      	ldr	r2, [r2, #0]
 8003708:	430b      	orrs	r3, r1
 800370a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	695a      	ldr	r2, [r3, #20]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	699b      	ldr	r3, [r3, #24]
 800371e:	431a      	orrs	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	430a      	orrs	r2, r1
 8003726:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f042 0201 	orr.w	r2, r2, #1
 8003736:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2220      	movs	r2, #32
 8003742:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3710      	adds	r7, #16
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	000186a0 	.word	0x000186a0
 8003764:	001e847f 	.word	0x001e847f
 8003768:	003d08ff 	.word	0x003d08ff
 800376c:	431bde83 	.word	0x431bde83
 8003770:	10624dd3 	.word	0x10624dd3

08003774 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d101      	bne.n	8003786 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e021      	b.n	80037ca <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2224      	movs	r2, #36	@ 0x24
 800378a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 0201 	bic.w	r2, r2, #1
 800379c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f7fe fca8 	bl	80020f4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2200      	movs	r2, #0
 80037a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3708      	adds	r7, #8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
	...

080037d4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b088      	sub	sp, #32
 80037d8:	af02      	add	r7, sp, #8
 80037da:	60f8      	str	r0, [r7, #12]
 80037dc:	4608      	mov	r0, r1
 80037de:	4611      	mov	r1, r2
 80037e0:	461a      	mov	r2, r3
 80037e2:	4603      	mov	r3, r0
 80037e4:	817b      	strh	r3, [r7, #10]
 80037e6:	460b      	mov	r3, r1
 80037e8:	813b      	strh	r3, [r7, #8]
 80037ea:	4613      	mov	r3, r2
 80037ec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037ee:	f7fe ff51 	bl	8002694 <HAL_GetTick>
 80037f2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b20      	cmp	r3, #32
 80037fe:	f040 80d9 	bne.w	80039b4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	9300      	str	r3, [sp, #0]
 8003806:	2319      	movs	r3, #25
 8003808:	2201      	movs	r2, #1
 800380a:	496d      	ldr	r1, [pc, #436]	@ (80039c0 <HAL_I2C_Mem_Write+0x1ec>)
 800380c:	68f8      	ldr	r0, [r7, #12]
 800380e:	f000 fc8b 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d001      	beq.n	800381c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003818:	2302      	movs	r3, #2
 800381a:	e0cc      	b.n	80039b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003822:	2b01      	cmp	r3, #1
 8003824:	d101      	bne.n	800382a <HAL_I2C_Mem_Write+0x56>
 8003826:	2302      	movs	r3, #2
 8003828:	e0c5      	b.n	80039b6 <HAL_I2C_Mem_Write+0x1e2>
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2201      	movs	r2, #1
 800382e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0301 	and.w	r3, r3, #1
 800383c:	2b01      	cmp	r3, #1
 800383e:	d007      	beq.n	8003850 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f042 0201 	orr.w	r2, r2, #1
 800384e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800385e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2221      	movs	r2, #33	@ 0x21
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2240      	movs	r2, #64	@ 0x40
 800386c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2200      	movs	r2, #0
 8003874:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6a3a      	ldr	r2, [r7, #32]
 800387a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003880:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003886:	b29a      	uxth	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	4a4d      	ldr	r2, [pc, #308]	@ (80039c4 <HAL_I2C_Mem_Write+0x1f0>)
 8003890:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003892:	88f8      	ldrh	r0, [r7, #6]
 8003894:	893a      	ldrh	r2, [r7, #8]
 8003896:	8979      	ldrh	r1, [r7, #10]
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	9301      	str	r3, [sp, #4]
 800389c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	4603      	mov	r3, r0
 80038a2:	68f8      	ldr	r0, [r7, #12]
 80038a4:	f000 fac2 	bl	8003e2c <I2C_RequestMemoryWrite>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d052      	beq.n	8003954 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e081      	b.n	80039b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f000 fd50 	bl	800435c <I2C_WaitOnTXEFlagUntilTimeout>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00d      	beq.n	80038de <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c6:	2b04      	cmp	r3, #4
 80038c8:	d107      	bne.n	80038da <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e06b      	b.n	80039b6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e2:	781a      	ldrb	r2, [r3, #0]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ee:	1c5a      	adds	r2, r3, #1
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038f8:	3b01      	subs	r3, #1
 80038fa:	b29a      	uxth	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003904:	b29b      	uxth	r3, r3
 8003906:	3b01      	subs	r3, #1
 8003908:	b29a      	uxth	r2, r3
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	695b      	ldr	r3, [r3, #20]
 8003914:	f003 0304 	and.w	r3, r3, #4
 8003918:	2b04      	cmp	r3, #4
 800391a:	d11b      	bne.n	8003954 <HAL_I2C_Mem_Write+0x180>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003920:	2b00      	cmp	r3, #0
 8003922:	d017      	beq.n	8003954 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003928:	781a      	ldrb	r2, [r3, #0]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003934:	1c5a      	adds	r2, r3, #1
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800393e:	3b01      	subs	r3, #1
 8003940:	b29a      	uxth	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800394a:	b29b      	uxth	r3, r3
 800394c:	3b01      	subs	r3, #1
 800394e:	b29a      	uxth	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003958:	2b00      	cmp	r3, #0
 800395a:	d1aa      	bne.n	80038b2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800395c:	697a      	ldr	r2, [r7, #20]
 800395e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003960:	68f8      	ldr	r0, [r7, #12]
 8003962:	f000 fd43 	bl	80043ec <I2C_WaitOnBTFFlagUntilTimeout>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d00d      	beq.n	8003988 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003970:	2b04      	cmp	r3, #4
 8003972:	d107      	bne.n	8003984 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003982:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e016      	b.n	80039b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003996:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2220      	movs	r2, #32
 800399c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80039b0:	2300      	movs	r3, #0
 80039b2:	e000      	b.n	80039b6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80039b4:	2302      	movs	r3, #2
  }
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3718      	adds	r7, #24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	00100002 	.word	0x00100002
 80039c4:	ffff0000 	.word	0xffff0000

080039c8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b08c      	sub	sp, #48	@ 0x30
 80039cc:	af02      	add	r7, sp, #8
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	4608      	mov	r0, r1
 80039d2:	4611      	mov	r1, r2
 80039d4:	461a      	mov	r2, r3
 80039d6:	4603      	mov	r3, r0
 80039d8:	817b      	strh	r3, [r7, #10]
 80039da:	460b      	mov	r3, r1
 80039dc:	813b      	strh	r3, [r7, #8]
 80039de:	4613      	mov	r3, r2
 80039e0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039e2:	f7fe fe57 	bl	8002694 <HAL_GetTick>
 80039e6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	2b20      	cmp	r3, #32
 80039f2:	f040 8214 	bne.w	8003e1e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f8:	9300      	str	r3, [sp, #0]
 80039fa:	2319      	movs	r3, #25
 80039fc:	2201      	movs	r2, #1
 80039fe:	497b      	ldr	r1, [pc, #492]	@ (8003bec <HAL_I2C_Mem_Read+0x224>)
 8003a00:	68f8      	ldr	r0, [r7, #12]
 8003a02:	f000 fb91 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d001      	beq.n	8003a10 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003a0c:	2302      	movs	r3, #2
 8003a0e:	e207      	b.n	8003e20 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d101      	bne.n	8003a1e <HAL_I2C_Mem_Read+0x56>
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	e200      	b.n	8003e20 <HAL_I2C_Mem_Read+0x458>
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0301 	and.w	r3, r3, #1
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d007      	beq.n	8003a44 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f042 0201 	orr.w	r2, r2, #1
 8003a42:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a52:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2222      	movs	r2, #34	@ 0x22
 8003a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2240      	movs	r2, #64	@ 0x40
 8003a60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2200      	movs	r2, #0
 8003a68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003a74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	4a5b      	ldr	r2, [pc, #364]	@ (8003bf0 <HAL_I2C_Mem_Read+0x228>)
 8003a84:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a86:	88f8      	ldrh	r0, [r7, #6]
 8003a88:	893a      	ldrh	r2, [r7, #8]
 8003a8a:	8979      	ldrh	r1, [r7, #10]
 8003a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a8e:	9301      	str	r3, [sp, #4]
 8003a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a92:	9300      	str	r3, [sp, #0]
 8003a94:	4603      	mov	r3, r0
 8003a96:	68f8      	ldr	r0, [r7, #12]
 8003a98:	f000 fa5e 	bl	8003f58 <I2C_RequestMemoryRead>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d001      	beq.n	8003aa6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e1bc      	b.n	8003e20 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d113      	bne.n	8003ad6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aae:	2300      	movs	r3, #0
 8003ab0:	623b      	str	r3, [r7, #32]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	695b      	ldr	r3, [r3, #20]
 8003ab8:	623b      	str	r3, [r7, #32]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	699b      	ldr	r3, [r3, #24]
 8003ac0:	623b      	str	r3, [r7, #32]
 8003ac2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ad2:	601a      	str	r2, [r3, #0]
 8003ad4:	e190      	b.n	8003df8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d11b      	bne.n	8003b16 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003aec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aee:	2300      	movs	r3, #0
 8003af0:	61fb      	str	r3, [r7, #28]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	695b      	ldr	r3, [r3, #20]
 8003af8:	61fb      	str	r3, [r7, #28]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	61fb      	str	r3, [r7, #28]
 8003b02:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	e170      	b.n	8003df8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d11b      	bne.n	8003b56 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b2c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b3e:	2300      	movs	r3, #0
 8003b40:	61bb      	str	r3, [r7, #24]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	695b      	ldr	r3, [r3, #20]
 8003b48:	61bb      	str	r3, [r7, #24]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	61bb      	str	r3, [r7, #24]
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	e150      	b.n	8003df8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b56:	2300      	movs	r3, #0
 8003b58:	617b      	str	r3, [r7, #20]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	695b      	ldr	r3, [r3, #20]
 8003b60:	617b      	str	r3, [r7, #20]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	617b      	str	r3, [r7, #20]
 8003b6a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003b6c:	e144      	b.n	8003df8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b72:	2b03      	cmp	r3, #3
 8003b74:	f200 80f1 	bhi.w	8003d5a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d123      	bne.n	8003bc8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b82:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003b84:	68f8      	ldr	r0, [r7, #12]
 8003b86:	f000 fc79 	bl	800447c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e145      	b.n	8003e20 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	691a      	ldr	r2, [r3, #16]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9e:	b2d2      	uxtb	r2, r2
 8003ba0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba6:	1c5a      	adds	r2, r3, #1
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bb0:	3b01      	subs	r3, #1
 8003bb2:	b29a      	uxth	r2, r3
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	b29a      	uxth	r2, r3
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003bc6:	e117      	b.n	8003df8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d14e      	bne.n	8003c6e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd2:	9300      	str	r3, [sp, #0]
 8003bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	4906      	ldr	r1, [pc, #24]	@ (8003bf4 <HAL_I2C_Mem_Read+0x22c>)
 8003bda:	68f8      	ldr	r0, [r7, #12]
 8003bdc:	f000 faa4 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d008      	beq.n	8003bf8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e11a      	b.n	8003e20 <HAL_I2C_Mem_Read+0x458>
 8003bea:	bf00      	nop
 8003bec:	00100002 	.word	0x00100002
 8003bf0:	ffff0000 	.word	0xffff0000
 8003bf4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	691a      	ldr	r2, [r3, #16]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c12:	b2d2      	uxtb	r2, r2
 8003c14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1a:	1c5a      	adds	r2, r3, #1
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c24:	3b01      	subs	r3, #1
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	3b01      	subs	r3, #1
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	691a      	ldr	r2, [r3, #16]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c44:	b2d2      	uxtb	r2, r2
 8003c46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c4c:	1c5a      	adds	r2, r3, #1
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c56:	3b01      	subs	r3, #1
 8003c58:	b29a      	uxth	r2, r3
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	3b01      	subs	r3, #1
 8003c66:	b29a      	uxth	r2, r3
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c6c:	e0c4      	b.n	8003df8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c74:	2200      	movs	r2, #0
 8003c76:	496c      	ldr	r1, [pc, #432]	@ (8003e28 <HAL_I2C_Mem_Read+0x460>)
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f000 fa55 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d001      	beq.n	8003c88 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e0cb      	b.n	8003e20 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	691a      	ldr	r2, [r3, #16]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca2:	b2d2      	uxtb	r2, r2
 8003ca4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003caa:	1c5a      	adds	r2, r3, #1
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	b29a      	uxth	r2, r3
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ccc:	9300      	str	r3, [sp, #0]
 8003cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	4955      	ldr	r1, [pc, #340]	@ (8003e28 <HAL_I2C_Mem_Read+0x460>)
 8003cd4:	68f8      	ldr	r0, [r7, #12]
 8003cd6:	f000 fa27 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d001      	beq.n	8003ce4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e09d      	b.n	8003e20 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cf2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	691a      	ldr	r2, [r3, #16]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfe:	b2d2      	uxtb	r2, r2
 8003d00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d06:	1c5a      	adds	r2, r3, #1
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d10:	3b01      	subs	r3, #1
 8003d12:	b29a      	uxth	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	691a      	ldr	r2, [r3, #16]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d30:	b2d2      	uxtb	r2, r2
 8003d32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d38:	1c5a      	adds	r2, r3, #1
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d42:	3b01      	subs	r3, #1
 8003d44:	b29a      	uxth	r2, r3
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	3b01      	subs	r3, #1
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003d58:	e04e      	b.n	8003df8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d5c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 fb8c 	bl	800447c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e058      	b.n	8003e20 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	691a      	ldr	r2, [r3, #16]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d78:	b2d2      	uxtb	r2, r2
 8003d7a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d80:	1c5a      	adds	r2, r3, #1
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	b29a      	uxth	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	b29a      	uxth	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	f003 0304 	and.w	r3, r3, #4
 8003daa:	2b04      	cmp	r3, #4
 8003dac:	d124      	bne.n	8003df8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	d107      	bne.n	8003dc6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dc4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	691a      	ldr	r2, [r3, #16]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd0:	b2d2      	uxtb	r2, r2
 8003dd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd8:	1c5a      	adds	r2, r3, #1
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de2:	3b01      	subs	r3, #1
 8003de4:	b29a      	uxth	r2, r3
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	3b01      	subs	r3, #1
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	f47f aeb6 	bne.w	8003b6e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2220      	movs	r2, #32
 8003e06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	e000      	b.n	8003e20 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003e1e:	2302      	movs	r3, #2
  }
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3728      	adds	r7, #40	@ 0x28
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	00010004 	.word	0x00010004

08003e2c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b088      	sub	sp, #32
 8003e30:	af02      	add	r7, sp, #8
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	4608      	mov	r0, r1
 8003e36:	4611      	mov	r1, r2
 8003e38:	461a      	mov	r2, r3
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	817b      	strh	r3, [r7, #10]
 8003e3e:	460b      	mov	r3, r1
 8003e40:	813b      	strh	r3, [r7, #8]
 8003e42:	4613      	mov	r3, r2
 8003e44:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e54:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e58:	9300      	str	r3, [sp, #0]
 8003e5a:	6a3b      	ldr	r3, [r7, #32]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e62:	68f8      	ldr	r0, [r7, #12]
 8003e64:	f000 f960 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d00d      	beq.n	8003e8a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e7c:	d103      	bne.n	8003e86 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e84:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	e05f      	b.n	8003f4a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e8a:	897b      	ldrh	r3, [r7, #10]
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	461a      	mov	r2, r3
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003e98:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9c:	6a3a      	ldr	r2, [r7, #32]
 8003e9e:	492d      	ldr	r1, [pc, #180]	@ (8003f54 <I2C_RequestMemoryWrite+0x128>)
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f000 f9bb 	bl	800421c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d001      	beq.n	8003eb0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e04c      	b.n	8003f4a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	617b      	str	r3, [r7, #20]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	695b      	ldr	r3, [r3, #20]
 8003eba:	617b      	str	r3, [r7, #20]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	617b      	str	r3, [r7, #20]
 8003ec4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ec6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ec8:	6a39      	ldr	r1, [r7, #32]
 8003eca:	68f8      	ldr	r0, [r7, #12]
 8003ecc:	f000 fa46 	bl	800435c <I2C_WaitOnTXEFlagUntilTimeout>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00d      	beq.n	8003ef2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eda:	2b04      	cmp	r3, #4
 8003edc:	d107      	bne.n	8003eee <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003eec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e02b      	b.n	8003f4a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ef2:	88fb      	ldrh	r3, [r7, #6]
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d105      	bne.n	8003f04 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ef8:	893b      	ldrh	r3, [r7, #8]
 8003efa:	b2da      	uxtb	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	611a      	str	r2, [r3, #16]
 8003f02:	e021      	b.n	8003f48 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f04:	893b      	ldrh	r3, [r7, #8]
 8003f06:	0a1b      	lsrs	r3, r3, #8
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	b2da      	uxtb	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f14:	6a39      	ldr	r1, [r7, #32]
 8003f16:	68f8      	ldr	r0, [r7, #12]
 8003f18:	f000 fa20 	bl	800435c <I2C_WaitOnTXEFlagUntilTimeout>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d00d      	beq.n	8003f3e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f26:	2b04      	cmp	r3, #4
 8003f28:	d107      	bne.n	8003f3a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f38:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e005      	b.n	8003f4a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f3e:	893b      	ldrh	r3, [r7, #8]
 8003f40:	b2da      	uxtb	r2, r3
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3718      	adds	r7, #24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	00010002 	.word	0x00010002

08003f58 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b088      	sub	sp, #32
 8003f5c:	af02      	add	r7, sp, #8
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	4608      	mov	r0, r1
 8003f62:	4611      	mov	r1, r2
 8003f64:	461a      	mov	r2, r3
 8003f66:	4603      	mov	r3, r0
 8003f68:	817b      	strh	r3, [r7, #10]
 8003f6a:	460b      	mov	r3, r1
 8003f6c:	813b      	strh	r3, [r7, #8]
 8003f6e:	4613      	mov	r3, r2
 8003f70:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003f80:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f90:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f94:	9300      	str	r3, [sp, #0]
 8003f96:	6a3b      	ldr	r3, [r7, #32]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f9e:	68f8      	ldr	r0, [r7, #12]
 8003fa0:	f000 f8c2 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00d      	beq.n	8003fc6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fb8:	d103      	bne.n	8003fc2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fc0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	e0aa      	b.n	800411c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003fc6:	897b      	ldrh	r3, [r7, #10]
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	461a      	mov	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003fd4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd8:	6a3a      	ldr	r2, [r7, #32]
 8003fda:	4952      	ldr	r1, [pc, #328]	@ (8004124 <I2C_RequestMemoryRead+0x1cc>)
 8003fdc:	68f8      	ldr	r0, [r7, #12]
 8003fde:	f000 f91d 	bl	800421c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d001      	beq.n	8003fec <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e097      	b.n	800411c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fec:	2300      	movs	r3, #0
 8003fee:	617b      	str	r3, [r7, #20]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	617b      	str	r3, [r7, #20]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	699b      	ldr	r3, [r3, #24]
 8003ffe:	617b      	str	r3, [r7, #20]
 8004000:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004002:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004004:	6a39      	ldr	r1, [r7, #32]
 8004006:	68f8      	ldr	r0, [r7, #12]
 8004008:	f000 f9a8 	bl	800435c <I2C_WaitOnTXEFlagUntilTimeout>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d00d      	beq.n	800402e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004016:	2b04      	cmp	r3, #4
 8004018:	d107      	bne.n	800402a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004028:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e076      	b.n	800411c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800402e:	88fb      	ldrh	r3, [r7, #6]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d105      	bne.n	8004040 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004034:	893b      	ldrh	r3, [r7, #8]
 8004036:	b2da      	uxtb	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	611a      	str	r2, [r3, #16]
 800403e:	e021      	b.n	8004084 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004040:	893b      	ldrh	r3, [r7, #8]
 8004042:	0a1b      	lsrs	r3, r3, #8
 8004044:	b29b      	uxth	r3, r3
 8004046:	b2da      	uxtb	r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800404e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004050:	6a39      	ldr	r1, [r7, #32]
 8004052:	68f8      	ldr	r0, [r7, #12]
 8004054:	f000 f982 	bl	800435c <I2C_WaitOnTXEFlagUntilTimeout>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d00d      	beq.n	800407a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004062:	2b04      	cmp	r3, #4
 8004064:	d107      	bne.n	8004076 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004074:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e050      	b.n	800411c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800407a:	893b      	ldrh	r3, [r7, #8]
 800407c:	b2da      	uxtb	r2, r3
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004084:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004086:	6a39      	ldr	r1, [r7, #32]
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f000 f967 	bl	800435c <I2C_WaitOnTXEFlagUntilTimeout>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d00d      	beq.n	80040b0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004098:	2b04      	cmp	r3, #4
 800409a:	d107      	bne.n	80040ac <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040aa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	e035      	b.n	800411c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040be:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c2:	9300      	str	r3, [sp, #0]
 80040c4:	6a3b      	ldr	r3, [r7, #32]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040cc:	68f8      	ldr	r0, [r7, #12]
 80040ce:	f000 f82b 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00d      	beq.n	80040f4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040e6:	d103      	bne.n	80040f0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040ee:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80040f0:	2303      	movs	r3, #3
 80040f2:	e013      	b.n	800411c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80040f4:	897b      	ldrh	r3, [r7, #10]
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	f043 0301 	orr.w	r3, r3, #1
 80040fc:	b2da      	uxtb	r2, r3
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004106:	6a3a      	ldr	r2, [r7, #32]
 8004108:	4906      	ldr	r1, [pc, #24]	@ (8004124 <I2C_RequestMemoryRead+0x1cc>)
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f000 f886 	bl	800421c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e000      	b.n	800411c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800411a:	2300      	movs	r3, #0
}
 800411c:	4618      	mov	r0, r3
 800411e:	3718      	adds	r7, #24
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}
 8004124:	00010002 	.word	0x00010002

08004128 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	603b      	str	r3, [r7, #0]
 8004134:	4613      	mov	r3, r2
 8004136:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004138:	e048      	b.n	80041cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004140:	d044      	beq.n	80041cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004142:	f7fe faa7 	bl	8002694 <HAL_GetTick>
 8004146:	4602      	mov	r2, r0
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	683a      	ldr	r2, [r7, #0]
 800414e:	429a      	cmp	r2, r3
 8004150:	d302      	bcc.n	8004158 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d139      	bne.n	80041cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	0c1b      	lsrs	r3, r3, #16
 800415c:	b2db      	uxtb	r3, r3
 800415e:	2b01      	cmp	r3, #1
 8004160:	d10d      	bne.n	800417e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	695b      	ldr	r3, [r3, #20]
 8004168:	43da      	mvns	r2, r3
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	4013      	ands	r3, r2
 800416e:	b29b      	uxth	r3, r3
 8004170:	2b00      	cmp	r3, #0
 8004172:	bf0c      	ite	eq
 8004174:	2301      	moveq	r3, #1
 8004176:	2300      	movne	r3, #0
 8004178:	b2db      	uxtb	r3, r3
 800417a:	461a      	mov	r2, r3
 800417c:	e00c      	b.n	8004198 <I2C_WaitOnFlagUntilTimeout+0x70>
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	699b      	ldr	r3, [r3, #24]
 8004184:	43da      	mvns	r2, r3
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	4013      	ands	r3, r2
 800418a:	b29b      	uxth	r3, r3
 800418c:	2b00      	cmp	r3, #0
 800418e:	bf0c      	ite	eq
 8004190:	2301      	moveq	r3, #1
 8004192:	2300      	movne	r3, #0
 8004194:	b2db      	uxtb	r3, r3
 8004196:	461a      	mov	r2, r3
 8004198:	79fb      	ldrb	r3, [r7, #7]
 800419a:	429a      	cmp	r2, r3
 800419c:	d116      	bne.n	80041cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2220      	movs	r2, #32
 80041a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b8:	f043 0220 	orr.w	r2, r3, #32
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e023      	b.n	8004214 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	0c1b      	lsrs	r3, r3, #16
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d10d      	bne.n	80041f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	695b      	ldr	r3, [r3, #20]
 80041dc:	43da      	mvns	r2, r3
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	4013      	ands	r3, r2
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	bf0c      	ite	eq
 80041e8:	2301      	moveq	r3, #1
 80041ea:	2300      	movne	r3, #0
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	461a      	mov	r2, r3
 80041f0:	e00c      	b.n	800420c <I2C_WaitOnFlagUntilTimeout+0xe4>
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	43da      	mvns	r2, r3
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	4013      	ands	r3, r2
 80041fe:	b29b      	uxth	r3, r3
 8004200:	2b00      	cmp	r3, #0
 8004202:	bf0c      	ite	eq
 8004204:	2301      	moveq	r3, #1
 8004206:	2300      	movne	r3, #0
 8004208:	b2db      	uxtb	r3, r3
 800420a:	461a      	mov	r2, r3
 800420c:	79fb      	ldrb	r3, [r7, #7]
 800420e:	429a      	cmp	r2, r3
 8004210:	d093      	beq.n	800413a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004212:	2300      	movs	r3, #0
}
 8004214:	4618      	mov	r0, r3
 8004216:	3710      	adds	r7, #16
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
 8004228:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800422a:	e071      	b.n	8004310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	695b      	ldr	r3, [r3, #20]
 8004232:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004236:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800423a:	d123      	bne.n	8004284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800424a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004254:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2220      	movs	r2, #32
 8004260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004270:	f043 0204 	orr.w	r2, r3, #4
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e067      	b.n	8004354 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800428a:	d041      	beq.n	8004310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800428c:	f7fe fa02 	bl	8002694 <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	429a      	cmp	r2, r3
 800429a:	d302      	bcc.n	80042a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d136      	bne.n	8004310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	0c1b      	lsrs	r3, r3, #16
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d10c      	bne.n	80042c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	695b      	ldr	r3, [r3, #20]
 80042b2:	43da      	mvns	r2, r3
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	4013      	ands	r3, r2
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	bf14      	ite	ne
 80042be:	2301      	movne	r3, #1
 80042c0:	2300      	moveq	r3, #0
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	e00b      	b.n	80042de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	699b      	ldr	r3, [r3, #24]
 80042cc:	43da      	mvns	r2, r3
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	4013      	ands	r3, r2
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	bf14      	ite	ne
 80042d8:	2301      	movne	r3, #1
 80042da:	2300      	moveq	r3, #0
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d016      	beq.n	8004310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2200      	movs	r2, #0
 80042e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2220      	movs	r2, #32
 80042ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2200      	movs	r2, #0
 80042f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fc:	f043 0220 	orr.w	r2, r3, #32
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2200      	movs	r2, #0
 8004308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e021      	b.n	8004354 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	0c1b      	lsrs	r3, r3, #16
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b01      	cmp	r3, #1
 8004318:	d10c      	bne.n	8004334 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	695b      	ldr	r3, [r3, #20]
 8004320:	43da      	mvns	r2, r3
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	4013      	ands	r3, r2
 8004326:	b29b      	uxth	r3, r3
 8004328:	2b00      	cmp	r3, #0
 800432a:	bf14      	ite	ne
 800432c:	2301      	movne	r3, #1
 800432e:	2300      	moveq	r3, #0
 8004330:	b2db      	uxtb	r3, r3
 8004332:	e00b      	b.n	800434c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	43da      	mvns	r2, r3
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	4013      	ands	r3, r2
 8004340:	b29b      	uxth	r3, r3
 8004342:	2b00      	cmp	r3, #0
 8004344:	bf14      	ite	ne
 8004346:	2301      	movne	r3, #1
 8004348:	2300      	moveq	r3, #0
 800434a:	b2db      	uxtb	r3, r3
 800434c:	2b00      	cmp	r3, #0
 800434e:	f47f af6d 	bne.w	800422c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004352:	2300      	movs	r3, #0
}
 8004354:	4618      	mov	r0, r3
 8004356:	3710      	adds	r7, #16
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}

0800435c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004368:	e034      	b.n	80043d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f000 f8e3 	bl	8004536 <I2C_IsAcknowledgeFailed>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e034      	b.n	80043e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004380:	d028      	beq.n	80043d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004382:	f7fe f987 	bl	8002694 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	68ba      	ldr	r2, [r7, #8]
 800438e:	429a      	cmp	r2, r3
 8004390:	d302      	bcc.n	8004398 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d11d      	bne.n	80043d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043a2:	2b80      	cmp	r3, #128	@ 0x80
 80043a4:	d016      	beq.n	80043d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2220      	movs	r2, #32
 80043b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c0:	f043 0220 	orr.w	r2, r3, #32
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e007      	b.n	80043e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	695b      	ldr	r3, [r3, #20]
 80043da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043de:	2b80      	cmp	r3, #128	@ 0x80
 80043e0:	d1c3      	bne.n	800436a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3710      	adds	r7, #16
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043f8:	e034      	b.n	8004464 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043fa:	68f8      	ldr	r0, [r7, #12]
 80043fc:	f000 f89b 	bl	8004536 <I2C_IsAcknowledgeFailed>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d001      	beq.n	800440a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e034      	b.n	8004474 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004410:	d028      	beq.n	8004464 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004412:	f7fe f93f 	bl	8002694 <HAL_GetTick>
 8004416:	4602      	mov	r2, r0
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	68ba      	ldr	r2, [r7, #8]
 800441e:	429a      	cmp	r2, r3
 8004420:	d302      	bcc.n	8004428 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d11d      	bne.n	8004464 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	f003 0304 	and.w	r3, r3, #4
 8004432:	2b04      	cmp	r3, #4
 8004434:	d016      	beq.n	8004464 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2220      	movs	r2, #32
 8004440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004450:	f043 0220 	orr.w	r2, r3, #32
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e007      	b.n	8004474 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	f003 0304 	and.w	r3, r3, #4
 800446e:	2b04      	cmp	r3, #4
 8004470:	d1c3      	bne.n	80043fa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004472:	2300      	movs	r3, #0
}
 8004474:	4618      	mov	r0, r3
 8004476:	3710      	adds	r7, #16
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}

0800447c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	60f8      	str	r0, [r7, #12]
 8004484:	60b9      	str	r1, [r7, #8]
 8004486:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004488:	e049      	b.n	800451e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	695b      	ldr	r3, [r3, #20]
 8004490:	f003 0310 	and.w	r3, r3, #16
 8004494:	2b10      	cmp	r3, #16
 8004496:	d119      	bne.n	80044cc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f06f 0210 	mvn.w	r2, #16
 80044a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2200      	movs	r2, #0
 80044a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2220      	movs	r2, #32
 80044ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e030      	b.n	800452e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044cc:	f7fe f8e2 	bl	8002694 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	68ba      	ldr	r2, [r7, #8]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d302      	bcc.n	80044e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d11d      	bne.n	800451e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	695b      	ldr	r3, [r3, #20]
 80044e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044ec:	2b40      	cmp	r3, #64	@ 0x40
 80044ee:	d016      	beq.n	800451e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2200      	movs	r2, #0
 80044f4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2220      	movs	r2, #32
 80044fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450a:	f043 0220 	orr.w	r2, r3, #32
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2200      	movs	r2, #0
 8004516:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e007      	b.n	800452e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	695b      	ldr	r3, [r3, #20]
 8004524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004528:	2b40      	cmp	r3, #64	@ 0x40
 800452a:	d1ae      	bne.n	800448a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800452c:	2300      	movs	r3, #0
}
 800452e:	4618      	mov	r0, r3
 8004530:	3710      	adds	r7, #16
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}

08004536 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004536:	b480      	push	{r7}
 8004538:	b083      	sub	sp, #12
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004548:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800454c:	d11b      	bne.n	8004586 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004556:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2220      	movs	r2, #32
 8004562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004572:	f043 0204 	orr.w	r2, r3, #4
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e000      	b.n	8004588 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	370c      	adds	r7, #12
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b084      	sub	sp, #16
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d101      	bne.n	80045a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e0cc      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045a8:	4b68      	ldr	r3, [pc, #416]	@ (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 030f 	and.w	r3, r3, #15
 80045b0:	683a      	ldr	r2, [r7, #0]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d90c      	bls.n	80045d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045b6:	4b65      	ldr	r3, [pc, #404]	@ (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80045b8:	683a      	ldr	r2, [r7, #0]
 80045ba:	b2d2      	uxtb	r2, r2
 80045bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045be:	4b63      	ldr	r3, [pc, #396]	@ (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 030f 	and.w	r3, r3, #15
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d001      	beq.n	80045d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e0b8      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0302 	and.w	r3, r3, #2
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d020      	beq.n	800461e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0304 	and.w	r3, r3, #4
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d005      	beq.n	80045f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045e8:	4b59      	ldr	r3, [pc, #356]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	4a58      	ldr	r2, [pc, #352]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 80045ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80045f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0308 	and.w	r3, r3, #8
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d005      	beq.n	800460c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004600:	4b53      	ldr	r3, [pc, #332]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	4a52      	ldr	r2, [pc, #328]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004606:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800460a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800460c:	4b50      	ldr	r3, [pc, #320]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	494d      	ldr	r1, [pc, #308]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 800461a:	4313      	orrs	r3, r2
 800461c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b00      	cmp	r3, #0
 8004628:	d044      	beq.n	80046b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d107      	bne.n	8004642 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004632:	4b47      	ldr	r3, [pc, #284]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d119      	bne.n	8004672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e07f      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	2b02      	cmp	r3, #2
 8004648:	d003      	beq.n	8004652 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800464e:	2b03      	cmp	r3, #3
 8004650:	d107      	bne.n	8004662 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004652:	4b3f      	ldr	r3, [pc, #252]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d109      	bne.n	8004672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e06f      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004662:	4b3b      	ldr	r3, [pc, #236]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e067      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004672:	4b37      	ldr	r3, [pc, #220]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	f023 0203 	bic.w	r2, r3, #3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	4934      	ldr	r1, [pc, #208]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004680:	4313      	orrs	r3, r2
 8004682:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004684:	f7fe f806 	bl	8002694 <HAL_GetTick>
 8004688:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800468a:	e00a      	b.n	80046a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800468c:	f7fe f802 	bl	8002694 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	f241 3288 	movw	r2, #5000	@ 0x1388
 800469a:	4293      	cmp	r3, r2
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e04f      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046a2:	4b2b      	ldr	r3, [pc, #172]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f003 020c 	and.w	r2, r3, #12
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d1eb      	bne.n	800468c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046b4:	4b25      	ldr	r3, [pc, #148]	@ (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 030f 	and.w	r3, r3, #15
 80046bc:	683a      	ldr	r2, [r7, #0]
 80046be:	429a      	cmp	r2, r3
 80046c0:	d20c      	bcs.n	80046dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046c2:	4b22      	ldr	r3, [pc, #136]	@ (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	b2d2      	uxtb	r2, r2
 80046c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ca:	4b20      	ldr	r3, [pc, #128]	@ (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 030f 	and.w	r3, r3, #15
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d001      	beq.n	80046dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e032      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0304 	and.w	r3, r3, #4
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d008      	beq.n	80046fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046e8:	4b19      	ldr	r3, [pc, #100]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	4916      	ldr	r1, [pc, #88]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0308 	and.w	r3, r3, #8
 8004702:	2b00      	cmp	r3, #0
 8004704:	d009      	beq.n	800471a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004706:	4b12      	ldr	r3, [pc, #72]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	00db      	lsls	r3, r3, #3
 8004714:	490e      	ldr	r1, [pc, #56]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004716:	4313      	orrs	r3, r2
 8004718:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800471a:	f000 f855 	bl	80047c8 <HAL_RCC_GetSysClockFreq>
 800471e:	4602      	mov	r2, r0
 8004720:	4b0b      	ldr	r3, [pc, #44]	@ (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	091b      	lsrs	r3, r3, #4
 8004726:	f003 030f 	and.w	r3, r3, #15
 800472a:	490a      	ldr	r1, [pc, #40]	@ (8004754 <HAL_RCC_ClockConfig+0x1c0>)
 800472c:	5ccb      	ldrb	r3, [r1, r3]
 800472e:	fa22 f303 	lsr.w	r3, r2, r3
 8004732:	4a09      	ldr	r2, [pc, #36]	@ (8004758 <HAL_RCC_ClockConfig+0x1c4>)
 8004734:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004736:	4b09      	ldr	r3, [pc, #36]	@ (800475c <HAL_RCC_ClockConfig+0x1c8>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4618      	mov	r0, r3
 800473c:	f7fd ff66 	bl	800260c <HAL_InitTick>

  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3710      	adds	r7, #16
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	40023c00 	.word	0x40023c00
 8004750:	40023800 	.word	0x40023800
 8004754:	0800af44 	.word	0x0800af44
 8004758:	20000000 	.word	0x20000000
 800475c:	20000004 	.word	0x20000004

08004760 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004760:	b480      	push	{r7}
 8004762:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004764:	4b03      	ldr	r3, [pc, #12]	@ (8004774 <HAL_RCC_GetHCLKFreq+0x14>)
 8004766:	681b      	ldr	r3, [r3, #0]
}
 8004768:	4618      	mov	r0, r3
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	20000000 	.word	0x20000000

08004778 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800477c:	f7ff fff0 	bl	8004760 <HAL_RCC_GetHCLKFreq>
 8004780:	4602      	mov	r2, r0
 8004782:	4b05      	ldr	r3, [pc, #20]	@ (8004798 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	0a9b      	lsrs	r3, r3, #10
 8004788:	f003 0307 	and.w	r3, r3, #7
 800478c:	4903      	ldr	r1, [pc, #12]	@ (800479c <HAL_RCC_GetPCLK1Freq+0x24>)
 800478e:	5ccb      	ldrb	r3, [r1, r3]
 8004790:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004794:	4618      	mov	r0, r3
 8004796:	bd80      	pop	{r7, pc}
 8004798:	40023800 	.word	0x40023800
 800479c:	0800af54 	.word	0x0800af54

080047a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047a4:	f7ff ffdc 	bl	8004760 <HAL_RCC_GetHCLKFreq>
 80047a8:	4602      	mov	r2, r0
 80047aa:	4b05      	ldr	r3, [pc, #20]	@ (80047c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	0b5b      	lsrs	r3, r3, #13
 80047b0:	f003 0307 	and.w	r3, r3, #7
 80047b4:	4903      	ldr	r1, [pc, #12]	@ (80047c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047b6:	5ccb      	ldrb	r3, [r1, r3]
 80047b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047bc:	4618      	mov	r0, r3
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	40023800 	.word	0x40023800
 80047c4:	0800af54 	.word	0x0800af54

080047c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047cc:	b0ae      	sub	sp, #184	@ 0xb8
 80047ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80047d0:	2300      	movs	r3, #0
 80047d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80047d6:	2300      	movs	r3, #0
 80047d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80047dc:	2300      	movs	r3, #0
 80047de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80047e2:	2300      	movs	r3, #0
 80047e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80047e8:	2300      	movs	r3, #0
 80047ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047ee:	4bcb      	ldr	r3, [pc, #812]	@ (8004b1c <HAL_RCC_GetSysClockFreq+0x354>)
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	f003 030c 	and.w	r3, r3, #12
 80047f6:	2b0c      	cmp	r3, #12
 80047f8:	f200 8206 	bhi.w	8004c08 <HAL_RCC_GetSysClockFreq+0x440>
 80047fc:	a201      	add	r2, pc, #4	@ (adr r2, 8004804 <HAL_RCC_GetSysClockFreq+0x3c>)
 80047fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004802:	bf00      	nop
 8004804:	08004839 	.word	0x08004839
 8004808:	08004c09 	.word	0x08004c09
 800480c:	08004c09 	.word	0x08004c09
 8004810:	08004c09 	.word	0x08004c09
 8004814:	08004841 	.word	0x08004841
 8004818:	08004c09 	.word	0x08004c09
 800481c:	08004c09 	.word	0x08004c09
 8004820:	08004c09 	.word	0x08004c09
 8004824:	08004849 	.word	0x08004849
 8004828:	08004c09 	.word	0x08004c09
 800482c:	08004c09 	.word	0x08004c09
 8004830:	08004c09 	.word	0x08004c09
 8004834:	08004a39 	.word	0x08004a39
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004838:	4bb9      	ldr	r3, [pc, #740]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x358>)
 800483a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800483e:	e1e7      	b.n	8004c10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004840:	4bb8      	ldr	r3, [pc, #736]	@ (8004b24 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004842:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004846:	e1e3      	b.n	8004c10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004848:	4bb4      	ldr	r3, [pc, #720]	@ (8004b1c <HAL_RCC_GetSysClockFreq+0x354>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004850:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004854:	4bb1      	ldr	r3, [pc, #708]	@ (8004b1c <HAL_RCC_GetSysClockFreq+0x354>)
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d071      	beq.n	8004944 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004860:	4bae      	ldr	r3, [pc, #696]	@ (8004b1c <HAL_RCC_GetSysClockFreq+0x354>)
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	099b      	lsrs	r3, r3, #6
 8004866:	2200      	movs	r2, #0
 8004868:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800486c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004870:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004874:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004878:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800487c:	2300      	movs	r3, #0
 800487e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004882:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004886:	4622      	mov	r2, r4
 8004888:	462b      	mov	r3, r5
 800488a:	f04f 0000 	mov.w	r0, #0
 800488e:	f04f 0100 	mov.w	r1, #0
 8004892:	0159      	lsls	r1, r3, #5
 8004894:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004898:	0150      	lsls	r0, r2, #5
 800489a:	4602      	mov	r2, r0
 800489c:	460b      	mov	r3, r1
 800489e:	4621      	mov	r1, r4
 80048a0:	1a51      	subs	r1, r2, r1
 80048a2:	6439      	str	r1, [r7, #64]	@ 0x40
 80048a4:	4629      	mov	r1, r5
 80048a6:	eb63 0301 	sbc.w	r3, r3, r1
 80048aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80048ac:	f04f 0200 	mov.w	r2, #0
 80048b0:	f04f 0300 	mov.w	r3, #0
 80048b4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80048b8:	4649      	mov	r1, r9
 80048ba:	018b      	lsls	r3, r1, #6
 80048bc:	4641      	mov	r1, r8
 80048be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048c2:	4641      	mov	r1, r8
 80048c4:	018a      	lsls	r2, r1, #6
 80048c6:	4641      	mov	r1, r8
 80048c8:	1a51      	subs	r1, r2, r1
 80048ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80048cc:	4649      	mov	r1, r9
 80048ce:	eb63 0301 	sbc.w	r3, r3, r1
 80048d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048d4:	f04f 0200 	mov.w	r2, #0
 80048d8:	f04f 0300 	mov.w	r3, #0
 80048dc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80048e0:	4649      	mov	r1, r9
 80048e2:	00cb      	lsls	r3, r1, #3
 80048e4:	4641      	mov	r1, r8
 80048e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048ea:	4641      	mov	r1, r8
 80048ec:	00ca      	lsls	r2, r1, #3
 80048ee:	4610      	mov	r0, r2
 80048f0:	4619      	mov	r1, r3
 80048f2:	4603      	mov	r3, r0
 80048f4:	4622      	mov	r2, r4
 80048f6:	189b      	adds	r3, r3, r2
 80048f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80048fa:	462b      	mov	r3, r5
 80048fc:	460a      	mov	r2, r1
 80048fe:	eb42 0303 	adc.w	r3, r2, r3
 8004902:	637b      	str	r3, [r7, #52]	@ 0x34
 8004904:	f04f 0200 	mov.w	r2, #0
 8004908:	f04f 0300 	mov.w	r3, #0
 800490c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004910:	4629      	mov	r1, r5
 8004912:	024b      	lsls	r3, r1, #9
 8004914:	4621      	mov	r1, r4
 8004916:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800491a:	4621      	mov	r1, r4
 800491c:	024a      	lsls	r2, r1, #9
 800491e:	4610      	mov	r0, r2
 8004920:	4619      	mov	r1, r3
 8004922:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004926:	2200      	movs	r2, #0
 8004928:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800492c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004930:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004934:	f7fc f9c8 	bl	8000cc8 <__aeabi_uldivmod>
 8004938:	4602      	mov	r2, r0
 800493a:	460b      	mov	r3, r1
 800493c:	4613      	mov	r3, r2
 800493e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004942:	e067      	b.n	8004a14 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004944:	4b75      	ldr	r3, [pc, #468]	@ (8004b1c <HAL_RCC_GetSysClockFreq+0x354>)
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	099b      	lsrs	r3, r3, #6
 800494a:	2200      	movs	r2, #0
 800494c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004950:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004954:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004958:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800495c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800495e:	2300      	movs	r3, #0
 8004960:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004962:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004966:	4622      	mov	r2, r4
 8004968:	462b      	mov	r3, r5
 800496a:	f04f 0000 	mov.w	r0, #0
 800496e:	f04f 0100 	mov.w	r1, #0
 8004972:	0159      	lsls	r1, r3, #5
 8004974:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004978:	0150      	lsls	r0, r2, #5
 800497a:	4602      	mov	r2, r0
 800497c:	460b      	mov	r3, r1
 800497e:	4621      	mov	r1, r4
 8004980:	1a51      	subs	r1, r2, r1
 8004982:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004984:	4629      	mov	r1, r5
 8004986:	eb63 0301 	sbc.w	r3, r3, r1
 800498a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800498c:	f04f 0200 	mov.w	r2, #0
 8004990:	f04f 0300 	mov.w	r3, #0
 8004994:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004998:	4649      	mov	r1, r9
 800499a:	018b      	lsls	r3, r1, #6
 800499c:	4641      	mov	r1, r8
 800499e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80049a2:	4641      	mov	r1, r8
 80049a4:	018a      	lsls	r2, r1, #6
 80049a6:	4641      	mov	r1, r8
 80049a8:	ebb2 0a01 	subs.w	sl, r2, r1
 80049ac:	4649      	mov	r1, r9
 80049ae:	eb63 0b01 	sbc.w	fp, r3, r1
 80049b2:	f04f 0200 	mov.w	r2, #0
 80049b6:	f04f 0300 	mov.w	r3, #0
 80049ba:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80049be:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80049c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049c6:	4692      	mov	sl, r2
 80049c8:	469b      	mov	fp, r3
 80049ca:	4623      	mov	r3, r4
 80049cc:	eb1a 0303 	adds.w	r3, sl, r3
 80049d0:	623b      	str	r3, [r7, #32]
 80049d2:	462b      	mov	r3, r5
 80049d4:	eb4b 0303 	adc.w	r3, fp, r3
 80049d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80049da:	f04f 0200 	mov.w	r2, #0
 80049de:	f04f 0300 	mov.w	r3, #0
 80049e2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80049e6:	4629      	mov	r1, r5
 80049e8:	028b      	lsls	r3, r1, #10
 80049ea:	4621      	mov	r1, r4
 80049ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049f0:	4621      	mov	r1, r4
 80049f2:	028a      	lsls	r2, r1, #10
 80049f4:	4610      	mov	r0, r2
 80049f6:	4619      	mov	r1, r3
 80049f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80049fc:	2200      	movs	r2, #0
 80049fe:	673b      	str	r3, [r7, #112]	@ 0x70
 8004a00:	677a      	str	r2, [r7, #116]	@ 0x74
 8004a02:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004a06:	f7fc f95f 	bl	8000cc8 <__aeabi_uldivmod>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	4613      	mov	r3, r2
 8004a10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004a14:	4b41      	ldr	r3, [pc, #260]	@ (8004b1c <HAL_RCC_GetSysClockFreq+0x354>)
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	0c1b      	lsrs	r3, r3, #16
 8004a1a:	f003 0303 	and.w	r3, r3, #3
 8004a1e:	3301      	adds	r3, #1
 8004a20:	005b      	lsls	r3, r3, #1
 8004a22:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004a26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004a2a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004a36:	e0eb      	b.n	8004c10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a38:	4b38      	ldr	r3, [pc, #224]	@ (8004b1c <HAL_RCC_GetSysClockFreq+0x354>)
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a44:	4b35      	ldr	r3, [pc, #212]	@ (8004b1c <HAL_RCC_GetSysClockFreq+0x354>)
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d06b      	beq.n	8004b28 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a50:	4b32      	ldr	r3, [pc, #200]	@ (8004b1c <HAL_RCC_GetSysClockFreq+0x354>)
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	099b      	lsrs	r3, r3, #6
 8004a56:	2200      	movs	r2, #0
 8004a58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004a5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a62:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a64:	2300      	movs	r3, #0
 8004a66:	667b      	str	r3, [r7, #100]	@ 0x64
 8004a68:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004a6c:	4622      	mov	r2, r4
 8004a6e:	462b      	mov	r3, r5
 8004a70:	f04f 0000 	mov.w	r0, #0
 8004a74:	f04f 0100 	mov.w	r1, #0
 8004a78:	0159      	lsls	r1, r3, #5
 8004a7a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a7e:	0150      	lsls	r0, r2, #5
 8004a80:	4602      	mov	r2, r0
 8004a82:	460b      	mov	r3, r1
 8004a84:	4621      	mov	r1, r4
 8004a86:	1a51      	subs	r1, r2, r1
 8004a88:	61b9      	str	r1, [r7, #24]
 8004a8a:	4629      	mov	r1, r5
 8004a8c:	eb63 0301 	sbc.w	r3, r3, r1
 8004a90:	61fb      	str	r3, [r7, #28]
 8004a92:	f04f 0200 	mov.w	r2, #0
 8004a96:	f04f 0300 	mov.w	r3, #0
 8004a9a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004a9e:	4659      	mov	r1, fp
 8004aa0:	018b      	lsls	r3, r1, #6
 8004aa2:	4651      	mov	r1, sl
 8004aa4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004aa8:	4651      	mov	r1, sl
 8004aaa:	018a      	lsls	r2, r1, #6
 8004aac:	4651      	mov	r1, sl
 8004aae:	ebb2 0801 	subs.w	r8, r2, r1
 8004ab2:	4659      	mov	r1, fp
 8004ab4:	eb63 0901 	sbc.w	r9, r3, r1
 8004ab8:	f04f 0200 	mov.w	r2, #0
 8004abc:	f04f 0300 	mov.w	r3, #0
 8004ac0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ac4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ac8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004acc:	4690      	mov	r8, r2
 8004ace:	4699      	mov	r9, r3
 8004ad0:	4623      	mov	r3, r4
 8004ad2:	eb18 0303 	adds.w	r3, r8, r3
 8004ad6:	613b      	str	r3, [r7, #16]
 8004ad8:	462b      	mov	r3, r5
 8004ada:	eb49 0303 	adc.w	r3, r9, r3
 8004ade:	617b      	str	r3, [r7, #20]
 8004ae0:	f04f 0200 	mov.w	r2, #0
 8004ae4:	f04f 0300 	mov.w	r3, #0
 8004ae8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004aec:	4629      	mov	r1, r5
 8004aee:	024b      	lsls	r3, r1, #9
 8004af0:	4621      	mov	r1, r4
 8004af2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004af6:	4621      	mov	r1, r4
 8004af8:	024a      	lsls	r2, r1, #9
 8004afa:	4610      	mov	r0, r2
 8004afc:	4619      	mov	r1, r3
 8004afe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b02:	2200      	movs	r2, #0
 8004b04:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004b06:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004b08:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004b0c:	f7fc f8dc 	bl	8000cc8 <__aeabi_uldivmod>
 8004b10:	4602      	mov	r2, r0
 8004b12:	460b      	mov	r3, r1
 8004b14:	4613      	mov	r3, r2
 8004b16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b1a:	e065      	b.n	8004be8 <HAL_RCC_GetSysClockFreq+0x420>
 8004b1c:	40023800 	.word	0x40023800
 8004b20:	00f42400 	.word	0x00f42400
 8004b24:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b28:	4b3d      	ldr	r3, [pc, #244]	@ (8004c20 <HAL_RCC_GetSysClockFreq+0x458>)
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	099b      	lsrs	r3, r3, #6
 8004b2e:	2200      	movs	r2, #0
 8004b30:	4618      	mov	r0, r3
 8004b32:	4611      	mov	r1, r2
 8004b34:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b38:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b3e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004b42:	4642      	mov	r2, r8
 8004b44:	464b      	mov	r3, r9
 8004b46:	f04f 0000 	mov.w	r0, #0
 8004b4a:	f04f 0100 	mov.w	r1, #0
 8004b4e:	0159      	lsls	r1, r3, #5
 8004b50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b54:	0150      	lsls	r0, r2, #5
 8004b56:	4602      	mov	r2, r0
 8004b58:	460b      	mov	r3, r1
 8004b5a:	4641      	mov	r1, r8
 8004b5c:	1a51      	subs	r1, r2, r1
 8004b5e:	60b9      	str	r1, [r7, #8]
 8004b60:	4649      	mov	r1, r9
 8004b62:	eb63 0301 	sbc.w	r3, r3, r1
 8004b66:	60fb      	str	r3, [r7, #12]
 8004b68:	f04f 0200 	mov.w	r2, #0
 8004b6c:	f04f 0300 	mov.w	r3, #0
 8004b70:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004b74:	4659      	mov	r1, fp
 8004b76:	018b      	lsls	r3, r1, #6
 8004b78:	4651      	mov	r1, sl
 8004b7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b7e:	4651      	mov	r1, sl
 8004b80:	018a      	lsls	r2, r1, #6
 8004b82:	4651      	mov	r1, sl
 8004b84:	1a54      	subs	r4, r2, r1
 8004b86:	4659      	mov	r1, fp
 8004b88:	eb63 0501 	sbc.w	r5, r3, r1
 8004b8c:	f04f 0200 	mov.w	r2, #0
 8004b90:	f04f 0300 	mov.w	r3, #0
 8004b94:	00eb      	lsls	r3, r5, #3
 8004b96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b9a:	00e2      	lsls	r2, r4, #3
 8004b9c:	4614      	mov	r4, r2
 8004b9e:	461d      	mov	r5, r3
 8004ba0:	4643      	mov	r3, r8
 8004ba2:	18e3      	adds	r3, r4, r3
 8004ba4:	603b      	str	r3, [r7, #0]
 8004ba6:	464b      	mov	r3, r9
 8004ba8:	eb45 0303 	adc.w	r3, r5, r3
 8004bac:	607b      	str	r3, [r7, #4]
 8004bae:	f04f 0200 	mov.w	r2, #0
 8004bb2:	f04f 0300 	mov.w	r3, #0
 8004bb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004bba:	4629      	mov	r1, r5
 8004bbc:	028b      	lsls	r3, r1, #10
 8004bbe:	4621      	mov	r1, r4
 8004bc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bc4:	4621      	mov	r1, r4
 8004bc6:	028a      	lsls	r2, r1, #10
 8004bc8:	4610      	mov	r0, r2
 8004bca:	4619      	mov	r1, r3
 8004bcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bd4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004bd6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004bda:	f7fc f875 	bl	8000cc8 <__aeabi_uldivmod>
 8004bde:	4602      	mov	r2, r0
 8004be0:	460b      	mov	r3, r1
 8004be2:	4613      	mov	r3, r2
 8004be4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004be8:	4b0d      	ldr	r3, [pc, #52]	@ (8004c20 <HAL_RCC_GetSysClockFreq+0x458>)
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	0f1b      	lsrs	r3, r3, #28
 8004bee:	f003 0307 	and.w	r3, r3, #7
 8004bf2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004bf6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004bfa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004c06:	e003      	b.n	8004c10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c08:	4b06      	ldr	r3, [pc, #24]	@ (8004c24 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004c0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004c0e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	37b8      	adds	r7, #184	@ 0xb8
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c1e:	bf00      	nop
 8004c20:	40023800 	.word	0x40023800
 8004c24:	00f42400 	.word	0x00f42400

08004c28 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d101      	bne.n	8004c3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e28d      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0301 	and.w	r3, r3, #1
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	f000 8083 	beq.w	8004d4e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004c48:	4b94      	ldr	r3, [pc, #592]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	f003 030c 	and.w	r3, r3, #12
 8004c50:	2b04      	cmp	r3, #4
 8004c52:	d019      	beq.n	8004c88 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004c54:	4b91      	ldr	r3, [pc, #580]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f003 030c 	and.w	r3, r3, #12
        || \
 8004c5c:	2b08      	cmp	r3, #8
 8004c5e:	d106      	bne.n	8004c6e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004c60:	4b8e      	ldr	r3, [pc, #568]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c6c:	d00c      	beq.n	8004c88 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c6e:	4b8b      	ldr	r3, [pc, #556]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004c76:	2b0c      	cmp	r3, #12
 8004c78:	d112      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c7a:	4b88      	ldr	r3, [pc, #544]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c86:	d10b      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c88:	4b84      	ldr	r3, [pc, #528]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d05b      	beq.n	8004d4c <HAL_RCC_OscConfig+0x124>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d157      	bne.n	8004d4c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e25a      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ca8:	d106      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x90>
 8004caa:	4b7c      	ldr	r3, [pc, #496]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a7b      	ldr	r2, [pc, #492]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cb4:	6013      	str	r3, [r2, #0]
 8004cb6:	e01d      	b.n	8004cf4 <HAL_RCC_OscConfig+0xcc>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004cc0:	d10c      	bne.n	8004cdc <HAL_RCC_OscConfig+0xb4>
 8004cc2:	4b76      	ldr	r3, [pc, #472]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a75      	ldr	r2, [pc, #468]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004cc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ccc:	6013      	str	r3, [r2, #0]
 8004cce:	4b73      	ldr	r3, [pc, #460]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a72      	ldr	r2, [pc, #456]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004cd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cd8:	6013      	str	r3, [r2, #0]
 8004cda:	e00b      	b.n	8004cf4 <HAL_RCC_OscConfig+0xcc>
 8004cdc:	4b6f      	ldr	r3, [pc, #444]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a6e      	ldr	r2, [pc, #440]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004ce2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ce6:	6013      	str	r3, [r2, #0]
 8004ce8:	4b6c      	ldr	r3, [pc, #432]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a6b      	ldr	r2, [pc, #428]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004cee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d013      	beq.n	8004d24 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cfc:	f7fd fcca 	bl	8002694 <HAL_GetTick>
 8004d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d02:	e008      	b.n	8004d16 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d04:	f7fd fcc6 	bl	8002694 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b64      	cmp	r3, #100	@ 0x64
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e21f      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d16:	4b61      	ldr	r3, [pc, #388]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d0f0      	beq.n	8004d04 <HAL_RCC_OscConfig+0xdc>
 8004d22:	e014      	b.n	8004d4e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d24:	f7fd fcb6 	bl	8002694 <HAL_GetTick>
 8004d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d2a:	e008      	b.n	8004d3e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d2c:	f7fd fcb2 	bl	8002694 <HAL_GetTick>
 8004d30:	4602      	mov	r2, r0
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	2b64      	cmp	r3, #100	@ 0x64
 8004d38:	d901      	bls.n	8004d3e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e20b      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d3e:	4b57      	ldr	r3, [pc, #348]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d1f0      	bne.n	8004d2c <HAL_RCC_OscConfig+0x104>
 8004d4a:	e000      	b.n	8004d4e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0302 	and.w	r3, r3, #2
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d06f      	beq.n	8004e3a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004d5a:	4b50      	ldr	r3, [pc, #320]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	f003 030c 	and.w	r3, r3, #12
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d017      	beq.n	8004d96 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004d66:	4b4d      	ldr	r3, [pc, #308]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	f003 030c 	and.w	r3, r3, #12
        || \
 8004d6e:	2b08      	cmp	r3, #8
 8004d70:	d105      	bne.n	8004d7e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004d72:	4b4a      	ldr	r3, [pc, #296]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00b      	beq.n	8004d96 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d7e:	4b47      	ldr	r3, [pc, #284]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004d86:	2b0c      	cmp	r3, #12
 8004d88:	d11c      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d8a:	4b44      	ldr	r3, [pc, #272]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d116      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d96:	4b41      	ldr	r3, [pc, #260]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0302 	and.w	r3, r3, #2
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d005      	beq.n	8004dae <HAL_RCC_OscConfig+0x186>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d001      	beq.n	8004dae <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e1d3      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dae:	4b3b      	ldr	r3, [pc, #236]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	00db      	lsls	r3, r3, #3
 8004dbc:	4937      	ldr	r1, [pc, #220]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dc2:	e03a      	b.n	8004e3a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d020      	beq.n	8004e0e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004dcc:	4b34      	ldr	r3, [pc, #208]	@ (8004ea0 <HAL_RCC_OscConfig+0x278>)
 8004dce:	2201      	movs	r2, #1
 8004dd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd2:	f7fd fc5f 	bl	8002694 <HAL_GetTick>
 8004dd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dd8:	e008      	b.n	8004dec <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004dda:	f7fd fc5b 	bl	8002694 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d901      	bls.n	8004dec <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004de8:	2303      	movs	r3, #3
 8004dea:	e1b4      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dec:	4b2b      	ldr	r3, [pc, #172]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 0302 	and.w	r3, r3, #2
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d0f0      	beq.n	8004dda <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004df8:	4b28      	ldr	r3, [pc, #160]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	691b      	ldr	r3, [r3, #16]
 8004e04:	00db      	lsls	r3, r3, #3
 8004e06:	4925      	ldr	r1, [pc, #148]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	600b      	str	r3, [r1, #0]
 8004e0c:	e015      	b.n	8004e3a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e0e:	4b24      	ldr	r3, [pc, #144]	@ (8004ea0 <HAL_RCC_OscConfig+0x278>)
 8004e10:	2200      	movs	r2, #0
 8004e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e14:	f7fd fc3e 	bl	8002694 <HAL_GetTick>
 8004e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e1a:	e008      	b.n	8004e2e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e1c:	f7fd fc3a 	bl	8002694 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d901      	bls.n	8004e2e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e193      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e2e:	4b1b      	ldr	r3, [pc, #108]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0302 	and.w	r3, r3, #2
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d1f0      	bne.n	8004e1c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 0308 	and.w	r3, r3, #8
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d036      	beq.n	8004eb4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d016      	beq.n	8004e7c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e4e:	4b15      	ldr	r3, [pc, #84]	@ (8004ea4 <HAL_RCC_OscConfig+0x27c>)
 8004e50:	2201      	movs	r2, #1
 8004e52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e54:	f7fd fc1e 	bl	8002694 <HAL_GetTick>
 8004e58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e5a:	e008      	b.n	8004e6e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e5c:	f7fd fc1a 	bl	8002694 <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d901      	bls.n	8004e6e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e173      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8004e9c <HAL_RCC_OscConfig+0x274>)
 8004e70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e72:	f003 0302 	and.w	r3, r3, #2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d0f0      	beq.n	8004e5c <HAL_RCC_OscConfig+0x234>
 8004e7a:	e01b      	b.n	8004eb4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e7c:	4b09      	ldr	r3, [pc, #36]	@ (8004ea4 <HAL_RCC_OscConfig+0x27c>)
 8004e7e:	2200      	movs	r2, #0
 8004e80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e82:	f7fd fc07 	bl	8002694 <HAL_GetTick>
 8004e86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e88:	e00e      	b.n	8004ea8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e8a:	f7fd fc03 	bl	8002694 <HAL_GetTick>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	1ad3      	subs	r3, r2, r3
 8004e94:	2b02      	cmp	r3, #2
 8004e96:	d907      	bls.n	8004ea8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004e98:	2303      	movs	r3, #3
 8004e9a:	e15c      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
 8004e9c:	40023800 	.word	0x40023800
 8004ea0:	42470000 	.word	0x42470000
 8004ea4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ea8:	4b8a      	ldr	r3, [pc, #552]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004eaa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eac:	f003 0302 	and.w	r3, r3, #2
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d1ea      	bne.n	8004e8a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0304 	and.w	r3, r3, #4
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	f000 8097 	beq.w	8004ff0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ec6:	4b83      	ldr	r3, [pc, #524]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d10f      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	60bb      	str	r3, [r7, #8]
 8004ed6:	4b7f      	ldr	r3, [pc, #508]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eda:	4a7e      	ldr	r2, [pc, #504]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004edc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ee0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ee2:	4b7c      	ldr	r3, [pc, #496]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eea:	60bb      	str	r3, [r7, #8]
 8004eec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ef2:	4b79      	ldr	r3, [pc, #484]	@ (80050d8 <HAL_RCC_OscConfig+0x4b0>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d118      	bne.n	8004f30 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004efe:	4b76      	ldr	r3, [pc, #472]	@ (80050d8 <HAL_RCC_OscConfig+0x4b0>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a75      	ldr	r2, [pc, #468]	@ (80050d8 <HAL_RCC_OscConfig+0x4b0>)
 8004f04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f0a:	f7fd fbc3 	bl	8002694 <HAL_GetTick>
 8004f0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f10:	e008      	b.n	8004f24 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f12:	f7fd fbbf 	bl	8002694 <HAL_GetTick>
 8004f16:	4602      	mov	r2, r0
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	1ad3      	subs	r3, r2, r3
 8004f1c:	2b02      	cmp	r3, #2
 8004f1e:	d901      	bls.n	8004f24 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004f20:	2303      	movs	r3, #3
 8004f22:	e118      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f24:	4b6c      	ldr	r3, [pc, #432]	@ (80050d8 <HAL_RCC_OscConfig+0x4b0>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d0f0      	beq.n	8004f12 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d106      	bne.n	8004f46 <HAL_RCC_OscConfig+0x31e>
 8004f38:	4b66      	ldr	r3, [pc, #408]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004f3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f3c:	4a65      	ldr	r2, [pc, #404]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004f3e:	f043 0301 	orr.w	r3, r3, #1
 8004f42:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f44:	e01c      	b.n	8004f80 <HAL_RCC_OscConfig+0x358>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	2b05      	cmp	r3, #5
 8004f4c:	d10c      	bne.n	8004f68 <HAL_RCC_OscConfig+0x340>
 8004f4e:	4b61      	ldr	r3, [pc, #388]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004f50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f52:	4a60      	ldr	r2, [pc, #384]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004f54:	f043 0304 	orr.w	r3, r3, #4
 8004f58:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f5a:	4b5e      	ldr	r3, [pc, #376]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004f5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f5e:	4a5d      	ldr	r2, [pc, #372]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004f60:	f043 0301 	orr.w	r3, r3, #1
 8004f64:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f66:	e00b      	b.n	8004f80 <HAL_RCC_OscConfig+0x358>
 8004f68:	4b5a      	ldr	r3, [pc, #360]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004f6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f6c:	4a59      	ldr	r2, [pc, #356]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004f6e:	f023 0301 	bic.w	r3, r3, #1
 8004f72:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f74:	4b57      	ldr	r3, [pc, #348]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004f76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f78:	4a56      	ldr	r2, [pc, #344]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004f7a:	f023 0304 	bic.w	r3, r3, #4
 8004f7e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d015      	beq.n	8004fb4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f88:	f7fd fb84 	bl	8002694 <HAL_GetTick>
 8004f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f8e:	e00a      	b.n	8004fa6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f90:	f7fd fb80 	bl	8002694 <HAL_GetTick>
 8004f94:	4602      	mov	r2, r0
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d901      	bls.n	8004fa6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e0d7      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fa6:	4b4b      	ldr	r3, [pc, #300]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004faa:	f003 0302 	and.w	r3, r3, #2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d0ee      	beq.n	8004f90 <HAL_RCC_OscConfig+0x368>
 8004fb2:	e014      	b.n	8004fde <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fb4:	f7fd fb6e 	bl	8002694 <HAL_GetTick>
 8004fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fba:	e00a      	b.n	8004fd2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fbc:	f7fd fb6a 	bl	8002694 <HAL_GetTick>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d901      	bls.n	8004fd2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e0c1      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fd2:	4b40      	ldr	r3, [pc, #256]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fd6:	f003 0302 	and.w	r3, r3, #2
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d1ee      	bne.n	8004fbc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004fde:	7dfb      	ldrb	r3, [r7, #23]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d105      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fe4:	4b3b      	ldr	r3, [pc, #236]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe8:	4a3a      	ldr	r2, [pc, #232]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004fea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	699b      	ldr	r3, [r3, #24]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	f000 80ad 	beq.w	8005154 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ffa:	4b36      	ldr	r3, [pc, #216]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	f003 030c 	and.w	r3, r3, #12
 8005002:	2b08      	cmp	r3, #8
 8005004:	d060      	beq.n	80050c8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	2b02      	cmp	r3, #2
 800500c:	d145      	bne.n	800509a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800500e:	4b33      	ldr	r3, [pc, #204]	@ (80050dc <HAL_RCC_OscConfig+0x4b4>)
 8005010:	2200      	movs	r2, #0
 8005012:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005014:	f7fd fb3e 	bl	8002694 <HAL_GetTick>
 8005018:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800501a:	e008      	b.n	800502e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800501c:	f7fd fb3a 	bl	8002694 <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	2b02      	cmp	r3, #2
 8005028:	d901      	bls.n	800502e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	e093      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800502e:	4b29      	ldr	r3, [pc, #164]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d1f0      	bne.n	800501c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	69da      	ldr	r2, [r3, #28]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a1b      	ldr	r3, [r3, #32]
 8005042:	431a      	orrs	r2, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005048:	019b      	lsls	r3, r3, #6
 800504a:	431a      	orrs	r2, r3
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005050:	085b      	lsrs	r3, r3, #1
 8005052:	3b01      	subs	r3, #1
 8005054:	041b      	lsls	r3, r3, #16
 8005056:	431a      	orrs	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800505c:	061b      	lsls	r3, r3, #24
 800505e:	431a      	orrs	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005064:	071b      	lsls	r3, r3, #28
 8005066:	491b      	ldr	r1, [pc, #108]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 8005068:	4313      	orrs	r3, r2
 800506a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800506c:	4b1b      	ldr	r3, [pc, #108]	@ (80050dc <HAL_RCC_OscConfig+0x4b4>)
 800506e:	2201      	movs	r2, #1
 8005070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005072:	f7fd fb0f 	bl	8002694 <HAL_GetTick>
 8005076:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005078:	e008      	b.n	800508c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800507a:	f7fd fb0b 	bl	8002694 <HAL_GetTick>
 800507e:	4602      	mov	r2, r0
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	1ad3      	subs	r3, r2, r3
 8005084:	2b02      	cmp	r3, #2
 8005086:	d901      	bls.n	800508c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005088:	2303      	movs	r3, #3
 800508a:	e064      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800508c:	4b11      	ldr	r3, [pc, #68]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d0f0      	beq.n	800507a <HAL_RCC_OscConfig+0x452>
 8005098:	e05c      	b.n	8005154 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800509a:	4b10      	ldr	r3, [pc, #64]	@ (80050dc <HAL_RCC_OscConfig+0x4b4>)
 800509c:	2200      	movs	r2, #0
 800509e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a0:	f7fd faf8 	bl	8002694 <HAL_GetTick>
 80050a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050a6:	e008      	b.n	80050ba <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050a8:	f7fd faf4 	bl	8002694 <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e04d      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050ba:	4b06      	ldr	r3, [pc, #24]	@ (80050d4 <HAL_RCC_OscConfig+0x4ac>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1f0      	bne.n	80050a8 <HAL_RCC_OscConfig+0x480>
 80050c6:	e045      	b.n	8005154 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	699b      	ldr	r3, [r3, #24]
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d107      	bne.n	80050e0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	e040      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
 80050d4:	40023800 	.word	0x40023800
 80050d8:	40007000 	.word	0x40007000
 80050dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80050e0:	4b1f      	ldr	r3, [pc, #124]	@ (8005160 <HAL_RCC_OscConfig+0x538>)
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d030      	beq.n	8005150 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d129      	bne.n	8005150 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005106:	429a      	cmp	r2, r3
 8005108:	d122      	bne.n	8005150 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005110:	4013      	ands	r3, r2
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005116:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005118:	4293      	cmp	r3, r2
 800511a:	d119      	bne.n	8005150 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005126:	085b      	lsrs	r3, r3, #1
 8005128:	3b01      	subs	r3, #1
 800512a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800512c:	429a      	cmp	r2, r3
 800512e:	d10f      	bne.n	8005150 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800513a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800513c:	429a      	cmp	r2, r3
 800513e:	d107      	bne.n	8005150 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800514a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800514c:	429a      	cmp	r2, r3
 800514e:	d001      	beq.n	8005154 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e000      	b.n	8005156 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	3718      	adds	r7, #24
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	40023800 	.word	0x40023800

08005164 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b082      	sub	sp, #8
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d101      	bne.n	8005176 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e07b      	b.n	800526e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517a:	2b00      	cmp	r3, #0
 800517c:	d108      	bne.n	8005190 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005186:	d009      	beq.n	800519c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2200      	movs	r2, #0
 800518c:	61da      	str	r2, [r3, #28]
 800518e:	e005      	b.n	800519c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2200      	movs	r2, #0
 8005194:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d106      	bne.n	80051bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f7fc ffca 	bl	8002150 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2202      	movs	r2, #2
 80051c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80051e4:	431a      	orrs	r2, r3
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051ee:	431a      	orrs	r2, r3
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	691b      	ldr	r3, [r3, #16]
 80051f4:	f003 0302 	and.w	r3, r3, #2
 80051f8:	431a      	orrs	r2, r3
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	695b      	ldr	r3, [r3, #20]
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	431a      	orrs	r2, r3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800520c:	431a      	orrs	r2, r3
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	69db      	ldr	r3, [r3, #28]
 8005212:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005216:	431a      	orrs	r2, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6a1b      	ldr	r3, [r3, #32]
 800521c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005220:	ea42 0103 	orr.w	r1, r2, r3
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005228:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	430a      	orrs	r2, r1
 8005232:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	699b      	ldr	r3, [r3, #24]
 8005238:	0c1b      	lsrs	r3, r3, #16
 800523a:	f003 0104 	and.w	r1, r3, #4
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005242:	f003 0210 	and.w	r2, r3, #16
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	430a      	orrs	r2, r1
 800524c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	69da      	ldr	r2, [r3, #28]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800525c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2201      	movs	r2, #1
 8005268:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800526c:	2300      	movs	r3, #0
}
 800526e:	4618      	mov	r0, r3
 8005270:	3708      	adds	r7, #8
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}

08005276 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005276:	b580      	push	{r7, lr}
 8005278:	b088      	sub	sp, #32
 800527a:	af00      	add	r7, sp, #0
 800527c:	60f8      	str	r0, [r7, #12]
 800527e:	60b9      	str	r1, [r7, #8]
 8005280:	603b      	str	r3, [r7, #0]
 8005282:	4613      	mov	r3, r2
 8005284:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005286:	f7fd fa05 	bl	8002694 <HAL_GetTick>
 800528a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800528c:	88fb      	ldrh	r3, [r7, #6]
 800528e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005296:	b2db      	uxtb	r3, r3
 8005298:	2b01      	cmp	r3, #1
 800529a:	d001      	beq.n	80052a0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800529c:	2302      	movs	r3, #2
 800529e:	e12a      	b.n	80054f6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d002      	beq.n	80052ac <HAL_SPI_Transmit+0x36>
 80052a6:	88fb      	ldrh	r3, [r7, #6]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d101      	bne.n	80052b0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e122      	b.n	80054f6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d101      	bne.n	80052be <HAL_SPI_Transmit+0x48>
 80052ba:	2302      	movs	r3, #2
 80052bc:	e11b      	b.n	80054f6 <HAL_SPI_Transmit+0x280>
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2203      	movs	r2, #3
 80052ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	68ba      	ldr	r2, [r7, #8]
 80052d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	88fa      	ldrh	r2, [r7, #6]
 80052de:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	88fa      	ldrh	r2, [r7, #6]
 80052e4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2200      	movs	r2, #0
 80052ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2200      	movs	r2, #0
 80052f0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2200      	movs	r2, #0
 80052f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2200      	movs	r2, #0
 8005302:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800530c:	d10f      	bne.n	800532e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800531c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800532c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005338:	2b40      	cmp	r3, #64	@ 0x40
 800533a:	d007      	beq.n	800534c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800534a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005354:	d152      	bne.n	80053fc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d002      	beq.n	8005364 <HAL_SPI_Transmit+0xee>
 800535e:	8b7b      	ldrh	r3, [r7, #26]
 8005360:	2b01      	cmp	r3, #1
 8005362:	d145      	bne.n	80053f0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005368:	881a      	ldrh	r2, [r3, #0]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005374:	1c9a      	adds	r2, r3, #2
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800537e:	b29b      	uxth	r3, r3
 8005380:	3b01      	subs	r3, #1
 8005382:	b29a      	uxth	r2, r3
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005388:	e032      	b.n	80053f0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	f003 0302 	and.w	r3, r3, #2
 8005394:	2b02      	cmp	r3, #2
 8005396:	d112      	bne.n	80053be <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800539c:	881a      	ldrh	r2, [r3, #0]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053a8:	1c9a      	adds	r2, r3, #2
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	3b01      	subs	r3, #1
 80053b6:	b29a      	uxth	r2, r3
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	86da      	strh	r2, [r3, #54]	@ 0x36
 80053bc:	e018      	b.n	80053f0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053be:	f7fd f969 	bl	8002694 <HAL_GetTick>
 80053c2:	4602      	mov	r2, r0
 80053c4:	69fb      	ldr	r3, [r7, #28]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	683a      	ldr	r2, [r7, #0]
 80053ca:	429a      	cmp	r2, r3
 80053cc:	d803      	bhi.n	80053d6 <HAL_SPI_Transmit+0x160>
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053d4:	d102      	bne.n	80053dc <HAL_SPI_Transmit+0x166>
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d109      	bne.n	80053f0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2201      	movs	r2, #1
 80053e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e082      	b.n	80054f6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d1c7      	bne.n	800538a <HAL_SPI_Transmit+0x114>
 80053fa:	e053      	b.n	80054a4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d002      	beq.n	800540a <HAL_SPI_Transmit+0x194>
 8005404:	8b7b      	ldrh	r3, [r7, #26]
 8005406:	2b01      	cmp	r3, #1
 8005408:	d147      	bne.n	800549a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	330c      	adds	r3, #12
 8005414:	7812      	ldrb	r2, [r2, #0]
 8005416:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800541c:	1c5a      	adds	r2, r3, #1
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005426:	b29b      	uxth	r3, r3
 8005428:	3b01      	subs	r3, #1
 800542a:	b29a      	uxth	r2, r3
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005430:	e033      	b.n	800549a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	f003 0302 	and.w	r3, r3, #2
 800543c:	2b02      	cmp	r3, #2
 800543e:	d113      	bne.n	8005468 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	330c      	adds	r3, #12
 800544a:	7812      	ldrb	r2, [r2, #0]
 800544c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005452:	1c5a      	adds	r2, r3, #1
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800545c:	b29b      	uxth	r3, r3
 800545e:	3b01      	subs	r3, #1
 8005460:	b29a      	uxth	r2, r3
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005466:	e018      	b.n	800549a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005468:	f7fd f914 	bl	8002694 <HAL_GetTick>
 800546c:	4602      	mov	r2, r0
 800546e:	69fb      	ldr	r3, [r7, #28]
 8005470:	1ad3      	subs	r3, r2, r3
 8005472:	683a      	ldr	r2, [r7, #0]
 8005474:	429a      	cmp	r2, r3
 8005476:	d803      	bhi.n	8005480 <HAL_SPI_Transmit+0x20a>
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800547e:	d102      	bne.n	8005486 <HAL_SPI_Transmit+0x210>
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d109      	bne.n	800549a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2201      	movs	r2, #1
 800548a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2200      	movs	r2, #0
 8005492:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005496:	2303      	movs	r3, #3
 8005498:	e02d      	b.n	80054f6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800549e:	b29b      	uxth	r3, r3
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d1c6      	bne.n	8005432 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054a4:	69fa      	ldr	r2, [r7, #28]
 80054a6:	6839      	ldr	r1, [r7, #0]
 80054a8:	68f8      	ldr	r0, [r7, #12]
 80054aa:	f000 fbd9 	bl	8005c60 <SPI_EndRxTxTransaction>
 80054ae:	4603      	mov	r3, r0
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d002      	beq.n	80054ba <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2220      	movs	r2, #32
 80054b8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d10a      	bne.n	80054d8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054c2:	2300      	movs	r3, #0
 80054c4:	617b      	str	r3, [r7, #20]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	617b      	str	r3, [r7, #20]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	617b      	str	r3, [r7, #20]
 80054d6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d001      	beq.n	80054f4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	e000      	b.n	80054f6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80054f4:	2300      	movs	r3, #0
  }
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3720      	adds	r7, #32
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}

080054fe <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054fe:	b580      	push	{r7, lr}
 8005500:	b088      	sub	sp, #32
 8005502:	af02      	add	r7, sp, #8
 8005504:	60f8      	str	r0, [r7, #12]
 8005506:	60b9      	str	r1, [r7, #8]
 8005508:	603b      	str	r3, [r7, #0]
 800550a:	4613      	mov	r3, r2
 800550c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b01      	cmp	r3, #1
 8005518:	d001      	beq.n	800551e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800551a:	2302      	movs	r3, #2
 800551c:	e104      	b.n	8005728 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d002      	beq.n	800552a <HAL_SPI_Receive+0x2c>
 8005524:	88fb      	ldrh	r3, [r7, #6]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d101      	bne.n	800552e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e0fc      	b.n	8005728 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005536:	d112      	bne.n	800555e <HAL_SPI_Receive+0x60>
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d10e      	bne.n	800555e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2204      	movs	r2, #4
 8005544:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005548:	88fa      	ldrh	r2, [r7, #6]
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	9300      	str	r3, [sp, #0]
 800554e:	4613      	mov	r3, r2
 8005550:	68ba      	ldr	r2, [r7, #8]
 8005552:	68b9      	ldr	r1, [r7, #8]
 8005554:	68f8      	ldr	r0, [r7, #12]
 8005556:	f000 f8eb 	bl	8005730 <HAL_SPI_TransmitReceive>
 800555a:	4603      	mov	r3, r0
 800555c:	e0e4      	b.n	8005728 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800555e:	f7fd f899 	bl	8002694 <HAL_GetTick>
 8005562:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800556a:	2b01      	cmp	r3, #1
 800556c:	d101      	bne.n	8005572 <HAL_SPI_Receive+0x74>
 800556e:	2302      	movs	r3, #2
 8005570:	e0da      	b.n	8005728 <HAL_SPI_Receive+0x22a>
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2201      	movs	r2, #1
 8005576:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2204      	movs	r2, #4
 800557e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	68ba      	ldr	r2, [r7, #8]
 800558c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	88fa      	ldrh	r2, [r7, #6]
 8005592:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	88fa      	ldrh	r2, [r7, #6]
 8005598:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2200      	movs	r2, #0
 800559e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2200      	movs	r2, #0
 80055a4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2200      	movs	r2, #0
 80055aa:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055c0:	d10f      	bne.n	80055e2 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055d0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80055e0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055ec:	2b40      	cmp	r3, #64	@ 0x40
 80055ee:	d007      	beq.n	8005600 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055fe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d170      	bne.n	80056ea <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005608:	e035      	b.n	8005676 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	f003 0301 	and.w	r3, r3, #1
 8005614:	2b01      	cmp	r3, #1
 8005616:	d115      	bne.n	8005644 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f103 020c 	add.w	r2, r3, #12
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005624:	7812      	ldrb	r2, [r2, #0]
 8005626:	b2d2      	uxtb	r2, r2
 8005628:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800562e:	1c5a      	adds	r2, r3, #1
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005638:	b29b      	uxth	r3, r3
 800563a:	3b01      	subs	r3, #1
 800563c:	b29a      	uxth	r2, r3
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005642:	e018      	b.n	8005676 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005644:	f7fd f826 	bl	8002694 <HAL_GetTick>
 8005648:	4602      	mov	r2, r0
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	683a      	ldr	r2, [r7, #0]
 8005650:	429a      	cmp	r2, r3
 8005652:	d803      	bhi.n	800565c <HAL_SPI_Receive+0x15e>
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800565a:	d102      	bne.n	8005662 <HAL_SPI_Receive+0x164>
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d109      	bne.n	8005676 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2201      	movs	r2, #1
 8005666:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	e058      	b.n	8005728 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800567a:	b29b      	uxth	r3, r3
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1c4      	bne.n	800560a <HAL_SPI_Receive+0x10c>
 8005680:	e038      	b.n	80056f4 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f003 0301 	and.w	r3, r3, #1
 800568c:	2b01      	cmp	r3, #1
 800568e:	d113      	bne.n	80056b8 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	68da      	ldr	r2, [r3, #12]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800569a:	b292      	uxth	r2, r2
 800569c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056a2:	1c9a      	adds	r2, r3, #2
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	3b01      	subs	r3, #1
 80056b0:	b29a      	uxth	r2, r3
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80056b6:	e018      	b.n	80056ea <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056b8:	f7fc ffec 	bl	8002694 <HAL_GetTick>
 80056bc:	4602      	mov	r2, r0
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	683a      	ldr	r2, [r7, #0]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d803      	bhi.n	80056d0 <HAL_SPI_Receive+0x1d2>
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ce:	d102      	bne.n	80056d6 <HAL_SPI_Receive+0x1d8>
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d109      	bne.n	80056ea <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2201      	movs	r2, #1
 80056da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	e01e      	b.n	8005728 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1c6      	bne.n	8005682 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056f4:	697a      	ldr	r2, [r7, #20]
 80056f6:	6839      	ldr	r1, [r7, #0]
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f000 fa4b 	bl	8005b94 <SPI_EndRxTransaction>
 80056fe:	4603      	mov	r3, r0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d002      	beq.n	800570a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2220      	movs	r2, #32
 8005708:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2201      	movs	r2, #1
 800570e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800571e:	2b00      	cmp	r3, #0
 8005720:	d001      	beq.n	8005726 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e000      	b.n	8005728 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005726:	2300      	movs	r3, #0
  }
}
 8005728:	4618      	mov	r0, r3
 800572a:	3718      	adds	r7, #24
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}

08005730 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b08a      	sub	sp, #40	@ 0x28
 8005734:	af00      	add	r7, sp, #0
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	60b9      	str	r1, [r7, #8]
 800573a:	607a      	str	r2, [r7, #4]
 800573c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800573e:	2301      	movs	r3, #1
 8005740:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005742:	f7fc ffa7 	bl	8002694 <HAL_GetTick>
 8005746:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800574e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005756:	887b      	ldrh	r3, [r7, #2]
 8005758:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800575a:	7ffb      	ldrb	r3, [r7, #31]
 800575c:	2b01      	cmp	r3, #1
 800575e:	d00c      	beq.n	800577a <HAL_SPI_TransmitReceive+0x4a>
 8005760:	69bb      	ldr	r3, [r7, #24]
 8005762:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005766:	d106      	bne.n	8005776 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d102      	bne.n	8005776 <HAL_SPI_TransmitReceive+0x46>
 8005770:	7ffb      	ldrb	r3, [r7, #31]
 8005772:	2b04      	cmp	r3, #4
 8005774:	d001      	beq.n	800577a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005776:	2302      	movs	r3, #2
 8005778:	e17f      	b.n	8005a7a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d005      	beq.n	800578c <HAL_SPI_TransmitReceive+0x5c>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d002      	beq.n	800578c <HAL_SPI_TransmitReceive+0x5c>
 8005786:	887b      	ldrh	r3, [r7, #2]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d101      	bne.n	8005790 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e174      	b.n	8005a7a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005796:	2b01      	cmp	r3, #1
 8005798:	d101      	bne.n	800579e <HAL_SPI_TransmitReceive+0x6e>
 800579a:	2302      	movs	r3, #2
 800579c:	e16d      	b.n	8005a7a <HAL_SPI_TransmitReceive+0x34a>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2201      	movs	r2, #1
 80057a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80057ac:	b2db      	uxtb	r3, r3
 80057ae:	2b04      	cmp	r3, #4
 80057b0:	d003      	beq.n	80057ba <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2205      	movs	r2, #5
 80057b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	887a      	ldrh	r2, [r7, #2]
 80057ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	887a      	ldrh	r2, [r7, #2]
 80057d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	68ba      	ldr	r2, [r7, #8]
 80057d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	887a      	ldrh	r2, [r7, #2]
 80057dc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	887a      	ldrh	r2, [r7, #2]
 80057e2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2200      	movs	r2, #0
 80057e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2200      	movs	r2, #0
 80057ee:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057fa:	2b40      	cmp	r3, #64	@ 0x40
 80057fc:	d007      	beq.n	800580e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800580c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	68db      	ldr	r3, [r3, #12]
 8005812:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005816:	d17e      	bne.n	8005916 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d002      	beq.n	8005826 <HAL_SPI_TransmitReceive+0xf6>
 8005820:	8afb      	ldrh	r3, [r7, #22]
 8005822:	2b01      	cmp	r3, #1
 8005824:	d16c      	bne.n	8005900 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800582a:	881a      	ldrh	r2, [r3, #0]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005836:	1c9a      	adds	r2, r3, #2
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005840:	b29b      	uxth	r3, r3
 8005842:	3b01      	subs	r3, #1
 8005844:	b29a      	uxth	r2, r3
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800584a:	e059      	b.n	8005900 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	f003 0302 	and.w	r3, r3, #2
 8005856:	2b02      	cmp	r3, #2
 8005858:	d11b      	bne.n	8005892 <HAL_SPI_TransmitReceive+0x162>
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800585e:	b29b      	uxth	r3, r3
 8005860:	2b00      	cmp	r3, #0
 8005862:	d016      	beq.n	8005892 <HAL_SPI_TransmitReceive+0x162>
 8005864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005866:	2b01      	cmp	r3, #1
 8005868:	d113      	bne.n	8005892 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800586e:	881a      	ldrh	r2, [r3, #0]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800587a:	1c9a      	adds	r2, r3, #2
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005884:	b29b      	uxth	r3, r3
 8005886:	3b01      	subs	r3, #1
 8005888:	b29a      	uxth	r2, r3
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800588e:	2300      	movs	r3, #0
 8005890:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f003 0301 	and.w	r3, r3, #1
 800589c:	2b01      	cmp	r3, #1
 800589e:	d119      	bne.n	80058d4 <HAL_SPI_TransmitReceive+0x1a4>
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d014      	beq.n	80058d4 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	68da      	ldr	r2, [r3, #12]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b4:	b292      	uxth	r2, r2
 80058b6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058bc:	1c9a      	adds	r2, r3, #2
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	3b01      	subs	r3, #1
 80058ca:	b29a      	uxth	r2, r3
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80058d0:	2301      	movs	r3, #1
 80058d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80058d4:	f7fc fede 	bl	8002694 <HAL_GetTick>
 80058d8:	4602      	mov	r2, r0
 80058da:	6a3b      	ldr	r3, [r7, #32]
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d80d      	bhi.n	8005900 <HAL_SPI_TransmitReceive+0x1d0>
 80058e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ea:	d009      	beq.n	8005900 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e0bc      	b.n	8005a7a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005904:	b29b      	uxth	r3, r3
 8005906:	2b00      	cmp	r3, #0
 8005908:	d1a0      	bne.n	800584c <HAL_SPI_TransmitReceive+0x11c>
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800590e:	b29b      	uxth	r3, r3
 8005910:	2b00      	cmp	r3, #0
 8005912:	d19b      	bne.n	800584c <HAL_SPI_TransmitReceive+0x11c>
 8005914:	e082      	b.n	8005a1c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d002      	beq.n	8005924 <HAL_SPI_TransmitReceive+0x1f4>
 800591e:	8afb      	ldrh	r3, [r7, #22]
 8005920:	2b01      	cmp	r3, #1
 8005922:	d171      	bne.n	8005a08 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	330c      	adds	r3, #12
 800592e:	7812      	ldrb	r2, [r2, #0]
 8005930:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005936:	1c5a      	adds	r2, r3, #1
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005940:	b29b      	uxth	r3, r3
 8005942:	3b01      	subs	r3, #1
 8005944:	b29a      	uxth	r2, r3
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800594a:	e05d      	b.n	8005a08 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	f003 0302 	and.w	r3, r3, #2
 8005956:	2b02      	cmp	r3, #2
 8005958:	d11c      	bne.n	8005994 <HAL_SPI_TransmitReceive+0x264>
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800595e:	b29b      	uxth	r3, r3
 8005960:	2b00      	cmp	r3, #0
 8005962:	d017      	beq.n	8005994 <HAL_SPI_TransmitReceive+0x264>
 8005964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005966:	2b01      	cmp	r3, #1
 8005968:	d114      	bne.n	8005994 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	330c      	adds	r3, #12
 8005974:	7812      	ldrb	r2, [r2, #0]
 8005976:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800597c:	1c5a      	adds	r2, r3, #1
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005986:	b29b      	uxth	r3, r3
 8005988:	3b01      	subs	r3, #1
 800598a:	b29a      	uxth	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005990:	2300      	movs	r3, #0
 8005992:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f003 0301 	and.w	r3, r3, #1
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d119      	bne.n	80059d6 <HAL_SPI_TransmitReceive+0x2a6>
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d014      	beq.n	80059d6 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	68da      	ldr	r2, [r3, #12]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059b6:	b2d2      	uxtb	r2, r2
 80059b8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059be:	1c5a      	adds	r2, r3, #1
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	3b01      	subs	r3, #1
 80059cc:	b29a      	uxth	r2, r3
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059d2:	2301      	movs	r3, #1
 80059d4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80059d6:	f7fc fe5d 	bl	8002694 <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	6a3b      	ldr	r3, [r7, #32]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d803      	bhi.n	80059ee <HAL_SPI_TransmitReceive+0x2be>
 80059e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ec:	d102      	bne.n	80059f4 <HAL_SPI_TransmitReceive+0x2c4>
 80059ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d109      	bne.n	8005a08 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2200      	movs	r2, #0
 8005a00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005a04:	2303      	movs	r3, #3
 8005a06:	e038      	b.n	8005a7a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d19c      	bne.n	800594c <HAL_SPI_TransmitReceive+0x21c>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a16:	b29b      	uxth	r3, r3
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d197      	bne.n	800594c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a1c:	6a3a      	ldr	r2, [r7, #32]
 8005a1e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005a20:	68f8      	ldr	r0, [r7, #12]
 8005a22:	f000 f91d 	bl	8005c60 <SPI_EndRxTxTransaction>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d008      	beq.n	8005a3e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2220      	movs	r2, #32
 8005a30:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2200      	movs	r2, #0
 8005a36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e01d      	b.n	8005a7a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d10a      	bne.n	8005a5c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a46:	2300      	movs	r3, #0
 8005a48:	613b      	str	r3, [r7, #16]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	613b      	str	r3, [r7, #16]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	613b      	str	r3, [r7, #16]
 8005a5a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d001      	beq.n	8005a78 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e000      	b.n	8005a7a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005a78:	2300      	movs	r3, #0
  }
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3728      	adds	r7, #40	@ 0x28
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}
	...

08005a84 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b088      	sub	sp, #32
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	60b9      	str	r1, [r7, #8]
 8005a8e:	603b      	str	r3, [r7, #0]
 8005a90:	4613      	mov	r3, r2
 8005a92:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a94:	f7fc fdfe 	bl	8002694 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a9c:	1a9b      	subs	r3, r3, r2
 8005a9e:	683a      	ldr	r2, [r7, #0]
 8005aa0:	4413      	add	r3, r2
 8005aa2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005aa4:	f7fc fdf6 	bl	8002694 <HAL_GetTick>
 8005aa8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005aaa:	4b39      	ldr	r3, [pc, #228]	@ (8005b90 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	015b      	lsls	r3, r3, #5
 8005ab0:	0d1b      	lsrs	r3, r3, #20
 8005ab2:	69fa      	ldr	r2, [r7, #28]
 8005ab4:	fb02 f303 	mul.w	r3, r2, r3
 8005ab8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005aba:	e055      	b.n	8005b68 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac2:	d051      	beq.n	8005b68 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ac4:	f7fc fde6 	bl	8002694 <HAL_GetTick>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	69fa      	ldr	r2, [r7, #28]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d902      	bls.n	8005ada <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d13d      	bne.n	8005b56 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	685a      	ldr	r2, [r3, #4]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ae8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005af2:	d111      	bne.n	8005b18 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005afc:	d004      	beq.n	8005b08 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b06:	d107      	bne.n	8005b18 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b16:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b20:	d10f      	bne.n	8005b42 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b30:	601a      	str	r2, [r3, #0]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b40:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2201      	movs	r2, #1
 8005b46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e018      	b.n	8005b88 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d102      	bne.n	8005b62 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	61fb      	str	r3, [r7, #28]
 8005b60:	e002      	b.n	8005b68 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	3b01      	subs	r3, #1
 8005b66:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	689a      	ldr	r2, [r3, #8]
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	4013      	ands	r3, r2
 8005b72:	68ba      	ldr	r2, [r7, #8]
 8005b74:	429a      	cmp	r2, r3
 8005b76:	bf0c      	ite	eq
 8005b78:	2301      	moveq	r3, #1
 8005b7a:	2300      	movne	r3, #0
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	461a      	mov	r2, r3
 8005b80:	79fb      	ldrb	r3, [r7, #7]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d19a      	bne.n	8005abc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3720      	adds	r7, #32
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}
 8005b90:	20000000 	.word	0x20000000

08005b94 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b086      	sub	sp, #24
 8005b98:	af02      	add	r7, sp, #8
 8005b9a:	60f8      	str	r0, [r7, #12]
 8005b9c:	60b9      	str	r1, [r7, #8]
 8005b9e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ba8:	d111      	bne.n	8005bce <SPI_EndRxTransaction+0x3a>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bb2:	d004      	beq.n	8005bbe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bbc:	d107      	bne.n	8005bce <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bcc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bd6:	d12a      	bne.n	8005c2e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005be0:	d012      	beq.n	8005c08 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	9300      	str	r3, [sp, #0]
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	2200      	movs	r2, #0
 8005bea:	2180      	movs	r1, #128	@ 0x80
 8005bec:	68f8      	ldr	r0, [r7, #12]
 8005bee:	f7ff ff49 	bl	8005a84 <SPI_WaitFlagStateUntilTimeout>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d02d      	beq.n	8005c54 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bfc:	f043 0220 	orr.w	r2, r3, #32
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c04:	2303      	movs	r3, #3
 8005c06:	e026      	b.n	8005c56 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	2101      	movs	r1, #1
 8005c12:	68f8      	ldr	r0, [r7, #12]
 8005c14:	f7ff ff36 	bl	8005a84 <SPI_WaitFlagStateUntilTimeout>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d01a      	beq.n	8005c54 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c22:	f043 0220 	orr.w	r2, r3, #32
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e013      	b.n	8005c56 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	9300      	str	r3, [sp, #0]
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	2200      	movs	r2, #0
 8005c36:	2101      	movs	r1, #1
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f7ff ff23 	bl	8005a84 <SPI_WaitFlagStateUntilTimeout>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d007      	beq.n	8005c54 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c48:	f043 0220 	orr.w	r2, r3, #32
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005c50:	2303      	movs	r3, #3
 8005c52:	e000      	b.n	8005c56 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3710      	adds	r7, #16
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
	...

08005c60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b088      	sub	sp, #32
 8005c64:	af02      	add	r7, sp, #8
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	9300      	str	r3, [sp, #0]
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	2201      	movs	r2, #1
 8005c74:	2102      	movs	r1, #2
 8005c76:	68f8      	ldr	r0, [r7, #12]
 8005c78:	f7ff ff04 	bl	8005a84 <SPI_WaitFlagStateUntilTimeout>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d007      	beq.n	8005c92 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c86:	f043 0220 	orr.w	r2, r3, #32
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e032      	b.n	8005cf8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005c92:	4b1b      	ldr	r3, [pc, #108]	@ (8005d00 <SPI_EndRxTxTransaction+0xa0>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a1b      	ldr	r2, [pc, #108]	@ (8005d04 <SPI_EndRxTxTransaction+0xa4>)
 8005c98:	fba2 2303 	umull	r2, r3, r2, r3
 8005c9c:	0d5b      	lsrs	r3, r3, #21
 8005c9e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005ca2:	fb02 f303 	mul.w	r3, r2, r3
 8005ca6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cb0:	d112      	bne.n	8005cd8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	9300      	str	r3, [sp, #0]
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	2180      	movs	r1, #128	@ 0x80
 8005cbc:	68f8      	ldr	r0, [r7, #12]
 8005cbe:	f7ff fee1 	bl	8005a84 <SPI_WaitFlagStateUntilTimeout>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d016      	beq.n	8005cf6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ccc:	f043 0220 	orr.w	r2, r3, #32
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005cd4:	2303      	movs	r3, #3
 8005cd6:	e00f      	b.n	8005cf8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00a      	beq.n	8005cf4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cee:	2b80      	cmp	r3, #128	@ 0x80
 8005cf0:	d0f2      	beq.n	8005cd8 <SPI_EndRxTxTransaction+0x78>
 8005cf2:	e000      	b.n	8005cf6 <SPI_EndRxTxTransaction+0x96>
        break;
 8005cf4:	bf00      	nop
  }

  return HAL_OK;
 8005cf6:	2300      	movs	r3, #0
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	3718      	adds	r7, #24
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}
 8005d00:	20000000 	.word	0x20000000
 8005d04:	165e9f81 	.word	0x165e9f81

08005d08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b082      	sub	sp, #8
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d101      	bne.n	8005d1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e042      	b.n	8005da0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d106      	bne.n	8005d34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f7fc fa66 	bl	8002200 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2224      	movs	r2, #36	@ 0x24
 8005d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68da      	ldr	r2, [r3, #12]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f000 fa09 	bl	8006164 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	691a      	ldr	r2, [r3, #16]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	695a      	ldr	r2, [r3, #20]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68da      	ldr	r2, [r3, #12]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2200      	movs	r2, #0
 8005d86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2220      	movs	r2, #32
 8005d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2220      	movs	r2, #32
 8005d94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	3708      	adds	r7, #8
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b08a      	sub	sp, #40	@ 0x28
 8005dac:	af02      	add	r7, sp, #8
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	603b      	str	r3, [r7, #0]
 8005db4:	4613      	mov	r3, r2
 8005db6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005db8:	2300      	movs	r3, #0
 8005dba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	2b20      	cmp	r3, #32
 8005dc6:	d175      	bne.n	8005eb4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d002      	beq.n	8005dd4 <HAL_UART_Transmit+0x2c>
 8005dce:	88fb      	ldrh	r3, [r7, #6]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d101      	bne.n	8005dd8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e06e      	b.n	8005eb6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2221      	movs	r2, #33	@ 0x21
 8005de2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005de6:	f7fc fc55 	bl	8002694 <HAL_GetTick>
 8005dea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	88fa      	ldrh	r2, [r7, #6]
 8005df0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	88fa      	ldrh	r2, [r7, #6]
 8005df6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e00:	d108      	bne.n	8005e14 <HAL_UART_Transmit+0x6c>
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d104      	bne.n	8005e14 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	61bb      	str	r3, [r7, #24]
 8005e12:	e003      	b.n	8005e1c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005e1c:	e02e      	b.n	8005e7c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	2200      	movs	r2, #0
 8005e26:	2180      	movs	r1, #128	@ 0x80
 8005e28:	68f8      	ldr	r0, [r7, #12]
 8005e2a:	f000 f8df 	bl	8005fec <UART_WaitOnFlagUntilTimeout>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d005      	beq.n	8005e40 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2220      	movs	r2, #32
 8005e38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005e3c:	2303      	movs	r3, #3
 8005e3e:	e03a      	b.n	8005eb6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005e40:	69fb      	ldr	r3, [r7, #28]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d10b      	bne.n	8005e5e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e46:	69bb      	ldr	r3, [r7, #24]
 8005e48:	881b      	ldrh	r3, [r3, #0]
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e54:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005e56:	69bb      	ldr	r3, [r7, #24]
 8005e58:	3302      	adds	r3, #2
 8005e5a:	61bb      	str	r3, [r7, #24]
 8005e5c:	e007      	b.n	8005e6e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	781a      	ldrb	r2, [r3, #0]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005e68:	69fb      	ldr	r3, [r7, #28]
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	3b01      	subs	r3, #1
 8005e76:	b29a      	uxth	r2, r3
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d1cb      	bne.n	8005e1e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	9300      	str	r3, [sp, #0]
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	2140      	movs	r1, #64	@ 0x40
 8005e90:	68f8      	ldr	r0, [r7, #12]
 8005e92:	f000 f8ab 	bl	8005fec <UART_WaitOnFlagUntilTimeout>
 8005e96:	4603      	mov	r3, r0
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d005      	beq.n	8005ea8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2220      	movs	r2, #32
 8005ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005ea4:	2303      	movs	r3, #3
 8005ea6:	e006      	b.n	8005eb6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2220      	movs	r2, #32
 8005eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	e000      	b.n	8005eb6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005eb4:	2302      	movs	r3, #2
  }
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	3720      	adds	r7, #32
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}

08005ebe <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ebe:	b580      	push	{r7, lr}
 8005ec0:	b08a      	sub	sp, #40	@ 0x28
 8005ec2:	af02      	add	r7, sp, #8
 8005ec4:	60f8      	str	r0, [r7, #12]
 8005ec6:	60b9      	str	r1, [r7, #8]
 8005ec8:	603b      	str	r3, [r7, #0]
 8005eca:	4613      	mov	r3, r2
 8005ecc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	2b20      	cmp	r3, #32
 8005edc:	f040 8081 	bne.w	8005fe2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d002      	beq.n	8005eec <HAL_UART_Receive+0x2e>
 8005ee6:	88fb      	ldrh	r3, [r7, #6]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d101      	bne.n	8005ef0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e079      	b.n	8005fe4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2222      	movs	r2, #34	@ 0x22
 8005efa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2200      	movs	r2, #0
 8005f02:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f04:	f7fc fbc6 	bl	8002694 <HAL_GetTick>
 8005f08:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	88fa      	ldrh	r2, [r7, #6]
 8005f0e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	88fa      	ldrh	r2, [r7, #6]
 8005f14:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f1e:	d108      	bne.n	8005f32 <HAL_UART_Receive+0x74>
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	691b      	ldr	r3, [r3, #16]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d104      	bne.n	8005f32 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	61bb      	str	r3, [r7, #24]
 8005f30:	e003      	b.n	8005f3a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f36:	2300      	movs	r3, #0
 8005f38:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005f3a:	e047      	b.n	8005fcc <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	9300      	str	r3, [sp, #0]
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	2200      	movs	r2, #0
 8005f44:	2120      	movs	r1, #32
 8005f46:	68f8      	ldr	r0, [r7, #12]
 8005f48:	f000 f850 	bl	8005fec <UART_WaitOnFlagUntilTimeout>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d005      	beq.n	8005f5e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2220      	movs	r2, #32
 8005f56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	e042      	b.n	8005fe4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d10c      	bne.n	8005f7e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f70:	b29a      	uxth	r2, r3
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005f76:	69bb      	ldr	r3, [r7, #24]
 8005f78:	3302      	adds	r3, #2
 8005f7a:	61bb      	str	r3, [r7, #24]
 8005f7c:	e01f      	b.n	8005fbe <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f86:	d007      	beq.n	8005f98 <HAL_UART_Receive+0xda>
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d10a      	bne.n	8005fa6 <HAL_UART_Receive+0xe8>
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	691b      	ldr	r3, [r3, #16]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d106      	bne.n	8005fa6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	b2da      	uxtb	r2, r3
 8005fa0:	69fb      	ldr	r3, [r7, #28]
 8005fa2:	701a      	strb	r2, [r3, #0]
 8005fa4:	e008      	b.n	8005fb8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005fb2:	b2da      	uxtb	r2, r3
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005fb8:	69fb      	ldr	r3, [r7, #28]
 8005fba:	3301      	adds	r3, #1
 8005fbc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	3b01      	subs	r3, #1
 8005fc6:	b29a      	uxth	r2, r3
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d1b2      	bne.n	8005f3c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2220      	movs	r2, #32
 8005fda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	e000      	b.n	8005fe4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005fe2:	2302      	movs	r3, #2
  }
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3720      	adds	r7, #32
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b086      	sub	sp, #24
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	603b      	str	r3, [r7, #0]
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ffc:	e03b      	b.n	8006076 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ffe:	6a3b      	ldr	r3, [r7, #32]
 8006000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006004:	d037      	beq.n	8006076 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006006:	f7fc fb45 	bl	8002694 <HAL_GetTick>
 800600a:	4602      	mov	r2, r0
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	6a3a      	ldr	r2, [r7, #32]
 8006012:	429a      	cmp	r2, r3
 8006014:	d302      	bcc.n	800601c <UART_WaitOnFlagUntilTimeout+0x30>
 8006016:	6a3b      	ldr	r3, [r7, #32]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d101      	bne.n	8006020 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800601c:	2303      	movs	r3, #3
 800601e:	e03a      	b.n	8006096 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	68db      	ldr	r3, [r3, #12]
 8006026:	f003 0304 	and.w	r3, r3, #4
 800602a:	2b00      	cmp	r3, #0
 800602c:	d023      	beq.n	8006076 <UART_WaitOnFlagUntilTimeout+0x8a>
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	2b80      	cmp	r3, #128	@ 0x80
 8006032:	d020      	beq.n	8006076 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	2b40      	cmp	r3, #64	@ 0x40
 8006038:	d01d      	beq.n	8006076 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 0308 	and.w	r3, r3, #8
 8006044:	2b08      	cmp	r3, #8
 8006046:	d116      	bne.n	8006076 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006048:	2300      	movs	r3, #0
 800604a:	617b      	str	r3, [r7, #20]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	617b      	str	r3, [r7, #20]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	617b      	str	r3, [r7, #20]
 800605c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800605e:	68f8      	ldr	r0, [r7, #12]
 8006060:	f000 f81d 	bl	800609e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2208      	movs	r2, #8
 8006068:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2200      	movs	r2, #0
 800606e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e00f      	b.n	8006096 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	4013      	ands	r3, r2
 8006080:	68ba      	ldr	r2, [r7, #8]
 8006082:	429a      	cmp	r2, r3
 8006084:	bf0c      	ite	eq
 8006086:	2301      	moveq	r3, #1
 8006088:	2300      	movne	r3, #0
 800608a:	b2db      	uxtb	r3, r3
 800608c:	461a      	mov	r2, r3
 800608e:	79fb      	ldrb	r3, [r7, #7]
 8006090:	429a      	cmp	r2, r3
 8006092:	d0b4      	beq.n	8005ffe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006094:	2300      	movs	r3, #0
}
 8006096:	4618      	mov	r0, r3
 8006098:	3718      	adds	r7, #24
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}

0800609e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800609e:	b480      	push	{r7}
 80060a0:	b095      	sub	sp, #84	@ 0x54
 80060a2:	af00      	add	r7, sp, #0
 80060a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	330c      	adds	r3, #12
 80060ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060b0:	e853 3f00 	ldrex	r3, [r3]
 80060b4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80060b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80060bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	330c      	adds	r3, #12
 80060c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80060c6:	643a      	str	r2, [r7, #64]	@ 0x40
 80060c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80060cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80060ce:	e841 2300 	strex	r3, r2, [r1]
 80060d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80060d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d1e5      	bne.n	80060a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	3314      	adds	r3, #20
 80060e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e2:	6a3b      	ldr	r3, [r7, #32]
 80060e4:	e853 3f00 	ldrex	r3, [r3]
 80060e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80060ea:	69fb      	ldr	r3, [r7, #28]
 80060ec:	f023 0301 	bic.w	r3, r3, #1
 80060f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	3314      	adds	r3, #20
 80060f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80060fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006100:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006102:	e841 2300 	strex	r3, r2, [r1]
 8006106:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800610a:	2b00      	cmp	r3, #0
 800610c:	d1e5      	bne.n	80060da <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006112:	2b01      	cmp	r3, #1
 8006114:	d119      	bne.n	800614a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	330c      	adds	r3, #12
 800611c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	e853 3f00 	ldrex	r3, [r3]
 8006124:	60bb      	str	r3, [r7, #8]
   return(result);
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	f023 0310 	bic.w	r3, r3, #16
 800612c:	647b      	str	r3, [r7, #68]	@ 0x44
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	330c      	adds	r3, #12
 8006134:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006136:	61ba      	str	r2, [r7, #24]
 8006138:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800613a:	6979      	ldr	r1, [r7, #20]
 800613c:	69ba      	ldr	r2, [r7, #24]
 800613e:	e841 2300 	strex	r3, r2, [r1]
 8006142:	613b      	str	r3, [r7, #16]
   return(result);
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d1e5      	bne.n	8006116 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2220      	movs	r2, #32
 800614e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006158:	bf00      	nop
 800615a:	3754      	adds	r7, #84	@ 0x54
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006164:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006168:	b0c0      	sub	sp, #256	@ 0x100
 800616a:	af00      	add	r7, sp, #0
 800616c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	691b      	ldr	r3, [r3, #16]
 8006178:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800617c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006180:	68d9      	ldr	r1, [r3, #12]
 8006182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	ea40 0301 	orr.w	r3, r0, r1
 800618c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800618e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006192:	689a      	ldr	r2, [r3, #8]
 8006194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	431a      	orrs	r2, r3
 800619c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061a0:	695b      	ldr	r3, [r3, #20]
 80061a2:	431a      	orrs	r2, r3
 80061a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061a8:	69db      	ldr	r3, [r3, #28]
 80061aa:	4313      	orrs	r3, r2
 80061ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80061b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80061bc:	f021 010c 	bic.w	r1, r1, #12
 80061c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80061ca:	430b      	orrs	r3, r1
 80061cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80061ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	695b      	ldr	r3, [r3, #20]
 80061d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80061da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061de:	6999      	ldr	r1, [r3, #24]
 80061e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	ea40 0301 	orr.w	r3, r0, r1
 80061ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80061ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	4b8f      	ldr	r3, [pc, #572]	@ (8006430 <UART_SetConfig+0x2cc>)
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d005      	beq.n	8006204 <UART_SetConfig+0xa0>
 80061f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061fc:	681a      	ldr	r2, [r3, #0]
 80061fe:	4b8d      	ldr	r3, [pc, #564]	@ (8006434 <UART_SetConfig+0x2d0>)
 8006200:	429a      	cmp	r2, r3
 8006202:	d104      	bne.n	800620e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006204:	f7fe facc 	bl	80047a0 <HAL_RCC_GetPCLK2Freq>
 8006208:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800620c:	e003      	b.n	8006216 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800620e:	f7fe fab3 	bl	8004778 <HAL_RCC_GetPCLK1Freq>
 8006212:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800621a:	69db      	ldr	r3, [r3, #28]
 800621c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006220:	f040 810c 	bne.w	800643c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006224:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006228:	2200      	movs	r2, #0
 800622a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800622e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006232:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006236:	4622      	mov	r2, r4
 8006238:	462b      	mov	r3, r5
 800623a:	1891      	adds	r1, r2, r2
 800623c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800623e:	415b      	adcs	r3, r3
 8006240:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006242:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006246:	4621      	mov	r1, r4
 8006248:	eb12 0801 	adds.w	r8, r2, r1
 800624c:	4629      	mov	r1, r5
 800624e:	eb43 0901 	adc.w	r9, r3, r1
 8006252:	f04f 0200 	mov.w	r2, #0
 8006256:	f04f 0300 	mov.w	r3, #0
 800625a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800625e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006262:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006266:	4690      	mov	r8, r2
 8006268:	4699      	mov	r9, r3
 800626a:	4623      	mov	r3, r4
 800626c:	eb18 0303 	adds.w	r3, r8, r3
 8006270:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006274:	462b      	mov	r3, r5
 8006276:	eb49 0303 	adc.w	r3, r9, r3
 800627a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800627e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800628a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800628e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006292:	460b      	mov	r3, r1
 8006294:	18db      	adds	r3, r3, r3
 8006296:	653b      	str	r3, [r7, #80]	@ 0x50
 8006298:	4613      	mov	r3, r2
 800629a:	eb42 0303 	adc.w	r3, r2, r3
 800629e:	657b      	str	r3, [r7, #84]	@ 0x54
 80062a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80062a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80062a8:	f7fa fd0e 	bl	8000cc8 <__aeabi_uldivmod>
 80062ac:	4602      	mov	r2, r0
 80062ae:	460b      	mov	r3, r1
 80062b0:	4b61      	ldr	r3, [pc, #388]	@ (8006438 <UART_SetConfig+0x2d4>)
 80062b2:	fba3 2302 	umull	r2, r3, r3, r2
 80062b6:	095b      	lsrs	r3, r3, #5
 80062b8:	011c      	lsls	r4, r3, #4
 80062ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062be:	2200      	movs	r2, #0
 80062c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80062c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80062c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80062cc:	4642      	mov	r2, r8
 80062ce:	464b      	mov	r3, r9
 80062d0:	1891      	adds	r1, r2, r2
 80062d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80062d4:	415b      	adcs	r3, r3
 80062d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80062dc:	4641      	mov	r1, r8
 80062de:	eb12 0a01 	adds.w	sl, r2, r1
 80062e2:	4649      	mov	r1, r9
 80062e4:	eb43 0b01 	adc.w	fp, r3, r1
 80062e8:	f04f 0200 	mov.w	r2, #0
 80062ec:	f04f 0300 	mov.w	r3, #0
 80062f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80062f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80062f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062fc:	4692      	mov	sl, r2
 80062fe:	469b      	mov	fp, r3
 8006300:	4643      	mov	r3, r8
 8006302:	eb1a 0303 	adds.w	r3, sl, r3
 8006306:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800630a:	464b      	mov	r3, r9
 800630c:	eb4b 0303 	adc.w	r3, fp, r3
 8006310:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006320:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006324:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006328:	460b      	mov	r3, r1
 800632a:	18db      	adds	r3, r3, r3
 800632c:	643b      	str	r3, [r7, #64]	@ 0x40
 800632e:	4613      	mov	r3, r2
 8006330:	eb42 0303 	adc.w	r3, r2, r3
 8006334:	647b      	str	r3, [r7, #68]	@ 0x44
 8006336:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800633a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800633e:	f7fa fcc3 	bl	8000cc8 <__aeabi_uldivmod>
 8006342:	4602      	mov	r2, r0
 8006344:	460b      	mov	r3, r1
 8006346:	4611      	mov	r1, r2
 8006348:	4b3b      	ldr	r3, [pc, #236]	@ (8006438 <UART_SetConfig+0x2d4>)
 800634a:	fba3 2301 	umull	r2, r3, r3, r1
 800634e:	095b      	lsrs	r3, r3, #5
 8006350:	2264      	movs	r2, #100	@ 0x64
 8006352:	fb02 f303 	mul.w	r3, r2, r3
 8006356:	1acb      	subs	r3, r1, r3
 8006358:	00db      	lsls	r3, r3, #3
 800635a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800635e:	4b36      	ldr	r3, [pc, #216]	@ (8006438 <UART_SetConfig+0x2d4>)
 8006360:	fba3 2302 	umull	r2, r3, r3, r2
 8006364:	095b      	lsrs	r3, r3, #5
 8006366:	005b      	lsls	r3, r3, #1
 8006368:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800636c:	441c      	add	r4, r3
 800636e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006372:	2200      	movs	r2, #0
 8006374:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006378:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800637c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006380:	4642      	mov	r2, r8
 8006382:	464b      	mov	r3, r9
 8006384:	1891      	adds	r1, r2, r2
 8006386:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006388:	415b      	adcs	r3, r3
 800638a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800638c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006390:	4641      	mov	r1, r8
 8006392:	1851      	adds	r1, r2, r1
 8006394:	6339      	str	r1, [r7, #48]	@ 0x30
 8006396:	4649      	mov	r1, r9
 8006398:	414b      	adcs	r3, r1
 800639a:	637b      	str	r3, [r7, #52]	@ 0x34
 800639c:	f04f 0200 	mov.w	r2, #0
 80063a0:	f04f 0300 	mov.w	r3, #0
 80063a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80063a8:	4659      	mov	r1, fp
 80063aa:	00cb      	lsls	r3, r1, #3
 80063ac:	4651      	mov	r1, sl
 80063ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063b2:	4651      	mov	r1, sl
 80063b4:	00ca      	lsls	r2, r1, #3
 80063b6:	4610      	mov	r0, r2
 80063b8:	4619      	mov	r1, r3
 80063ba:	4603      	mov	r3, r0
 80063bc:	4642      	mov	r2, r8
 80063be:	189b      	adds	r3, r3, r2
 80063c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80063c4:	464b      	mov	r3, r9
 80063c6:	460a      	mov	r2, r1
 80063c8:	eb42 0303 	adc.w	r3, r2, r3
 80063cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80063d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80063dc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80063e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80063e4:	460b      	mov	r3, r1
 80063e6:	18db      	adds	r3, r3, r3
 80063e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063ea:	4613      	mov	r3, r2
 80063ec:	eb42 0303 	adc.w	r3, r2, r3
 80063f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80063f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80063fa:	f7fa fc65 	bl	8000cc8 <__aeabi_uldivmod>
 80063fe:	4602      	mov	r2, r0
 8006400:	460b      	mov	r3, r1
 8006402:	4b0d      	ldr	r3, [pc, #52]	@ (8006438 <UART_SetConfig+0x2d4>)
 8006404:	fba3 1302 	umull	r1, r3, r3, r2
 8006408:	095b      	lsrs	r3, r3, #5
 800640a:	2164      	movs	r1, #100	@ 0x64
 800640c:	fb01 f303 	mul.w	r3, r1, r3
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	00db      	lsls	r3, r3, #3
 8006414:	3332      	adds	r3, #50	@ 0x32
 8006416:	4a08      	ldr	r2, [pc, #32]	@ (8006438 <UART_SetConfig+0x2d4>)
 8006418:	fba2 2303 	umull	r2, r3, r2, r3
 800641c:	095b      	lsrs	r3, r3, #5
 800641e:	f003 0207 	and.w	r2, r3, #7
 8006422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4422      	add	r2, r4
 800642a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800642c:	e106      	b.n	800663c <UART_SetConfig+0x4d8>
 800642e:	bf00      	nop
 8006430:	40011000 	.word	0x40011000
 8006434:	40011400 	.word	0x40011400
 8006438:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800643c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006440:	2200      	movs	r2, #0
 8006442:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006446:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800644a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800644e:	4642      	mov	r2, r8
 8006450:	464b      	mov	r3, r9
 8006452:	1891      	adds	r1, r2, r2
 8006454:	6239      	str	r1, [r7, #32]
 8006456:	415b      	adcs	r3, r3
 8006458:	627b      	str	r3, [r7, #36]	@ 0x24
 800645a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800645e:	4641      	mov	r1, r8
 8006460:	1854      	adds	r4, r2, r1
 8006462:	4649      	mov	r1, r9
 8006464:	eb43 0501 	adc.w	r5, r3, r1
 8006468:	f04f 0200 	mov.w	r2, #0
 800646c:	f04f 0300 	mov.w	r3, #0
 8006470:	00eb      	lsls	r3, r5, #3
 8006472:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006476:	00e2      	lsls	r2, r4, #3
 8006478:	4614      	mov	r4, r2
 800647a:	461d      	mov	r5, r3
 800647c:	4643      	mov	r3, r8
 800647e:	18e3      	adds	r3, r4, r3
 8006480:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006484:	464b      	mov	r3, r9
 8006486:	eb45 0303 	adc.w	r3, r5, r3
 800648a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800648e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800649a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800649e:	f04f 0200 	mov.w	r2, #0
 80064a2:	f04f 0300 	mov.w	r3, #0
 80064a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80064aa:	4629      	mov	r1, r5
 80064ac:	008b      	lsls	r3, r1, #2
 80064ae:	4621      	mov	r1, r4
 80064b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064b4:	4621      	mov	r1, r4
 80064b6:	008a      	lsls	r2, r1, #2
 80064b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80064bc:	f7fa fc04 	bl	8000cc8 <__aeabi_uldivmod>
 80064c0:	4602      	mov	r2, r0
 80064c2:	460b      	mov	r3, r1
 80064c4:	4b60      	ldr	r3, [pc, #384]	@ (8006648 <UART_SetConfig+0x4e4>)
 80064c6:	fba3 2302 	umull	r2, r3, r3, r2
 80064ca:	095b      	lsrs	r3, r3, #5
 80064cc:	011c      	lsls	r4, r3, #4
 80064ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064d2:	2200      	movs	r2, #0
 80064d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80064d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80064dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80064e0:	4642      	mov	r2, r8
 80064e2:	464b      	mov	r3, r9
 80064e4:	1891      	adds	r1, r2, r2
 80064e6:	61b9      	str	r1, [r7, #24]
 80064e8:	415b      	adcs	r3, r3
 80064ea:	61fb      	str	r3, [r7, #28]
 80064ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064f0:	4641      	mov	r1, r8
 80064f2:	1851      	adds	r1, r2, r1
 80064f4:	6139      	str	r1, [r7, #16]
 80064f6:	4649      	mov	r1, r9
 80064f8:	414b      	adcs	r3, r1
 80064fa:	617b      	str	r3, [r7, #20]
 80064fc:	f04f 0200 	mov.w	r2, #0
 8006500:	f04f 0300 	mov.w	r3, #0
 8006504:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006508:	4659      	mov	r1, fp
 800650a:	00cb      	lsls	r3, r1, #3
 800650c:	4651      	mov	r1, sl
 800650e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006512:	4651      	mov	r1, sl
 8006514:	00ca      	lsls	r2, r1, #3
 8006516:	4610      	mov	r0, r2
 8006518:	4619      	mov	r1, r3
 800651a:	4603      	mov	r3, r0
 800651c:	4642      	mov	r2, r8
 800651e:	189b      	adds	r3, r3, r2
 8006520:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006524:	464b      	mov	r3, r9
 8006526:	460a      	mov	r2, r1
 8006528:	eb42 0303 	adc.w	r3, r2, r3
 800652c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	67bb      	str	r3, [r7, #120]	@ 0x78
 800653a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800653c:	f04f 0200 	mov.w	r2, #0
 8006540:	f04f 0300 	mov.w	r3, #0
 8006544:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006548:	4649      	mov	r1, r9
 800654a:	008b      	lsls	r3, r1, #2
 800654c:	4641      	mov	r1, r8
 800654e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006552:	4641      	mov	r1, r8
 8006554:	008a      	lsls	r2, r1, #2
 8006556:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800655a:	f7fa fbb5 	bl	8000cc8 <__aeabi_uldivmod>
 800655e:	4602      	mov	r2, r0
 8006560:	460b      	mov	r3, r1
 8006562:	4611      	mov	r1, r2
 8006564:	4b38      	ldr	r3, [pc, #224]	@ (8006648 <UART_SetConfig+0x4e4>)
 8006566:	fba3 2301 	umull	r2, r3, r3, r1
 800656a:	095b      	lsrs	r3, r3, #5
 800656c:	2264      	movs	r2, #100	@ 0x64
 800656e:	fb02 f303 	mul.w	r3, r2, r3
 8006572:	1acb      	subs	r3, r1, r3
 8006574:	011b      	lsls	r3, r3, #4
 8006576:	3332      	adds	r3, #50	@ 0x32
 8006578:	4a33      	ldr	r2, [pc, #204]	@ (8006648 <UART_SetConfig+0x4e4>)
 800657a:	fba2 2303 	umull	r2, r3, r2, r3
 800657e:	095b      	lsrs	r3, r3, #5
 8006580:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006584:	441c      	add	r4, r3
 8006586:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800658a:	2200      	movs	r2, #0
 800658c:	673b      	str	r3, [r7, #112]	@ 0x70
 800658e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006590:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006594:	4642      	mov	r2, r8
 8006596:	464b      	mov	r3, r9
 8006598:	1891      	adds	r1, r2, r2
 800659a:	60b9      	str	r1, [r7, #8]
 800659c:	415b      	adcs	r3, r3
 800659e:	60fb      	str	r3, [r7, #12]
 80065a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80065a4:	4641      	mov	r1, r8
 80065a6:	1851      	adds	r1, r2, r1
 80065a8:	6039      	str	r1, [r7, #0]
 80065aa:	4649      	mov	r1, r9
 80065ac:	414b      	adcs	r3, r1
 80065ae:	607b      	str	r3, [r7, #4]
 80065b0:	f04f 0200 	mov.w	r2, #0
 80065b4:	f04f 0300 	mov.w	r3, #0
 80065b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80065bc:	4659      	mov	r1, fp
 80065be:	00cb      	lsls	r3, r1, #3
 80065c0:	4651      	mov	r1, sl
 80065c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065c6:	4651      	mov	r1, sl
 80065c8:	00ca      	lsls	r2, r1, #3
 80065ca:	4610      	mov	r0, r2
 80065cc:	4619      	mov	r1, r3
 80065ce:	4603      	mov	r3, r0
 80065d0:	4642      	mov	r2, r8
 80065d2:	189b      	adds	r3, r3, r2
 80065d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80065d6:	464b      	mov	r3, r9
 80065d8:	460a      	mov	r2, r1
 80065da:	eb42 0303 	adc.w	r3, r2, r3
 80065de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80065e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80065ea:	667a      	str	r2, [r7, #100]	@ 0x64
 80065ec:	f04f 0200 	mov.w	r2, #0
 80065f0:	f04f 0300 	mov.w	r3, #0
 80065f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80065f8:	4649      	mov	r1, r9
 80065fa:	008b      	lsls	r3, r1, #2
 80065fc:	4641      	mov	r1, r8
 80065fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006602:	4641      	mov	r1, r8
 8006604:	008a      	lsls	r2, r1, #2
 8006606:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800660a:	f7fa fb5d 	bl	8000cc8 <__aeabi_uldivmod>
 800660e:	4602      	mov	r2, r0
 8006610:	460b      	mov	r3, r1
 8006612:	4b0d      	ldr	r3, [pc, #52]	@ (8006648 <UART_SetConfig+0x4e4>)
 8006614:	fba3 1302 	umull	r1, r3, r3, r2
 8006618:	095b      	lsrs	r3, r3, #5
 800661a:	2164      	movs	r1, #100	@ 0x64
 800661c:	fb01 f303 	mul.w	r3, r1, r3
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	011b      	lsls	r3, r3, #4
 8006624:	3332      	adds	r3, #50	@ 0x32
 8006626:	4a08      	ldr	r2, [pc, #32]	@ (8006648 <UART_SetConfig+0x4e4>)
 8006628:	fba2 2303 	umull	r2, r3, r2, r3
 800662c:	095b      	lsrs	r3, r3, #5
 800662e:	f003 020f 	and.w	r2, r3, #15
 8006632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4422      	add	r2, r4
 800663a:	609a      	str	r2, [r3, #8]
}
 800663c:	bf00      	nop
 800663e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006642:	46bd      	mov	sp, r7
 8006644:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006648:	51eb851f 	.word	0x51eb851f

0800664c <__cvt>:
 800664c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006650:	ec57 6b10 	vmov	r6, r7, d0
 8006654:	2f00      	cmp	r7, #0
 8006656:	460c      	mov	r4, r1
 8006658:	4619      	mov	r1, r3
 800665a:	463b      	mov	r3, r7
 800665c:	bfbb      	ittet	lt
 800665e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006662:	461f      	movlt	r7, r3
 8006664:	2300      	movge	r3, #0
 8006666:	232d      	movlt	r3, #45	@ 0x2d
 8006668:	700b      	strb	r3, [r1, #0]
 800666a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800666c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006670:	4691      	mov	r9, r2
 8006672:	f023 0820 	bic.w	r8, r3, #32
 8006676:	bfbc      	itt	lt
 8006678:	4632      	movlt	r2, r6
 800667a:	4616      	movlt	r6, r2
 800667c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006680:	d005      	beq.n	800668e <__cvt+0x42>
 8006682:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006686:	d100      	bne.n	800668a <__cvt+0x3e>
 8006688:	3401      	adds	r4, #1
 800668a:	2102      	movs	r1, #2
 800668c:	e000      	b.n	8006690 <__cvt+0x44>
 800668e:	2103      	movs	r1, #3
 8006690:	ab03      	add	r3, sp, #12
 8006692:	9301      	str	r3, [sp, #4]
 8006694:	ab02      	add	r3, sp, #8
 8006696:	9300      	str	r3, [sp, #0]
 8006698:	ec47 6b10 	vmov	d0, r6, r7
 800669c:	4653      	mov	r3, sl
 800669e:	4622      	mov	r2, r4
 80066a0:	f001 f8c6 	bl	8007830 <_dtoa_r>
 80066a4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80066a8:	4605      	mov	r5, r0
 80066aa:	d119      	bne.n	80066e0 <__cvt+0x94>
 80066ac:	f019 0f01 	tst.w	r9, #1
 80066b0:	d00e      	beq.n	80066d0 <__cvt+0x84>
 80066b2:	eb00 0904 	add.w	r9, r0, r4
 80066b6:	2200      	movs	r2, #0
 80066b8:	2300      	movs	r3, #0
 80066ba:	4630      	mov	r0, r6
 80066bc:	4639      	mov	r1, r7
 80066be:	f7fa fa23 	bl	8000b08 <__aeabi_dcmpeq>
 80066c2:	b108      	cbz	r0, 80066c8 <__cvt+0x7c>
 80066c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80066c8:	2230      	movs	r2, #48	@ 0x30
 80066ca:	9b03      	ldr	r3, [sp, #12]
 80066cc:	454b      	cmp	r3, r9
 80066ce:	d31e      	bcc.n	800670e <__cvt+0xc2>
 80066d0:	9b03      	ldr	r3, [sp, #12]
 80066d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80066d4:	1b5b      	subs	r3, r3, r5
 80066d6:	4628      	mov	r0, r5
 80066d8:	6013      	str	r3, [r2, #0]
 80066da:	b004      	add	sp, #16
 80066dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80066e4:	eb00 0904 	add.w	r9, r0, r4
 80066e8:	d1e5      	bne.n	80066b6 <__cvt+0x6a>
 80066ea:	7803      	ldrb	r3, [r0, #0]
 80066ec:	2b30      	cmp	r3, #48	@ 0x30
 80066ee:	d10a      	bne.n	8006706 <__cvt+0xba>
 80066f0:	2200      	movs	r2, #0
 80066f2:	2300      	movs	r3, #0
 80066f4:	4630      	mov	r0, r6
 80066f6:	4639      	mov	r1, r7
 80066f8:	f7fa fa06 	bl	8000b08 <__aeabi_dcmpeq>
 80066fc:	b918      	cbnz	r0, 8006706 <__cvt+0xba>
 80066fe:	f1c4 0401 	rsb	r4, r4, #1
 8006702:	f8ca 4000 	str.w	r4, [sl]
 8006706:	f8da 3000 	ldr.w	r3, [sl]
 800670a:	4499      	add	r9, r3
 800670c:	e7d3      	b.n	80066b6 <__cvt+0x6a>
 800670e:	1c59      	adds	r1, r3, #1
 8006710:	9103      	str	r1, [sp, #12]
 8006712:	701a      	strb	r2, [r3, #0]
 8006714:	e7d9      	b.n	80066ca <__cvt+0x7e>

08006716 <__exponent>:
 8006716:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006718:	2900      	cmp	r1, #0
 800671a:	bfba      	itte	lt
 800671c:	4249      	neglt	r1, r1
 800671e:	232d      	movlt	r3, #45	@ 0x2d
 8006720:	232b      	movge	r3, #43	@ 0x2b
 8006722:	2909      	cmp	r1, #9
 8006724:	7002      	strb	r2, [r0, #0]
 8006726:	7043      	strb	r3, [r0, #1]
 8006728:	dd29      	ble.n	800677e <__exponent+0x68>
 800672a:	f10d 0307 	add.w	r3, sp, #7
 800672e:	461d      	mov	r5, r3
 8006730:	270a      	movs	r7, #10
 8006732:	461a      	mov	r2, r3
 8006734:	fbb1 f6f7 	udiv	r6, r1, r7
 8006738:	fb07 1416 	mls	r4, r7, r6, r1
 800673c:	3430      	adds	r4, #48	@ 0x30
 800673e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006742:	460c      	mov	r4, r1
 8006744:	2c63      	cmp	r4, #99	@ 0x63
 8006746:	f103 33ff 	add.w	r3, r3, #4294967295
 800674a:	4631      	mov	r1, r6
 800674c:	dcf1      	bgt.n	8006732 <__exponent+0x1c>
 800674e:	3130      	adds	r1, #48	@ 0x30
 8006750:	1e94      	subs	r4, r2, #2
 8006752:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006756:	1c41      	adds	r1, r0, #1
 8006758:	4623      	mov	r3, r4
 800675a:	42ab      	cmp	r3, r5
 800675c:	d30a      	bcc.n	8006774 <__exponent+0x5e>
 800675e:	f10d 0309 	add.w	r3, sp, #9
 8006762:	1a9b      	subs	r3, r3, r2
 8006764:	42ac      	cmp	r4, r5
 8006766:	bf88      	it	hi
 8006768:	2300      	movhi	r3, #0
 800676a:	3302      	adds	r3, #2
 800676c:	4403      	add	r3, r0
 800676e:	1a18      	subs	r0, r3, r0
 8006770:	b003      	add	sp, #12
 8006772:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006774:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006778:	f801 6f01 	strb.w	r6, [r1, #1]!
 800677c:	e7ed      	b.n	800675a <__exponent+0x44>
 800677e:	2330      	movs	r3, #48	@ 0x30
 8006780:	3130      	adds	r1, #48	@ 0x30
 8006782:	7083      	strb	r3, [r0, #2]
 8006784:	70c1      	strb	r1, [r0, #3]
 8006786:	1d03      	adds	r3, r0, #4
 8006788:	e7f1      	b.n	800676e <__exponent+0x58>
	...

0800678c <_printf_float>:
 800678c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006790:	b08d      	sub	sp, #52	@ 0x34
 8006792:	460c      	mov	r4, r1
 8006794:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006798:	4616      	mov	r6, r2
 800679a:	461f      	mov	r7, r3
 800679c:	4605      	mov	r5, r0
 800679e:	f000 ff31 	bl	8007604 <_localeconv_r>
 80067a2:	6803      	ldr	r3, [r0, #0]
 80067a4:	9304      	str	r3, [sp, #16]
 80067a6:	4618      	mov	r0, r3
 80067a8:	f7f9 fd82 	bl	80002b0 <strlen>
 80067ac:	2300      	movs	r3, #0
 80067ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80067b0:	f8d8 3000 	ldr.w	r3, [r8]
 80067b4:	9005      	str	r0, [sp, #20]
 80067b6:	3307      	adds	r3, #7
 80067b8:	f023 0307 	bic.w	r3, r3, #7
 80067bc:	f103 0208 	add.w	r2, r3, #8
 80067c0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80067c4:	f8d4 b000 	ldr.w	fp, [r4]
 80067c8:	f8c8 2000 	str.w	r2, [r8]
 80067cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80067d0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80067d4:	9307      	str	r3, [sp, #28]
 80067d6:	f8cd 8018 	str.w	r8, [sp, #24]
 80067da:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80067de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067e2:	4b9c      	ldr	r3, [pc, #624]	@ (8006a54 <_printf_float+0x2c8>)
 80067e4:	f04f 32ff 	mov.w	r2, #4294967295
 80067e8:	f7fa f9c0 	bl	8000b6c <__aeabi_dcmpun>
 80067ec:	bb70      	cbnz	r0, 800684c <_printf_float+0xc0>
 80067ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067f2:	4b98      	ldr	r3, [pc, #608]	@ (8006a54 <_printf_float+0x2c8>)
 80067f4:	f04f 32ff 	mov.w	r2, #4294967295
 80067f8:	f7fa f99a 	bl	8000b30 <__aeabi_dcmple>
 80067fc:	bb30      	cbnz	r0, 800684c <_printf_float+0xc0>
 80067fe:	2200      	movs	r2, #0
 8006800:	2300      	movs	r3, #0
 8006802:	4640      	mov	r0, r8
 8006804:	4649      	mov	r1, r9
 8006806:	f7fa f989 	bl	8000b1c <__aeabi_dcmplt>
 800680a:	b110      	cbz	r0, 8006812 <_printf_float+0x86>
 800680c:	232d      	movs	r3, #45	@ 0x2d
 800680e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006812:	4a91      	ldr	r2, [pc, #580]	@ (8006a58 <_printf_float+0x2cc>)
 8006814:	4b91      	ldr	r3, [pc, #580]	@ (8006a5c <_printf_float+0x2d0>)
 8006816:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800681a:	bf8c      	ite	hi
 800681c:	4690      	movhi	r8, r2
 800681e:	4698      	movls	r8, r3
 8006820:	2303      	movs	r3, #3
 8006822:	6123      	str	r3, [r4, #16]
 8006824:	f02b 0304 	bic.w	r3, fp, #4
 8006828:	6023      	str	r3, [r4, #0]
 800682a:	f04f 0900 	mov.w	r9, #0
 800682e:	9700      	str	r7, [sp, #0]
 8006830:	4633      	mov	r3, r6
 8006832:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006834:	4621      	mov	r1, r4
 8006836:	4628      	mov	r0, r5
 8006838:	f000 f9d2 	bl	8006be0 <_printf_common>
 800683c:	3001      	adds	r0, #1
 800683e:	f040 808d 	bne.w	800695c <_printf_float+0x1d0>
 8006842:	f04f 30ff 	mov.w	r0, #4294967295
 8006846:	b00d      	add	sp, #52	@ 0x34
 8006848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800684c:	4642      	mov	r2, r8
 800684e:	464b      	mov	r3, r9
 8006850:	4640      	mov	r0, r8
 8006852:	4649      	mov	r1, r9
 8006854:	f7fa f98a 	bl	8000b6c <__aeabi_dcmpun>
 8006858:	b140      	cbz	r0, 800686c <_printf_float+0xe0>
 800685a:	464b      	mov	r3, r9
 800685c:	2b00      	cmp	r3, #0
 800685e:	bfbc      	itt	lt
 8006860:	232d      	movlt	r3, #45	@ 0x2d
 8006862:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006866:	4a7e      	ldr	r2, [pc, #504]	@ (8006a60 <_printf_float+0x2d4>)
 8006868:	4b7e      	ldr	r3, [pc, #504]	@ (8006a64 <_printf_float+0x2d8>)
 800686a:	e7d4      	b.n	8006816 <_printf_float+0x8a>
 800686c:	6863      	ldr	r3, [r4, #4]
 800686e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006872:	9206      	str	r2, [sp, #24]
 8006874:	1c5a      	adds	r2, r3, #1
 8006876:	d13b      	bne.n	80068f0 <_printf_float+0x164>
 8006878:	2306      	movs	r3, #6
 800687a:	6063      	str	r3, [r4, #4]
 800687c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006880:	2300      	movs	r3, #0
 8006882:	6022      	str	r2, [r4, #0]
 8006884:	9303      	str	r3, [sp, #12]
 8006886:	ab0a      	add	r3, sp, #40	@ 0x28
 8006888:	e9cd a301 	strd	sl, r3, [sp, #4]
 800688c:	ab09      	add	r3, sp, #36	@ 0x24
 800688e:	9300      	str	r3, [sp, #0]
 8006890:	6861      	ldr	r1, [r4, #4]
 8006892:	ec49 8b10 	vmov	d0, r8, r9
 8006896:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800689a:	4628      	mov	r0, r5
 800689c:	f7ff fed6 	bl	800664c <__cvt>
 80068a0:	9b06      	ldr	r3, [sp, #24]
 80068a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80068a4:	2b47      	cmp	r3, #71	@ 0x47
 80068a6:	4680      	mov	r8, r0
 80068a8:	d129      	bne.n	80068fe <_printf_float+0x172>
 80068aa:	1cc8      	adds	r0, r1, #3
 80068ac:	db02      	blt.n	80068b4 <_printf_float+0x128>
 80068ae:	6863      	ldr	r3, [r4, #4]
 80068b0:	4299      	cmp	r1, r3
 80068b2:	dd41      	ble.n	8006938 <_printf_float+0x1ac>
 80068b4:	f1aa 0a02 	sub.w	sl, sl, #2
 80068b8:	fa5f fa8a 	uxtb.w	sl, sl
 80068bc:	3901      	subs	r1, #1
 80068be:	4652      	mov	r2, sl
 80068c0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80068c4:	9109      	str	r1, [sp, #36]	@ 0x24
 80068c6:	f7ff ff26 	bl	8006716 <__exponent>
 80068ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068cc:	1813      	adds	r3, r2, r0
 80068ce:	2a01      	cmp	r2, #1
 80068d0:	4681      	mov	r9, r0
 80068d2:	6123      	str	r3, [r4, #16]
 80068d4:	dc02      	bgt.n	80068dc <_printf_float+0x150>
 80068d6:	6822      	ldr	r2, [r4, #0]
 80068d8:	07d2      	lsls	r2, r2, #31
 80068da:	d501      	bpl.n	80068e0 <_printf_float+0x154>
 80068dc:	3301      	adds	r3, #1
 80068de:	6123      	str	r3, [r4, #16]
 80068e0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d0a2      	beq.n	800682e <_printf_float+0xa2>
 80068e8:	232d      	movs	r3, #45	@ 0x2d
 80068ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068ee:	e79e      	b.n	800682e <_printf_float+0xa2>
 80068f0:	9a06      	ldr	r2, [sp, #24]
 80068f2:	2a47      	cmp	r2, #71	@ 0x47
 80068f4:	d1c2      	bne.n	800687c <_printf_float+0xf0>
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d1c0      	bne.n	800687c <_printf_float+0xf0>
 80068fa:	2301      	movs	r3, #1
 80068fc:	e7bd      	b.n	800687a <_printf_float+0xee>
 80068fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006902:	d9db      	bls.n	80068bc <_printf_float+0x130>
 8006904:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006908:	d118      	bne.n	800693c <_printf_float+0x1b0>
 800690a:	2900      	cmp	r1, #0
 800690c:	6863      	ldr	r3, [r4, #4]
 800690e:	dd0b      	ble.n	8006928 <_printf_float+0x19c>
 8006910:	6121      	str	r1, [r4, #16]
 8006912:	b913      	cbnz	r3, 800691a <_printf_float+0x18e>
 8006914:	6822      	ldr	r2, [r4, #0]
 8006916:	07d0      	lsls	r0, r2, #31
 8006918:	d502      	bpl.n	8006920 <_printf_float+0x194>
 800691a:	3301      	adds	r3, #1
 800691c:	440b      	add	r3, r1
 800691e:	6123      	str	r3, [r4, #16]
 8006920:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006922:	f04f 0900 	mov.w	r9, #0
 8006926:	e7db      	b.n	80068e0 <_printf_float+0x154>
 8006928:	b913      	cbnz	r3, 8006930 <_printf_float+0x1a4>
 800692a:	6822      	ldr	r2, [r4, #0]
 800692c:	07d2      	lsls	r2, r2, #31
 800692e:	d501      	bpl.n	8006934 <_printf_float+0x1a8>
 8006930:	3302      	adds	r3, #2
 8006932:	e7f4      	b.n	800691e <_printf_float+0x192>
 8006934:	2301      	movs	r3, #1
 8006936:	e7f2      	b.n	800691e <_printf_float+0x192>
 8006938:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800693c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800693e:	4299      	cmp	r1, r3
 8006940:	db05      	blt.n	800694e <_printf_float+0x1c2>
 8006942:	6823      	ldr	r3, [r4, #0]
 8006944:	6121      	str	r1, [r4, #16]
 8006946:	07d8      	lsls	r0, r3, #31
 8006948:	d5ea      	bpl.n	8006920 <_printf_float+0x194>
 800694a:	1c4b      	adds	r3, r1, #1
 800694c:	e7e7      	b.n	800691e <_printf_float+0x192>
 800694e:	2900      	cmp	r1, #0
 8006950:	bfd4      	ite	le
 8006952:	f1c1 0202 	rsble	r2, r1, #2
 8006956:	2201      	movgt	r2, #1
 8006958:	4413      	add	r3, r2
 800695a:	e7e0      	b.n	800691e <_printf_float+0x192>
 800695c:	6823      	ldr	r3, [r4, #0]
 800695e:	055a      	lsls	r2, r3, #21
 8006960:	d407      	bmi.n	8006972 <_printf_float+0x1e6>
 8006962:	6923      	ldr	r3, [r4, #16]
 8006964:	4642      	mov	r2, r8
 8006966:	4631      	mov	r1, r6
 8006968:	4628      	mov	r0, r5
 800696a:	47b8      	blx	r7
 800696c:	3001      	adds	r0, #1
 800696e:	d12b      	bne.n	80069c8 <_printf_float+0x23c>
 8006970:	e767      	b.n	8006842 <_printf_float+0xb6>
 8006972:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006976:	f240 80dd 	bls.w	8006b34 <_printf_float+0x3a8>
 800697a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800697e:	2200      	movs	r2, #0
 8006980:	2300      	movs	r3, #0
 8006982:	f7fa f8c1 	bl	8000b08 <__aeabi_dcmpeq>
 8006986:	2800      	cmp	r0, #0
 8006988:	d033      	beq.n	80069f2 <_printf_float+0x266>
 800698a:	4a37      	ldr	r2, [pc, #220]	@ (8006a68 <_printf_float+0x2dc>)
 800698c:	2301      	movs	r3, #1
 800698e:	4631      	mov	r1, r6
 8006990:	4628      	mov	r0, r5
 8006992:	47b8      	blx	r7
 8006994:	3001      	adds	r0, #1
 8006996:	f43f af54 	beq.w	8006842 <_printf_float+0xb6>
 800699a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800699e:	4543      	cmp	r3, r8
 80069a0:	db02      	blt.n	80069a8 <_printf_float+0x21c>
 80069a2:	6823      	ldr	r3, [r4, #0]
 80069a4:	07d8      	lsls	r0, r3, #31
 80069a6:	d50f      	bpl.n	80069c8 <_printf_float+0x23c>
 80069a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069ac:	4631      	mov	r1, r6
 80069ae:	4628      	mov	r0, r5
 80069b0:	47b8      	blx	r7
 80069b2:	3001      	adds	r0, #1
 80069b4:	f43f af45 	beq.w	8006842 <_printf_float+0xb6>
 80069b8:	f04f 0900 	mov.w	r9, #0
 80069bc:	f108 38ff 	add.w	r8, r8, #4294967295
 80069c0:	f104 0a1a 	add.w	sl, r4, #26
 80069c4:	45c8      	cmp	r8, r9
 80069c6:	dc09      	bgt.n	80069dc <_printf_float+0x250>
 80069c8:	6823      	ldr	r3, [r4, #0]
 80069ca:	079b      	lsls	r3, r3, #30
 80069cc:	f100 8103 	bmi.w	8006bd6 <_printf_float+0x44a>
 80069d0:	68e0      	ldr	r0, [r4, #12]
 80069d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80069d4:	4298      	cmp	r0, r3
 80069d6:	bfb8      	it	lt
 80069d8:	4618      	movlt	r0, r3
 80069da:	e734      	b.n	8006846 <_printf_float+0xba>
 80069dc:	2301      	movs	r3, #1
 80069de:	4652      	mov	r2, sl
 80069e0:	4631      	mov	r1, r6
 80069e2:	4628      	mov	r0, r5
 80069e4:	47b8      	blx	r7
 80069e6:	3001      	adds	r0, #1
 80069e8:	f43f af2b 	beq.w	8006842 <_printf_float+0xb6>
 80069ec:	f109 0901 	add.w	r9, r9, #1
 80069f0:	e7e8      	b.n	80069c4 <_printf_float+0x238>
 80069f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	dc39      	bgt.n	8006a6c <_printf_float+0x2e0>
 80069f8:	4a1b      	ldr	r2, [pc, #108]	@ (8006a68 <_printf_float+0x2dc>)
 80069fa:	2301      	movs	r3, #1
 80069fc:	4631      	mov	r1, r6
 80069fe:	4628      	mov	r0, r5
 8006a00:	47b8      	blx	r7
 8006a02:	3001      	adds	r0, #1
 8006a04:	f43f af1d 	beq.w	8006842 <_printf_float+0xb6>
 8006a08:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006a0c:	ea59 0303 	orrs.w	r3, r9, r3
 8006a10:	d102      	bne.n	8006a18 <_printf_float+0x28c>
 8006a12:	6823      	ldr	r3, [r4, #0]
 8006a14:	07d9      	lsls	r1, r3, #31
 8006a16:	d5d7      	bpl.n	80069c8 <_printf_float+0x23c>
 8006a18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a1c:	4631      	mov	r1, r6
 8006a1e:	4628      	mov	r0, r5
 8006a20:	47b8      	blx	r7
 8006a22:	3001      	adds	r0, #1
 8006a24:	f43f af0d 	beq.w	8006842 <_printf_float+0xb6>
 8006a28:	f04f 0a00 	mov.w	sl, #0
 8006a2c:	f104 0b1a 	add.w	fp, r4, #26
 8006a30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a32:	425b      	negs	r3, r3
 8006a34:	4553      	cmp	r3, sl
 8006a36:	dc01      	bgt.n	8006a3c <_printf_float+0x2b0>
 8006a38:	464b      	mov	r3, r9
 8006a3a:	e793      	b.n	8006964 <_printf_float+0x1d8>
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	465a      	mov	r2, fp
 8006a40:	4631      	mov	r1, r6
 8006a42:	4628      	mov	r0, r5
 8006a44:	47b8      	blx	r7
 8006a46:	3001      	adds	r0, #1
 8006a48:	f43f aefb 	beq.w	8006842 <_printf_float+0xb6>
 8006a4c:	f10a 0a01 	add.w	sl, sl, #1
 8006a50:	e7ee      	b.n	8006a30 <_printf_float+0x2a4>
 8006a52:	bf00      	nop
 8006a54:	7fefffff 	.word	0x7fefffff
 8006a58:	0800af68 	.word	0x0800af68
 8006a5c:	0800af64 	.word	0x0800af64
 8006a60:	0800af70 	.word	0x0800af70
 8006a64:	0800af6c 	.word	0x0800af6c
 8006a68:	0800af74 	.word	0x0800af74
 8006a6c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a6e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006a72:	4553      	cmp	r3, sl
 8006a74:	bfa8      	it	ge
 8006a76:	4653      	movge	r3, sl
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	4699      	mov	r9, r3
 8006a7c:	dc36      	bgt.n	8006aec <_printf_float+0x360>
 8006a7e:	f04f 0b00 	mov.w	fp, #0
 8006a82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a86:	f104 021a 	add.w	r2, r4, #26
 8006a8a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a8c:	9306      	str	r3, [sp, #24]
 8006a8e:	eba3 0309 	sub.w	r3, r3, r9
 8006a92:	455b      	cmp	r3, fp
 8006a94:	dc31      	bgt.n	8006afa <_printf_float+0x36e>
 8006a96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a98:	459a      	cmp	sl, r3
 8006a9a:	dc3a      	bgt.n	8006b12 <_printf_float+0x386>
 8006a9c:	6823      	ldr	r3, [r4, #0]
 8006a9e:	07da      	lsls	r2, r3, #31
 8006aa0:	d437      	bmi.n	8006b12 <_printf_float+0x386>
 8006aa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006aa4:	ebaa 0903 	sub.w	r9, sl, r3
 8006aa8:	9b06      	ldr	r3, [sp, #24]
 8006aaa:	ebaa 0303 	sub.w	r3, sl, r3
 8006aae:	4599      	cmp	r9, r3
 8006ab0:	bfa8      	it	ge
 8006ab2:	4699      	movge	r9, r3
 8006ab4:	f1b9 0f00 	cmp.w	r9, #0
 8006ab8:	dc33      	bgt.n	8006b22 <_printf_float+0x396>
 8006aba:	f04f 0800 	mov.w	r8, #0
 8006abe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ac2:	f104 0b1a 	add.w	fp, r4, #26
 8006ac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ac8:	ebaa 0303 	sub.w	r3, sl, r3
 8006acc:	eba3 0309 	sub.w	r3, r3, r9
 8006ad0:	4543      	cmp	r3, r8
 8006ad2:	f77f af79 	ble.w	80069c8 <_printf_float+0x23c>
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	465a      	mov	r2, fp
 8006ada:	4631      	mov	r1, r6
 8006adc:	4628      	mov	r0, r5
 8006ade:	47b8      	blx	r7
 8006ae0:	3001      	adds	r0, #1
 8006ae2:	f43f aeae 	beq.w	8006842 <_printf_float+0xb6>
 8006ae6:	f108 0801 	add.w	r8, r8, #1
 8006aea:	e7ec      	b.n	8006ac6 <_printf_float+0x33a>
 8006aec:	4642      	mov	r2, r8
 8006aee:	4631      	mov	r1, r6
 8006af0:	4628      	mov	r0, r5
 8006af2:	47b8      	blx	r7
 8006af4:	3001      	adds	r0, #1
 8006af6:	d1c2      	bne.n	8006a7e <_printf_float+0x2f2>
 8006af8:	e6a3      	b.n	8006842 <_printf_float+0xb6>
 8006afa:	2301      	movs	r3, #1
 8006afc:	4631      	mov	r1, r6
 8006afe:	4628      	mov	r0, r5
 8006b00:	9206      	str	r2, [sp, #24]
 8006b02:	47b8      	blx	r7
 8006b04:	3001      	adds	r0, #1
 8006b06:	f43f ae9c 	beq.w	8006842 <_printf_float+0xb6>
 8006b0a:	9a06      	ldr	r2, [sp, #24]
 8006b0c:	f10b 0b01 	add.w	fp, fp, #1
 8006b10:	e7bb      	b.n	8006a8a <_printf_float+0x2fe>
 8006b12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b16:	4631      	mov	r1, r6
 8006b18:	4628      	mov	r0, r5
 8006b1a:	47b8      	blx	r7
 8006b1c:	3001      	adds	r0, #1
 8006b1e:	d1c0      	bne.n	8006aa2 <_printf_float+0x316>
 8006b20:	e68f      	b.n	8006842 <_printf_float+0xb6>
 8006b22:	9a06      	ldr	r2, [sp, #24]
 8006b24:	464b      	mov	r3, r9
 8006b26:	4442      	add	r2, r8
 8006b28:	4631      	mov	r1, r6
 8006b2a:	4628      	mov	r0, r5
 8006b2c:	47b8      	blx	r7
 8006b2e:	3001      	adds	r0, #1
 8006b30:	d1c3      	bne.n	8006aba <_printf_float+0x32e>
 8006b32:	e686      	b.n	8006842 <_printf_float+0xb6>
 8006b34:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006b38:	f1ba 0f01 	cmp.w	sl, #1
 8006b3c:	dc01      	bgt.n	8006b42 <_printf_float+0x3b6>
 8006b3e:	07db      	lsls	r3, r3, #31
 8006b40:	d536      	bpl.n	8006bb0 <_printf_float+0x424>
 8006b42:	2301      	movs	r3, #1
 8006b44:	4642      	mov	r2, r8
 8006b46:	4631      	mov	r1, r6
 8006b48:	4628      	mov	r0, r5
 8006b4a:	47b8      	blx	r7
 8006b4c:	3001      	adds	r0, #1
 8006b4e:	f43f ae78 	beq.w	8006842 <_printf_float+0xb6>
 8006b52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b56:	4631      	mov	r1, r6
 8006b58:	4628      	mov	r0, r5
 8006b5a:	47b8      	blx	r7
 8006b5c:	3001      	adds	r0, #1
 8006b5e:	f43f ae70 	beq.w	8006842 <_printf_float+0xb6>
 8006b62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006b66:	2200      	movs	r2, #0
 8006b68:	2300      	movs	r3, #0
 8006b6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b6e:	f7f9 ffcb 	bl	8000b08 <__aeabi_dcmpeq>
 8006b72:	b9c0      	cbnz	r0, 8006ba6 <_printf_float+0x41a>
 8006b74:	4653      	mov	r3, sl
 8006b76:	f108 0201 	add.w	r2, r8, #1
 8006b7a:	4631      	mov	r1, r6
 8006b7c:	4628      	mov	r0, r5
 8006b7e:	47b8      	blx	r7
 8006b80:	3001      	adds	r0, #1
 8006b82:	d10c      	bne.n	8006b9e <_printf_float+0x412>
 8006b84:	e65d      	b.n	8006842 <_printf_float+0xb6>
 8006b86:	2301      	movs	r3, #1
 8006b88:	465a      	mov	r2, fp
 8006b8a:	4631      	mov	r1, r6
 8006b8c:	4628      	mov	r0, r5
 8006b8e:	47b8      	blx	r7
 8006b90:	3001      	adds	r0, #1
 8006b92:	f43f ae56 	beq.w	8006842 <_printf_float+0xb6>
 8006b96:	f108 0801 	add.w	r8, r8, #1
 8006b9a:	45d0      	cmp	r8, sl
 8006b9c:	dbf3      	blt.n	8006b86 <_printf_float+0x3fa>
 8006b9e:	464b      	mov	r3, r9
 8006ba0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006ba4:	e6df      	b.n	8006966 <_printf_float+0x1da>
 8006ba6:	f04f 0800 	mov.w	r8, #0
 8006baa:	f104 0b1a 	add.w	fp, r4, #26
 8006bae:	e7f4      	b.n	8006b9a <_printf_float+0x40e>
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	4642      	mov	r2, r8
 8006bb4:	e7e1      	b.n	8006b7a <_printf_float+0x3ee>
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	464a      	mov	r2, r9
 8006bba:	4631      	mov	r1, r6
 8006bbc:	4628      	mov	r0, r5
 8006bbe:	47b8      	blx	r7
 8006bc0:	3001      	adds	r0, #1
 8006bc2:	f43f ae3e 	beq.w	8006842 <_printf_float+0xb6>
 8006bc6:	f108 0801 	add.w	r8, r8, #1
 8006bca:	68e3      	ldr	r3, [r4, #12]
 8006bcc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006bce:	1a5b      	subs	r3, r3, r1
 8006bd0:	4543      	cmp	r3, r8
 8006bd2:	dcf0      	bgt.n	8006bb6 <_printf_float+0x42a>
 8006bd4:	e6fc      	b.n	80069d0 <_printf_float+0x244>
 8006bd6:	f04f 0800 	mov.w	r8, #0
 8006bda:	f104 0919 	add.w	r9, r4, #25
 8006bde:	e7f4      	b.n	8006bca <_printf_float+0x43e>

08006be0 <_printf_common>:
 8006be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006be4:	4616      	mov	r6, r2
 8006be6:	4698      	mov	r8, r3
 8006be8:	688a      	ldr	r2, [r1, #8]
 8006bea:	690b      	ldr	r3, [r1, #16]
 8006bec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	bfb8      	it	lt
 8006bf4:	4613      	movlt	r3, r2
 8006bf6:	6033      	str	r3, [r6, #0]
 8006bf8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006bfc:	4607      	mov	r7, r0
 8006bfe:	460c      	mov	r4, r1
 8006c00:	b10a      	cbz	r2, 8006c06 <_printf_common+0x26>
 8006c02:	3301      	adds	r3, #1
 8006c04:	6033      	str	r3, [r6, #0]
 8006c06:	6823      	ldr	r3, [r4, #0]
 8006c08:	0699      	lsls	r1, r3, #26
 8006c0a:	bf42      	ittt	mi
 8006c0c:	6833      	ldrmi	r3, [r6, #0]
 8006c0e:	3302      	addmi	r3, #2
 8006c10:	6033      	strmi	r3, [r6, #0]
 8006c12:	6825      	ldr	r5, [r4, #0]
 8006c14:	f015 0506 	ands.w	r5, r5, #6
 8006c18:	d106      	bne.n	8006c28 <_printf_common+0x48>
 8006c1a:	f104 0a19 	add.w	sl, r4, #25
 8006c1e:	68e3      	ldr	r3, [r4, #12]
 8006c20:	6832      	ldr	r2, [r6, #0]
 8006c22:	1a9b      	subs	r3, r3, r2
 8006c24:	42ab      	cmp	r3, r5
 8006c26:	dc26      	bgt.n	8006c76 <_printf_common+0x96>
 8006c28:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c2c:	6822      	ldr	r2, [r4, #0]
 8006c2e:	3b00      	subs	r3, #0
 8006c30:	bf18      	it	ne
 8006c32:	2301      	movne	r3, #1
 8006c34:	0692      	lsls	r2, r2, #26
 8006c36:	d42b      	bmi.n	8006c90 <_printf_common+0xb0>
 8006c38:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c3c:	4641      	mov	r1, r8
 8006c3e:	4638      	mov	r0, r7
 8006c40:	47c8      	blx	r9
 8006c42:	3001      	adds	r0, #1
 8006c44:	d01e      	beq.n	8006c84 <_printf_common+0xa4>
 8006c46:	6823      	ldr	r3, [r4, #0]
 8006c48:	6922      	ldr	r2, [r4, #16]
 8006c4a:	f003 0306 	and.w	r3, r3, #6
 8006c4e:	2b04      	cmp	r3, #4
 8006c50:	bf02      	ittt	eq
 8006c52:	68e5      	ldreq	r5, [r4, #12]
 8006c54:	6833      	ldreq	r3, [r6, #0]
 8006c56:	1aed      	subeq	r5, r5, r3
 8006c58:	68a3      	ldr	r3, [r4, #8]
 8006c5a:	bf0c      	ite	eq
 8006c5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c60:	2500      	movne	r5, #0
 8006c62:	4293      	cmp	r3, r2
 8006c64:	bfc4      	itt	gt
 8006c66:	1a9b      	subgt	r3, r3, r2
 8006c68:	18ed      	addgt	r5, r5, r3
 8006c6a:	2600      	movs	r6, #0
 8006c6c:	341a      	adds	r4, #26
 8006c6e:	42b5      	cmp	r5, r6
 8006c70:	d11a      	bne.n	8006ca8 <_printf_common+0xc8>
 8006c72:	2000      	movs	r0, #0
 8006c74:	e008      	b.n	8006c88 <_printf_common+0xa8>
 8006c76:	2301      	movs	r3, #1
 8006c78:	4652      	mov	r2, sl
 8006c7a:	4641      	mov	r1, r8
 8006c7c:	4638      	mov	r0, r7
 8006c7e:	47c8      	blx	r9
 8006c80:	3001      	adds	r0, #1
 8006c82:	d103      	bne.n	8006c8c <_printf_common+0xac>
 8006c84:	f04f 30ff 	mov.w	r0, #4294967295
 8006c88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c8c:	3501      	adds	r5, #1
 8006c8e:	e7c6      	b.n	8006c1e <_printf_common+0x3e>
 8006c90:	18e1      	adds	r1, r4, r3
 8006c92:	1c5a      	adds	r2, r3, #1
 8006c94:	2030      	movs	r0, #48	@ 0x30
 8006c96:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c9a:	4422      	add	r2, r4
 8006c9c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006ca0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ca4:	3302      	adds	r3, #2
 8006ca6:	e7c7      	b.n	8006c38 <_printf_common+0x58>
 8006ca8:	2301      	movs	r3, #1
 8006caa:	4622      	mov	r2, r4
 8006cac:	4641      	mov	r1, r8
 8006cae:	4638      	mov	r0, r7
 8006cb0:	47c8      	blx	r9
 8006cb2:	3001      	adds	r0, #1
 8006cb4:	d0e6      	beq.n	8006c84 <_printf_common+0xa4>
 8006cb6:	3601      	adds	r6, #1
 8006cb8:	e7d9      	b.n	8006c6e <_printf_common+0x8e>
	...

08006cbc <_printf_i>:
 8006cbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cc0:	7e0f      	ldrb	r7, [r1, #24]
 8006cc2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006cc4:	2f78      	cmp	r7, #120	@ 0x78
 8006cc6:	4691      	mov	r9, r2
 8006cc8:	4680      	mov	r8, r0
 8006cca:	460c      	mov	r4, r1
 8006ccc:	469a      	mov	sl, r3
 8006cce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006cd2:	d807      	bhi.n	8006ce4 <_printf_i+0x28>
 8006cd4:	2f62      	cmp	r7, #98	@ 0x62
 8006cd6:	d80a      	bhi.n	8006cee <_printf_i+0x32>
 8006cd8:	2f00      	cmp	r7, #0
 8006cda:	f000 80d1 	beq.w	8006e80 <_printf_i+0x1c4>
 8006cde:	2f58      	cmp	r7, #88	@ 0x58
 8006ce0:	f000 80b8 	beq.w	8006e54 <_printf_i+0x198>
 8006ce4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ce8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006cec:	e03a      	b.n	8006d64 <_printf_i+0xa8>
 8006cee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006cf2:	2b15      	cmp	r3, #21
 8006cf4:	d8f6      	bhi.n	8006ce4 <_printf_i+0x28>
 8006cf6:	a101      	add	r1, pc, #4	@ (adr r1, 8006cfc <_printf_i+0x40>)
 8006cf8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006cfc:	08006d55 	.word	0x08006d55
 8006d00:	08006d69 	.word	0x08006d69
 8006d04:	08006ce5 	.word	0x08006ce5
 8006d08:	08006ce5 	.word	0x08006ce5
 8006d0c:	08006ce5 	.word	0x08006ce5
 8006d10:	08006ce5 	.word	0x08006ce5
 8006d14:	08006d69 	.word	0x08006d69
 8006d18:	08006ce5 	.word	0x08006ce5
 8006d1c:	08006ce5 	.word	0x08006ce5
 8006d20:	08006ce5 	.word	0x08006ce5
 8006d24:	08006ce5 	.word	0x08006ce5
 8006d28:	08006e67 	.word	0x08006e67
 8006d2c:	08006d93 	.word	0x08006d93
 8006d30:	08006e21 	.word	0x08006e21
 8006d34:	08006ce5 	.word	0x08006ce5
 8006d38:	08006ce5 	.word	0x08006ce5
 8006d3c:	08006e89 	.word	0x08006e89
 8006d40:	08006ce5 	.word	0x08006ce5
 8006d44:	08006d93 	.word	0x08006d93
 8006d48:	08006ce5 	.word	0x08006ce5
 8006d4c:	08006ce5 	.word	0x08006ce5
 8006d50:	08006e29 	.word	0x08006e29
 8006d54:	6833      	ldr	r3, [r6, #0]
 8006d56:	1d1a      	adds	r2, r3, #4
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	6032      	str	r2, [r6, #0]
 8006d5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d60:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d64:	2301      	movs	r3, #1
 8006d66:	e09c      	b.n	8006ea2 <_printf_i+0x1e6>
 8006d68:	6833      	ldr	r3, [r6, #0]
 8006d6a:	6820      	ldr	r0, [r4, #0]
 8006d6c:	1d19      	adds	r1, r3, #4
 8006d6e:	6031      	str	r1, [r6, #0]
 8006d70:	0606      	lsls	r6, r0, #24
 8006d72:	d501      	bpl.n	8006d78 <_printf_i+0xbc>
 8006d74:	681d      	ldr	r5, [r3, #0]
 8006d76:	e003      	b.n	8006d80 <_printf_i+0xc4>
 8006d78:	0645      	lsls	r5, r0, #25
 8006d7a:	d5fb      	bpl.n	8006d74 <_printf_i+0xb8>
 8006d7c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d80:	2d00      	cmp	r5, #0
 8006d82:	da03      	bge.n	8006d8c <_printf_i+0xd0>
 8006d84:	232d      	movs	r3, #45	@ 0x2d
 8006d86:	426d      	negs	r5, r5
 8006d88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d8c:	4858      	ldr	r0, [pc, #352]	@ (8006ef0 <_printf_i+0x234>)
 8006d8e:	230a      	movs	r3, #10
 8006d90:	e011      	b.n	8006db6 <_printf_i+0xfa>
 8006d92:	6821      	ldr	r1, [r4, #0]
 8006d94:	6833      	ldr	r3, [r6, #0]
 8006d96:	0608      	lsls	r0, r1, #24
 8006d98:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d9c:	d402      	bmi.n	8006da4 <_printf_i+0xe8>
 8006d9e:	0649      	lsls	r1, r1, #25
 8006da0:	bf48      	it	mi
 8006da2:	b2ad      	uxthmi	r5, r5
 8006da4:	2f6f      	cmp	r7, #111	@ 0x6f
 8006da6:	4852      	ldr	r0, [pc, #328]	@ (8006ef0 <_printf_i+0x234>)
 8006da8:	6033      	str	r3, [r6, #0]
 8006daa:	bf14      	ite	ne
 8006dac:	230a      	movne	r3, #10
 8006dae:	2308      	moveq	r3, #8
 8006db0:	2100      	movs	r1, #0
 8006db2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006db6:	6866      	ldr	r6, [r4, #4]
 8006db8:	60a6      	str	r6, [r4, #8]
 8006dba:	2e00      	cmp	r6, #0
 8006dbc:	db05      	blt.n	8006dca <_printf_i+0x10e>
 8006dbe:	6821      	ldr	r1, [r4, #0]
 8006dc0:	432e      	orrs	r6, r5
 8006dc2:	f021 0104 	bic.w	r1, r1, #4
 8006dc6:	6021      	str	r1, [r4, #0]
 8006dc8:	d04b      	beq.n	8006e62 <_printf_i+0x1a6>
 8006dca:	4616      	mov	r6, r2
 8006dcc:	fbb5 f1f3 	udiv	r1, r5, r3
 8006dd0:	fb03 5711 	mls	r7, r3, r1, r5
 8006dd4:	5dc7      	ldrb	r7, [r0, r7]
 8006dd6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006dda:	462f      	mov	r7, r5
 8006ddc:	42bb      	cmp	r3, r7
 8006dde:	460d      	mov	r5, r1
 8006de0:	d9f4      	bls.n	8006dcc <_printf_i+0x110>
 8006de2:	2b08      	cmp	r3, #8
 8006de4:	d10b      	bne.n	8006dfe <_printf_i+0x142>
 8006de6:	6823      	ldr	r3, [r4, #0]
 8006de8:	07df      	lsls	r7, r3, #31
 8006dea:	d508      	bpl.n	8006dfe <_printf_i+0x142>
 8006dec:	6923      	ldr	r3, [r4, #16]
 8006dee:	6861      	ldr	r1, [r4, #4]
 8006df0:	4299      	cmp	r1, r3
 8006df2:	bfde      	ittt	le
 8006df4:	2330      	movle	r3, #48	@ 0x30
 8006df6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006dfa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006dfe:	1b92      	subs	r2, r2, r6
 8006e00:	6122      	str	r2, [r4, #16]
 8006e02:	f8cd a000 	str.w	sl, [sp]
 8006e06:	464b      	mov	r3, r9
 8006e08:	aa03      	add	r2, sp, #12
 8006e0a:	4621      	mov	r1, r4
 8006e0c:	4640      	mov	r0, r8
 8006e0e:	f7ff fee7 	bl	8006be0 <_printf_common>
 8006e12:	3001      	adds	r0, #1
 8006e14:	d14a      	bne.n	8006eac <_printf_i+0x1f0>
 8006e16:	f04f 30ff 	mov.w	r0, #4294967295
 8006e1a:	b004      	add	sp, #16
 8006e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e20:	6823      	ldr	r3, [r4, #0]
 8006e22:	f043 0320 	orr.w	r3, r3, #32
 8006e26:	6023      	str	r3, [r4, #0]
 8006e28:	4832      	ldr	r0, [pc, #200]	@ (8006ef4 <_printf_i+0x238>)
 8006e2a:	2778      	movs	r7, #120	@ 0x78
 8006e2c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e30:	6823      	ldr	r3, [r4, #0]
 8006e32:	6831      	ldr	r1, [r6, #0]
 8006e34:	061f      	lsls	r7, r3, #24
 8006e36:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e3a:	d402      	bmi.n	8006e42 <_printf_i+0x186>
 8006e3c:	065f      	lsls	r7, r3, #25
 8006e3e:	bf48      	it	mi
 8006e40:	b2ad      	uxthmi	r5, r5
 8006e42:	6031      	str	r1, [r6, #0]
 8006e44:	07d9      	lsls	r1, r3, #31
 8006e46:	bf44      	itt	mi
 8006e48:	f043 0320 	orrmi.w	r3, r3, #32
 8006e4c:	6023      	strmi	r3, [r4, #0]
 8006e4e:	b11d      	cbz	r5, 8006e58 <_printf_i+0x19c>
 8006e50:	2310      	movs	r3, #16
 8006e52:	e7ad      	b.n	8006db0 <_printf_i+0xf4>
 8006e54:	4826      	ldr	r0, [pc, #152]	@ (8006ef0 <_printf_i+0x234>)
 8006e56:	e7e9      	b.n	8006e2c <_printf_i+0x170>
 8006e58:	6823      	ldr	r3, [r4, #0]
 8006e5a:	f023 0320 	bic.w	r3, r3, #32
 8006e5e:	6023      	str	r3, [r4, #0]
 8006e60:	e7f6      	b.n	8006e50 <_printf_i+0x194>
 8006e62:	4616      	mov	r6, r2
 8006e64:	e7bd      	b.n	8006de2 <_printf_i+0x126>
 8006e66:	6833      	ldr	r3, [r6, #0]
 8006e68:	6825      	ldr	r5, [r4, #0]
 8006e6a:	6961      	ldr	r1, [r4, #20]
 8006e6c:	1d18      	adds	r0, r3, #4
 8006e6e:	6030      	str	r0, [r6, #0]
 8006e70:	062e      	lsls	r6, r5, #24
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	d501      	bpl.n	8006e7a <_printf_i+0x1be>
 8006e76:	6019      	str	r1, [r3, #0]
 8006e78:	e002      	b.n	8006e80 <_printf_i+0x1c4>
 8006e7a:	0668      	lsls	r0, r5, #25
 8006e7c:	d5fb      	bpl.n	8006e76 <_printf_i+0x1ba>
 8006e7e:	8019      	strh	r1, [r3, #0]
 8006e80:	2300      	movs	r3, #0
 8006e82:	6123      	str	r3, [r4, #16]
 8006e84:	4616      	mov	r6, r2
 8006e86:	e7bc      	b.n	8006e02 <_printf_i+0x146>
 8006e88:	6833      	ldr	r3, [r6, #0]
 8006e8a:	1d1a      	adds	r2, r3, #4
 8006e8c:	6032      	str	r2, [r6, #0]
 8006e8e:	681e      	ldr	r6, [r3, #0]
 8006e90:	6862      	ldr	r2, [r4, #4]
 8006e92:	2100      	movs	r1, #0
 8006e94:	4630      	mov	r0, r6
 8006e96:	f7f9 f9bb 	bl	8000210 <memchr>
 8006e9a:	b108      	cbz	r0, 8006ea0 <_printf_i+0x1e4>
 8006e9c:	1b80      	subs	r0, r0, r6
 8006e9e:	6060      	str	r0, [r4, #4]
 8006ea0:	6863      	ldr	r3, [r4, #4]
 8006ea2:	6123      	str	r3, [r4, #16]
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006eaa:	e7aa      	b.n	8006e02 <_printf_i+0x146>
 8006eac:	6923      	ldr	r3, [r4, #16]
 8006eae:	4632      	mov	r2, r6
 8006eb0:	4649      	mov	r1, r9
 8006eb2:	4640      	mov	r0, r8
 8006eb4:	47d0      	blx	sl
 8006eb6:	3001      	adds	r0, #1
 8006eb8:	d0ad      	beq.n	8006e16 <_printf_i+0x15a>
 8006eba:	6823      	ldr	r3, [r4, #0]
 8006ebc:	079b      	lsls	r3, r3, #30
 8006ebe:	d413      	bmi.n	8006ee8 <_printf_i+0x22c>
 8006ec0:	68e0      	ldr	r0, [r4, #12]
 8006ec2:	9b03      	ldr	r3, [sp, #12]
 8006ec4:	4298      	cmp	r0, r3
 8006ec6:	bfb8      	it	lt
 8006ec8:	4618      	movlt	r0, r3
 8006eca:	e7a6      	b.n	8006e1a <_printf_i+0x15e>
 8006ecc:	2301      	movs	r3, #1
 8006ece:	4632      	mov	r2, r6
 8006ed0:	4649      	mov	r1, r9
 8006ed2:	4640      	mov	r0, r8
 8006ed4:	47d0      	blx	sl
 8006ed6:	3001      	adds	r0, #1
 8006ed8:	d09d      	beq.n	8006e16 <_printf_i+0x15a>
 8006eda:	3501      	adds	r5, #1
 8006edc:	68e3      	ldr	r3, [r4, #12]
 8006ede:	9903      	ldr	r1, [sp, #12]
 8006ee0:	1a5b      	subs	r3, r3, r1
 8006ee2:	42ab      	cmp	r3, r5
 8006ee4:	dcf2      	bgt.n	8006ecc <_printf_i+0x210>
 8006ee6:	e7eb      	b.n	8006ec0 <_printf_i+0x204>
 8006ee8:	2500      	movs	r5, #0
 8006eea:	f104 0619 	add.w	r6, r4, #25
 8006eee:	e7f5      	b.n	8006edc <_printf_i+0x220>
 8006ef0:	0800af76 	.word	0x0800af76
 8006ef4:	0800af87 	.word	0x0800af87

08006ef8 <_scanf_float>:
 8006ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006efc:	b087      	sub	sp, #28
 8006efe:	4691      	mov	r9, r2
 8006f00:	9303      	str	r3, [sp, #12]
 8006f02:	688b      	ldr	r3, [r1, #8]
 8006f04:	1e5a      	subs	r2, r3, #1
 8006f06:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006f0a:	bf81      	itttt	hi
 8006f0c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006f10:	eb03 0b05 	addhi.w	fp, r3, r5
 8006f14:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006f18:	608b      	strhi	r3, [r1, #8]
 8006f1a:	680b      	ldr	r3, [r1, #0]
 8006f1c:	460a      	mov	r2, r1
 8006f1e:	f04f 0500 	mov.w	r5, #0
 8006f22:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006f26:	f842 3b1c 	str.w	r3, [r2], #28
 8006f2a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006f2e:	4680      	mov	r8, r0
 8006f30:	460c      	mov	r4, r1
 8006f32:	bf98      	it	ls
 8006f34:	f04f 0b00 	movls.w	fp, #0
 8006f38:	9201      	str	r2, [sp, #4]
 8006f3a:	4616      	mov	r6, r2
 8006f3c:	46aa      	mov	sl, r5
 8006f3e:	462f      	mov	r7, r5
 8006f40:	9502      	str	r5, [sp, #8]
 8006f42:	68a2      	ldr	r2, [r4, #8]
 8006f44:	b15a      	cbz	r2, 8006f5e <_scanf_float+0x66>
 8006f46:	f8d9 3000 	ldr.w	r3, [r9]
 8006f4a:	781b      	ldrb	r3, [r3, #0]
 8006f4c:	2b4e      	cmp	r3, #78	@ 0x4e
 8006f4e:	d863      	bhi.n	8007018 <_scanf_float+0x120>
 8006f50:	2b40      	cmp	r3, #64	@ 0x40
 8006f52:	d83b      	bhi.n	8006fcc <_scanf_float+0xd4>
 8006f54:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006f58:	b2c8      	uxtb	r0, r1
 8006f5a:	280e      	cmp	r0, #14
 8006f5c:	d939      	bls.n	8006fd2 <_scanf_float+0xda>
 8006f5e:	b11f      	cbz	r7, 8006f68 <_scanf_float+0x70>
 8006f60:	6823      	ldr	r3, [r4, #0]
 8006f62:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f66:	6023      	str	r3, [r4, #0]
 8006f68:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f6c:	f1ba 0f01 	cmp.w	sl, #1
 8006f70:	f200 8114 	bhi.w	800719c <_scanf_float+0x2a4>
 8006f74:	9b01      	ldr	r3, [sp, #4]
 8006f76:	429e      	cmp	r6, r3
 8006f78:	f200 8105 	bhi.w	8007186 <_scanf_float+0x28e>
 8006f7c:	2001      	movs	r0, #1
 8006f7e:	b007      	add	sp, #28
 8006f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f84:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006f88:	2a0d      	cmp	r2, #13
 8006f8a:	d8e8      	bhi.n	8006f5e <_scanf_float+0x66>
 8006f8c:	a101      	add	r1, pc, #4	@ (adr r1, 8006f94 <_scanf_float+0x9c>)
 8006f8e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006f92:	bf00      	nop
 8006f94:	080070dd 	.word	0x080070dd
 8006f98:	08006f5f 	.word	0x08006f5f
 8006f9c:	08006f5f 	.word	0x08006f5f
 8006fa0:	08006f5f 	.word	0x08006f5f
 8006fa4:	08007139 	.word	0x08007139
 8006fa8:	08007113 	.word	0x08007113
 8006fac:	08006f5f 	.word	0x08006f5f
 8006fb0:	08006f5f 	.word	0x08006f5f
 8006fb4:	080070eb 	.word	0x080070eb
 8006fb8:	08006f5f 	.word	0x08006f5f
 8006fbc:	08006f5f 	.word	0x08006f5f
 8006fc0:	08006f5f 	.word	0x08006f5f
 8006fc4:	08006f5f 	.word	0x08006f5f
 8006fc8:	080070a7 	.word	0x080070a7
 8006fcc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006fd0:	e7da      	b.n	8006f88 <_scanf_float+0x90>
 8006fd2:	290e      	cmp	r1, #14
 8006fd4:	d8c3      	bhi.n	8006f5e <_scanf_float+0x66>
 8006fd6:	a001      	add	r0, pc, #4	@ (adr r0, 8006fdc <_scanf_float+0xe4>)
 8006fd8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006fdc:	08007097 	.word	0x08007097
 8006fe0:	08006f5f 	.word	0x08006f5f
 8006fe4:	08007097 	.word	0x08007097
 8006fe8:	08007127 	.word	0x08007127
 8006fec:	08006f5f 	.word	0x08006f5f
 8006ff0:	08007039 	.word	0x08007039
 8006ff4:	0800707d 	.word	0x0800707d
 8006ff8:	0800707d 	.word	0x0800707d
 8006ffc:	0800707d 	.word	0x0800707d
 8007000:	0800707d 	.word	0x0800707d
 8007004:	0800707d 	.word	0x0800707d
 8007008:	0800707d 	.word	0x0800707d
 800700c:	0800707d 	.word	0x0800707d
 8007010:	0800707d 	.word	0x0800707d
 8007014:	0800707d 	.word	0x0800707d
 8007018:	2b6e      	cmp	r3, #110	@ 0x6e
 800701a:	d809      	bhi.n	8007030 <_scanf_float+0x138>
 800701c:	2b60      	cmp	r3, #96	@ 0x60
 800701e:	d8b1      	bhi.n	8006f84 <_scanf_float+0x8c>
 8007020:	2b54      	cmp	r3, #84	@ 0x54
 8007022:	d07b      	beq.n	800711c <_scanf_float+0x224>
 8007024:	2b59      	cmp	r3, #89	@ 0x59
 8007026:	d19a      	bne.n	8006f5e <_scanf_float+0x66>
 8007028:	2d07      	cmp	r5, #7
 800702a:	d198      	bne.n	8006f5e <_scanf_float+0x66>
 800702c:	2508      	movs	r5, #8
 800702e:	e02f      	b.n	8007090 <_scanf_float+0x198>
 8007030:	2b74      	cmp	r3, #116	@ 0x74
 8007032:	d073      	beq.n	800711c <_scanf_float+0x224>
 8007034:	2b79      	cmp	r3, #121	@ 0x79
 8007036:	e7f6      	b.n	8007026 <_scanf_float+0x12e>
 8007038:	6821      	ldr	r1, [r4, #0]
 800703a:	05c8      	lsls	r0, r1, #23
 800703c:	d51e      	bpl.n	800707c <_scanf_float+0x184>
 800703e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007042:	6021      	str	r1, [r4, #0]
 8007044:	3701      	adds	r7, #1
 8007046:	f1bb 0f00 	cmp.w	fp, #0
 800704a:	d003      	beq.n	8007054 <_scanf_float+0x15c>
 800704c:	3201      	adds	r2, #1
 800704e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007052:	60a2      	str	r2, [r4, #8]
 8007054:	68a3      	ldr	r3, [r4, #8]
 8007056:	3b01      	subs	r3, #1
 8007058:	60a3      	str	r3, [r4, #8]
 800705a:	6923      	ldr	r3, [r4, #16]
 800705c:	3301      	adds	r3, #1
 800705e:	6123      	str	r3, [r4, #16]
 8007060:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007064:	3b01      	subs	r3, #1
 8007066:	2b00      	cmp	r3, #0
 8007068:	f8c9 3004 	str.w	r3, [r9, #4]
 800706c:	f340 8082 	ble.w	8007174 <_scanf_float+0x27c>
 8007070:	f8d9 3000 	ldr.w	r3, [r9]
 8007074:	3301      	adds	r3, #1
 8007076:	f8c9 3000 	str.w	r3, [r9]
 800707a:	e762      	b.n	8006f42 <_scanf_float+0x4a>
 800707c:	eb1a 0105 	adds.w	r1, sl, r5
 8007080:	f47f af6d 	bne.w	8006f5e <_scanf_float+0x66>
 8007084:	6822      	ldr	r2, [r4, #0]
 8007086:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800708a:	6022      	str	r2, [r4, #0]
 800708c:	460d      	mov	r5, r1
 800708e:	468a      	mov	sl, r1
 8007090:	f806 3b01 	strb.w	r3, [r6], #1
 8007094:	e7de      	b.n	8007054 <_scanf_float+0x15c>
 8007096:	6822      	ldr	r2, [r4, #0]
 8007098:	0610      	lsls	r0, r2, #24
 800709a:	f57f af60 	bpl.w	8006f5e <_scanf_float+0x66>
 800709e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80070a2:	6022      	str	r2, [r4, #0]
 80070a4:	e7f4      	b.n	8007090 <_scanf_float+0x198>
 80070a6:	f1ba 0f00 	cmp.w	sl, #0
 80070aa:	d10c      	bne.n	80070c6 <_scanf_float+0x1ce>
 80070ac:	b977      	cbnz	r7, 80070cc <_scanf_float+0x1d4>
 80070ae:	6822      	ldr	r2, [r4, #0]
 80070b0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80070b4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80070b8:	d108      	bne.n	80070cc <_scanf_float+0x1d4>
 80070ba:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80070be:	6022      	str	r2, [r4, #0]
 80070c0:	f04f 0a01 	mov.w	sl, #1
 80070c4:	e7e4      	b.n	8007090 <_scanf_float+0x198>
 80070c6:	f1ba 0f02 	cmp.w	sl, #2
 80070ca:	d050      	beq.n	800716e <_scanf_float+0x276>
 80070cc:	2d01      	cmp	r5, #1
 80070ce:	d002      	beq.n	80070d6 <_scanf_float+0x1de>
 80070d0:	2d04      	cmp	r5, #4
 80070d2:	f47f af44 	bne.w	8006f5e <_scanf_float+0x66>
 80070d6:	3501      	adds	r5, #1
 80070d8:	b2ed      	uxtb	r5, r5
 80070da:	e7d9      	b.n	8007090 <_scanf_float+0x198>
 80070dc:	f1ba 0f01 	cmp.w	sl, #1
 80070e0:	f47f af3d 	bne.w	8006f5e <_scanf_float+0x66>
 80070e4:	f04f 0a02 	mov.w	sl, #2
 80070e8:	e7d2      	b.n	8007090 <_scanf_float+0x198>
 80070ea:	b975      	cbnz	r5, 800710a <_scanf_float+0x212>
 80070ec:	2f00      	cmp	r7, #0
 80070ee:	f47f af37 	bne.w	8006f60 <_scanf_float+0x68>
 80070f2:	6822      	ldr	r2, [r4, #0]
 80070f4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80070f8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80070fc:	f040 8103 	bne.w	8007306 <_scanf_float+0x40e>
 8007100:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007104:	6022      	str	r2, [r4, #0]
 8007106:	2501      	movs	r5, #1
 8007108:	e7c2      	b.n	8007090 <_scanf_float+0x198>
 800710a:	2d03      	cmp	r5, #3
 800710c:	d0e3      	beq.n	80070d6 <_scanf_float+0x1de>
 800710e:	2d05      	cmp	r5, #5
 8007110:	e7df      	b.n	80070d2 <_scanf_float+0x1da>
 8007112:	2d02      	cmp	r5, #2
 8007114:	f47f af23 	bne.w	8006f5e <_scanf_float+0x66>
 8007118:	2503      	movs	r5, #3
 800711a:	e7b9      	b.n	8007090 <_scanf_float+0x198>
 800711c:	2d06      	cmp	r5, #6
 800711e:	f47f af1e 	bne.w	8006f5e <_scanf_float+0x66>
 8007122:	2507      	movs	r5, #7
 8007124:	e7b4      	b.n	8007090 <_scanf_float+0x198>
 8007126:	6822      	ldr	r2, [r4, #0]
 8007128:	0591      	lsls	r1, r2, #22
 800712a:	f57f af18 	bpl.w	8006f5e <_scanf_float+0x66>
 800712e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007132:	6022      	str	r2, [r4, #0]
 8007134:	9702      	str	r7, [sp, #8]
 8007136:	e7ab      	b.n	8007090 <_scanf_float+0x198>
 8007138:	6822      	ldr	r2, [r4, #0]
 800713a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800713e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007142:	d005      	beq.n	8007150 <_scanf_float+0x258>
 8007144:	0550      	lsls	r0, r2, #21
 8007146:	f57f af0a 	bpl.w	8006f5e <_scanf_float+0x66>
 800714a:	2f00      	cmp	r7, #0
 800714c:	f000 80db 	beq.w	8007306 <_scanf_float+0x40e>
 8007150:	0591      	lsls	r1, r2, #22
 8007152:	bf58      	it	pl
 8007154:	9902      	ldrpl	r1, [sp, #8]
 8007156:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800715a:	bf58      	it	pl
 800715c:	1a79      	subpl	r1, r7, r1
 800715e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007162:	bf58      	it	pl
 8007164:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007168:	6022      	str	r2, [r4, #0]
 800716a:	2700      	movs	r7, #0
 800716c:	e790      	b.n	8007090 <_scanf_float+0x198>
 800716e:	f04f 0a03 	mov.w	sl, #3
 8007172:	e78d      	b.n	8007090 <_scanf_float+0x198>
 8007174:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007178:	4649      	mov	r1, r9
 800717a:	4640      	mov	r0, r8
 800717c:	4798      	blx	r3
 800717e:	2800      	cmp	r0, #0
 8007180:	f43f aedf 	beq.w	8006f42 <_scanf_float+0x4a>
 8007184:	e6eb      	b.n	8006f5e <_scanf_float+0x66>
 8007186:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800718a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800718e:	464a      	mov	r2, r9
 8007190:	4640      	mov	r0, r8
 8007192:	4798      	blx	r3
 8007194:	6923      	ldr	r3, [r4, #16]
 8007196:	3b01      	subs	r3, #1
 8007198:	6123      	str	r3, [r4, #16]
 800719a:	e6eb      	b.n	8006f74 <_scanf_float+0x7c>
 800719c:	1e6b      	subs	r3, r5, #1
 800719e:	2b06      	cmp	r3, #6
 80071a0:	d824      	bhi.n	80071ec <_scanf_float+0x2f4>
 80071a2:	2d02      	cmp	r5, #2
 80071a4:	d836      	bhi.n	8007214 <_scanf_float+0x31c>
 80071a6:	9b01      	ldr	r3, [sp, #4]
 80071a8:	429e      	cmp	r6, r3
 80071aa:	f67f aee7 	bls.w	8006f7c <_scanf_float+0x84>
 80071ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80071b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80071b6:	464a      	mov	r2, r9
 80071b8:	4640      	mov	r0, r8
 80071ba:	4798      	blx	r3
 80071bc:	6923      	ldr	r3, [r4, #16]
 80071be:	3b01      	subs	r3, #1
 80071c0:	6123      	str	r3, [r4, #16]
 80071c2:	e7f0      	b.n	80071a6 <_scanf_float+0x2ae>
 80071c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80071c8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80071cc:	464a      	mov	r2, r9
 80071ce:	4640      	mov	r0, r8
 80071d0:	4798      	blx	r3
 80071d2:	6923      	ldr	r3, [r4, #16]
 80071d4:	3b01      	subs	r3, #1
 80071d6:	6123      	str	r3, [r4, #16]
 80071d8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80071dc:	fa5f fa8a 	uxtb.w	sl, sl
 80071e0:	f1ba 0f02 	cmp.w	sl, #2
 80071e4:	d1ee      	bne.n	80071c4 <_scanf_float+0x2cc>
 80071e6:	3d03      	subs	r5, #3
 80071e8:	b2ed      	uxtb	r5, r5
 80071ea:	1b76      	subs	r6, r6, r5
 80071ec:	6823      	ldr	r3, [r4, #0]
 80071ee:	05da      	lsls	r2, r3, #23
 80071f0:	d530      	bpl.n	8007254 <_scanf_float+0x35c>
 80071f2:	055b      	lsls	r3, r3, #21
 80071f4:	d511      	bpl.n	800721a <_scanf_float+0x322>
 80071f6:	9b01      	ldr	r3, [sp, #4]
 80071f8:	429e      	cmp	r6, r3
 80071fa:	f67f aebf 	bls.w	8006f7c <_scanf_float+0x84>
 80071fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007202:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007206:	464a      	mov	r2, r9
 8007208:	4640      	mov	r0, r8
 800720a:	4798      	blx	r3
 800720c:	6923      	ldr	r3, [r4, #16]
 800720e:	3b01      	subs	r3, #1
 8007210:	6123      	str	r3, [r4, #16]
 8007212:	e7f0      	b.n	80071f6 <_scanf_float+0x2fe>
 8007214:	46aa      	mov	sl, r5
 8007216:	46b3      	mov	fp, r6
 8007218:	e7de      	b.n	80071d8 <_scanf_float+0x2e0>
 800721a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800721e:	6923      	ldr	r3, [r4, #16]
 8007220:	2965      	cmp	r1, #101	@ 0x65
 8007222:	f103 33ff 	add.w	r3, r3, #4294967295
 8007226:	f106 35ff 	add.w	r5, r6, #4294967295
 800722a:	6123      	str	r3, [r4, #16]
 800722c:	d00c      	beq.n	8007248 <_scanf_float+0x350>
 800722e:	2945      	cmp	r1, #69	@ 0x45
 8007230:	d00a      	beq.n	8007248 <_scanf_float+0x350>
 8007232:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007236:	464a      	mov	r2, r9
 8007238:	4640      	mov	r0, r8
 800723a:	4798      	blx	r3
 800723c:	6923      	ldr	r3, [r4, #16]
 800723e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007242:	3b01      	subs	r3, #1
 8007244:	1eb5      	subs	r5, r6, #2
 8007246:	6123      	str	r3, [r4, #16]
 8007248:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800724c:	464a      	mov	r2, r9
 800724e:	4640      	mov	r0, r8
 8007250:	4798      	blx	r3
 8007252:	462e      	mov	r6, r5
 8007254:	6822      	ldr	r2, [r4, #0]
 8007256:	f012 0210 	ands.w	r2, r2, #16
 800725a:	d001      	beq.n	8007260 <_scanf_float+0x368>
 800725c:	2000      	movs	r0, #0
 800725e:	e68e      	b.n	8006f7e <_scanf_float+0x86>
 8007260:	7032      	strb	r2, [r6, #0]
 8007262:	6823      	ldr	r3, [r4, #0]
 8007264:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007268:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800726c:	d125      	bne.n	80072ba <_scanf_float+0x3c2>
 800726e:	9b02      	ldr	r3, [sp, #8]
 8007270:	429f      	cmp	r7, r3
 8007272:	d00a      	beq.n	800728a <_scanf_float+0x392>
 8007274:	1bda      	subs	r2, r3, r7
 8007276:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800727a:	429e      	cmp	r6, r3
 800727c:	bf28      	it	cs
 800727e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007282:	4922      	ldr	r1, [pc, #136]	@ (800730c <_scanf_float+0x414>)
 8007284:	4630      	mov	r0, r6
 8007286:	f000 f93d 	bl	8007504 <siprintf>
 800728a:	9901      	ldr	r1, [sp, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	4640      	mov	r0, r8
 8007290:	f002 fc4a 	bl	8009b28 <_strtod_r>
 8007294:	9b03      	ldr	r3, [sp, #12]
 8007296:	6821      	ldr	r1, [r4, #0]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f011 0f02 	tst.w	r1, #2
 800729e:	ec57 6b10 	vmov	r6, r7, d0
 80072a2:	f103 0204 	add.w	r2, r3, #4
 80072a6:	d015      	beq.n	80072d4 <_scanf_float+0x3dc>
 80072a8:	9903      	ldr	r1, [sp, #12]
 80072aa:	600a      	str	r2, [r1, #0]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	e9c3 6700 	strd	r6, r7, [r3]
 80072b2:	68e3      	ldr	r3, [r4, #12]
 80072b4:	3301      	adds	r3, #1
 80072b6:	60e3      	str	r3, [r4, #12]
 80072b8:	e7d0      	b.n	800725c <_scanf_float+0x364>
 80072ba:	9b04      	ldr	r3, [sp, #16]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d0e4      	beq.n	800728a <_scanf_float+0x392>
 80072c0:	9905      	ldr	r1, [sp, #20]
 80072c2:	230a      	movs	r3, #10
 80072c4:	3101      	adds	r1, #1
 80072c6:	4640      	mov	r0, r8
 80072c8:	f002 fcae 	bl	8009c28 <_strtol_r>
 80072cc:	9b04      	ldr	r3, [sp, #16]
 80072ce:	9e05      	ldr	r6, [sp, #20]
 80072d0:	1ac2      	subs	r2, r0, r3
 80072d2:	e7d0      	b.n	8007276 <_scanf_float+0x37e>
 80072d4:	f011 0f04 	tst.w	r1, #4
 80072d8:	9903      	ldr	r1, [sp, #12]
 80072da:	600a      	str	r2, [r1, #0]
 80072dc:	d1e6      	bne.n	80072ac <_scanf_float+0x3b4>
 80072de:	681d      	ldr	r5, [r3, #0]
 80072e0:	4632      	mov	r2, r6
 80072e2:	463b      	mov	r3, r7
 80072e4:	4630      	mov	r0, r6
 80072e6:	4639      	mov	r1, r7
 80072e8:	f7f9 fc40 	bl	8000b6c <__aeabi_dcmpun>
 80072ec:	b128      	cbz	r0, 80072fa <_scanf_float+0x402>
 80072ee:	4808      	ldr	r0, [pc, #32]	@ (8007310 <_scanf_float+0x418>)
 80072f0:	f000 fa0e 	bl	8007710 <nanf>
 80072f4:	ed85 0a00 	vstr	s0, [r5]
 80072f8:	e7db      	b.n	80072b2 <_scanf_float+0x3ba>
 80072fa:	4630      	mov	r0, r6
 80072fc:	4639      	mov	r1, r7
 80072fe:	f7f9 fc93 	bl	8000c28 <__aeabi_d2f>
 8007302:	6028      	str	r0, [r5, #0]
 8007304:	e7d5      	b.n	80072b2 <_scanf_float+0x3ba>
 8007306:	2700      	movs	r7, #0
 8007308:	e62e      	b.n	8006f68 <_scanf_float+0x70>
 800730a:	bf00      	nop
 800730c:	0800af98 	.word	0x0800af98
 8007310:	0800b0d9 	.word	0x0800b0d9

08007314 <std>:
 8007314:	2300      	movs	r3, #0
 8007316:	b510      	push	{r4, lr}
 8007318:	4604      	mov	r4, r0
 800731a:	e9c0 3300 	strd	r3, r3, [r0]
 800731e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007322:	6083      	str	r3, [r0, #8]
 8007324:	8181      	strh	r1, [r0, #12]
 8007326:	6643      	str	r3, [r0, #100]	@ 0x64
 8007328:	81c2      	strh	r2, [r0, #14]
 800732a:	6183      	str	r3, [r0, #24]
 800732c:	4619      	mov	r1, r3
 800732e:	2208      	movs	r2, #8
 8007330:	305c      	adds	r0, #92	@ 0x5c
 8007332:	f000 f94c 	bl	80075ce <memset>
 8007336:	4b0d      	ldr	r3, [pc, #52]	@ (800736c <std+0x58>)
 8007338:	6263      	str	r3, [r4, #36]	@ 0x24
 800733a:	4b0d      	ldr	r3, [pc, #52]	@ (8007370 <std+0x5c>)
 800733c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800733e:	4b0d      	ldr	r3, [pc, #52]	@ (8007374 <std+0x60>)
 8007340:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007342:	4b0d      	ldr	r3, [pc, #52]	@ (8007378 <std+0x64>)
 8007344:	6323      	str	r3, [r4, #48]	@ 0x30
 8007346:	4b0d      	ldr	r3, [pc, #52]	@ (800737c <std+0x68>)
 8007348:	6224      	str	r4, [r4, #32]
 800734a:	429c      	cmp	r4, r3
 800734c:	d006      	beq.n	800735c <std+0x48>
 800734e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007352:	4294      	cmp	r4, r2
 8007354:	d002      	beq.n	800735c <std+0x48>
 8007356:	33d0      	adds	r3, #208	@ 0xd0
 8007358:	429c      	cmp	r4, r3
 800735a:	d105      	bne.n	8007368 <std+0x54>
 800735c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007364:	f000 b9c2 	b.w	80076ec <__retarget_lock_init_recursive>
 8007368:	bd10      	pop	{r4, pc}
 800736a:	bf00      	nop
 800736c:	08007549 	.word	0x08007549
 8007370:	0800756b 	.word	0x0800756b
 8007374:	080075a3 	.word	0x080075a3
 8007378:	080075c7 	.word	0x080075c7
 800737c:	2000eeb0 	.word	0x2000eeb0

08007380 <stdio_exit_handler>:
 8007380:	4a02      	ldr	r2, [pc, #8]	@ (800738c <stdio_exit_handler+0xc>)
 8007382:	4903      	ldr	r1, [pc, #12]	@ (8007390 <stdio_exit_handler+0x10>)
 8007384:	4803      	ldr	r0, [pc, #12]	@ (8007394 <stdio_exit_handler+0x14>)
 8007386:	f000 b869 	b.w	800745c <_fwalk_sglue>
 800738a:	bf00      	nop
 800738c:	2000000c 	.word	0x2000000c
 8007390:	08009fe5 	.word	0x08009fe5
 8007394:	2000001c 	.word	0x2000001c

08007398 <cleanup_stdio>:
 8007398:	6841      	ldr	r1, [r0, #4]
 800739a:	4b0c      	ldr	r3, [pc, #48]	@ (80073cc <cleanup_stdio+0x34>)
 800739c:	4299      	cmp	r1, r3
 800739e:	b510      	push	{r4, lr}
 80073a0:	4604      	mov	r4, r0
 80073a2:	d001      	beq.n	80073a8 <cleanup_stdio+0x10>
 80073a4:	f002 fe1e 	bl	8009fe4 <_fflush_r>
 80073a8:	68a1      	ldr	r1, [r4, #8]
 80073aa:	4b09      	ldr	r3, [pc, #36]	@ (80073d0 <cleanup_stdio+0x38>)
 80073ac:	4299      	cmp	r1, r3
 80073ae:	d002      	beq.n	80073b6 <cleanup_stdio+0x1e>
 80073b0:	4620      	mov	r0, r4
 80073b2:	f002 fe17 	bl	8009fe4 <_fflush_r>
 80073b6:	68e1      	ldr	r1, [r4, #12]
 80073b8:	4b06      	ldr	r3, [pc, #24]	@ (80073d4 <cleanup_stdio+0x3c>)
 80073ba:	4299      	cmp	r1, r3
 80073bc:	d004      	beq.n	80073c8 <cleanup_stdio+0x30>
 80073be:	4620      	mov	r0, r4
 80073c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073c4:	f002 be0e 	b.w	8009fe4 <_fflush_r>
 80073c8:	bd10      	pop	{r4, pc}
 80073ca:	bf00      	nop
 80073cc:	2000eeb0 	.word	0x2000eeb0
 80073d0:	2000ef18 	.word	0x2000ef18
 80073d4:	2000ef80 	.word	0x2000ef80

080073d8 <global_stdio_init.part.0>:
 80073d8:	b510      	push	{r4, lr}
 80073da:	4b0b      	ldr	r3, [pc, #44]	@ (8007408 <global_stdio_init.part.0+0x30>)
 80073dc:	4c0b      	ldr	r4, [pc, #44]	@ (800740c <global_stdio_init.part.0+0x34>)
 80073de:	4a0c      	ldr	r2, [pc, #48]	@ (8007410 <global_stdio_init.part.0+0x38>)
 80073e0:	601a      	str	r2, [r3, #0]
 80073e2:	4620      	mov	r0, r4
 80073e4:	2200      	movs	r2, #0
 80073e6:	2104      	movs	r1, #4
 80073e8:	f7ff ff94 	bl	8007314 <std>
 80073ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80073f0:	2201      	movs	r2, #1
 80073f2:	2109      	movs	r1, #9
 80073f4:	f7ff ff8e 	bl	8007314 <std>
 80073f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80073fc:	2202      	movs	r2, #2
 80073fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007402:	2112      	movs	r1, #18
 8007404:	f7ff bf86 	b.w	8007314 <std>
 8007408:	2000efe8 	.word	0x2000efe8
 800740c:	2000eeb0 	.word	0x2000eeb0
 8007410:	08007381 	.word	0x08007381

08007414 <__sfp_lock_acquire>:
 8007414:	4801      	ldr	r0, [pc, #4]	@ (800741c <__sfp_lock_acquire+0x8>)
 8007416:	f000 b96a 	b.w	80076ee <__retarget_lock_acquire_recursive>
 800741a:	bf00      	nop
 800741c:	2000eff1 	.word	0x2000eff1

08007420 <__sfp_lock_release>:
 8007420:	4801      	ldr	r0, [pc, #4]	@ (8007428 <__sfp_lock_release+0x8>)
 8007422:	f000 b965 	b.w	80076f0 <__retarget_lock_release_recursive>
 8007426:	bf00      	nop
 8007428:	2000eff1 	.word	0x2000eff1

0800742c <__sinit>:
 800742c:	b510      	push	{r4, lr}
 800742e:	4604      	mov	r4, r0
 8007430:	f7ff fff0 	bl	8007414 <__sfp_lock_acquire>
 8007434:	6a23      	ldr	r3, [r4, #32]
 8007436:	b11b      	cbz	r3, 8007440 <__sinit+0x14>
 8007438:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800743c:	f7ff bff0 	b.w	8007420 <__sfp_lock_release>
 8007440:	4b04      	ldr	r3, [pc, #16]	@ (8007454 <__sinit+0x28>)
 8007442:	6223      	str	r3, [r4, #32]
 8007444:	4b04      	ldr	r3, [pc, #16]	@ (8007458 <__sinit+0x2c>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d1f5      	bne.n	8007438 <__sinit+0xc>
 800744c:	f7ff ffc4 	bl	80073d8 <global_stdio_init.part.0>
 8007450:	e7f2      	b.n	8007438 <__sinit+0xc>
 8007452:	bf00      	nop
 8007454:	08007399 	.word	0x08007399
 8007458:	2000efe8 	.word	0x2000efe8

0800745c <_fwalk_sglue>:
 800745c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007460:	4607      	mov	r7, r0
 8007462:	4688      	mov	r8, r1
 8007464:	4614      	mov	r4, r2
 8007466:	2600      	movs	r6, #0
 8007468:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800746c:	f1b9 0901 	subs.w	r9, r9, #1
 8007470:	d505      	bpl.n	800747e <_fwalk_sglue+0x22>
 8007472:	6824      	ldr	r4, [r4, #0]
 8007474:	2c00      	cmp	r4, #0
 8007476:	d1f7      	bne.n	8007468 <_fwalk_sglue+0xc>
 8007478:	4630      	mov	r0, r6
 800747a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800747e:	89ab      	ldrh	r3, [r5, #12]
 8007480:	2b01      	cmp	r3, #1
 8007482:	d907      	bls.n	8007494 <_fwalk_sglue+0x38>
 8007484:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007488:	3301      	adds	r3, #1
 800748a:	d003      	beq.n	8007494 <_fwalk_sglue+0x38>
 800748c:	4629      	mov	r1, r5
 800748e:	4638      	mov	r0, r7
 8007490:	47c0      	blx	r8
 8007492:	4306      	orrs	r6, r0
 8007494:	3568      	adds	r5, #104	@ 0x68
 8007496:	e7e9      	b.n	800746c <_fwalk_sglue+0x10>

08007498 <sniprintf>:
 8007498:	b40c      	push	{r2, r3}
 800749a:	b530      	push	{r4, r5, lr}
 800749c:	4b18      	ldr	r3, [pc, #96]	@ (8007500 <sniprintf+0x68>)
 800749e:	1e0c      	subs	r4, r1, #0
 80074a0:	681d      	ldr	r5, [r3, #0]
 80074a2:	b09d      	sub	sp, #116	@ 0x74
 80074a4:	da08      	bge.n	80074b8 <sniprintf+0x20>
 80074a6:	238b      	movs	r3, #139	@ 0x8b
 80074a8:	602b      	str	r3, [r5, #0]
 80074aa:	f04f 30ff 	mov.w	r0, #4294967295
 80074ae:	b01d      	add	sp, #116	@ 0x74
 80074b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80074b4:	b002      	add	sp, #8
 80074b6:	4770      	bx	lr
 80074b8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80074bc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80074c0:	f04f 0300 	mov.w	r3, #0
 80074c4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80074c6:	bf14      	ite	ne
 80074c8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80074cc:	4623      	moveq	r3, r4
 80074ce:	9304      	str	r3, [sp, #16]
 80074d0:	9307      	str	r3, [sp, #28]
 80074d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80074d6:	9002      	str	r0, [sp, #8]
 80074d8:	9006      	str	r0, [sp, #24]
 80074da:	f8ad 3016 	strh.w	r3, [sp, #22]
 80074de:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80074e0:	ab21      	add	r3, sp, #132	@ 0x84
 80074e2:	a902      	add	r1, sp, #8
 80074e4:	4628      	mov	r0, r5
 80074e6:	9301      	str	r3, [sp, #4]
 80074e8:	f002 fbfc 	bl	8009ce4 <_svfiprintf_r>
 80074ec:	1c43      	adds	r3, r0, #1
 80074ee:	bfbc      	itt	lt
 80074f0:	238b      	movlt	r3, #139	@ 0x8b
 80074f2:	602b      	strlt	r3, [r5, #0]
 80074f4:	2c00      	cmp	r4, #0
 80074f6:	d0da      	beq.n	80074ae <sniprintf+0x16>
 80074f8:	9b02      	ldr	r3, [sp, #8]
 80074fa:	2200      	movs	r2, #0
 80074fc:	701a      	strb	r2, [r3, #0]
 80074fe:	e7d6      	b.n	80074ae <sniprintf+0x16>
 8007500:	20000018 	.word	0x20000018

08007504 <siprintf>:
 8007504:	b40e      	push	{r1, r2, r3}
 8007506:	b510      	push	{r4, lr}
 8007508:	b09d      	sub	sp, #116	@ 0x74
 800750a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800750c:	9002      	str	r0, [sp, #8]
 800750e:	9006      	str	r0, [sp, #24]
 8007510:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007514:	480a      	ldr	r0, [pc, #40]	@ (8007540 <siprintf+0x3c>)
 8007516:	9107      	str	r1, [sp, #28]
 8007518:	9104      	str	r1, [sp, #16]
 800751a:	490a      	ldr	r1, [pc, #40]	@ (8007544 <siprintf+0x40>)
 800751c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007520:	9105      	str	r1, [sp, #20]
 8007522:	2400      	movs	r4, #0
 8007524:	a902      	add	r1, sp, #8
 8007526:	6800      	ldr	r0, [r0, #0]
 8007528:	9301      	str	r3, [sp, #4]
 800752a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800752c:	f002 fbda 	bl	8009ce4 <_svfiprintf_r>
 8007530:	9b02      	ldr	r3, [sp, #8]
 8007532:	701c      	strb	r4, [r3, #0]
 8007534:	b01d      	add	sp, #116	@ 0x74
 8007536:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800753a:	b003      	add	sp, #12
 800753c:	4770      	bx	lr
 800753e:	bf00      	nop
 8007540:	20000018 	.word	0x20000018
 8007544:	ffff0208 	.word	0xffff0208

08007548 <__sread>:
 8007548:	b510      	push	{r4, lr}
 800754a:	460c      	mov	r4, r1
 800754c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007550:	f000 f87e 	bl	8007650 <_read_r>
 8007554:	2800      	cmp	r0, #0
 8007556:	bfab      	itete	ge
 8007558:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800755a:	89a3      	ldrhlt	r3, [r4, #12]
 800755c:	181b      	addge	r3, r3, r0
 800755e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007562:	bfac      	ite	ge
 8007564:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007566:	81a3      	strhlt	r3, [r4, #12]
 8007568:	bd10      	pop	{r4, pc}

0800756a <__swrite>:
 800756a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800756e:	461f      	mov	r7, r3
 8007570:	898b      	ldrh	r3, [r1, #12]
 8007572:	05db      	lsls	r3, r3, #23
 8007574:	4605      	mov	r5, r0
 8007576:	460c      	mov	r4, r1
 8007578:	4616      	mov	r6, r2
 800757a:	d505      	bpl.n	8007588 <__swrite+0x1e>
 800757c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007580:	2302      	movs	r3, #2
 8007582:	2200      	movs	r2, #0
 8007584:	f000 f852 	bl	800762c <_lseek_r>
 8007588:	89a3      	ldrh	r3, [r4, #12]
 800758a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800758e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007592:	81a3      	strh	r3, [r4, #12]
 8007594:	4632      	mov	r2, r6
 8007596:	463b      	mov	r3, r7
 8007598:	4628      	mov	r0, r5
 800759a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800759e:	f000 b869 	b.w	8007674 <_write_r>

080075a2 <__sseek>:
 80075a2:	b510      	push	{r4, lr}
 80075a4:	460c      	mov	r4, r1
 80075a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075aa:	f000 f83f 	bl	800762c <_lseek_r>
 80075ae:	1c43      	adds	r3, r0, #1
 80075b0:	89a3      	ldrh	r3, [r4, #12]
 80075b2:	bf15      	itete	ne
 80075b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80075b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80075ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80075be:	81a3      	strheq	r3, [r4, #12]
 80075c0:	bf18      	it	ne
 80075c2:	81a3      	strhne	r3, [r4, #12]
 80075c4:	bd10      	pop	{r4, pc}

080075c6 <__sclose>:
 80075c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075ca:	f000 b81f 	b.w	800760c <_close_r>

080075ce <memset>:
 80075ce:	4402      	add	r2, r0
 80075d0:	4603      	mov	r3, r0
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d100      	bne.n	80075d8 <memset+0xa>
 80075d6:	4770      	bx	lr
 80075d8:	f803 1b01 	strb.w	r1, [r3], #1
 80075dc:	e7f9      	b.n	80075d2 <memset+0x4>

080075de <strncmp>:
 80075de:	b510      	push	{r4, lr}
 80075e0:	b16a      	cbz	r2, 80075fe <strncmp+0x20>
 80075e2:	3901      	subs	r1, #1
 80075e4:	1884      	adds	r4, r0, r2
 80075e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075ea:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d103      	bne.n	80075fa <strncmp+0x1c>
 80075f2:	42a0      	cmp	r0, r4
 80075f4:	d001      	beq.n	80075fa <strncmp+0x1c>
 80075f6:	2a00      	cmp	r2, #0
 80075f8:	d1f5      	bne.n	80075e6 <strncmp+0x8>
 80075fa:	1ad0      	subs	r0, r2, r3
 80075fc:	bd10      	pop	{r4, pc}
 80075fe:	4610      	mov	r0, r2
 8007600:	e7fc      	b.n	80075fc <strncmp+0x1e>
	...

08007604 <_localeconv_r>:
 8007604:	4800      	ldr	r0, [pc, #0]	@ (8007608 <_localeconv_r+0x4>)
 8007606:	4770      	bx	lr
 8007608:	20000158 	.word	0x20000158

0800760c <_close_r>:
 800760c:	b538      	push	{r3, r4, r5, lr}
 800760e:	4d06      	ldr	r5, [pc, #24]	@ (8007628 <_close_r+0x1c>)
 8007610:	2300      	movs	r3, #0
 8007612:	4604      	mov	r4, r0
 8007614:	4608      	mov	r0, r1
 8007616:	602b      	str	r3, [r5, #0]
 8007618:	f7fa ff30 	bl	800247c <_close>
 800761c:	1c43      	adds	r3, r0, #1
 800761e:	d102      	bne.n	8007626 <_close_r+0x1a>
 8007620:	682b      	ldr	r3, [r5, #0]
 8007622:	b103      	cbz	r3, 8007626 <_close_r+0x1a>
 8007624:	6023      	str	r3, [r4, #0]
 8007626:	bd38      	pop	{r3, r4, r5, pc}
 8007628:	2000efec 	.word	0x2000efec

0800762c <_lseek_r>:
 800762c:	b538      	push	{r3, r4, r5, lr}
 800762e:	4d07      	ldr	r5, [pc, #28]	@ (800764c <_lseek_r+0x20>)
 8007630:	4604      	mov	r4, r0
 8007632:	4608      	mov	r0, r1
 8007634:	4611      	mov	r1, r2
 8007636:	2200      	movs	r2, #0
 8007638:	602a      	str	r2, [r5, #0]
 800763a:	461a      	mov	r2, r3
 800763c:	f7fa ff45 	bl	80024ca <_lseek>
 8007640:	1c43      	adds	r3, r0, #1
 8007642:	d102      	bne.n	800764a <_lseek_r+0x1e>
 8007644:	682b      	ldr	r3, [r5, #0]
 8007646:	b103      	cbz	r3, 800764a <_lseek_r+0x1e>
 8007648:	6023      	str	r3, [r4, #0]
 800764a:	bd38      	pop	{r3, r4, r5, pc}
 800764c:	2000efec 	.word	0x2000efec

08007650 <_read_r>:
 8007650:	b538      	push	{r3, r4, r5, lr}
 8007652:	4d07      	ldr	r5, [pc, #28]	@ (8007670 <_read_r+0x20>)
 8007654:	4604      	mov	r4, r0
 8007656:	4608      	mov	r0, r1
 8007658:	4611      	mov	r1, r2
 800765a:	2200      	movs	r2, #0
 800765c:	602a      	str	r2, [r5, #0]
 800765e:	461a      	mov	r2, r3
 8007660:	f7fa fed3 	bl	800240a <_read>
 8007664:	1c43      	adds	r3, r0, #1
 8007666:	d102      	bne.n	800766e <_read_r+0x1e>
 8007668:	682b      	ldr	r3, [r5, #0]
 800766a:	b103      	cbz	r3, 800766e <_read_r+0x1e>
 800766c:	6023      	str	r3, [r4, #0]
 800766e:	bd38      	pop	{r3, r4, r5, pc}
 8007670:	2000efec 	.word	0x2000efec

08007674 <_write_r>:
 8007674:	b538      	push	{r3, r4, r5, lr}
 8007676:	4d07      	ldr	r5, [pc, #28]	@ (8007694 <_write_r+0x20>)
 8007678:	4604      	mov	r4, r0
 800767a:	4608      	mov	r0, r1
 800767c:	4611      	mov	r1, r2
 800767e:	2200      	movs	r2, #0
 8007680:	602a      	str	r2, [r5, #0]
 8007682:	461a      	mov	r2, r3
 8007684:	f7fa fede 	bl	8002444 <_write>
 8007688:	1c43      	adds	r3, r0, #1
 800768a:	d102      	bne.n	8007692 <_write_r+0x1e>
 800768c:	682b      	ldr	r3, [r5, #0]
 800768e:	b103      	cbz	r3, 8007692 <_write_r+0x1e>
 8007690:	6023      	str	r3, [r4, #0]
 8007692:	bd38      	pop	{r3, r4, r5, pc}
 8007694:	2000efec 	.word	0x2000efec

08007698 <__errno>:
 8007698:	4b01      	ldr	r3, [pc, #4]	@ (80076a0 <__errno+0x8>)
 800769a:	6818      	ldr	r0, [r3, #0]
 800769c:	4770      	bx	lr
 800769e:	bf00      	nop
 80076a0:	20000018 	.word	0x20000018

080076a4 <__libc_init_array>:
 80076a4:	b570      	push	{r4, r5, r6, lr}
 80076a6:	4d0d      	ldr	r5, [pc, #52]	@ (80076dc <__libc_init_array+0x38>)
 80076a8:	4c0d      	ldr	r4, [pc, #52]	@ (80076e0 <__libc_init_array+0x3c>)
 80076aa:	1b64      	subs	r4, r4, r5
 80076ac:	10a4      	asrs	r4, r4, #2
 80076ae:	2600      	movs	r6, #0
 80076b0:	42a6      	cmp	r6, r4
 80076b2:	d109      	bne.n	80076c8 <__libc_init_array+0x24>
 80076b4:	4d0b      	ldr	r5, [pc, #44]	@ (80076e4 <__libc_init_array+0x40>)
 80076b6:	4c0c      	ldr	r4, [pc, #48]	@ (80076e8 <__libc_init_array+0x44>)
 80076b8:	f003 fb64 	bl	800ad84 <_init>
 80076bc:	1b64      	subs	r4, r4, r5
 80076be:	10a4      	asrs	r4, r4, #2
 80076c0:	2600      	movs	r6, #0
 80076c2:	42a6      	cmp	r6, r4
 80076c4:	d105      	bne.n	80076d2 <__libc_init_array+0x2e>
 80076c6:	bd70      	pop	{r4, r5, r6, pc}
 80076c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80076cc:	4798      	blx	r3
 80076ce:	3601      	adds	r6, #1
 80076d0:	e7ee      	b.n	80076b0 <__libc_init_array+0xc>
 80076d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80076d6:	4798      	blx	r3
 80076d8:	3601      	adds	r6, #1
 80076da:	e7f2      	b.n	80076c2 <__libc_init_array+0x1e>
 80076dc:	0800b394 	.word	0x0800b394
 80076e0:	0800b394 	.word	0x0800b394
 80076e4:	0800b394 	.word	0x0800b394
 80076e8:	0800b398 	.word	0x0800b398

080076ec <__retarget_lock_init_recursive>:
 80076ec:	4770      	bx	lr

080076ee <__retarget_lock_acquire_recursive>:
 80076ee:	4770      	bx	lr

080076f0 <__retarget_lock_release_recursive>:
 80076f0:	4770      	bx	lr

080076f2 <memcpy>:
 80076f2:	440a      	add	r2, r1
 80076f4:	4291      	cmp	r1, r2
 80076f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80076fa:	d100      	bne.n	80076fe <memcpy+0xc>
 80076fc:	4770      	bx	lr
 80076fe:	b510      	push	{r4, lr}
 8007700:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007704:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007708:	4291      	cmp	r1, r2
 800770a:	d1f9      	bne.n	8007700 <memcpy+0xe>
 800770c:	bd10      	pop	{r4, pc}
	...

08007710 <nanf>:
 8007710:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007718 <nanf+0x8>
 8007714:	4770      	bx	lr
 8007716:	bf00      	nop
 8007718:	7fc00000 	.word	0x7fc00000

0800771c <quorem>:
 800771c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007720:	6903      	ldr	r3, [r0, #16]
 8007722:	690c      	ldr	r4, [r1, #16]
 8007724:	42a3      	cmp	r3, r4
 8007726:	4607      	mov	r7, r0
 8007728:	db7e      	blt.n	8007828 <quorem+0x10c>
 800772a:	3c01      	subs	r4, #1
 800772c:	f101 0814 	add.w	r8, r1, #20
 8007730:	00a3      	lsls	r3, r4, #2
 8007732:	f100 0514 	add.w	r5, r0, #20
 8007736:	9300      	str	r3, [sp, #0]
 8007738:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800773c:	9301      	str	r3, [sp, #4]
 800773e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007742:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007746:	3301      	adds	r3, #1
 8007748:	429a      	cmp	r2, r3
 800774a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800774e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007752:	d32e      	bcc.n	80077b2 <quorem+0x96>
 8007754:	f04f 0a00 	mov.w	sl, #0
 8007758:	46c4      	mov	ip, r8
 800775a:	46ae      	mov	lr, r5
 800775c:	46d3      	mov	fp, sl
 800775e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007762:	b298      	uxth	r0, r3
 8007764:	fb06 a000 	mla	r0, r6, r0, sl
 8007768:	0c02      	lsrs	r2, r0, #16
 800776a:	0c1b      	lsrs	r3, r3, #16
 800776c:	fb06 2303 	mla	r3, r6, r3, r2
 8007770:	f8de 2000 	ldr.w	r2, [lr]
 8007774:	b280      	uxth	r0, r0
 8007776:	b292      	uxth	r2, r2
 8007778:	1a12      	subs	r2, r2, r0
 800777a:	445a      	add	r2, fp
 800777c:	f8de 0000 	ldr.w	r0, [lr]
 8007780:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007784:	b29b      	uxth	r3, r3
 8007786:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800778a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800778e:	b292      	uxth	r2, r2
 8007790:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007794:	45e1      	cmp	r9, ip
 8007796:	f84e 2b04 	str.w	r2, [lr], #4
 800779a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800779e:	d2de      	bcs.n	800775e <quorem+0x42>
 80077a0:	9b00      	ldr	r3, [sp, #0]
 80077a2:	58eb      	ldr	r3, [r5, r3]
 80077a4:	b92b      	cbnz	r3, 80077b2 <quorem+0x96>
 80077a6:	9b01      	ldr	r3, [sp, #4]
 80077a8:	3b04      	subs	r3, #4
 80077aa:	429d      	cmp	r5, r3
 80077ac:	461a      	mov	r2, r3
 80077ae:	d32f      	bcc.n	8007810 <quorem+0xf4>
 80077b0:	613c      	str	r4, [r7, #16]
 80077b2:	4638      	mov	r0, r7
 80077b4:	f001 f9c8 	bl	8008b48 <__mcmp>
 80077b8:	2800      	cmp	r0, #0
 80077ba:	db25      	blt.n	8007808 <quorem+0xec>
 80077bc:	4629      	mov	r1, r5
 80077be:	2000      	movs	r0, #0
 80077c0:	f858 2b04 	ldr.w	r2, [r8], #4
 80077c4:	f8d1 c000 	ldr.w	ip, [r1]
 80077c8:	fa1f fe82 	uxth.w	lr, r2
 80077cc:	fa1f f38c 	uxth.w	r3, ip
 80077d0:	eba3 030e 	sub.w	r3, r3, lr
 80077d4:	4403      	add	r3, r0
 80077d6:	0c12      	lsrs	r2, r2, #16
 80077d8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80077dc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077e6:	45c1      	cmp	r9, r8
 80077e8:	f841 3b04 	str.w	r3, [r1], #4
 80077ec:	ea4f 4022 	mov.w	r0, r2, asr #16
 80077f0:	d2e6      	bcs.n	80077c0 <quorem+0xa4>
 80077f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077fa:	b922      	cbnz	r2, 8007806 <quorem+0xea>
 80077fc:	3b04      	subs	r3, #4
 80077fe:	429d      	cmp	r5, r3
 8007800:	461a      	mov	r2, r3
 8007802:	d30b      	bcc.n	800781c <quorem+0x100>
 8007804:	613c      	str	r4, [r7, #16]
 8007806:	3601      	adds	r6, #1
 8007808:	4630      	mov	r0, r6
 800780a:	b003      	add	sp, #12
 800780c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007810:	6812      	ldr	r2, [r2, #0]
 8007812:	3b04      	subs	r3, #4
 8007814:	2a00      	cmp	r2, #0
 8007816:	d1cb      	bne.n	80077b0 <quorem+0x94>
 8007818:	3c01      	subs	r4, #1
 800781a:	e7c6      	b.n	80077aa <quorem+0x8e>
 800781c:	6812      	ldr	r2, [r2, #0]
 800781e:	3b04      	subs	r3, #4
 8007820:	2a00      	cmp	r2, #0
 8007822:	d1ef      	bne.n	8007804 <quorem+0xe8>
 8007824:	3c01      	subs	r4, #1
 8007826:	e7ea      	b.n	80077fe <quorem+0xe2>
 8007828:	2000      	movs	r0, #0
 800782a:	e7ee      	b.n	800780a <quorem+0xee>
 800782c:	0000      	movs	r0, r0
	...

08007830 <_dtoa_r>:
 8007830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007834:	69c7      	ldr	r7, [r0, #28]
 8007836:	b097      	sub	sp, #92	@ 0x5c
 8007838:	ed8d 0b04 	vstr	d0, [sp, #16]
 800783c:	ec55 4b10 	vmov	r4, r5, d0
 8007840:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007842:	9107      	str	r1, [sp, #28]
 8007844:	4681      	mov	r9, r0
 8007846:	920c      	str	r2, [sp, #48]	@ 0x30
 8007848:	9311      	str	r3, [sp, #68]	@ 0x44
 800784a:	b97f      	cbnz	r7, 800786c <_dtoa_r+0x3c>
 800784c:	2010      	movs	r0, #16
 800784e:	f000 fe09 	bl	8008464 <malloc>
 8007852:	4602      	mov	r2, r0
 8007854:	f8c9 001c 	str.w	r0, [r9, #28]
 8007858:	b920      	cbnz	r0, 8007864 <_dtoa_r+0x34>
 800785a:	4ba9      	ldr	r3, [pc, #676]	@ (8007b00 <_dtoa_r+0x2d0>)
 800785c:	21ef      	movs	r1, #239	@ 0xef
 800785e:	48a9      	ldr	r0, [pc, #676]	@ (8007b04 <_dtoa_r+0x2d4>)
 8007860:	f002 fc1a 	bl	800a098 <__assert_func>
 8007864:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007868:	6007      	str	r7, [r0, #0]
 800786a:	60c7      	str	r7, [r0, #12]
 800786c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007870:	6819      	ldr	r1, [r3, #0]
 8007872:	b159      	cbz	r1, 800788c <_dtoa_r+0x5c>
 8007874:	685a      	ldr	r2, [r3, #4]
 8007876:	604a      	str	r2, [r1, #4]
 8007878:	2301      	movs	r3, #1
 800787a:	4093      	lsls	r3, r2
 800787c:	608b      	str	r3, [r1, #8]
 800787e:	4648      	mov	r0, r9
 8007880:	f000 fee6 	bl	8008650 <_Bfree>
 8007884:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007888:	2200      	movs	r2, #0
 800788a:	601a      	str	r2, [r3, #0]
 800788c:	1e2b      	subs	r3, r5, #0
 800788e:	bfb9      	ittee	lt
 8007890:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007894:	9305      	strlt	r3, [sp, #20]
 8007896:	2300      	movge	r3, #0
 8007898:	6033      	strge	r3, [r6, #0]
 800789a:	9f05      	ldr	r7, [sp, #20]
 800789c:	4b9a      	ldr	r3, [pc, #616]	@ (8007b08 <_dtoa_r+0x2d8>)
 800789e:	bfbc      	itt	lt
 80078a0:	2201      	movlt	r2, #1
 80078a2:	6032      	strlt	r2, [r6, #0]
 80078a4:	43bb      	bics	r3, r7
 80078a6:	d112      	bne.n	80078ce <_dtoa_r+0x9e>
 80078a8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80078aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80078ae:	6013      	str	r3, [r2, #0]
 80078b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80078b4:	4323      	orrs	r3, r4
 80078b6:	f000 855a 	beq.w	800836e <_dtoa_r+0xb3e>
 80078ba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80078bc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007b1c <_dtoa_r+0x2ec>
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	f000 855c 	beq.w	800837e <_dtoa_r+0xb4e>
 80078c6:	f10a 0303 	add.w	r3, sl, #3
 80078ca:	f000 bd56 	b.w	800837a <_dtoa_r+0xb4a>
 80078ce:	ed9d 7b04 	vldr	d7, [sp, #16]
 80078d2:	2200      	movs	r2, #0
 80078d4:	ec51 0b17 	vmov	r0, r1, d7
 80078d8:	2300      	movs	r3, #0
 80078da:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80078de:	f7f9 f913 	bl	8000b08 <__aeabi_dcmpeq>
 80078e2:	4680      	mov	r8, r0
 80078e4:	b158      	cbz	r0, 80078fe <_dtoa_r+0xce>
 80078e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80078e8:	2301      	movs	r3, #1
 80078ea:	6013      	str	r3, [r2, #0]
 80078ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80078ee:	b113      	cbz	r3, 80078f6 <_dtoa_r+0xc6>
 80078f0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80078f2:	4b86      	ldr	r3, [pc, #536]	@ (8007b0c <_dtoa_r+0x2dc>)
 80078f4:	6013      	str	r3, [r2, #0]
 80078f6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007b20 <_dtoa_r+0x2f0>
 80078fa:	f000 bd40 	b.w	800837e <_dtoa_r+0xb4e>
 80078fe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007902:	aa14      	add	r2, sp, #80	@ 0x50
 8007904:	a915      	add	r1, sp, #84	@ 0x54
 8007906:	4648      	mov	r0, r9
 8007908:	f001 fa3e 	bl	8008d88 <__d2b>
 800790c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007910:	9002      	str	r0, [sp, #8]
 8007912:	2e00      	cmp	r6, #0
 8007914:	d078      	beq.n	8007a08 <_dtoa_r+0x1d8>
 8007916:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007918:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800791c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007920:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007924:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007928:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800792c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007930:	4619      	mov	r1, r3
 8007932:	2200      	movs	r2, #0
 8007934:	4b76      	ldr	r3, [pc, #472]	@ (8007b10 <_dtoa_r+0x2e0>)
 8007936:	f7f8 fcc7 	bl	80002c8 <__aeabi_dsub>
 800793a:	a36b      	add	r3, pc, #428	@ (adr r3, 8007ae8 <_dtoa_r+0x2b8>)
 800793c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007940:	f7f8 fe7a 	bl	8000638 <__aeabi_dmul>
 8007944:	a36a      	add	r3, pc, #424	@ (adr r3, 8007af0 <_dtoa_r+0x2c0>)
 8007946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800794a:	f7f8 fcbf 	bl	80002cc <__adddf3>
 800794e:	4604      	mov	r4, r0
 8007950:	4630      	mov	r0, r6
 8007952:	460d      	mov	r5, r1
 8007954:	f7f8 fe06 	bl	8000564 <__aeabi_i2d>
 8007958:	a367      	add	r3, pc, #412	@ (adr r3, 8007af8 <_dtoa_r+0x2c8>)
 800795a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800795e:	f7f8 fe6b 	bl	8000638 <__aeabi_dmul>
 8007962:	4602      	mov	r2, r0
 8007964:	460b      	mov	r3, r1
 8007966:	4620      	mov	r0, r4
 8007968:	4629      	mov	r1, r5
 800796a:	f7f8 fcaf 	bl	80002cc <__adddf3>
 800796e:	4604      	mov	r4, r0
 8007970:	460d      	mov	r5, r1
 8007972:	f7f9 f911 	bl	8000b98 <__aeabi_d2iz>
 8007976:	2200      	movs	r2, #0
 8007978:	4607      	mov	r7, r0
 800797a:	2300      	movs	r3, #0
 800797c:	4620      	mov	r0, r4
 800797e:	4629      	mov	r1, r5
 8007980:	f7f9 f8cc 	bl	8000b1c <__aeabi_dcmplt>
 8007984:	b140      	cbz	r0, 8007998 <_dtoa_r+0x168>
 8007986:	4638      	mov	r0, r7
 8007988:	f7f8 fdec 	bl	8000564 <__aeabi_i2d>
 800798c:	4622      	mov	r2, r4
 800798e:	462b      	mov	r3, r5
 8007990:	f7f9 f8ba 	bl	8000b08 <__aeabi_dcmpeq>
 8007994:	b900      	cbnz	r0, 8007998 <_dtoa_r+0x168>
 8007996:	3f01      	subs	r7, #1
 8007998:	2f16      	cmp	r7, #22
 800799a:	d852      	bhi.n	8007a42 <_dtoa_r+0x212>
 800799c:	4b5d      	ldr	r3, [pc, #372]	@ (8007b14 <_dtoa_r+0x2e4>)
 800799e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80079a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80079aa:	f7f9 f8b7 	bl	8000b1c <__aeabi_dcmplt>
 80079ae:	2800      	cmp	r0, #0
 80079b0:	d049      	beq.n	8007a46 <_dtoa_r+0x216>
 80079b2:	3f01      	subs	r7, #1
 80079b4:	2300      	movs	r3, #0
 80079b6:	9310      	str	r3, [sp, #64]	@ 0x40
 80079b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80079ba:	1b9b      	subs	r3, r3, r6
 80079bc:	1e5a      	subs	r2, r3, #1
 80079be:	bf45      	ittet	mi
 80079c0:	f1c3 0301 	rsbmi	r3, r3, #1
 80079c4:	9300      	strmi	r3, [sp, #0]
 80079c6:	2300      	movpl	r3, #0
 80079c8:	2300      	movmi	r3, #0
 80079ca:	9206      	str	r2, [sp, #24]
 80079cc:	bf54      	ite	pl
 80079ce:	9300      	strpl	r3, [sp, #0]
 80079d0:	9306      	strmi	r3, [sp, #24]
 80079d2:	2f00      	cmp	r7, #0
 80079d4:	db39      	blt.n	8007a4a <_dtoa_r+0x21a>
 80079d6:	9b06      	ldr	r3, [sp, #24]
 80079d8:	970d      	str	r7, [sp, #52]	@ 0x34
 80079da:	443b      	add	r3, r7
 80079dc:	9306      	str	r3, [sp, #24]
 80079de:	2300      	movs	r3, #0
 80079e0:	9308      	str	r3, [sp, #32]
 80079e2:	9b07      	ldr	r3, [sp, #28]
 80079e4:	2b09      	cmp	r3, #9
 80079e6:	d863      	bhi.n	8007ab0 <_dtoa_r+0x280>
 80079e8:	2b05      	cmp	r3, #5
 80079ea:	bfc4      	itt	gt
 80079ec:	3b04      	subgt	r3, #4
 80079ee:	9307      	strgt	r3, [sp, #28]
 80079f0:	9b07      	ldr	r3, [sp, #28]
 80079f2:	f1a3 0302 	sub.w	r3, r3, #2
 80079f6:	bfcc      	ite	gt
 80079f8:	2400      	movgt	r4, #0
 80079fa:	2401      	movle	r4, #1
 80079fc:	2b03      	cmp	r3, #3
 80079fe:	d863      	bhi.n	8007ac8 <_dtoa_r+0x298>
 8007a00:	e8df f003 	tbb	[pc, r3]
 8007a04:	2b375452 	.word	0x2b375452
 8007a08:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007a0c:	441e      	add	r6, r3
 8007a0e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007a12:	2b20      	cmp	r3, #32
 8007a14:	bfc1      	itttt	gt
 8007a16:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007a1a:	409f      	lslgt	r7, r3
 8007a1c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007a20:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007a24:	bfd6      	itet	le
 8007a26:	f1c3 0320 	rsble	r3, r3, #32
 8007a2a:	ea47 0003 	orrgt.w	r0, r7, r3
 8007a2e:	fa04 f003 	lslle.w	r0, r4, r3
 8007a32:	f7f8 fd87 	bl	8000544 <__aeabi_ui2d>
 8007a36:	2201      	movs	r2, #1
 8007a38:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007a3c:	3e01      	subs	r6, #1
 8007a3e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007a40:	e776      	b.n	8007930 <_dtoa_r+0x100>
 8007a42:	2301      	movs	r3, #1
 8007a44:	e7b7      	b.n	80079b6 <_dtoa_r+0x186>
 8007a46:	9010      	str	r0, [sp, #64]	@ 0x40
 8007a48:	e7b6      	b.n	80079b8 <_dtoa_r+0x188>
 8007a4a:	9b00      	ldr	r3, [sp, #0]
 8007a4c:	1bdb      	subs	r3, r3, r7
 8007a4e:	9300      	str	r3, [sp, #0]
 8007a50:	427b      	negs	r3, r7
 8007a52:	9308      	str	r3, [sp, #32]
 8007a54:	2300      	movs	r3, #0
 8007a56:	930d      	str	r3, [sp, #52]	@ 0x34
 8007a58:	e7c3      	b.n	80079e2 <_dtoa_r+0x1b2>
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a5e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a60:	eb07 0b03 	add.w	fp, r7, r3
 8007a64:	f10b 0301 	add.w	r3, fp, #1
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	9303      	str	r3, [sp, #12]
 8007a6c:	bfb8      	it	lt
 8007a6e:	2301      	movlt	r3, #1
 8007a70:	e006      	b.n	8007a80 <_dtoa_r+0x250>
 8007a72:	2301      	movs	r3, #1
 8007a74:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	dd28      	ble.n	8007ace <_dtoa_r+0x29e>
 8007a7c:	469b      	mov	fp, r3
 8007a7e:	9303      	str	r3, [sp, #12]
 8007a80:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007a84:	2100      	movs	r1, #0
 8007a86:	2204      	movs	r2, #4
 8007a88:	f102 0514 	add.w	r5, r2, #20
 8007a8c:	429d      	cmp	r5, r3
 8007a8e:	d926      	bls.n	8007ade <_dtoa_r+0x2ae>
 8007a90:	6041      	str	r1, [r0, #4]
 8007a92:	4648      	mov	r0, r9
 8007a94:	f000 fd9c 	bl	80085d0 <_Balloc>
 8007a98:	4682      	mov	sl, r0
 8007a9a:	2800      	cmp	r0, #0
 8007a9c:	d142      	bne.n	8007b24 <_dtoa_r+0x2f4>
 8007a9e:	4b1e      	ldr	r3, [pc, #120]	@ (8007b18 <_dtoa_r+0x2e8>)
 8007aa0:	4602      	mov	r2, r0
 8007aa2:	f240 11af 	movw	r1, #431	@ 0x1af
 8007aa6:	e6da      	b.n	800785e <_dtoa_r+0x2e>
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	e7e3      	b.n	8007a74 <_dtoa_r+0x244>
 8007aac:	2300      	movs	r3, #0
 8007aae:	e7d5      	b.n	8007a5c <_dtoa_r+0x22c>
 8007ab0:	2401      	movs	r4, #1
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	9307      	str	r3, [sp, #28]
 8007ab6:	9409      	str	r4, [sp, #36]	@ 0x24
 8007ab8:	f04f 3bff 	mov.w	fp, #4294967295
 8007abc:	2200      	movs	r2, #0
 8007abe:	f8cd b00c 	str.w	fp, [sp, #12]
 8007ac2:	2312      	movs	r3, #18
 8007ac4:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ac6:	e7db      	b.n	8007a80 <_dtoa_r+0x250>
 8007ac8:	2301      	movs	r3, #1
 8007aca:	9309      	str	r3, [sp, #36]	@ 0x24
 8007acc:	e7f4      	b.n	8007ab8 <_dtoa_r+0x288>
 8007ace:	f04f 0b01 	mov.w	fp, #1
 8007ad2:	f8cd b00c 	str.w	fp, [sp, #12]
 8007ad6:	465b      	mov	r3, fp
 8007ad8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007adc:	e7d0      	b.n	8007a80 <_dtoa_r+0x250>
 8007ade:	3101      	adds	r1, #1
 8007ae0:	0052      	lsls	r2, r2, #1
 8007ae2:	e7d1      	b.n	8007a88 <_dtoa_r+0x258>
 8007ae4:	f3af 8000 	nop.w
 8007ae8:	636f4361 	.word	0x636f4361
 8007aec:	3fd287a7 	.word	0x3fd287a7
 8007af0:	8b60c8b3 	.word	0x8b60c8b3
 8007af4:	3fc68a28 	.word	0x3fc68a28
 8007af8:	509f79fb 	.word	0x509f79fb
 8007afc:	3fd34413 	.word	0x3fd34413
 8007b00:	0800afaa 	.word	0x0800afaa
 8007b04:	0800afc1 	.word	0x0800afc1
 8007b08:	7ff00000 	.word	0x7ff00000
 8007b0c:	0800af75 	.word	0x0800af75
 8007b10:	3ff80000 	.word	0x3ff80000
 8007b14:	0800b170 	.word	0x0800b170
 8007b18:	0800b019 	.word	0x0800b019
 8007b1c:	0800afa6 	.word	0x0800afa6
 8007b20:	0800af74 	.word	0x0800af74
 8007b24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007b28:	6018      	str	r0, [r3, #0]
 8007b2a:	9b03      	ldr	r3, [sp, #12]
 8007b2c:	2b0e      	cmp	r3, #14
 8007b2e:	f200 80a1 	bhi.w	8007c74 <_dtoa_r+0x444>
 8007b32:	2c00      	cmp	r4, #0
 8007b34:	f000 809e 	beq.w	8007c74 <_dtoa_r+0x444>
 8007b38:	2f00      	cmp	r7, #0
 8007b3a:	dd33      	ble.n	8007ba4 <_dtoa_r+0x374>
 8007b3c:	4b9c      	ldr	r3, [pc, #624]	@ (8007db0 <_dtoa_r+0x580>)
 8007b3e:	f007 020f 	and.w	r2, r7, #15
 8007b42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b46:	ed93 7b00 	vldr	d7, [r3]
 8007b4a:	05f8      	lsls	r0, r7, #23
 8007b4c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007b50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007b54:	d516      	bpl.n	8007b84 <_dtoa_r+0x354>
 8007b56:	4b97      	ldr	r3, [pc, #604]	@ (8007db4 <_dtoa_r+0x584>)
 8007b58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007b5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b60:	f7f8 fe94 	bl	800088c <__aeabi_ddiv>
 8007b64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b68:	f004 040f 	and.w	r4, r4, #15
 8007b6c:	2603      	movs	r6, #3
 8007b6e:	4d91      	ldr	r5, [pc, #580]	@ (8007db4 <_dtoa_r+0x584>)
 8007b70:	b954      	cbnz	r4, 8007b88 <_dtoa_r+0x358>
 8007b72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007b76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b7a:	f7f8 fe87 	bl	800088c <__aeabi_ddiv>
 8007b7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b82:	e028      	b.n	8007bd6 <_dtoa_r+0x3a6>
 8007b84:	2602      	movs	r6, #2
 8007b86:	e7f2      	b.n	8007b6e <_dtoa_r+0x33e>
 8007b88:	07e1      	lsls	r1, r4, #31
 8007b8a:	d508      	bpl.n	8007b9e <_dtoa_r+0x36e>
 8007b8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007b90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007b94:	f7f8 fd50 	bl	8000638 <__aeabi_dmul>
 8007b98:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007b9c:	3601      	adds	r6, #1
 8007b9e:	1064      	asrs	r4, r4, #1
 8007ba0:	3508      	adds	r5, #8
 8007ba2:	e7e5      	b.n	8007b70 <_dtoa_r+0x340>
 8007ba4:	f000 80af 	beq.w	8007d06 <_dtoa_r+0x4d6>
 8007ba8:	427c      	negs	r4, r7
 8007baa:	4b81      	ldr	r3, [pc, #516]	@ (8007db0 <_dtoa_r+0x580>)
 8007bac:	4d81      	ldr	r5, [pc, #516]	@ (8007db4 <_dtoa_r+0x584>)
 8007bae:	f004 020f 	and.w	r2, r4, #15
 8007bb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007bbe:	f7f8 fd3b 	bl	8000638 <__aeabi_dmul>
 8007bc2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007bc6:	1124      	asrs	r4, r4, #4
 8007bc8:	2300      	movs	r3, #0
 8007bca:	2602      	movs	r6, #2
 8007bcc:	2c00      	cmp	r4, #0
 8007bce:	f040 808f 	bne.w	8007cf0 <_dtoa_r+0x4c0>
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d1d3      	bne.n	8007b7e <_dtoa_r+0x34e>
 8007bd6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007bd8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	f000 8094 	beq.w	8007d0a <_dtoa_r+0x4da>
 8007be2:	4b75      	ldr	r3, [pc, #468]	@ (8007db8 <_dtoa_r+0x588>)
 8007be4:	2200      	movs	r2, #0
 8007be6:	4620      	mov	r0, r4
 8007be8:	4629      	mov	r1, r5
 8007bea:	f7f8 ff97 	bl	8000b1c <__aeabi_dcmplt>
 8007bee:	2800      	cmp	r0, #0
 8007bf0:	f000 808b 	beq.w	8007d0a <_dtoa_r+0x4da>
 8007bf4:	9b03      	ldr	r3, [sp, #12]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	f000 8087 	beq.w	8007d0a <_dtoa_r+0x4da>
 8007bfc:	f1bb 0f00 	cmp.w	fp, #0
 8007c00:	dd34      	ble.n	8007c6c <_dtoa_r+0x43c>
 8007c02:	4620      	mov	r0, r4
 8007c04:	4b6d      	ldr	r3, [pc, #436]	@ (8007dbc <_dtoa_r+0x58c>)
 8007c06:	2200      	movs	r2, #0
 8007c08:	4629      	mov	r1, r5
 8007c0a:	f7f8 fd15 	bl	8000638 <__aeabi_dmul>
 8007c0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c12:	f107 38ff 	add.w	r8, r7, #4294967295
 8007c16:	3601      	adds	r6, #1
 8007c18:	465c      	mov	r4, fp
 8007c1a:	4630      	mov	r0, r6
 8007c1c:	f7f8 fca2 	bl	8000564 <__aeabi_i2d>
 8007c20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c24:	f7f8 fd08 	bl	8000638 <__aeabi_dmul>
 8007c28:	4b65      	ldr	r3, [pc, #404]	@ (8007dc0 <_dtoa_r+0x590>)
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f7f8 fb4e 	bl	80002cc <__adddf3>
 8007c30:	4605      	mov	r5, r0
 8007c32:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007c36:	2c00      	cmp	r4, #0
 8007c38:	d16a      	bne.n	8007d10 <_dtoa_r+0x4e0>
 8007c3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c3e:	4b61      	ldr	r3, [pc, #388]	@ (8007dc4 <_dtoa_r+0x594>)
 8007c40:	2200      	movs	r2, #0
 8007c42:	f7f8 fb41 	bl	80002c8 <__aeabi_dsub>
 8007c46:	4602      	mov	r2, r0
 8007c48:	460b      	mov	r3, r1
 8007c4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007c4e:	462a      	mov	r2, r5
 8007c50:	4633      	mov	r3, r6
 8007c52:	f7f8 ff81 	bl	8000b58 <__aeabi_dcmpgt>
 8007c56:	2800      	cmp	r0, #0
 8007c58:	f040 8298 	bne.w	800818c <_dtoa_r+0x95c>
 8007c5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c60:	462a      	mov	r2, r5
 8007c62:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007c66:	f7f8 ff59 	bl	8000b1c <__aeabi_dcmplt>
 8007c6a:	bb38      	cbnz	r0, 8007cbc <_dtoa_r+0x48c>
 8007c6c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007c70:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007c74:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	f2c0 8157 	blt.w	8007f2a <_dtoa_r+0x6fa>
 8007c7c:	2f0e      	cmp	r7, #14
 8007c7e:	f300 8154 	bgt.w	8007f2a <_dtoa_r+0x6fa>
 8007c82:	4b4b      	ldr	r3, [pc, #300]	@ (8007db0 <_dtoa_r+0x580>)
 8007c84:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007c88:	ed93 7b00 	vldr	d7, [r3]
 8007c8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	ed8d 7b00 	vstr	d7, [sp]
 8007c94:	f280 80e5 	bge.w	8007e62 <_dtoa_r+0x632>
 8007c98:	9b03      	ldr	r3, [sp, #12]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	f300 80e1 	bgt.w	8007e62 <_dtoa_r+0x632>
 8007ca0:	d10c      	bne.n	8007cbc <_dtoa_r+0x48c>
 8007ca2:	4b48      	ldr	r3, [pc, #288]	@ (8007dc4 <_dtoa_r+0x594>)
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	ec51 0b17 	vmov	r0, r1, d7
 8007caa:	f7f8 fcc5 	bl	8000638 <__aeabi_dmul>
 8007cae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cb2:	f7f8 ff47 	bl	8000b44 <__aeabi_dcmpge>
 8007cb6:	2800      	cmp	r0, #0
 8007cb8:	f000 8266 	beq.w	8008188 <_dtoa_r+0x958>
 8007cbc:	2400      	movs	r4, #0
 8007cbe:	4625      	mov	r5, r4
 8007cc0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007cc2:	4656      	mov	r6, sl
 8007cc4:	ea6f 0803 	mvn.w	r8, r3
 8007cc8:	2700      	movs	r7, #0
 8007cca:	4621      	mov	r1, r4
 8007ccc:	4648      	mov	r0, r9
 8007cce:	f000 fcbf 	bl	8008650 <_Bfree>
 8007cd2:	2d00      	cmp	r5, #0
 8007cd4:	f000 80bd 	beq.w	8007e52 <_dtoa_r+0x622>
 8007cd8:	b12f      	cbz	r7, 8007ce6 <_dtoa_r+0x4b6>
 8007cda:	42af      	cmp	r7, r5
 8007cdc:	d003      	beq.n	8007ce6 <_dtoa_r+0x4b6>
 8007cde:	4639      	mov	r1, r7
 8007ce0:	4648      	mov	r0, r9
 8007ce2:	f000 fcb5 	bl	8008650 <_Bfree>
 8007ce6:	4629      	mov	r1, r5
 8007ce8:	4648      	mov	r0, r9
 8007cea:	f000 fcb1 	bl	8008650 <_Bfree>
 8007cee:	e0b0      	b.n	8007e52 <_dtoa_r+0x622>
 8007cf0:	07e2      	lsls	r2, r4, #31
 8007cf2:	d505      	bpl.n	8007d00 <_dtoa_r+0x4d0>
 8007cf4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007cf8:	f7f8 fc9e 	bl	8000638 <__aeabi_dmul>
 8007cfc:	3601      	adds	r6, #1
 8007cfe:	2301      	movs	r3, #1
 8007d00:	1064      	asrs	r4, r4, #1
 8007d02:	3508      	adds	r5, #8
 8007d04:	e762      	b.n	8007bcc <_dtoa_r+0x39c>
 8007d06:	2602      	movs	r6, #2
 8007d08:	e765      	b.n	8007bd6 <_dtoa_r+0x3a6>
 8007d0a:	9c03      	ldr	r4, [sp, #12]
 8007d0c:	46b8      	mov	r8, r7
 8007d0e:	e784      	b.n	8007c1a <_dtoa_r+0x3ea>
 8007d10:	4b27      	ldr	r3, [pc, #156]	@ (8007db0 <_dtoa_r+0x580>)
 8007d12:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007d14:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007d18:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007d1c:	4454      	add	r4, sl
 8007d1e:	2900      	cmp	r1, #0
 8007d20:	d054      	beq.n	8007dcc <_dtoa_r+0x59c>
 8007d22:	4929      	ldr	r1, [pc, #164]	@ (8007dc8 <_dtoa_r+0x598>)
 8007d24:	2000      	movs	r0, #0
 8007d26:	f7f8 fdb1 	bl	800088c <__aeabi_ddiv>
 8007d2a:	4633      	mov	r3, r6
 8007d2c:	462a      	mov	r2, r5
 8007d2e:	f7f8 facb 	bl	80002c8 <__aeabi_dsub>
 8007d32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007d36:	4656      	mov	r6, sl
 8007d38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d3c:	f7f8 ff2c 	bl	8000b98 <__aeabi_d2iz>
 8007d40:	4605      	mov	r5, r0
 8007d42:	f7f8 fc0f 	bl	8000564 <__aeabi_i2d>
 8007d46:	4602      	mov	r2, r0
 8007d48:	460b      	mov	r3, r1
 8007d4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d4e:	f7f8 fabb 	bl	80002c8 <__aeabi_dsub>
 8007d52:	3530      	adds	r5, #48	@ 0x30
 8007d54:	4602      	mov	r2, r0
 8007d56:	460b      	mov	r3, r1
 8007d58:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007d5c:	f806 5b01 	strb.w	r5, [r6], #1
 8007d60:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007d64:	f7f8 feda 	bl	8000b1c <__aeabi_dcmplt>
 8007d68:	2800      	cmp	r0, #0
 8007d6a:	d172      	bne.n	8007e52 <_dtoa_r+0x622>
 8007d6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d70:	4911      	ldr	r1, [pc, #68]	@ (8007db8 <_dtoa_r+0x588>)
 8007d72:	2000      	movs	r0, #0
 8007d74:	f7f8 faa8 	bl	80002c8 <__aeabi_dsub>
 8007d78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007d7c:	f7f8 fece 	bl	8000b1c <__aeabi_dcmplt>
 8007d80:	2800      	cmp	r0, #0
 8007d82:	f040 80b4 	bne.w	8007eee <_dtoa_r+0x6be>
 8007d86:	42a6      	cmp	r6, r4
 8007d88:	f43f af70 	beq.w	8007c6c <_dtoa_r+0x43c>
 8007d8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007d90:	4b0a      	ldr	r3, [pc, #40]	@ (8007dbc <_dtoa_r+0x58c>)
 8007d92:	2200      	movs	r2, #0
 8007d94:	f7f8 fc50 	bl	8000638 <__aeabi_dmul>
 8007d98:	4b08      	ldr	r3, [pc, #32]	@ (8007dbc <_dtoa_r+0x58c>)
 8007d9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007d9e:	2200      	movs	r2, #0
 8007da0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007da4:	f7f8 fc48 	bl	8000638 <__aeabi_dmul>
 8007da8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007dac:	e7c4      	b.n	8007d38 <_dtoa_r+0x508>
 8007dae:	bf00      	nop
 8007db0:	0800b170 	.word	0x0800b170
 8007db4:	0800b148 	.word	0x0800b148
 8007db8:	3ff00000 	.word	0x3ff00000
 8007dbc:	40240000 	.word	0x40240000
 8007dc0:	401c0000 	.word	0x401c0000
 8007dc4:	40140000 	.word	0x40140000
 8007dc8:	3fe00000 	.word	0x3fe00000
 8007dcc:	4631      	mov	r1, r6
 8007dce:	4628      	mov	r0, r5
 8007dd0:	f7f8 fc32 	bl	8000638 <__aeabi_dmul>
 8007dd4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007dd8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007dda:	4656      	mov	r6, sl
 8007ddc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007de0:	f7f8 feda 	bl	8000b98 <__aeabi_d2iz>
 8007de4:	4605      	mov	r5, r0
 8007de6:	f7f8 fbbd 	bl	8000564 <__aeabi_i2d>
 8007dea:	4602      	mov	r2, r0
 8007dec:	460b      	mov	r3, r1
 8007dee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007df2:	f7f8 fa69 	bl	80002c8 <__aeabi_dsub>
 8007df6:	3530      	adds	r5, #48	@ 0x30
 8007df8:	f806 5b01 	strb.w	r5, [r6], #1
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	460b      	mov	r3, r1
 8007e00:	42a6      	cmp	r6, r4
 8007e02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007e06:	f04f 0200 	mov.w	r2, #0
 8007e0a:	d124      	bne.n	8007e56 <_dtoa_r+0x626>
 8007e0c:	4baf      	ldr	r3, [pc, #700]	@ (80080cc <_dtoa_r+0x89c>)
 8007e0e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007e12:	f7f8 fa5b 	bl	80002cc <__adddf3>
 8007e16:	4602      	mov	r2, r0
 8007e18:	460b      	mov	r3, r1
 8007e1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e1e:	f7f8 fe9b 	bl	8000b58 <__aeabi_dcmpgt>
 8007e22:	2800      	cmp	r0, #0
 8007e24:	d163      	bne.n	8007eee <_dtoa_r+0x6be>
 8007e26:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007e2a:	49a8      	ldr	r1, [pc, #672]	@ (80080cc <_dtoa_r+0x89c>)
 8007e2c:	2000      	movs	r0, #0
 8007e2e:	f7f8 fa4b 	bl	80002c8 <__aeabi_dsub>
 8007e32:	4602      	mov	r2, r0
 8007e34:	460b      	mov	r3, r1
 8007e36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e3a:	f7f8 fe6f 	bl	8000b1c <__aeabi_dcmplt>
 8007e3e:	2800      	cmp	r0, #0
 8007e40:	f43f af14 	beq.w	8007c6c <_dtoa_r+0x43c>
 8007e44:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007e46:	1e73      	subs	r3, r6, #1
 8007e48:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007e4a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007e4e:	2b30      	cmp	r3, #48	@ 0x30
 8007e50:	d0f8      	beq.n	8007e44 <_dtoa_r+0x614>
 8007e52:	4647      	mov	r7, r8
 8007e54:	e03b      	b.n	8007ece <_dtoa_r+0x69e>
 8007e56:	4b9e      	ldr	r3, [pc, #632]	@ (80080d0 <_dtoa_r+0x8a0>)
 8007e58:	f7f8 fbee 	bl	8000638 <__aeabi_dmul>
 8007e5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e60:	e7bc      	b.n	8007ddc <_dtoa_r+0x5ac>
 8007e62:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007e66:	4656      	mov	r6, sl
 8007e68:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e6c:	4620      	mov	r0, r4
 8007e6e:	4629      	mov	r1, r5
 8007e70:	f7f8 fd0c 	bl	800088c <__aeabi_ddiv>
 8007e74:	f7f8 fe90 	bl	8000b98 <__aeabi_d2iz>
 8007e78:	4680      	mov	r8, r0
 8007e7a:	f7f8 fb73 	bl	8000564 <__aeabi_i2d>
 8007e7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e82:	f7f8 fbd9 	bl	8000638 <__aeabi_dmul>
 8007e86:	4602      	mov	r2, r0
 8007e88:	460b      	mov	r3, r1
 8007e8a:	4620      	mov	r0, r4
 8007e8c:	4629      	mov	r1, r5
 8007e8e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007e92:	f7f8 fa19 	bl	80002c8 <__aeabi_dsub>
 8007e96:	f806 4b01 	strb.w	r4, [r6], #1
 8007e9a:	9d03      	ldr	r5, [sp, #12]
 8007e9c:	eba6 040a 	sub.w	r4, r6, sl
 8007ea0:	42a5      	cmp	r5, r4
 8007ea2:	4602      	mov	r2, r0
 8007ea4:	460b      	mov	r3, r1
 8007ea6:	d133      	bne.n	8007f10 <_dtoa_r+0x6e0>
 8007ea8:	f7f8 fa10 	bl	80002cc <__adddf3>
 8007eac:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007eb0:	4604      	mov	r4, r0
 8007eb2:	460d      	mov	r5, r1
 8007eb4:	f7f8 fe50 	bl	8000b58 <__aeabi_dcmpgt>
 8007eb8:	b9c0      	cbnz	r0, 8007eec <_dtoa_r+0x6bc>
 8007eba:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ebe:	4620      	mov	r0, r4
 8007ec0:	4629      	mov	r1, r5
 8007ec2:	f7f8 fe21 	bl	8000b08 <__aeabi_dcmpeq>
 8007ec6:	b110      	cbz	r0, 8007ece <_dtoa_r+0x69e>
 8007ec8:	f018 0f01 	tst.w	r8, #1
 8007ecc:	d10e      	bne.n	8007eec <_dtoa_r+0x6bc>
 8007ece:	9902      	ldr	r1, [sp, #8]
 8007ed0:	4648      	mov	r0, r9
 8007ed2:	f000 fbbd 	bl	8008650 <_Bfree>
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	7033      	strb	r3, [r6, #0]
 8007eda:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007edc:	3701      	adds	r7, #1
 8007ede:	601f      	str	r7, [r3, #0]
 8007ee0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	f000 824b 	beq.w	800837e <_dtoa_r+0xb4e>
 8007ee8:	601e      	str	r6, [r3, #0]
 8007eea:	e248      	b.n	800837e <_dtoa_r+0xb4e>
 8007eec:	46b8      	mov	r8, r7
 8007eee:	4633      	mov	r3, r6
 8007ef0:	461e      	mov	r6, r3
 8007ef2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ef6:	2a39      	cmp	r2, #57	@ 0x39
 8007ef8:	d106      	bne.n	8007f08 <_dtoa_r+0x6d8>
 8007efa:	459a      	cmp	sl, r3
 8007efc:	d1f8      	bne.n	8007ef0 <_dtoa_r+0x6c0>
 8007efe:	2230      	movs	r2, #48	@ 0x30
 8007f00:	f108 0801 	add.w	r8, r8, #1
 8007f04:	f88a 2000 	strb.w	r2, [sl]
 8007f08:	781a      	ldrb	r2, [r3, #0]
 8007f0a:	3201      	adds	r2, #1
 8007f0c:	701a      	strb	r2, [r3, #0]
 8007f0e:	e7a0      	b.n	8007e52 <_dtoa_r+0x622>
 8007f10:	4b6f      	ldr	r3, [pc, #444]	@ (80080d0 <_dtoa_r+0x8a0>)
 8007f12:	2200      	movs	r2, #0
 8007f14:	f7f8 fb90 	bl	8000638 <__aeabi_dmul>
 8007f18:	2200      	movs	r2, #0
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	4604      	mov	r4, r0
 8007f1e:	460d      	mov	r5, r1
 8007f20:	f7f8 fdf2 	bl	8000b08 <__aeabi_dcmpeq>
 8007f24:	2800      	cmp	r0, #0
 8007f26:	d09f      	beq.n	8007e68 <_dtoa_r+0x638>
 8007f28:	e7d1      	b.n	8007ece <_dtoa_r+0x69e>
 8007f2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f2c:	2a00      	cmp	r2, #0
 8007f2e:	f000 80ea 	beq.w	8008106 <_dtoa_r+0x8d6>
 8007f32:	9a07      	ldr	r2, [sp, #28]
 8007f34:	2a01      	cmp	r2, #1
 8007f36:	f300 80cd 	bgt.w	80080d4 <_dtoa_r+0x8a4>
 8007f3a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007f3c:	2a00      	cmp	r2, #0
 8007f3e:	f000 80c1 	beq.w	80080c4 <_dtoa_r+0x894>
 8007f42:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007f46:	9c08      	ldr	r4, [sp, #32]
 8007f48:	9e00      	ldr	r6, [sp, #0]
 8007f4a:	9a00      	ldr	r2, [sp, #0]
 8007f4c:	441a      	add	r2, r3
 8007f4e:	9200      	str	r2, [sp, #0]
 8007f50:	9a06      	ldr	r2, [sp, #24]
 8007f52:	2101      	movs	r1, #1
 8007f54:	441a      	add	r2, r3
 8007f56:	4648      	mov	r0, r9
 8007f58:	9206      	str	r2, [sp, #24]
 8007f5a:	f000 fc77 	bl	800884c <__i2b>
 8007f5e:	4605      	mov	r5, r0
 8007f60:	b166      	cbz	r6, 8007f7c <_dtoa_r+0x74c>
 8007f62:	9b06      	ldr	r3, [sp, #24]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	dd09      	ble.n	8007f7c <_dtoa_r+0x74c>
 8007f68:	42b3      	cmp	r3, r6
 8007f6a:	9a00      	ldr	r2, [sp, #0]
 8007f6c:	bfa8      	it	ge
 8007f6e:	4633      	movge	r3, r6
 8007f70:	1ad2      	subs	r2, r2, r3
 8007f72:	9200      	str	r2, [sp, #0]
 8007f74:	9a06      	ldr	r2, [sp, #24]
 8007f76:	1af6      	subs	r6, r6, r3
 8007f78:	1ad3      	subs	r3, r2, r3
 8007f7a:	9306      	str	r3, [sp, #24]
 8007f7c:	9b08      	ldr	r3, [sp, #32]
 8007f7e:	b30b      	cbz	r3, 8007fc4 <_dtoa_r+0x794>
 8007f80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	f000 80c6 	beq.w	8008114 <_dtoa_r+0x8e4>
 8007f88:	2c00      	cmp	r4, #0
 8007f8a:	f000 80c0 	beq.w	800810e <_dtoa_r+0x8de>
 8007f8e:	4629      	mov	r1, r5
 8007f90:	4622      	mov	r2, r4
 8007f92:	4648      	mov	r0, r9
 8007f94:	f000 fd12 	bl	80089bc <__pow5mult>
 8007f98:	9a02      	ldr	r2, [sp, #8]
 8007f9a:	4601      	mov	r1, r0
 8007f9c:	4605      	mov	r5, r0
 8007f9e:	4648      	mov	r0, r9
 8007fa0:	f000 fc6a 	bl	8008878 <__multiply>
 8007fa4:	9902      	ldr	r1, [sp, #8]
 8007fa6:	4680      	mov	r8, r0
 8007fa8:	4648      	mov	r0, r9
 8007faa:	f000 fb51 	bl	8008650 <_Bfree>
 8007fae:	9b08      	ldr	r3, [sp, #32]
 8007fb0:	1b1b      	subs	r3, r3, r4
 8007fb2:	9308      	str	r3, [sp, #32]
 8007fb4:	f000 80b1 	beq.w	800811a <_dtoa_r+0x8ea>
 8007fb8:	9a08      	ldr	r2, [sp, #32]
 8007fba:	4641      	mov	r1, r8
 8007fbc:	4648      	mov	r0, r9
 8007fbe:	f000 fcfd 	bl	80089bc <__pow5mult>
 8007fc2:	9002      	str	r0, [sp, #8]
 8007fc4:	2101      	movs	r1, #1
 8007fc6:	4648      	mov	r0, r9
 8007fc8:	f000 fc40 	bl	800884c <__i2b>
 8007fcc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007fce:	4604      	mov	r4, r0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f000 81d8 	beq.w	8008386 <_dtoa_r+0xb56>
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	4601      	mov	r1, r0
 8007fda:	4648      	mov	r0, r9
 8007fdc:	f000 fcee 	bl	80089bc <__pow5mult>
 8007fe0:	9b07      	ldr	r3, [sp, #28]
 8007fe2:	2b01      	cmp	r3, #1
 8007fe4:	4604      	mov	r4, r0
 8007fe6:	f300 809f 	bgt.w	8008128 <_dtoa_r+0x8f8>
 8007fea:	9b04      	ldr	r3, [sp, #16]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	f040 8097 	bne.w	8008120 <_dtoa_r+0x8f0>
 8007ff2:	9b05      	ldr	r3, [sp, #20]
 8007ff4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	f040 8093 	bne.w	8008124 <_dtoa_r+0x8f4>
 8007ffe:	9b05      	ldr	r3, [sp, #20]
 8008000:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008004:	0d1b      	lsrs	r3, r3, #20
 8008006:	051b      	lsls	r3, r3, #20
 8008008:	b133      	cbz	r3, 8008018 <_dtoa_r+0x7e8>
 800800a:	9b00      	ldr	r3, [sp, #0]
 800800c:	3301      	adds	r3, #1
 800800e:	9300      	str	r3, [sp, #0]
 8008010:	9b06      	ldr	r3, [sp, #24]
 8008012:	3301      	adds	r3, #1
 8008014:	9306      	str	r3, [sp, #24]
 8008016:	2301      	movs	r3, #1
 8008018:	9308      	str	r3, [sp, #32]
 800801a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800801c:	2b00      	cmp	r3, #0
 800801e:	f000 81b8 	beq.w	8008392 <_dtoa_r+0xb62>
 8008022:	6923      	ldr	r3, [r4, #16]
 8008024:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008028:	6918      	ldr	r0, [r3, #16]
 800802a:	f000 fbc3 	bl	80087b4 <__hi0bits>
 800802e:	f1c0 0020 	rsb	r0, r0, #32
 8008032:	9b06      	ldr	r3, [sp, #24]
 8008034:	4418      	add	r0, r3
 8008036:	f010 001f 	ands.w	r0, r0, #31
 800803a:	f000 8082 	beq.w	8008142 <_dtoa_r+0x912>
 800803e:	f1c0 0320 	rsb	r3, r0, #32
 8008042:	2b04      	cmp	r3, #4
 8008044:	dd73      	ble.n	800812e <_dtoa_r+0x8fe>
 8008046:	9b00      	ldr	r3, [sp, #0]
 8008048:	f1c0 001c 	rsb	r0, r0, #28
 800804c:	4403      	add	r3, r0
 800804e:	9300      	str	r3, [sp, #0]
 8008050:	9b06      	ldr	r3, [sp, #24]
 8008052:	4403      	add	r3, r0
 8008054:	4406      	add	r6, r0
 8008056:	9306      	str	r3, [sp, #24]
 8008058:	9b00      	ldr	r3, [sp, #0]
 800805a:	2b00      	cmp	r3, #0
 800805c:	dd05      	ble.n	800806a <_dtoa_r+0x83a>
 800805e:	9902      	ldr	r1, [sp, #8]
 8008060:	461a      	mov	r2, r3
 8008062:	4648      	mov	r0, r9
 8008064:	f000 fd04 	bl	8008a70 <__lshift>
 8008068:	9002      	str	r0, [sp, #8]
 800806a:	9b06      	ldr	r3, [sp, #24]
 800806c:	2b00      	cmp	r3, #0
 800806e:	dd05      	ble.n	800807c <_dtoa_r+0x84c>
 8008070:	4621      	mov	r1, r4
 8008072:	461a      	mov	r2, r3
 8008074:	4648      	mov	r0, r9
 8008076:	f000 fcfb 	bl	8008a70 <__lshift>
 800807a:	4604      	mov	r4, r0
 800807c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800807e:	2b00      	cmp	r3, #0
 8008080:	d061      	beq.n	8008146 <_dtoa_r+0x916>
 8008082:	9802      	ldr	r0, [sp, #8]
 8008084:	4621      	mov	r1, r4
 8008086:	f000 fd5f 	bl	8008b48 <__mcmp>
 800808a:	2800      	cmp	r0, #0
 800808c:	da5b      	bge.n	8008146 <_dtoa_r+0x916>
 800808e:	2300      	movs	r3, #0
 8008090:	9902      	ldr	r1, [sp, #8]
 8008092:	220a      	movs	r2, #10
 8008094:	4648      	mov	r0, r9
 8008096:	f000 fafd 	bl	8008694 <__multadd>
 800809a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800809c:	9002      	str	r0, [sp, #8]
 800809e:	f107 38ff 	add.w	r8, r7, #4294967295
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	f000 8177 	beq.w	8008396 <_dtoa_r+0xb66>
 80080a8:	4629      	mov	r1, r5
 80080aa:	2300      	movs	r3, #0
 80080ac:	220a      	movs	r2, #10
 80080ae:	4648      	mov	r0, r9
 80080b0:	f000 faf0 	bl	8008694 <__multadd>
 80080b4:	f1bb 0f00 	cmp.w	fp, #0
 80080b8:	4605      	mov	r5, r0
 80080ba:	dc6f      	bgt.n	800819c <_dtoa_r+0x96c>
 80080bc:	9b07      	ldr	r3, [sp, #28]
 80080be:	2b02      	cmp	r3, #2
 80080c0:	dc49      	bgt.n	8008156 <_dtoa_r+0x926>
 80080c2:	e06b      	b.n	800819c <_dtoa_r+0x96c>
 80080c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80080c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80080ca:	e73c      	b.n	8007f46 <_dtoa_r+0x716>
 80080cc:	3fe00000 	.word	0x3fe00000
 80080d0:	40240000 	.word	0x40240000
 80080d4:	9b03      	ldr	r3, [sp, #12]
 80080d6:	1e5c      	subs	r4, r3, #1
 80080d8:	9b08      	ldr	r3, [sp, #32]
 80080da:	42a3      	cmp	r3, r4
 80080dc:	db09      	blt.n	80080f2 <_dtoa_r+0x8c2>
 80080de:	1b1c      	subs	r4, r3, r4
 80080e0:	9b03      	ldr	r3, [sp, #12]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	f6bf af30 	bge.w	8007f48 <_dtoa_r+0x718>
 80080e8:	9b00      	ldr	r3, [sp, #0]
 80080ea:	9a03      	ldr	r2, [sp, #12]
 80080ec:	1a9e      	subs	r6, r3, r2
 80080ee:	2300      	movs	r3, #0
 80080f0:	e72b      	b.n	8007f4a <_dtoa_r+0x71a>
 80080f2:	9b08      	ldr	r3, [sp, #32]
 80080f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80080f6:	9408      	str	r4, [sp, #32]
 80080f8:	1ae3      	subs	r3, r4, r3
 80080fa:	441a      	add	r2, r3
 80080fc:	9e00      	ldr	r6, [sp, #0]
 80080fe:	9b03      	ldr	r3, [sp, #12]
 8008100:	920d      	str	r2, [sp, #52]	@ 0x34
 8008102:	2400      	movs	r4, #0
 8008104:	e721      	b.n	8007f4a <_dtoa_r+0x71a>
 8008106:	9c08      	ldr	r4, [sp, #32]
 8008108:	9e00      	ldr	r6, [sp, #0]
 800810a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800810c:	e728      	b.n	8007f60 <_dtoa_r+0x730>
 800810e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008112:	e751      	b.n	8007fb8 <_dtoa_r+0x788>
 8008114:	9a08      	ldr	r2, [sp, #32]
 8008116:	9902      	ldr	r1, [sp, #8]
 8008118:	e750      	b.n	8007fbc <_dtoa_r+0x78c>
 800811a:	f8cd 8008 	str.w	r8, [sp, #8]
 800811e:	e751      	b.n	8007fc4 <_dtoa_r+0x794>
 8008120:	2300      	movs	r3, #0
 8008122:	e779      	b.n	8008018 <_dtoa_r+0x7e8>
 8008124:	9b04      	ldr	r3, [sp, #16]
 8008126:	e777      	b.n	8008018 <_dtoa_r+0x7e8>
 8008128:	2300      	movs	r3, #0
 800812a:	9308      	str	r3, [sp, #32]
 800812c:	e779      	b.n	8008022 <_dtoa_r+0x7f2>
 800812e:	d093      	beq.n	8008058 <_dtoa_r+0x828>
 8008130:	9a00      	ldr	r2, [sp, #0]
 8008132:	331c      	adds	r3, #28
 8008134:	441a      	add	r2, r3
 8008136:	9200      	str	r2, [sp, #0]
 8008138:	9a06      	ldr	r2, [sp, #24]
 800813a:	441a      	add	r2, r3
 800813c:	441e      	add	r6, r3
 800813e:	9206      	str	r2, [sp, #24]
 8008140:	e78a      	b.n	8008058 <_dtoa_r+0x828>
 8008142:	4603      	mov	r3, r0
 8008144:	e7f4      	b.n	8008130 <_dtoa_r+0x900>
 8008146:	9b03      	ldr	r3, [sp, #12]
 8008148:	2b00      	cmp	r3, #0
 800814a:	46b8      	mov	r8, r7
 800814c:	dc20      	bgt.n	8008190 <_dtoa_r+0x960>
 800814e:	469b      	mov	fp, r3
 8008150:	9b07      	ldr	r3, [sp, #28]
 8008152:	2b02      	cmp	r3, #2
 8008154:	dd1e      	ble.n	8008194 <_dtoa_r+0x964>
 8008156:	f1bb 0f00 	cmp.w	fp, #0
 800815a:	f47f adb1 	bne.w	8007cc0 <_dtoa_r+0x490>
 800815e:	4621      	mov	r1, r4
 8008160:	465b      	mov	r3, fp
 8008162:	2205      	movs	r2, #5
 8008164:	4648      	mov	r0, r9
 8008166:	f000 fa95 	bl	8008694 <__multadd>
 800816a:	4601      	mov	r1, r0
 800816c:	4604      	mov	r4, r0
 800816e:	9802      	ldr	r0, [sp, #8]
 8008170:	f000 fcea 	bl	8008b48 <__mcmp>
 8008174:	2800      	cmp	r0, #0
 8008176:	f77f ada3 	ble.w	8007cc0 <_dtoa_r+0x490>
 800817a:	4656      	mov	r6, sl
 800817c:	2331      	movs	r3, #49	@ 0x31
 800817e:	f806 3b01 	strb.w	r3, [r6], #1
 8008182:	f108 0801 	add.w	r8, r8, #1
 8008186:	e59f      	b.n	8007cc8 <_dtoa_r+0x498>
 8008188:	9c03      	ldr	r4, [sp, #12]
 800818a:	46b8      	mov	r8, r7
 800818c:	4625      	mov	r5, r4
 800818e:	e7f4      	b.n	800817a <_dtoa_r+0x94a>
 8008190:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008194:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008196:	2b00      	cmp	r3, #0
 8008198:	f000 8101 	beq.w	800839e <_dtoa_r+0xb6e>
 800819c:	2e00      	cmp	r6, #0
 800819e:	dd05      	ble.n	80081ac <_dtoa_r+0x97c>
 80081a0:	4629      	mov	r1, r5
 80081a2:	4632      	mov	r2, r6
 80081a4:	4648      	mov	r0, r9
 80081a6:	f000 fc63 	bl	8008a70 <__lshift>
 80081aa:	4605      	mov	r5, r0
 80081ac:	9b08      	ldr	r3, [sp, #32]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d05c      	beq.n	800826c <_dtoa_r+0xa3c>
 80081b2:	6869      	ldr	r1, [r5, #4]
 80081b4:	4648      	mov	r0, r9
 80081b6:	f000 fa0b 	bl	80085d0 <_Balloc>
 80081ba:	4606      	mov	r6, r0
 80081bc:	b928      	cbnz	r0, 80081ca <_dtoa_r+0x99a>
 80081be:	4b82      	ldr	r3, [pc, #520]	@ (80083c8 <_dtoa_r+0xb98>)
 80081c0:	4602      	mov	r2, r0
 80081c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80081c6:	f7ff bb4a 	b.w	800785e <_dtoa_r+0x2e>
 80081ca:	692a      	ldr	r2, [r5, #16]
 80081cc:	3202      	adds	r2, #2
 80081ce:	0092      	lsls	r2, r2, #2
 80081d0:	f105 010c 	add.w	r1, r5, #12
 80081d4:	300c      	adds	r0, #12
 80081d6:	f7ff fa8c 	bl	80076f2 <memcpy>
 80081da:	2201      	movs	r2, #1
 80081dc:	4631      	mov	r1, r6
 80081de:	4648      	mov	r0, r9
 80081e0:	f000 fc46 	bl	8008a70 <__lshift>
 80081e4:	f10a 0301 	add.w	r3, sl, #1
 80081e8:	9300      	str	r3, [sp, #0]
 80081ea:	eb0a 030b 	add.w	r3, sl, fp
 80081ee:	9308      	str	r3, [sp, #32]
 80081f0:	9b04      	ldr	r3, [sp, #16]
 80081f2:	f003 0301 	and.w	r3, r3, #1
 80081f6:	462f      	mov	r7, r5
 80081f8:	9306      	str	r3, [sp, #24]
 80081fa:	4605      	mov	r5, r0
 80081fc:	9b00      	ldr	r3, [sp, #0]
 80081fe:	9802      	ldr	r0, [sp, #8]
 8008200:	4621      	mov	r1, r4
 8008202:	f103 3bff 	add.w	fp, r3, #4294967295
 8008206:	f7ff fa89 	bl	800771c <quorem>
 800820a:	4603      	mov	r3, r0
 800820c:	3330      	adds	r3, #48	@ 0x30
 800820e:	9003      	str	r0, [sp, #12]
 8008210:	4639      	mov	r1, r7
 8008212:	9802      	ldr	r0, [sp, #8]
 8008214:	9309      	str	r3, [sp, #36]	@ 0x24
 8008216:	f000 fc97 	bl	8008b48 <__mcmp>
 800821a:	462a      	mov	r2, r5
 800821c:	9004      	str	r0, [sp, #16]
 800821e:	4621      	mov	r1, r4
 8008220:	4648      	mov	r0, r9
 8008222:	f000 fcad 	bl	8008b80 <__mdiff>
 8008226:	68c2      	ldr	r2, [r0, #12]
 8008228:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800822a:	4606      	mov	r6, r0
 800822c:	bb02      	cbnz	r2, 8008270 <_dtoa_r+0xa40>
 800822e:	4601      	mov	r1, r0
 8008230:	9802      	ldr	r0, [sp, #8]
 8008232:	f000 fc89 	bl	8008b48 <__mcmp>
 8008236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008238:	4602      	mov	r2, r0
 800823a:	4631      	mov	r1, r6
 800823c:	4648      	mov	r0, r9
 800823e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008240:	9309      	str	r3, [sp, #36]	@ 0x24
 8008242:	f000 fa05 	bl	8008650 <_Bfree>
 8008246:	9b07      	ldr	r3, [sp, #28]
 8008248:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800824a:	9e00      	ldr	r6, [sp, #0]
 800824c:	ea42 0103 	orr.w	r1, r2, r3
 8008250:	9b06      	ldr	r3, [sp, #24]
 8008252:	4319      	orrs	r1, r3
 8008254:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008256:	d10d      	bne.n	8008274 <_dtoa_r+0xa44>
 8008258:	2b39      	cmp	r3, #57	@ 0x39
 800825a:	d027      	beq.n	80082ac <_dtoa_r+0xa7c>
 800825c:	9a04      	ldr	r2, [sp, #16]
 800825e:	2a00      	cmp	r2, #0
 8008260:	dd01      	ble.n	8008266 <_dtoa_r+0xa36>
 8008262:	9b03      	ldr	r3, [sp, #12]
 8008264:	3331      	adds	r3, #49	@ 0x31
 8008266:	f88b 3000 	strb.w	r3, [fp]
 800826a:	e52e      	b.n	8007cca <_dtoa_r+0x49a>
 800826c:	4628      	mov	r0, r5
 800826e:	e7b9      	b.n	80081e4 <_dtoa_r+0x9b4>
 8008270:	2201      	movs	r2, #1
 8008272:	e7e2      	b.n	800823a <_dtoa_r+0xa0a>
 8008274:	9904      	ldr	r1, [sp, #16]
 8008276:	2900      	cmp	r1, #0
 8008278:	db04      	blt.n	8008284 <_dtoa_r+0xa54>
 800827a:	9807      	ldr	r0, [sp, #28]
 800827c:	4301      	orrs	r1, r0
 800827e:	9806      	ldr	r0, [sp, #24]
 8008280:	4301      	orrs	r1, r0
 8008282:	d120      	bne.n	80082c6 <_dtoa_r+0xa96>
 8008284:	2a00      	cmp	r2, #0
 8008286:	ddee      	ble.n	8008266 <_dtoa_r+0xa36>
 8008288:	9902      	ldr	r1, [sp, #8]
 800828a:	9300      	str	r3, [sp, #0]
 800828c:	2201      	movs	r2, #1
 800828e:	4648      	mov	r0, r9
 8008290:	f000 fbee 	bl	8008a70 <__lshift>
 8008294:	4621      	mov	r1, r4
 8008296:	9002      	str	r0, [sp, #8]
 8008298:	f000 fc56 	bl	8008b48 <__mcmp>
 800829c:	2800      	cmp	r0, #0
 800829e:	9b00      	ldr	r3, [sp, #0]
 80082a0:	dc02      	bgt.n	80082a8 <_dtoa_r+0xa78>
 80082a2:	d1e0      	bne.n	8008266 <_dtoa_r+0xa36>
 80082a4:	07da      	lsls	r2, r3, #31
 80082a6:	d5de      	bpl.n	8008266 <_dtoa_r+0xa36>
 80082a8:	2b39      	cmp	r3, #57	@ 0x39
 80082aa:	d1da      	bne.n	8008262 <_dtoa_r+0xa32>
 80082ac:	2339      	movs	r3, #57	@ 0x39
 80082ae:	f88b 3000 	strb.w	r3, [fp]
 80082b2:	4633      	mov	r3, r6
 80082b4:	461e      	mov	r6, r3
 80082b6:	3b01      	subs	r3, #1
 80082b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80082bc:	2a39      	cmp	r2, #57	@ 0x39
 80082be:	d04e      	beq.n	800835e <_dtoa_r+0xb2e>
 80082c0:	3201      	adds	r2, #1
 80082c2:	701a      	strb	r2, [r3, #0]
 80082c4:	e501      	b.n	8007cca <_dtoa_r+0x49a>
 80082c6:	2a00      	cmp	r2, #0
 80082c8:	dd03      	ble.n	80082d2 <_dtoa_r+0xaa2>
 80082ca:	2b39      	cmp	r3, #57	@ 0x39
 80082cc:	d0ee      	beq.n	80082ac <_dtoa_r+0xa7c>
 80082ce:	3301      	adds	r3, #1
 80082d0:	e7c9      	b.n	8008266 <_dtoa_r+0xa36>
 80082d2:	9a00      	ldr	r2, [sp, #0]
 80082d4:	9908      	ldr	r1, [sp, #32]
 80082d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80082da:	428a      	cmp	r2, r1
 80082dc:	d028      	beq.n	8008330 <_dtoa_r+0xb00>
 80082de:	9902      	ldr	r1, [sp, #8]
 80082e0:	2300      	movs	r3, #0
 80082e2:	220a      	movs	r2, #10
 80082e4:	4648      	mov	r0, r9
 80082e6:	f000 f9d5 	bl	8008694 <__multadd>
 80082ea:	42af      	cmp	r7, r5
 80082ec:	9002      	str	r0, [sp, #8]
 80082ee:	f04f 0300 	mov.w	r3, #0
 80082f2:	f04f 020a 	mov.w	r2, #10
 80082f6:	4639      	mov	r1, r7
 80082f8:	4648      	mov	r0, r9
 80082fa:	d107      	bne.n	800830c <_dtoa_r+0xadc>
 80082fc:	f000 f9ca 	bl	8008694 <__multadd>
 8008300:	4607      	mov	r7, r0
 8008302:	4605      	mov	r5, r0
 8008304:	9b00      	ldr	r3, [sp, #0]
 8008306:	3301      	adds	r3, #1
 8008308:	9300      	str	r3, [sp, #0]
 800830a:	e777      	b.n	80081fc <_dtoa_r+0x9cc>
 800830c:	f000 f9c2 	bl	8008694 <__multadd>
 8008310:	4629      	mov	r1, r5
 8008312:	4607      	mov	r7, r0
 8008314:	2300      	movs	r3, #0
 8008316:	220a      	movs	r2, #10
 8008318:	4648      	mov	r0, r9
 800831a:	f000 f9bb 	bl	8008694 <__multadd>
 800831e:	4605      	mov	r5, r0
 8008320:	e7f0      	b.n	8008304 <_dtoa_r+0xad4>
 8008322:	f1bb 0f00 	cmp.w	fp, #0
 8008326:	bfcc      	ite	gt
 8008328:	465e      	movgt	r6, fp
 800832a:	2601      	movle	r6, #1
 800832c:	4456      	add	r6, sl
 800832e:	2700      	movs	r7, #0
 8008330:	9902      	ldr	r1, [sp, #8]
 8008332:	9300      	str	r3, [sp, #0]
 8008334:	2201      	movs	r2, #1
 8008336:	4648      	mov	r0, r9
 8008338:	f000 fb9a 	bl	8008a70 <__lshift>
 800833c:	4621      	mov	r1, r4
 800833e:	9002      	str	r0, [sp, #8]
 8008340:	f000 fc02 	bl	8008b48 <__mcmp>
 8008344:	2800      	cmp	r0, #0
 8008346:	dcb4      	bgt.n	80082b2 <_dtoa_r+0xa82>
 8008348:	d102      	bne.n	8008350 <_dtoa_r+0xb20>
 800834a:	9b00      	ldr	r3, [sp, #0]
 800834c:	07db      	lsls	r3, r3, #31
 800834e:	d4b0      	bmi.n	80082b2 <_dtoa_r+0xa82>
 8008350:	4633      	mov	r3, r6
 8008352:	461e      	mov	r6, r3
 8008354:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008358:	2a30      	cmp	r2, #48	@ 0x30
 800835a:	d0fa      	beq.n	8008352 <_dtoa_r+0xb22>
 800835c:	e4b5      	b.n	8007cca <_dtoa_r+0x49a>
 800835e:	459a      	cmp	sl, r3
 8008360:	d1a8      	bne.n	80082b4 <_dtoa_r+0xa84>
 8008362:	2331      	movs	r3, #49	@ 0x31
 8008364:	f108 0801 	add.w	r8, r8, #1
 8008368:	f88a 3000 	strb.w	r3, [sl]
 800836c:	e4ad      	b.n	8007cca <_dtoa_r+0x49a>
 800836e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008370:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80083cc <_dtoa_r+0xb9c>
 8008374:	b11b      	cbz	r3, 800837e <_dtoa_r+0xb4e>
 8008376:	f10a 0308 	add.w	r3, sl, #8
 800837a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800837c:	6013      	str	r3, [r2, #0]
 800837e:	4650      	mov	r0, sl
 8008380:	b017      	add	sp, #92	@ 0x5c
 8008382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008386:	9b07      	ldr	r3, [sp, #28]
 8008388:	2b01      	cmp	r3, #1
 800838a:	f77f ae2e 	ble.w	8007fea <_dtoa_r+0x7ba>
 800838e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008390:	9308      	str	r3, [sp, #32]
 8008392:	2001      	movs	r0, #1
 8008394:	e64d      	b.n	8008032 <_dtoa_r+0x802>
 8008396:	f1bb 0f00 	cmp.w	fp, #0
 800839a:	f77f aed9 	ble.w	8008150 <_dtoa_r+0x920>
 800839e:	4656      	mov	r6, sl
 80083a0:	9802      	ldr	r0, [sp, #8]
 80083a2:	4621      	mov	r1, r4
 80083a4:	f7ff f9ba 	bl	800771c <quorem>
 80083a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80083ac:	f806 3b01 	strb.w	r3, [r6], #1
 80083b0:	eba6 020a 	sub.w	r2, r6, sl
 80083b4:	4593      	cmp	fp, r2
 80083b6:	ddb4      	ble.n	8008322 <_dtoa_r+0xaf2>
 80083b8:	9902      	ldr	r1, [sp, #8]
 80083ba:	2300      	movs	r3, #0
 80083bc:	220a      	movs	r2, #10
 80083be:	4648      	mov	r0, r9
 80083c0:	f000 f968 	bl	8008694 <__multadd>
 80083c4:	9002      	str	r0, [sp, #8]
 80083c6:	e7eb      	b.n	80083a0 <_dtoa_r+0xb70>
 80083c8:	0800b019 	.word	0x0800b019
 80083cc:	0800af9d 	.word	0x0800af9d

080083d0 <_free_r>:
 80083d0:	b538      	push	{r3, r4, r5, lr}
 80083d2:	4605      	mov	r5, r0
 80083d4:	2900      	cmp	r1, #0
 80083d6:	d041      	beq.n	800845c <_free_r+0x8c>
 80083d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083dc:	1f0c      	subs	r4, r1, #4
 80083de:	2b00      	cmp	r3, #0
 80083e0:	bfb8      	it	lt
 80083e2:	18e4      	addlt	r4, r4, r3
 80083e4:	f000 f8e8 	bl	80085b8 <__malloc_lock>
 80083e8:	4a1d      	ldr	r2, [pc, #116]	@ (8008460 <_free_r+0x90>)
 80083ea:	6813      	ldr	r3, [r2, #0]
 80083ec:	b933      	cbnz	r3, 80083fc <_free_r+0x2c>
 80083ee:	6063      	str	r3, [r4, #4]
 80083f0:	6014      	str	r4, [r2, #0]
 80083f2:	4628      	mov	r0, r5
 80083f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083f8:	f000 b8e4 	b.w	80085c4 <__malloc_unlock>
 80083fc:	42a3      	cmp	r3, r4
 80083fe:	d908      	bls.n	8008412 <_free_r+0x42>
 8008400:	6820      	ldr	r0, [r4, #0]
 8008402:	1821      	adds	r1, r4, r0
 8008404:	428b      	cmp	r3, r1
 8008406:	bf01      	itttt	eq
 8008408:	6819      	ldreq	r1, [r3, #0]
 800840a:	685b      	ldreq	r3, [r3, #4]
 800840c:	1809      	addeq	r1, r1, r0
 800840e:	6021      	streq	r1, [r4, #0]
 8008410:	e7ed      	b.n	80083ee <_free_r+0x1e>
 8008412:	461a      	mov	r2, r3
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	b10b      	cbz	r3, 800841c <_free_r+0x4c>
 8008418:	42a3      	cmp	r3, r4
 800841a:	d9fa      	bls.n	8008412 <_free_r+0x42>
 800841c:	6811      	ldr	r1, [r2, #0]
 800841e:	1850      	adds	r0, r2, r1
 8008420:	42a0      	cmp	r0, r4
 8008422:	d10b      	bne.n	800843c <_free_r+0x6c>
 8008424:	6820      	ldr	r0, [r4, #0]
 8008426:	4401      	add	r1, r0
 8008428:	1850      	adds	r0, r2, r1
 800842a:	4283      	cmp	r3, r0
 800842c:	6011      	str	r1, [r2, #0]
 800842e:	d1e0      	bne.n	80083f2 <_free_r+0x22>
 8008430:	6818      	ldr	r0, [r3, #0]
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	6053      	str	r3, [r2, #4]
 8008436:	4408      	add	r0, r1
 8008438:	6010      	str	r0, [r2, #0]
 800843a:	e7da      	b.n	80083f2 <_free_r+0x22>
 800843c:	d902      	bls.n	8008444 <_free_r+0x74>
 800843e:	230c      	movs	r3, #12
 8008440:	602b      	str	r3, [r5, #0]
 8008442:	e7d6      	b.n	80083f2 <_free_r+0x22>
 8008444:	6820      	ldr	r0, [r4, #0]
 8008446:	1821      	adds	r1, r4, r0
 8008448:	428b      	cmp	r3, r1
 800844a:	bf04      	itt	eq
 800844c:	6819      	ldreq	r1, [r3, #0]
 800844e:	685b      	ldreq	r3, [r3, #4]
 8008450:	6063      	str	r3, [r4, #4]
 8008452:	bf04      	itt	eq
 8008454:	1809      	addeq	r1, r1, r0
 8008456:	6021      	streq	r1, [r4, #0]
 8008458:	6054      	str	r4, [r2, #4]
 800845a:	e7ca      	b.n	80083f2 <_free_r+0x22>
 800845c:	bd38      	pop	{r3, r4, r5, pc}
 800845e:	bf00      	nop
 8008460:	2000eff8 	.word	0x2000eff8

08008464 <malloc>:
 8008464:	4b02      	ldr	r3, [pc, #8]	@ (8008470 <malloc+0xc>)
 8008466:	4601      	mov	r1, r0
 8008468:	6818      	ldr	r0, [r3, #0]
 800846a:	f000 b825 	b.w	80084b8 <_malloc_r>
 800846e:	bf00      	nop
 8008470:	20000018 	.word	0x20000018

08008474 <sbrk_aligned>:
 8008474:	b570      	push	{r4, r5, r6, lr}
 8008476:	4e0f      	ldr	r6, [pc, #60]	@ (80084b4 <sbrk_aligned+0x40>)
 8008478:	460c      	mov	r4, r1
 800847a:	6831      	ldr	r1, [r6, #0]
 800847c:	4605      	mov	r5, r0
 800847e:	b911      	cbnz	r1, 8008486 <sbrk_aligned+0x12>
 8008480:	f001 fdf2 	bl	800a068 <_sbrk_r>
 8008484:	6030      	str	r0, [r6, #0]
 8008486:	4621      	mov	r1, r4
 8008488:	4628      	mov	r0, r5
 800848a:	f001 fded 	bl	800a068 <_sbrk_r>
 800848e:	1c43      	adds	r3, r0, #1
 8008490:	d103      	bne.n	800849a <sbrk_aligned+0x26>
 8008492:	f04f 34ff 	mov.w	r4, #4294967295
 8008496:	4620      	mov	r0, r4
 8008498:	bd70      	pop	{r4, r5, r6, pc}
 800849a:	1cc4      	adds	r4, r0, #3
 800849c:	f024 0403 	bic.w	r4, r4, #3
 80084a0:	42a0      	cmp	r0, r4
 80084a2:	d0f8      	beq.n	8008496 <sbrk_aligned+0x22>
 80084a4:	1a21      	subs	r1, r4, r0
 80084a6:	4628      	mov	r0, r5
 80084a8:	f001 fdde 	bl	800a068 <_sbrk_r>
 80084ac:	3001      	adds	r0, #1
 80084ae:	d1f2      	bne.n	8008496 <sbrk_aligned+0x22>
 80084b0:	e7ef      	b.n	8008492 <sbrk_aligned+0x1e>
 80084b2:	bf00      	nop
 80084b4:	2000eff4 	.word	0x2000eff4

080084b8 <_malloc_r>:
 80084b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084bc:	1ccd      	adds	r5, r1, #3
 80084be:	f025 0503 	bic.w	r5, r5, #3
 80084c2:	3508      	adds	r5, #8
 80084c4:	2d0c      	cmp	r5, #12
 80084c6:	bf38      	it	cc
 80084c8:	250c      	movcc	r5, #12
 80084ca:	2d00      	cmp	r5, #0
 80084cc:	4606      	mov	r6, r0
 80084ce:	db01      	blt.n	80084d4 <_malloc_r+0x1c>
 80084d0:	42a9      	cmp	r1, r5
 80084d2:	d904      	bls.n	80084de <_malloc_r+0x26>
 80084d4:	230c      	movs	r3, #12
 80084d6:	6033      	str	r3, [r6, #0]
 80084d8:	2000      	movs	r0, #0
 80084da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80085b4 <_malloc_r+0xfc>
 80084e2:	f000 f869 	bl	80085b8 <__malloc_lock>
 80084e6:	f8d8 3000 	ldr.w	r3, [r8]
 80084ea:	461c      	mov	r4, r3
 80084ec:	bb44      	cbnz	r4, 8008540 <_malloc_r+0x88>
 80084ee:	4629      	mov	r1, r5
 80084f0:	4630      	mov	r0, r6
 80084f2:	f7ff ffbf 	bl	8008474 <sbrk_aligned>
 80084f6:	1c43      	adds	r3, r0, #1
 80084f8:	4604      	mov	r4, r0
 80084fa:	d158      	bne.n	80085ae <_malloc_r+0xf6>
 80084fc:	f8d8 4000 	ldr.w	r4, [r8]
 8008500:	4627      	mov	r7, r4
 8008502:	2f00      	cmp	r7, #0
 8008504:	d143      	bne.n	800858e <_malloc_r+0xd6>
 8008506:	2c00      	cmp	r4, #0
 8008508:	d04b      	beq.n	80085a2 <_malloc_r+0xea>
 800850a:	6823      	ldr	r3, [r4, #0]
 800850c:	4639      	mov	r1, r7
 800850e:	4630      	mov	r0, r6
 8008510:	eb04 0903 	add.w	r9, r4, r3
 8008514:	f001 fda8 	bl	800a068 <_sbrk_r>
 8008518:	4581      	cmp	r9, r0
 800851a:	d142      	bne.n	80085a2 <_malloc_r+0xea>
 800851c:	6821      	ldr	r1, [r4, #0]
 800851e:	1a6d      	subs	r5, r5, r1
 8008520:	4629      	mov	r1, r5
 8008522:	4630      	mov	r0, r6
 8008524:	f7ff ffa6 	bl	8008474 <sbrk_aligned>
 8008528:	3001      	adds	r0, #1
 800852a:	d03a      	beq.n	80085a2 <_malloc_r+0xea>
 800852c:	6823      	ldr	r3, [r4, #0]
 800852e:	442b      	add	r3, r5
 8008530:	6023      	str	r3, [r4, #0]
 8008532:	f8d8 3000 	ldr.w	r3, [r8]
 8008536:	685a      	ldr	r2, [r3, #4]
 8008538:	bb62      	cbnz	r2, 8008594 <_malloc_r+0xdc>
 800853a:	f8c8 7000 	str.w	r7, [r8]
 800853e:	e00f      	b.n	8008560 <_malloc_r+0xa8>
 8008540:	6822      	ldr	r2, [r4, #0]
 8008542:	1b52      	subs	r2, r2, r5
 8008544:	d420      	bmi.n	8008588 <_malloc_r+0xd0>
 8008546:	2a0b      	cmp	r2, #11
 8008548:	d917      	bls.n	800857a <_malloc_r+0xc2>
 800854a:	1961      	adds	r1, r4, r5
 800854c:	42a3      	cmp	r3, r4
 800854e:	6025      	str	r5, [r4, #0]
 8008550:	bf18      	it	ne
 8008552:	6059      	strne	r1, [r3, #4]
 8008554:	6863      	ldr	r3, [r4, #4]
 8008556:	bf08      	it	eq
 8008558:	f8c8 1000 	streq.w	r1, [r8]
 800855c:	5162      	str	r2, [r4, r5]
 800855e:	604b      	str	r3, [r1, #4]
 8008560:	4630      	mov	r0, r6
 8008562:	f000 f82f 	bl	80085c4 <__malloc_unlock>
 8008566:	f104 000b 	add.w	r0, r4, #11
 800856a:	1d23      	adds	r3, r4, #4
 800856c:	f020 0007 	bic.w	r0, r0, #7
 8008570:	1ac2      	subs	r2, r0, r3
 8008572:	bf1c      	itt	ne
 8008574:	1a1b      	subne	r3, r3, r0
 8008576:	50a3      	strne	r3, [r4, r2]
 8008578:	e7af      	b.n	80084da <_malloc_r+0x22>
 800857a:	6862      	ldr	r2, [r4, #4]
 800857c:	42a3      	cmp	r3, r4
 800857e:	bf0c      	ite	eq
 8008580:	f8c8 2000 	streq.w	r2, [r8]
 8008584:	605a      	strne	r2, [r3, #4]
 8008586:	e7eb      	b.n	8008560 <_malloc_r+0xa8>
 8008588:	4623      	mov	r3, r4
 800858a:	6864      	ldr	r4, [r4, #4]
 800858c:	e7ae      	b.n	80084ec <_malloc_r+0x34>
 800858e:	463c      	mov	r4, r7
 8008590:	687f      	ldr	r7, [r7, #4]
 8008592:	e7b6      	b.n	8008502 <_malloc_r+0x4a>
 8008594:	461a      	mov	r2, r3
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	42a3      	cmp	r3, r4
 800859a:	d1fb      	bne.n	8008594 <_malloc_r+0xdc>
 800859c:	2300      	movs	r3, #0
 800859e:	6053      	str	r3, [r2, #4]
 80085a0:	e7de      	b.n	8008560 <_malloc_r+0xa8>
 80085a2:	230c      	movs	r3, #12
 80085a4:	6033      	str	r3, [r6, #0]
 80085a6:	4630      	mov	r0, r6
 80085a8:	f000 f80c 	bl	80085c4 <__malloc_unlock>
 80085ac:	e794      	b.n	80084d8 <_malloc_r+0x20>
 80085ae:	6005      	str	r5, [r0, #0]
 80085b0:	e7d6      	b.n	8008560 <_malloc_r+0xa8>
 80085b2:	bf00      	nop
 80085b4:	2000eff8 	.word	0x2000eff8

080085b8 <__malloc_lock>:
 80085b8:	4801      	ldr	r0, [pc, #4]	@ (80085c0 <__malloc_lock+0x8>)
 80085ba:	f7ff b898 	b.w	80076ee <__retarget_lock_acquire_recursive>
 80085be:	bf00      	nop
 80085c0:	2000eff0 	.word	0x2000eff0

080085c4 <__malloc_unlock>:
 80085c4:	4801      	ldr	r0, [pc, #4]	@ (80085cc <__malloc_unlock+0x8>)
 80085c6:	f7ff b893 	b.w	80076f0 <__retarget_lock_release_recursive>
 80085ca:	bf00      	nop
 80085cc:	2000eff0 	.word	0x2000eff0

080085d0 <_Balloc>:
 80085d0:	b570      	push	{r4, r5, r6, lr}
 80085d2:	69c6      	ldr	r6, [r0, #28]
 80085d4:	4604      	mov	r4, r0
 80085d6:	460d      	mov	r5, r1
 80085d8:	b976      	cbnz	r6, 80085f8 <_Balloc+0x28>
 80085da:	2010      	movs	r0, #16
 80085dc:	f7ff ff42 	bl	8008464 <malloc>
 80085e0:	4602      	mov	r2, r0
 80085e2:	61e0      	str	r0, [r4, #28]
 80085e4:	b920      	cbnz	r0, 80085f0 <_Balloc+0x20>
 80085e6:	4b18      	ldr	r3, [pc, #96]	@ (8008648 <_Balloc+0x78>)
 80085e8:	4818      	ldr	r0, [pc, #96]	@ (800864c <_Balloc+0x7c>)
 80085ea:	216b      	movs	r1, #107	@ 0x6b
 80085ec:	f001 fd54 	bl	800a098 <__assert_func>
 80085f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80085f4:	6006      	str	r6, [r0, #0]
 80085f6:	60c6      	str	r6, [r0, #12]
 80085f8:	69e6      	ldr	r6, [r4, #28]
 80085fa:	68f3      	ldr	r3, [r6, #12]
 80085fc:	b183      	cbz	r3, 8008620 <_Balloc+0x50>
 80085fe:	69e3      	ldr	r3, [r4, #28]
 8008600:	68db      	ldr	r3, [r3, #12]
 8008602:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008606:	b9b8      	cbnz	r0, 8008638 <_Balloc+0x68>
 8008608:	2101      	movs	r1, #1
 800860a:	fa01 f605 	lsl.w	r6, r1, r5
 800860e:	1d72      	adds	r2, r6, #5
 8008610:	0092      	lsls	r2, r2, #2
 8008612:	4620      	mov	r0, r4
 8008614:	f001 fd5e 	bl	800a0d4 <_calloc_r>
 8008618:	b160      	cbz	r0, 8008634 <_Balloc+0x64>
 800861a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800861e:	e00e      	b.n	800863e <_Balloc+0x6e>
 8008620:	2221      	movs	r2, #33	@ 0x21
 8008622:	2104      	movs	r1, #4
 8008624:	4620      	mov	r0, r4
 8008626:	f001 fd55 	bl	800a0d4 <_calloc_r>
 800862a:	69e3      	ldr	r3, [r4, #28]
 800862c:	60f0      	str	r0, [r6, #12]
 800862e:	68db      	ldr	r3, [r3, #12]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d1e4      	bne.n	80085fe <_Balloc+0x2e>
 8008634:	2000      	movs	r0, #0
 8008636:	bd70      	pop	{r4, r5, r6, pc}
 8008638:	6802      	ldr	r2, [r0, #0]
 800863a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800863e:	2300      	movs	r3, #0
 8008640:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008644:	e7f7      	b.n	8008636 <_Balloc+0x66>
 8008646:	bf00      	nop
 8008648:	0800afaa 	.word	0x0800afaa
 800864c:	0800b02a 	.word	0x0800b02a

08008650 <_Bfree>:
 8008650:	b570      	push	{r4, r5, r6, lr}
 8008652:	69c6      	ldr	r6, [r0, #28]
 8008654:	4605      	mov	r5, r0
 8008656:	460c      	mov	r4, r1
 8008658:	b976      	cbnz	r6, 8008678 <_Bfree+0x28>
 800865a:	2010      	movs	r0, #16
 800865c:	f7ff ff02 	bl	8008464 <malloc>
 8008660:	4602      	mov	r2, r0
 8008662:	61e8      	str	r0, [r5, #28]
 8008664:	b920      	cbnz	r0, 8008670 <_Bfree+0x20>
 8008666:	4b09      	ldr	r3, [pc, #36]	@ (800868c <_Bfree+0x3c>)
 8008668:	4809      	ldr	r0, [pc, #36]	@ (8008690 <_Bfree+0x40>)
 800866a:	218f      	movs	r1, #143	@ 0x8f
 800866c:	f001 fd14 	bl	800a098 <__assert_func>
 8008670:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008674:	6006      	str	r6, [r0, #0]
 8008676:	60c6      	str	r6, [r0, #12]
 8008678:	b13c      	cbz	r4, 800868a <_Bfree+0x3a>
 800867a:	69eb      	ldr	r3, [r5, #28]
 800867c:	6862      	ldr	r2, [r4, #4]
 800867e:	68db      	ldr	r3, [r3, #12]
 8008680:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008684:	6021      	str	r1, [r4, #0]
 8008686:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800868a:	bd70      	pop	{r4, r5, r6, pc}
 800868c:	0800afaa 	.word	0x0800afaa
 8008690:	0800b02a 	.word	0x0800b02a

08008694 <__multadd>:
 8008694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008698:	690d      	ldr	r5, [r1, #16]
 800869a:	4607      	mov	r7, r0
 800869c:	460c      	mov	r4, r1
 800869e:	461e      	mov	r6, r3
 80086a0:	f101 0c14 	add.w	ip, r1, #20
 80086a4:	2000      	movs	r0, #0
 80086a6:	f8dc 3000 	ldr.w	r3, [ip]
 80086aa:	b299      	uxth	r1, r3
 80086ac:	fb02 6101 	mla	r1, r2, r1, r6
 80086b0:	0c1e      	lsrs	r6, r3, #16
 80086b2:	0c0b      	lsrs	r3, r1, #16
 80086b4:	fb02 3306 	mla	r3, r2, r6, r3
 80086b8:	b289      	uxth	r1, r1
 80086ba:	3001      	adds	r0, #1
 80086bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80086c0:	4285      	cmp	r5, r0
 80086c2:	f84c 1b04 	str.w	r1, [ip], #4
 80086c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80086ca:	dcec      	bgt.n	80086a6 <__multadd+0x12>
 80086cc:	b30e      	cbz	r6, 8008712 <__multadd+0x7e>
 80086ce:	68a3      	ldr	r3, [r4, #8]
 80086d0:	42ab      	cmp	r3, r5
 80086d2:	dc19      	bgt.n	8008708 <__multadd+0x74>
 80086d4:	6861      	ldr	r1, [r4, #4]
 80086d6:	4638      	mov	r0, r7
 80086d8:	3101      	adds	r1, #1
 80086da:	f7ff ff79 	bl	80085d0 <_Balloc>
 80086de:	4680      	mov	r8, r0
 80086e0:	b928      	cbnz	r0, 80086ee <__multadd+0x5a>
 80086e2:	4602      	mov	r2, r0
 80086e4:	4b0c      	ldr	r3, [pc, #48]	@ (8008718 <__multadd+0x84>)
 80086e6:	480d      	ldr	r0, [pc, #52]	@ (800871c <__multadd+0x88>)
 80086e8:	21ba      	movs	r1, #186	@ 0xba
 80086ea:	f001 fcd5 	bl	800a098 <__assert_func>
 80086ee:	6922      	ldr	r2, [r4, #16]
 80086f0:	3202      	adds	r2, #2
 80086f2:	f104 010c 	add.w	r1, r4, #12
 80086f6:	0092      	lsls	r2, r2, #2
 80086f8:	300c      	adds	r0, #12
 80086fa:	f7fe fffa 	bl	80076f2 <memcpy>
 80086fe:	4621      	mov	r1, r4
 8008700:	4638      	mov	r0, r7
 8008702:	f7ff ffa5 	bl	8008650 <_Bfree>
 8008706:	4644      	mov	r4, r8
 8008708:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800870c:	3501      	adds	r5, #1
 800870e:	615e      	str	r6, [r3, #20]
 8008710:	6125      	str	r5, [r4, #16]
 8008712:	4620      	mov	r0, r4
 8008714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008718:	0800b019 	.word	0x0800b019
 800871c:	0800b02a 	.word	0x0800b02a

08008720 <__s2b>:
 8008720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008724:	460c      	mov	r4, r1
 8008726:	4615      	mov	r5, r2
 8008728:	461f      	mov	r7, r3
 800872a:	2209      	movs	r2, #9
 800872c:	3308      	adds	r3, #8
 800872e:	4606      	mov	r6, r0
 8008730:	fb93 f3f2 	sdiv	r3, r3, r2
 8008734:	2100      	movs	r1, #0
 8008736:	2201      	movs	r2, #1
 8008738:	429a      	cmp	r2, r3
 800873a:	db09      	blt.n	8008750 <__s2b+0x30>
 800873c:	4630      	mov	r0, r6
 800873e:	f7ff ff47 	bl	80085d0 <_Balloc>
 8008742:	b940      	cbnz	r0, 8008756 <__s2b+0x36>
 8008744:	4602      	mov	r2, r0
 8008746:	4b19      	ldr	r3, [pc, #100]	@ (80087ac <__s2b+0x8c>)
 8008748:	4819      	ldr	r0, [pc, #100]	@ (80087b0 <__s2b+0x90>)
 800874a:	21d3      	movs	r1, #211	@ 0xd3
 800874c:	f001 fca4 	bl	800a098 <__assert_func>
 8008750:	0052      	lsls	r2, r2, #1
 8008752:	3101      	adds	r1, #1
 8008754:	e7f0      	b.n	8008738 <__s2b+0x18>
 8008756:	9b08      	ldr	r3, [sp, #32]
 8008758:	6143      	str	r3, [r0, #20]
 800875a:	2d09      	cmp	r5, #9
 800875c:	f04f 0301 	mov.w	r3, #1
 8008760:	6103      	str	r3, [r0, #16]
 8008762:	dd16      	ble.n	8008792 <__s2b+0x72>
 8008764:	f104 0909 	add.w	r9, r4, #9
 8008768:	46c8      	mov	r8, r9
 800876a:	442c      	add	r4, r5
 800876c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008770:	4601      	mov	r1, r0
 8008772:	3b30      	subs	r3, #48	@ 0x30
 8008774:	220a      	movs	r2, #10
 8008776:	4630      	mov	r0, r6
 8008778:	f7ff ff8c 	bl	8008694 <__multadd>
 800877c:	45a0      	cmp	r8, r4
 800877e:	d1f5      	bne.n	800876c <__s2b+0x4c>
 8008780:	f1a5 0408 	sub.w	r4, r5, #8
 8008784:	444c      	add	r4, r9
 8008786:	1b2d      	subs	r5, r5, r4
 8008788:	1963      	adds	r3, r4, r5
 800878a:	42bb      	cmp	r3, r7
 800878c:	db04      	blt.n	8008798 <__s2b+0x78>
 800878e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008792:	340a      	adds	r4, #10
 8008794:	2509      	movs	r5, #9
 8008796:	e7f6      	b.n	8008786 <__s2b+0x66>
 8008798:	f814 3b01 	ldrb.w	r3, [r4], #1
 800879c:	4601      	mov	r1, r0
 800879e:	3b30      	subs	r3, #48	@ 0x30
 80087a0:	220a      	movs	r2, #10
 80087a2:	4630      	mov	r0, r6
 80087a4:	f7ff ff76 	bl	8008694 <__multadd>
 80087a8:	e7ee      	b.n	8008788 <__s2b+0x68>
 80087aa:	bf00      	nop
 80087ac:	0800b019 	.word	0x0800b019
 80087b0:	0800b02a 	.word	0x0800b02a

080087b4 <__hi0bits>:
 80087b4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80087b8:	4603      	mov	r3, r0
 80087ba:	bf36      	itet	cc
 80087bc:	0403      	lslcc	r3, r0, #16
 80087be:	2000      	movcs	r0, #0
 80087c0:	2010      	movcc	r0, #16
 80087c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80087c6:	bf3c      	itt	cc
 80087c8:	021b      	lslcc	r3, r3, #8
 80087ca:	3008      	addcc	r0, #8
 80087cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80087d0:	bf3c      	itt	cc
 80087d2:	011b      	lslcc	r3, r3, #4
 80087d4:	3004      	addcc	r0, #4
 80087d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087da:	bf3c      	itt	cc
 80087dc:	009b      	lslcc	r3, r3, #2
 80087de:	3002      	addcc	r0, #2
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	db05      	blt.n	80087f0 <__hi0bits+0x3c>
 80087e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80087e8:	f100 0001 	add.w	r0, r0, #1
 80087ec:	bf08      	it	eq
 80087ee:	2020      	moveq	r0, #32
 80087f0:	4770      	bx	lr

080087f2 <__lo0bits>:
 80087f2:	6803      	ldr	r3, [r0, #0]
 80087f4:	4602      	mov	r2, r0
 80087f6:	f013 0007 	ands.w	r0, r3, #7
 80087fa:	d00b      	beq.n	8008814 <__lo0bits+0x22>
 80087fc:	07d9      	lsls	r1, r3, #31
 80087fe:	d421      	bmi.n	8008844 <__lo0bits+0x52>
 8008800:	0798      	lsls	r0, r3, #30
 8008802:	bf49      	itett	mi
 8008804:	085b      	lsrmi	r3, r3, #1
 8008806:	089b      	lsrpl	r3, r3, #2
 8008808:	2001      	movmi	r0, #1
 800880a:	6013      	strmi	r3, [r2, #0]
 800880c:	bf5c      	itt	pl
 800880e:	6013      	strpl	r3, [r2, #0]
 8008810:	2002      	movpl	r0, #2
 8008812:	4770      	bx	lr
 8008814:	b299      	uxth	r1, r3
 8008816:	b909      	cbnz	r1, 800881c <__lo0bits+0x2a>
 8008818:	0c1b      	lsrs	r3, r3, #16
 800881a:	2010      	movs	r0, #16
 800881c:	b2d9      	uxtb	r1, r3
 800881e:	b909      	cbnz	r1, 8008824 <__lo0bits+0x32>
 8008820:	3008      	adds	r0, #8
 8008822:	0a1b      	lsrs	r3, r3, #8
 8008824:	0719      	lsls	r1, r3, #28
 8008826:	bf04      	itt	eq
 8008828:	091b      	lsreq	r3, r3, #4
 800882a:	3004      	addeq	r0, #4
 800882c:	0799      	lsls	r1, r3, #30
 800882e:	bf04      	itt	eq
 8008830:	089b      	lsreq	r3, r3, #2
 8008832:	3002      	addeq	r0, #2
 8008834:	07d9      	lsls	r1, r3, #31
 8008836:	d403      	bmi.n	8008840 <__lo0bits+0x4e>
 8008838:	085b      	lsrs	r3, r3, #1
 800883a:	f100 0001 	add.w	r0, r0, #1
 800883e:	d003      	beq.n	8008848 <__lo0bits+0x56>
 8008840:	6013      	str	r3, [r2, #0]
 8008842:	4770      	bx	lr
 8008844:	2000      	movs	r0, #0
 8008846:	4770      	bx	lr
 8008848:	2020      	movs	r0, #32
 800884a:	4770      	bx	lr

0800884c <__i2b>:
 800884c:	b510      	push	{r4, lr}
 800884e:	460c      	mov	r4, r1
 8008850:	2101      	movs	r1, #1
 8008852:	f7ff febd 	bl	80085d0 <_Balloc>
 8008856:	4602      	mov	r2, r0
 8008858:	b928      	cbnz	r0, 8008866 <__i2b+0x1a>
 800885a:	4b05      	ldr	r3, [pc, #20]	@ (8008870 <__i2b+0x24>)
 800885c:	4805      	ldr	r0, [pc, #20]	@ (8008874 <__i2b+0x28>)
 800885e:	f240 1145 	movw	r1, #325	@ 0x145
 8008862:	f001 fc19 	bl	800a098 <__assert_func>
 8008866:	2301      	movs	r3, #1
 8008868:	6144      	str	r4, [r0, #20]
 800886a:	6103      	str	r3, [r0, #16]
 800886c:	bd10      	pop	{r4, pc}
 800886e:	bf00      	nop
 8008870:	0800b019 	.word	0x0800b019
 8008874:	0800b02a 	.word	0x0800b02a

08008878 <__multiply>:
 8008878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800887c:	4617      	mov	r7, r2
 800887e:	690a      	ldr	r2, [r1, #16]
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	429a      	cmp	r2, r3
 8008884:	bfa8      	it	ge
 8008886:	463b      	movge	r3, r7
 8008888:	4689      	mov	r9, r1
 800888a:	bfa4      	itt	ge
 800888c:	460f      	movge	r7, r1
 800888e:	4699      	movge	r9, r3
 8008890:	693d      	ldr	r5, [r7, #16]
 8008892:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	6879      	ldr	r1, [r7, #4]
 800889a:	eb05 060a 	add.w	r6, r5, sl
 800889e:	42b3      	cmp	r3, r6
 80088a0:	b085      	sub	sp, #20
 80088a2:	bfb8      	it	lt
 80088a4:	3101      	addlt	r1, #1
 80088a6:	f7ff fe93 	bl	80085d0 <_Balloc>
 80088aa:	b930      	cbnz	r0, 80088ba <__multiply+0x42>
 80088ac:	4602      	mov	r2, r0
 80088ae:	4b41      	ldr	r3, [pc, #260]	@ (80089b4 <__multiply+0x13c>)
 80088b0:	4841      	ldr	r0, [pc, #260]	@ (80089b8 <__multiply+0x140>)
 80088b2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80088b6:	f001 fbef 	bl	800a098 <__assert_func>
 80088ba:	f100 0414 	add.w	r4, r0, #20
 80088be:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80088c2:	4623      	mov	r3, r4
 80088c4:	2200      	movs	r2, #0
 80088c6:	4573      	cmp	r3, lr
 80088c8:	d320      	bcc.n	800890c <__multiply+0x94>
 80088ca:	f107 0814 	add.w	r8, r7, #20
 80088ce:	f109 0114 	add.w	r1, r9, #20
 80088d2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80088d6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80088da:	9302      	str	r3, [sp, #8]
 80088dc:	1beb      	subs	r3, r5, r7
 80088de:	3b15      	subs	r3, #21
 80088e0:	f023 0303 	bic.w	r3, r3, #3
 80088e4:	3304      	adds	r3, #4
 80088e6:	3715      	adds	r7, #21
 80088e8:	42bd      	cmp	r5, r7
 80088ea:	bf38      	it	cc
 80088ec:	2304      	movcc	r3, #4
 80088ee:	9301      	str	r3, [sp, #4]
 80088f0:	9b02      	ldr	r3, [sp, #8]
 80088f2:	9103      	str	r1, [sp, #12]
 80088f4:	428b      	cmp	r3, r1
 80088f6:	d80c      	bhi.n	8008912 <__multiply+0x9a>
 80088f8:	2e00      	cmp	r6, #0
 80088fa:	dd03      	ble.n	8008904 <__multiply+0x8c>
 80088fc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008900:	2b00      	cmp	r3, #0
 8008902:	d055      	beq.n	80089b0 <__multiply+0x138>
 8008904:	6106      	str	r6, [r0, #16]
 8008906:	b005      	add	sp, #20
 8008908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800890c:	f843 2b04 	str.w	r2, [r3], #4
 8008910:	e7d9      	b.n	80088c6 <__multiply+0x4e>
 8008912:	f8b1 a000 	ldrh.w	sl, [r1]
 8008916:	f1ba 0f00 	cmp.w	sl, #0
 800891a:	d01f      	beq.n	800895c <__multiply+0xe4>
 800891c:	46c4      	mov	ip, r8
 800891e:	46a1      	mov	r9, r4
 8008920:	2700      	movs	r7, #0
 8008922:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008926:	f8d9 3000 	ldr.w	r3, [r9]
 800892a:	fa1f fb82 	uxth.w	fp, r2
 800892e:	b29b      	uxth	r3, r3
 8008930:	fb0a 330b 	mla	r3, sl, fp, r3
 8008934:	443b      	add	r3, r7
 8008936:	f8d9 7000 	ldr.w	r7, [r9]
 800893a:	0c12      	lsrs	r2, r2, #16
 800893c:	0c3f      	lsrs	r7, r7, #16
 800893e:	fb0a 7202 	mla	r2, sl, r2, r7
 8008942:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008946:	b29b      	uxth	r3, r3
 8008948:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800894c:	4565      	cmp	r5, ip
 800894e:	f849 3b04 	str.w	r3, [r9], #4
 8008952:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008956:	d8e4      	bhi.n	8008922 <__multiply+0xaa>
 8008958:	9b01      	ldr	r3, [sp, #4]
 800895a:	50e7      	str	r7, [r4, r3]
 800895c:	9b03      	ldr	r3, [sp, #12]
 800895e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008962:	3104      	adds	r1, #4
 8008964:	f1b9 0f00 	cmp.w	r9, #0
 8008968:	d020      	beq.n	80089ac <__multiply+0x134>
 800896a:	6823      	ldr	r3, [r4, #0]
 800896c:	4647      	mov	r7, r8
 800896e:	46a4      	mov	ip, r4
 8008970:	f04f 0a00 	mov.w	sl, #0
 8008974:	f8b7 b000 	ldrh.w	fp, [r7]
 8008978:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800897c:	fb09 220b 	mla	r2, r9, fp, r2
 8008980:	4452      	add	r2, sl
 8008982:	b29b      	uxth	r3, r3
 8008984:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008988:	f84c 3b04 	str.w	r3, [ip], #4
 800898c:	f857 3b04 	ldr.w	r3, [r7], #4
 8008990:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008994:	f8bc 3000 	ldrh.w	r3, [ip]
 8008998:	fb09 330a 	mla	r3, r9, sl, r3
 800899c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80089a0:	42bd      	cmp	r5, r7
 80089a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80089a6:	d8e5      	bhi.n	8008974 <__multiply+0xfc>
 80089a8:	9a01      	ldr	r2, [sp, #4]
 80089aa:	50a3      	str	r3, [r4, r2]
 80089ac:	3404      	adds	r4, #4
 80089ae:	e79f      	b.n	80088f0 <__multiply+0x78>
 80089b0:	3e01      	subs	r6, #1
 80089b2:	e7a1      	b.n	80088f8 <__multiply+0x80>
 80089b4:	0800b019 	.word	0x0800b019
 80089b8:	0800b02a 	.word	0x0800b02a

080089bc <__pow5mult>:
 80089bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089c0:	4615      	mov	r5, r2
 80089c2:	f012 0203 	ands.w	r2, r2, #3
 80089c6:	4607      	mov	r7, r0
 80089c8:	460e      	mov	r6, r1
 80089ca:	d007      	beq.n	80089dc <__pow5mult+0x20>
 80089cc:	4c25      	ldr	r4, [pc, #148]	@ (8008a64 <__pow5mult+0xa8>)
 80089ce:	3a01      	subs	r2, #1
 80089d0:	2300      	movs	r3, #0
 80089d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80089d6:	f7ff fe5d 	bl	8008694 <__multadd>
 80089da:	4606      	mov	r6, r0
 80089dc:	10ad      	asrs	r5, r5, #2
 80089de:	d03d      	beq.n	8008a5c <__pow5mult+0xa0>
 80089e0:	69fc      	ldr	r4, [r7, #28]
 80089e2:	b97c      	cbnz	r4, 8008a04 <__pow5mult+0x48>
 80089e4:	2010      	movs	r0, #16
 80089e6:	f7ff fd3d 	bl	8008464 <malloc>
 80089ea:	4602      	mov	r2, r0
 80089ec:	61f8      	str	r0, [r7, #28]
 80089ee:	b928      	cbnz	r0, 80089fc <__pow5mult+0x40>
 80089f0:	4b1d      	ldr	r3, [pc, #116]	@ (8008a68 <__pow5mult+0xac>)
 80089f2:	481e      	ldr	r0, [pc, #120]	@ (8008a6c <__pow5mult+0xb0>)
 80089f4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80089f8:	f001 fb4e 	bl	800a098 <__assert_func>
 80089fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008a00:	6004      	str	r4, [r0, #0]
 8008a02:	60c4      	str	r4, [r0, #12]
 8008a04:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008a08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008a0c:	b94c      	cbnz	r4, 8008a22 <__pow5mult+0x66>
 8008a0e:	f240 2171 	movw	r1, #625	@ 0x271
 8008a12:	4638      	mov	r0, r7
 8008a14:	f7ff ff1a 	bl	800884c <__i2b>
 8008a18:	2300      	movs	r3, #0
 8008a1a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008a1e:	4604      	mov	r4, r0
 8008a20:	6003      	str	r3, [r0, #0]
 8008a22:	f04f 0900 	mov.w	r9, #0
 8008a26:	07eb      	lsls	r3, r5, #31
 8008a28:	d50a      	bpl.n	8008a40 <__pow5mult+0x84>
 8008a2a:	4631      	mov	r1, r6
 8008a2c:	4622      	mov	r2, r4
 8008a2e:	4638      	mov	r0, r7
 8008a30:	f7ff ff22 	bl	8008878 <__multiply>
 8008a34:	4631      	mov	r1, r6
 8008a36:	4680      	mov	r8, r0
 8008a38:	4638      	mov	r0, r7
 8008a3a:	f7ff fe09 	bl	8008650 <_Bfree>
 8008a3e:	4646      	mov	r6, r8
 8008a40:	106d      	asrs	r5, r5, #1
 8008a42:	d00b      	beq.n	8008a5c <__pow5mult+0xa0>
 8008a44:	6820      	ldr	r0, [r4, #0]
 8008a46:	b938      	cbnz	r0, 8008a58 <__pow5mult+0x9c>
 8008a48:	4622      	mov	r2, r4
 8008a4a:	4621      	mov	r1, r4
 8008a4c:	4638      	mov	r0, r7
 8008a4e:	f7ff ff13 	bl	8008878 <__multiply>
 8008a52:	6020      	str	r0, [r4, #0]
 8008a54:	f8c0 9000 	str.w	r9, [r0]
 8008a58:	4604      	mov	r4, r0
 8008a5a:	e7e4      	b.n	8008a26 <__pow5mult+0x6a>
 8008a5c:	4630      	mov	r0, r6
 8008a5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a62:	bf00      	nop
 8008a64:	0800b13c 	.word	0x0800b13c
 8008a68:	0800afaa 	.word	0x0800afaa
 8008a6c:	0800b02a 	.word	0x0800b02a

08008a70 <__lshift>:
 8008a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a74:	460c      	mov	r4, r1
 8008a76:	6849      	ldr	r1, [r1, #4]
 8008a78:	6923      	ldr	r3, [r4, #16]
 8008a7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008a7e:	68a3      	ldr	r3, [r4, #8]
 8008a80:	4607      	mov	r7, r0
 8008a82:	4691      	mov	r9, r2
 8008a84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008a88:	f108 0601 	add.w	r6, r8, #1
 8008a8c:	42b3      	cmp	r3, r6
 8008a8e:	db0b      	blt.n	8008aa8 <__lshift+0x38>
 8008a90:	4638      	mov	r0, r7
 8008a92:	f7ff fd9d 	bl	80085d0 <_Balloc>
 8008a96:	4605      	mov	r5, r0
 8008a98:	b948      	cbnz	r0, 8008aae <__lshift+0x3e>
 8008a9a:	4602      	mov	r2, r0
 8008a9c:	4b28      	ldr	r3, [pc, #160]	@ (8008b40 <__lshift+0xd0>)
 8008a9e:	4829      	ldr	r0, [pc, #164]	@ (8008b44 <__lshift+0xd4>)
 8008aa0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008aa4:	f001 faf8 	bl	800a098 <__assert_func>
 8008aa8:	3101      	adds	r1, #1
 8008aaa:	005b      	lsls	r3, r3, #1
 8008aac:	e7ee      	b.n	8008a8c <__lshift+0x1c>
 8008aae:	2300      	movs	r3, #0
 8008ab0:	f100 0114 	add.w	r1, r0, #20
 8008ab4:	f100 0210 	add.w	r2, r0, #16
 8008ab8:	4618      	mov	r0, r3
 8008aba:	4553      	cmp	r3, sl
 8008abc:	db33      	blt.n	8008b26 <__lshift+0xb6>
 8008abe:	6920      	ldr	r0, [r4, #16]
 8008ac0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ac4:	f104 0314 	add.w	r3, r4, #20
 8008ac8:	f019 091f 	ands.w	r9, r9, #31
 8008acc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008ad0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008ad4:	d02b      	beq.n	8008b2e <__lshift+0xbe>
 8008ad6:	f1c9 0e20 	rsb	lr, r9, #32
 8008ada:	468a      	mov	sl, r1
 8008adc:	2200      	movs	r2, #0
 8008ade:	6818      	ldr	r0, [r3, #0]
 8008ae0:	fa00 f009 	lsl.w	r0, r0, r9
 8008ae4:	4310      	orrs	r0, r2
 8008ae6:	f84a 0b04 	str.w	r0, [sl], #4
 8008aea:	f853 2b04 	ldr.w	r2, [r3], #4
 8008aee:	459c      	cmp	ip, r3
 8008af0:	fa22 f20e 	lsr.w	r2, r2, lr
 8008af4:	d8f3      	bhi.n	8008ade <__lshift+0x6e>
 8008af6:	ebac 0304 	sub.w	r3, ip, r4
 8008afa:	3b15      	subs	r3, #21
 8008afc:	f023 0303 	bic.w	r3, r3, #3
 8008b00:	3304      	adds	r3, #4
 8008b02:	f104 0015 	add.w	r0, r4, #21
 8008b06:	4560      	cmp	r0, ip
 8008b08:	bf88      	it	hi
 8008b0a:	2304      	movhi	r3, #4
 8008b0c:	50ca      	str	r2, [r1, r3]
 8008b0e:	b10a      	cbz	r2, 8008b14 <__lshift+0xa4>
 8008b10:	f108 0602 	add.w	r6, r8, #2
 8008b14:	3e01      	subs	r6, #1
 8008b16:	4638      	mov	r0, r7
 8008b18:	612e      	str	r6, [r5, #16]
 8008b1a:	4621      	mov	r1, r4
 8008b1c:	f7ff fd98 	bl	8008650 <_Bfree>
 8008b20:	4628      	mov	r0, r5
 8008b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b26:	f842 0f04 	str.w	r0, [r2, #4]!
 8008b2a:	3301      	adds	r3, #1
 8008b2c:	e7c5      	b.n	8008aba <__lshift+0x4a>
 8008b2e:	3904      	subs	r1, #4
 8008b30:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b34:	f841 2f04 	str.w	r2, [r1, #4]!
 8008b38:	459c      	cmp	ip, r3
 8008b3a:	d8f9      	bhi.n	8008b30 <__lshift+0xc0>
 8008b3c:	e7ea      	b.n	8008b14 <__lshift+0xa4>
 8008b3e:	bf00      	nop
 8008b40:	0800b019 	.word	0x0800b019
 8008b44:	0800b02a 	.word	0x0800b02a

08008b48 <__mcmp>:
 8008b48:	690a      	ldr	r2, [r1, #16]
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	6900      	ldr	r0, [r0, #16]
 8008b4e:	1a80      	subs	r0, r0, r2
 8008b50:	b530      	push	{r4, r5, lr}
 8008b52:	d10e      	bne.n	8008b72 <__mcmp+0x2a>
 8008b54:	3314      	adds	r3, #20
 8008b56:	3114      	adds	r1, #20
 8008b58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008b5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008b60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008b64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008b68:	4295      	cmp	r5, r2
 8008b6a:	d003      	beq.n	8008b74 <__mcmp+0x2c>
 8008b6c:	d205      	bcs.n	8008b7a <__mcmp+0x32>
 8008b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8008b72:	bd30      	pop	{r4, r5, pc}
 8008b74:	42a3      	cmp	r3, r4
 8008b76:	d3f3      	bcc.n	8008b60 <__mcmp+0x18>
 8008b78:	e7fb      	b.n	8008b72 <__mcmp+0x2a>
 8008b7a:	2001      	movs	r0, #1
 8008b7c:	e7f9      	b.n	8008b72 <__mcmp+0x2a>
	...

08008b80 <__mdiff>:
 8008b80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b84:	4689      	mov	r9, r1
 8008b86:	4606      	mov	r6, r0
 8008b88:	4611      	mov	r1, r2
 8008b8a:	4648      	mov	r0, r9
 8008b8c:	4614      	mov	r4, r2
 8008b8e:	f7ff ffdb 	bl	8008b48 <__mcmp>
 8008b92:	1e05      	subs	r5, r0, #0
 8008b94:	d112      	bne.n	8008bbc <__mdiff+0x3c>
 8008b96:	4629      	mov	r1, r5
 8008b98:	4630      	mov	r0, r6
 8008b9a:	f7ff fd19 	bl	80085d0 <_Balloc>
 8008b9e:	4602      	mov	r2, r0
 8008ba0:	b928      	cbnz	r0, 8008bae <__mdiff+0x2e>
 8008ba2:	4b3f      	ldr	r3, [pc, #252]	@ (8008ca0 <__mdiff+0x120>)
 8008ba4:	f240 2137 	movw	r1, #567	@ 0x237
 8008ba8:	483e      	ldr	r0, [pc, #248]	@ (8008ca4 <__mdiff+0x124>)
 8008baa:	f001 fa75 	bl	800a098 <__assert_func>
 8008bae:	2301      	movs	r3, #1
 8008bb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008bb4:	4610      	mov	r0, r2
 8008bb6:	b003      	add	sp, #12
 8008bb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bbc:	bfbc      	itt	lt
 8008bbe:	464b      	movlt	r3, r9
 8008bc0:	46a1      	movlt	r9, r4
 8008bc2:	4630      	mov	r0, r6
 8008bc4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008bc8:	bfba      	itte	lt
 8008bca:	461c      	movlt	r4, r3
 8008bcc:	2501      	movlt	r5, #1
 8008bce:	2500      	movge	r5, #0
 8008bd0:	f7ff fcfe 	bl	80085d0 <_Balloc>
 8008bd4:	4602      	mov	r2, r0
 8008bd6:	b918      	cbnz	r0, 8008be0 <__mdiff+0x60>
 8008bd8:	4b31      	ldr	r3, [pc, #196]	@ (8008ca0 <__mdiff+0x120>)
 8008bda:	f240 2145 	movw	r1, #581	@ 0x245
 8008bde:	e7e3      	b.n	8008ba8 <__mdiff+0x28>
 8008be0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008be4:	6926      	ldr	r6, [r4, #16]
 8008be6:	60c5      	str	r5, [r0, #12]
 8008be8:	f109 0310 	add.w	r3, r9, #16
 8008bec:	f109 0514 	add.w	r5, r9, #20
 8008bf0:	f104 0e14 	add.w	lr, r4, #20
 8008bf4:	f100 0b14 	add.w	fp, r0, #20
 8008bf8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008bfc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008c00:	9301      	str	r3, [sp, #4]
 8008c02:	46d9      	mov	r9, fp
 8008c04:	f04f 0c00 	mov.w	ip, #0
 8008c08:	9b01      	ldr	r3, [sp, #4]
 8008c0a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008c0e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008c12:	9301      	str	r3, [sp, #4]
 8008c14:	fa1f f38a 	uxth.w	r3, sl
 8008c18:	4619      	mov	r1, r3
 8008c1a:	b283      	uxth	r3, r0
 8008c1c:	1acb      	subs	r3, r1, r3
 8008c1e:	0c00      	lsrs	r0, r0, #16
 8008c20:	4463      	add	r3, ip
 8008c22:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008c26:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008c2a:	b29b      	uxth	r3, r3
 8008c2c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008c30:	4576      	cmp	r6, lr
 8008c32:	f849 3b04 	str.w	r3, [r9], #4
 8008c36:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008c3a:	d8e5      	bhi.n	8008c08 <__mdiff+0x88>
 8008c3c:	1b33      	subs	r3, r6, r4
 8008c3e:	3b15      	subs	r3, #21
 8008c40:	f023 0303 	bic.w	r3, r3, #3
 8008c44:	3415      	adds	r4, #21
 8008c46:	3304      	adds	r3, #4
 8008c48:	42a6      	cmp	r6, r4
 8008c4a:	bf38      	it	cc
 8008c4c:	2304      	movcc	r3, #4
 8008c4e:	441d      	add	r5, r3
 8008c50:	445b      	add	r3, fp
 8008c52:	461e      	mov	r6, r3
 8008c54:	462c      	mov	r4, r5
 8008c56:	4544      	cmp	r4, r8
 8008c58:	d30e      	bcc.n	8008c78 <__mdiff+0xf8>
 8008c5a:	f108 0103 	add.w	r1, r8, #3
 8008c5e:	1b49      	subs	r1, r1, r5
 8008c60:	f021 0103 	bic.w	r1, r1, #3
 8008c64:	3d03      	subs	r5, #3
 8008c66:	45a8      	cmp	r8, r5
 8008c68:	bf38      	it	cc
 8008c6a:	2100      	movcc	r1, #0
 8008c6c:	440b      	add	r3, r1
 8008c6e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008c72:	b191      	cbz	r1, 8008c9a <__mdiff+0x11a>
 8008c74:	6117      	str	r7, [r2, #16]
 8008c76:	e79d      	b.n	8008bb4 <__mdiff+0x34>
 8008c78:	f854 1b04 	ldr.w	r1, [r4], #4
 8008c7c:	46e6      	mov	lr, ip
 8008c7e:	0c08      	lsrs	r0, r1, #16
 8008c80:	fa1c fc81 	uxtah	ip, ip, r1
 8008c84:	4471      	add	r1, lr
 8008c86:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008c8a:	b289      	uxth	r1, r1
 8008c8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008c90:	f846 1b04 	str.w	r1, [r6], #4
 8008c94:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008c98:	e7dd      	b.n	8008c56 <__mdiff+0xd6>
 8008c9a:	3f01      	subs	r7, #1
 8008c9c:	e7e7      	b.n	8008c6e <__mdiff+0xee>
 8008c9e:	bf00      	nop
 8008ca0:	0800b019 	.word	0x0800b019
 8008ca4:	0800b02a 	.word	0x0800b02a

08008ca8 <__ulp>:
 8008ca8:	b082      	sub	sp, #8
 8008caa:	ed8d 0b00 	vstr	d0, [sp]
 8008cae:	9a01      	ldr	r2, [sp, #4]
 8008cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8008cf0 <__ulp+0x48>)
 8008cb2:	4013      	ands	r3, r2
 8008cb4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	dc08      	bgt.n	8008cce <__ulp+0x26>
 8008cbc:	425b      	negs	r3, r3
 8008cbe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008cc2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008cc6:	da04      	bge.n	8008cd2 <__ulp+0x2a>
 8008cc8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008ccc:	4113      	asrs	r3, r2
 8008cce:	2200      	movs	r2, #0
 8008cd0:	e008      	b.n	8008ce4 <__ulp+0x3c>
 8008cd2:	f1a2 0314 	sub.w	r3, r2, #20
 8008cd6:	2b1e      	cmp	r3, #30
 8008cd8:	bfda      	itte	le
 8008cda:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008cde:	40da      	lsrle	r2, r3
 8008ce0:	2201      	movgt	r2, #1
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	4619      	mov	r1, r3
 8008ce6:	4610      	mov	r0, r2
 8008ce8:	ec41 0b10 	vmov	d0, r0, r1
 8008cec:	b002      	add	sp, #8
 8008cee:	4770      	bx	lr
 8008cf0:	7ff00000 	.word	0x7ff00000

08008cf4 <__b2d>:
 8008cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cf8:	6906      	ldr	r6, [r0, #16]
 8008cfa:	f100 0814 	add.w	r8, r0, #20
 8008cfe:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008d02:	1f37      	subs	r7, r6, #4
 8008d04:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008d08:	4610      	mov	r0, r2
 8008d0a:	f7ff fd53 	bl	80087b4 <__hi0bits>
 8008d0e:	f1c0 0320 	rsb	r3, r0, #32
 8008d12:	280a      	cmp	r0, #10
 8008d14:	600b      	str	r3, [r1, #0]
 8008d16:	491b      	ldr	r1, [pc, #108]	@ (8008d84 <__b2d+0x90>)
 8008d18:	dc15      	bgt.n	8008d46 <__b2d+0x52>
 8008d1a:	f1c0 0c0b 	rsb	ip, r0, #11
 8008d1e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008d22:	45b8      	cmp	r8, r7
 8008d24:	ea43 0501 	orr.w	r5, r3, r1
 8008d28:	bf34      	ite	cc
 8008d2a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008d2e:	2300      	movcs	r3, #0
 8008d30:	3015      	adds	r0, #21
 8008d32:	fa02 f000 	lsl.w	r0, r2, r0
 8008d36:	fa23 f30c 	lsr.w	r3, r3, ip
 8008d3a:	4303      	orrs	r3, r0
 8008d3c:	461c      	mov	r4, r3
 8008d3e:	ec45 4b10 	vmov	d0, r4, r5
 8008d42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d46:	45b8      	cmp	r8, r7
 8008d48:	bf3a      	itte	cc
 8008d4a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008d4e:	f1a6 0708 	subcc.w	r7, r6, #8
 8008d52:	2300      	movcs	r3, #0
 8008d54:	380b      	subs	r0, #11
 8008d56:	d012      	beq.n	8008d7e <__b2d+0x8a>
 8008d58:	f1c0 0120 	rsb	r1, r0, #32
 8008d5c:	fa23 f401 	lsr.w	r4, r3, r1
 8008d60:	4082      	lsls	r2, r0
 8008d62:	4322      	orrs	r2, r4
 8008d64:	4547      	cmp	r7, r8
 8008d66:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008d6a:	bf8c      	ite	hi
 8008d6c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008d70:	2200      	movls	r2, #0
 8008d72:	4083      	lsls	r3, r0
 8008d74:	40ca      	lsrs	r2, r1
 8008d76:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008d7a:	4313      	orrs	r3, r2
 8008d7c:	e7de      	b.n	8008d3c <__b2d+0x48>
 8008d7e:	ea42 0501 	orr.w	r5, r2, r1
 8008d82:	e7db      	b.n	8008d3c <__b2d+0x48>
 8008d84:	3ff00000 	.word	0x3ff00000

08008d88 <__d2b>:
 8008d88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008d8c:	460f      	mov	r7, r1
 8008d8e:	2101      	movs	r1, #1
 8008d90:	ec59 8b10 	vmov	r8, r9, d0
 8008d94:	4616      	mov	r6, r2
 8008d96:	f7ff fc1b 	bl	80085d0 <_Balloc>
 8008d9a:	4604      	mov	r4, r0
 8008d9c:	b930      	cbnz	r0, 8008dac <__d2b+0x24>
 8008d9e:	4602      	mov	r2, r0
 8008da0:	4b23      	ldr	r3, [pc, #140]	@ (8008e30 <__d2b+0xa8>)
 8008da2:	4824      	ldr	r0, [pc, #144]	@ (8008e34 <__d2b+0xac>)
 8008da4:	f240 310f 	movw	r1, #783	@ 0x30f
 8008da8:	f001 f976 	bl	800a098 <__assert_func>
 8008dac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008db0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008db4:	b10d      	cbz	r5, 8008dba <__d2b+0x32>
 8008db6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008dba:	9301      	str	r3, [sp, #4]
 8008dbc:	f1b8 0300 	subs.w	r3, r8, #0
 8008dc0:	d023      	beq.n	8008e0a <__d2b+0x82>
 8008dc2:	4668      	mov	r0, sp
 8008dc4:	9300      	str	r3, [sp, #0]
 8008dc6:	f7ff fd14 	bl	80087f2 <__lo0bits>
 8008dca:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008dce:	b1d0      	cbz	r0, 8008e06 <__d2b+0x7e>
 8008dd0:	f1c0 0320 	rsb	r3, r0, #32
 8008dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd8:	430b      	orrs	r3, r1
 8008dda:	40c2      	lsrs	r2, r0
 8008ddc:	6163      	str	r3, [r4, #20]
 8008dde:	9201      	str	r2, [sp, #4]
 8008de0:	9b01      	ldr	r3, [sp, #4]
 8008de2:	61a3      	str	r3, [r4, #24]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	bf0c      	ite	eq
 8008de8:	2201      	moveq	r2, #1
 8008dea:	2202      	movne	r2, #2
 8008dec:	6122      	str	r2, [r4, #16]
 8008dee:	b1a5      	cbz	r5, 8008e1a <__d2b+0x92>
 8008df0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008df4:	4405      	add	r5, r0
 8008df6:	603d      	str	r5, [r7, #0]
 8008df8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008dfc:	6030      	str	r0, [r6, #0]
 8008dfe:	4620      	mov	r0, r4
 8008e00:	b003      	add	sp, #12
 8008e02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e06:	6161      	str	r1, [r4, #20]
 8008e08:	e7ea      	b.n	8008de0 <__d2b+0x58>
 8008e0a:	a801      	add	r0, sp, #4
 8008e0c:	f7ff fcf1 	bl	80087f2 <__lo0bits>
 8008e10:	9b01      	ldr	r3, [sp, #4]
 8008e12:	6163      	str	r3, [r4, #20]
 8008e14:	3020      	adds	r0, #32
 8008e16:	2201      	movs	r2, #1
 8008e18:	e7e8      	b.n	8008dec <__d2b+0x64>
 8008e1a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008e1e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008e22:	6038      	str	r0, [r7, #0]
 8008e24:	6918      	ldr	r0, [r3, #16]
 8008e26:	f7ff fcc5 	bl	80087b4 <__hi0bits>
 8008e2a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008e2e:	e7e5      	b.n	8008dfc <__d2b+0x74>
 8008e30:	0800b019 	.word	0x0800b019
 8008e34:	0800b02a 	.word	0x0800b02a

08008e38 <__ratio>:
 8008e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e3c:	b085      	sub	sp, #20
 8008e3e:	e9cd 1000 	strd	r1, r0, [sp]
 8008e42:	a902      	add	r1, sp, #8
 8008e44:	f7ff ff56 	bl	8008cf4 <__b2d>
 8008e48:	9800      	ldr	r0, [sp, #0]
 8008e4a:	a903      	add	r1, sp, #12
 8008e4c:	ec55 4b10 	vmov	r4, r5, d0
 8008e50:	f7ff ff50 	bl	8008cf4 <__b2d>
 8008e54:	9b01      	ldr	r3, [sp, #4]
 8008e56:	6919      	ldr	r1, [r3, #16]
 8008e58:	9b00      	ldr	r3, [sp, #0]
 8008e5a:	691b      	ldr	r3, [r3, #16]
 8008e5c:	1ac9      	subs	r1, r1, r3
 8008e5e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008e62:	1a9b      	subs	r3, r3, r2
 8008e64:	ec5b ab10 	vmov	sl, fp, d0
 8008e68:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	bfce      	itee	gt
 8008e70:	462a      	movgt	r2, r5
 8008e72:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008e76:	465a      	movle	r2, fp
 8008e78:	462f      	mov	r7, r5
 8008e7a:	46d9      	mov	r9, fp
 8008e7c:	bfcc      	ite	gt
 8008e7e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008e82:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008e86:	464b      	mov	r3, r9
 8008e88:	4652      	mov	r2, sl
 8008e8a:	4620      	mov	r0, r4
 8008e8c:	4639      	mov	r1, r7
 8008e8e:	f7f7 fcfd 	bl	800088c <__aeabi_ddiv>
 8008e92:	ec41 0b10 	vmov	d0, r0, r1
 8008e96:	b005      	add	sp, #20
 8008e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008e9c <__copybits>:
 8008e9c:	3901      	subs	r1, #1
 8008e9e:	b570      	push	{r4, r5, r6, lr}
 8008ea0:	1149      	asrs	r1, r1, #5
 8008ea2:	6914      	ldr	r4, [r2, #16]
 8008ea4:	3101      	adds	r1, #1
 8008ea6:	f102 0314 	add.w	r3, r2, #20
 8008eaa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008eae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008eb2:	1f05      	subs	r5, r0, #4
 8008eb4:	42a3      	cmp	r3, r4
 8008eb6:	d30c      	bcc.n	8008ed2 <__copybits+0x36>
 8008eb8:	1aa3      	subs	r3, r4, r2
 8008eba:	3b11      	subs	r3, #17
 8008ebc:	f023 0303 	bic.w	r3, r3, #3
 8008ec0:	3211      	adds	r2, #17
 8008ec2:	42a2      	cmp	r2, r4
 8008ec4:	bf88      	it	hi
 8008ec6:	2300      	movhi	r3, #0
 8008ec8:	4418      	add	r0, r3
 8008eca:	2300      	movs	r3, #0
 8008ecc:	4288      	cmp	r0, r1
 8008ece:	d305      	bcc.n	8008edc <__copybits+0x40>
 8008ed0:	bd70      	pop	{r4, r5, r6, pc}
 8008ed2:	f853 6b04 	ldr.w	r6, [r3], #4
 8008ed6:	f845 6f04 	str.w	r6, [r5, #4]!
 8008eda:	e7eb      	b.n	8008eb4 <__copybits+0x18>
 8008edc:	f840 3b04 	str.w	r3, [r0], #4
 8008ee0:	e7f4      	b.n	8008ecc <__copybits+0x30>

08008ee2 <__any_on>:
 8008ee2:	f100 0214 	add.w	r2, r0, #20
 8008ee6:	6900      	ldr	r0, [r0, #16]
 8008ee8:	114b      	asrs	r3, r1, #5
 8008eea:	4298      	cmp	r0, r3
 8008eec:	b510      	push	{r4, lr}
 8008eee:	db11      	blt.n	8008f14 <__any_on+0x32>
 8008ef0:	dd0a      	ble.n	8008f08 <__any_on+0x26>
 8008ef2:	f011 011f 	ands.w	r1, r1, #31
 8008ef6:	d007      	beq.n	8008f08 <__any_on+0x26>
 8008ef8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008efc:	fa24 f001 	lsr.w	r0, r4, r1
 8008f00:	fa00 f101 	lsl.w	r1, r0, r1
 8008f04:	428c      	cmp	r4, r1
 8008f06:	d10b      	bne.n	8008f20 <__any_on+0x3e>
 8008f08:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d803      	bhi.n	8008f18 <__any_on+0x36>
 8008f10:	2000      	movs	r0, #0
 8008f12:	bd10      	pop	{r4, pc}
 8008f14:	4603      	mov	r3, r0
 8008f16:	e7f7      	b.n	8008f08 <__any_on+0x26>
 8008f18:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008f1c:	2900      	cmp	r1, #0
 8008f1e:	d0f5      	beq.n	8008f0c <__any_on+0x2a>
 8008f20:	2001      	movs	r0, #1
 8008f22:	e7f6      	b.n	8008f12 <__any_on+0x30>

08008f24 <sulp>:
 8008f24:	b570      	push	{r4, r5, r6, lr}
 8008f26:	4604      	mov	r4, r0
 8008f28:	460d      	mov	r5, r1
 8008f2a:	ec45 4b10 	vmov	d0, r4, r5
 8008f2e:	4616      	mov	r6, r2
 8008f30:	f7ff feba 	bl	8008ca8 <__ulp>
 8008f34:	ec51 0b10 	vmov	r0, r1, d0
 8008f38:	b17e      	cbz	r6, 8008f5a <sulp+0x36>
 8008f3a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008f3e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	dd09      	ble.n	8008f5a <sulp+0x36>
 8008f46:	051b      	lsls	r3, r3, #20
 8008f48:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008f4c:	2400      	movs	r4, #0
 8008f4e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008f52:	4622      	mov	r2, r4
 8008f54:	462b      	mov	r3, r5
 8008f56:	f7f7 fb6f 	bl	8000638 <__aeabi_dmul>
 8008f5a:	ec41 0b10 	vmov	d0, r0, r1
 8008f5e:	bd70      	pop	{r4, r5, r6, pc}

08008f60 <_strtod_l>:
 8008f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f64:	b09f      	sub	sp, #124	@ 0x7c
 8008f66:	460c      	mov	r4, r1
 8008f68:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	921a      	str	r2, [sp, #104]	@ 0x68
 8008f6e:	9005      	str	r0, [sp, #20]
 8008f70:	f04f 0a00 	mov.w	sl, #0
 8008f74:	f04f 0b00 	mov.w	fp, #0
 8008f78:	460a      	mov	r2, r1
 8008f7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f7c:	7811      	ldrb	r1, [r2, #0]
 8008f7e:	292b      	cmp	r1, #43	@ 0x2b
 8008f80:	d04a      	beq.n	8009018 <_strtod_l+0xb8>
 8008f82:	d838      	bhi.n	8008ff6 <_strtod_l+0x96>
 8008f84:	290d      	cmp	r1, #13
 8008f86:	d832      	bhi.n	8008fee <_strtod_l+0x8e>
 8008f88:	2908      	cmp	r1, #8
 8008f8a:	d832      	bhi.n	8008ff2 <_strtod_l+0x92>
 8008f8c:	2900      	cmp	r1, #0
 8008f8e:	d03b      	beq.n	8009008 <_strtod_l+0xa8>
 8008f90:	2200      	movs	r2, #0
 8008f92:	920e      	str	r2, [sp, #56]	@ 0x38
 8008f94:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008f96:	782a      	ldrb	r2, [r5, #0]
 8008f98:	2a30      	cmp	r2, #48	@ 0x30
 8008f9a:	f040 80b2 	bne.w	8009102 <_strtod_l+0x1a2>
 8008f9e:	786a      	ldrb	r2, [r5, #1]
 8008fa0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008fa4:	2a58      	cmp	r2, #88	@ 0x58
 8008fa6:	d16e      	bne.n	8009086 <_strtod_l+0x126>
 8008fa8:	9302      	str	r3, [sp, #8]
 8008faa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008fac:	9301      	str	r3, [sp, #4]
 8008fae:	ab1a      	add	r3, sp, #104	@ 0x68
 8008fb0:	9300      	str	r3, [sp, #0]
 8008fb2:	4a8f      	ldr	r2, [pc, #572]	@ (80091f0 <_strtod_l+0x290>)
 8008fb4:	9805      	ldr	r0, [sp, #20]
 8008fb6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008fb8:	a919      	add	r1, sp, #100	@ 0x64
 8008fba:	f001 f907 	bl	800a1cc <__gethex>
 8008fbe:	f010 060f 	ands.w	r6, r0, #15
 8008fc2:	4604      	mov	r4, r0
 8008fc4:	d005      	beq.n	8008fd2 <_strtod_l+0x72>
 8008fc6:	2e06      	cmp	r6, #6
 8008fc8:	d128      	bne.n	800901c <_strtod_l+0xbc>
 8008fca:	3501      	adds	r5, #1
 8008fcc:	2300      	movs	r3, #0
 8008fce:	9519      	str	r5, [sp, #100]	@ 0x64
 8008fd0:	930e      	str	r3, [sp, #56]	@ 0x38
 8008fd2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	f040 858e 	bne.w	8009af6 <_strtod_l+0xb96>
 8008fda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008fdc:	b1cb      	cbz	r3, 8009012 <_strtod_l+0xb2>
 8008fde:	4652      	mov	r2, sl
 8008fe0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008fe4:	ec43 2b10 	vmov	d0, r2, r3
 8008fe8:	b01f      	add	sp, #124	@ 0x7c
 8008fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fee:	2920      	cmp	r1, #32
 8008ff0:	d1ce      	bne.n	8008f90 <_strtod_l+0x30>
 8008ff2:	3201      	adds	r2, #1
 8008ff4:	e7c1      	b.n	8008f7a <_strtod_l+0x1a>
 8008ff6:	292d      	cmp	r1, #45	@ 0x2d
 8008ff8:	d1ca      	bne.n	8008f90 <_strtod_l+0x30>
 8008ffa:	2101      	movs	r1, #1
 8008ffc:	910e      	str	r1, [sp, #56]	@ 0x38
 8008ffe:	1c51      	adds	r1, r2, #1
 8009000:	9119      	str	r1, [sp, #100]	@ 0x64
 8009002:	7852      	ldrb	r2, [r2, #1]
 8009004:	2a00      	cmp	r2, #0
 8009006:	d1c5      	bne.n	8008f94 <_strtod_l+0x34>
 8009008:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800900a:	9419      	str	r4, [sp, #100]	@ 0x64
 800900c:	2b00      	cmp	r3, #0
 800900e:	f040 8570 	bne.w	8009af2 <_strtod_l+0xb92>
 8009012:	4652      	mov	r2, sl
 8009014:	465b      	mov	r3, fp
 8009016:	e7e5      	b.n	8008fe4 <_strtod_l+0x84>
 8009018:	2100      	movs	r1, #0
 800901a:	e7ef      	b.n	8008ffc <_strtod_l+0x9c>
 800901c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800901e:	b13a      	cbz	r2, 8009030 <_strtod_l+0xd0>
 8009020:	2135      	movs	r1, #53	@ 0x35
 8009022:	a81c      	add	r0, sp, #112	@ 0x70
 8009024:	f7ff ff3a 	bl	8008e9c <__copybits>
 8009028:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800902a:	9805      	ldr	r0, [sp, #20]
 800902c:	f7ff fb10 	bl	8008650 <_Bfree>
 8009030:	3e01      	subs	r6, #1
 8009032:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009034:	2e04      	cmp	r6, #4
 8009036:	d806      	bhi.n	8009046 <_strtod_l+0xe6>
 8009038:	e8df f006 	tbb	[pc, r6]
 800903c:	201d0314 	.word	0x201d0314
 8009040:	14          	.byte	0x14
 8009041:	00          	.byte	0x00
 8009042:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009046:	05e1      	lsls	r1, r4, #23
 8009048:	bf48      	it	mi
 800904a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800904e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009052:	0d1b      	lsrs	r3, r3, #20
 8009054:	051b      	lsls	r3, r3, #20
 8009056:	2b00      	cmp	r3, #0
 8009058:	d1bb      	bne.n	8008fd2 <_strtod_l+0x72>
 800905a:	f7fe fb1d 	bl	8007698 <__errno>
 800905e:	2322      	movs	r3, #34	@ 0x22
 8009060:	6003      	str	r3, [r0, #0]
 8009062:	e7b6      	b.n	8008fd2 <_strtod_l+0x72>
 8009064:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009068:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800906c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009070:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009074:	e7e7      	b.n	8009046 <_strtod_l+0xe6>
 8009076:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80091f8 <_strtod_l+0x298>
 800907a:	e7e4      	b.n	8009046 <_strtod_l+0xe6>
 800907c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009080:	f04f 3aff 	mov.w	sl, #4294967295
 8009084:	e7df      	b.n	8009046 <_strtod_l+0xe6>
 8009086:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009088:	1c5a      	adds	r2, r3, #1
 800908a:	9219      	str	r2, [sp, #100]	@ 0x64
 800908c:	785b      	ldrb	r3, [r3, #1]
 800908e:	2b30      	cmp	r3, #48	@ 0x30
 8009090:	d0f9      	beq.n	8009086 <_strtod_l+0x126>
 8009092:	2b00      	cmp	r3, #0
 8009094:	d09d      	beq.n	8008fd2 <_strtod_l+0x72>
 8009096:	2301      	movs	r3, #1
 8009098:	2700      	movs	r7, #0
 800909a:	9308      	str	r3, [sp, #32]
 800909c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800909e:	930c      	str	r3, [sp, #48]	@ 0x30
 80090a0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80090a2:	46b9      	mov	r9, r7
 80090a4:	220a      	movs	r2, #10
 80090a6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80090a8:	7805      	ldrb	r5, [r0, #0]
 80090aa:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80090ae:	b2d9      	uxtb	r1, r3
 80090b0:	2909      	cmp	r1, #9
 80090b2:	d928      	bls.n	8009106 <_strtod_l+0x1a6>
 80090b4:	494f      	ldr	r1, [pc, #316]	@ (80091f4 <_strtod_l+0x294>)
 80090b6:	2201      	movs	r2, #1
 80090b8:	f7fe fa91 	bl	80075de <strncmp>
 80090bc:	2800      	cmp	r0, #0
 80090be:	d032      	beq.n	8009126 <_strtod_l+0x1c6>
 80090c0:	2000      	movs	r0, #0
 80090c2:	462a      	mov	r2, r5
 80090c4:	900a      	str	r0, [sp, #40]	@ 0x28
 80090c6:	464d      	mov	r5, r9
 80090c8:	4603      	mov	r3, r0
 80090ca:	2a65      	cmp	r2, #101	@ 0x65
 80090cc:	d001      	beq.n	80090d2 <_strtod_l+0x172>
 80090ce:	2a45      	cmp	r2, #69	@ 0x45
 80090d0:	d114      	bne.n	80090fc <_strtod_l+0x19c>
 80090d2:	b91d      	cbnz	r5, 80090dc <_strtod_l+0x17c>
 80090d4:	9a08      	ldr	r2, [sp, #32]
 80090d6:	4302      	orrs	r2, r0
 80090d8:	d096      	beq.n	8009008 <_strtod_l+0xa8>
 80090da:	2500      	movs	r5, #0
 80090dc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80090de:	1c62      	adds	r2, r4, #1
 80090e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80090e2:	7862      	ldrb	r2, [r4, #1]
 80090e4:	2a2b      	cmp	r2, #43	@ 0x2b
 80090e6:	d07a      	beq.n	80091de <_strtod_l+0x27e>
 80090e8:	2a2d      	cmp	r2, #45	@ 0x2d
 80090ea:	d07e      	beq.n	80091ea <_strtod_l+0x28a>
 80090ec:	f04f 0c00 	mov.w	ip, #0
 80090f0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80090f4:	2909      	cmp	r1, #9
 80090f6:	f240 8085 	bls.w	8009204 <_strtod_l+0x2a4>
 80090fa:	9419      	str	r4, [sp, #100]	@ 0x64
 80090fc:	f04f 0800 	mov.w	r8, #0
 8009100:	e0a5      	b.n	800924e <_strtod_l+0x2ee>
 8009102:	2300      	movs	r3, #0
 8009104:	e7c8      	b.n	8009098 <_strtod_l+0x138>
 8009106:	f1b9 0f08 	cmp.w	r9, #8
 800910a:	bfd8      	it	le
 800910c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800910e:	f100 0001 	add.w	r0, r0, #1
 8009112:	bfda      	itte	le
 8009114:	fb02 3301 	mlale	r3, r2, r1, r3
 8009118:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800911a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800911e:	f109 0901 	add.w	r9, r9, #1
 8009122:	9019      	str	r0, [sp, #100]	@ 0x64
 8009124:	e7bf      	b.n	80090a6 <_strtod_l+0x146>
 8009126:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009128:	1c5a      	adds	r2, r3, #1
 800912a:	9219      	str	r2, [sp, #100]	@ 0x64
 800912c:	785a      	ldrb	r2, [r3, #1]
 800912e:	f1b9 0f00 	cmp.w	r9, #0
 8009132:	d03b      	beq.n	80091ac <_strtod_l+0x24c>
 8009134:	900a      	str	r0, [sp, #40]	@ 0x28
 8009136:	464d      	mov	r5, r9
 8009138:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800913c:	2b09      	cmp	r3, #9
 800913e:	d912      	bls.n	8009166 <_strtod_l+0x206>
 8009140:	2301      	movs	r3, #1
 8009142:	e7c2      	b.n	80090ca <_strtod_l+0x16a>
 8009144:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009146:	1c5a      	adds	r2, r3, #1
 8009148:	9219      	str	r2, [sp, #100]	@ 0x64
 800914a:	785a      	ldrb	r2, [r3, #1]
 800914c:	3001      	adds	r0, #1
 800914e:	2a30      	cmp	r2, #48	@ 0x30
 8009150:	d0f8      	beq.n	8009144 <_strtod_l+0x1e4>
 8009152:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009156:	2b08      	cmp	r3, #8
 8009158:	f200 84d2 	bhi.w	8009b00 <_strtod_l+0xba0>
 800915c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800915e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009160:	2000      	movs	r0, #0
 8009162:	930c      	str	r3, [sp, #48]	@ 0x30
 8009164:	4605      	mov	r5, r0
 8009166:	3a30      	subs	r2, #48	@ 0x30
 8009168:	f100 0301 	add.w	r3, r0, #1
 800916c:	d018      	beq.n	80091a0 <_strtod_l+0x240>
 800916e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009170:	4419      	add	r1, r3
 8009172:	910a      	str	r1, [sp, #40]	@ 0x28
 8009174:	462e      	mov	r6, r5
 8009176:	f04f 0e0a 	mov.w	lr, #10
 800917a:	1c71      	adds	r1, r6, #1
 800917c:	eba1 0c05 	sub.w	ip, r1, r5
 8009180:	4563      	cmp	r3, ip
 8009182:	dc15      	bgt.n	80091b0 <_strtod_l+0x250>
 8009184:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009188:	182b      	adds	r3, r5, r0
 800918a:	2b08      	cmp	r3, #8
 800918c:	f105 0501 	add.w	r5, r5, #1
 8009190:	4405      	add	r5, r0
 8009192:	dc1a      	bgt.n	80091ca <_strtod_l+0x26a>
 8009194:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009196:	230a      	movs	r3, #10
 8009198:	fb03 2301 	mla	r3, r3, r1, r2
 800919c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800919e:	2300      	movs	r3, #0
 80091a0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80091a2:	1c51      	adds	r1, r2, #1
 80091a4:	9119      	str	r1, [sp, #100]	@ 0x64
 80091a6:	7852      	ldrb	r2, [r2, #1]
 80091a8:	4618      	mov	r0, r3
 80091aa:	e7c5      	b.n	8009138 <_strtod_l+0x1d8>
 80091ac:	4648      	mov	r0, r9
 80091ae:	e7ce      	b.n	800914e <_strtod_l+0x1ee>
 80091b0:	2e08      	cmp	r6, #8
 80091b2:	dc05      	bgt.n	80091c0 <_strtod_l+0x260>
 80091b4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80091b6:	fb0e f606 	mul.w	r6, lr, r6
 80091ba:	960b      	str	r6, [sp, #44]	@ 0x2c
 80091bc:	460e      	mov	r6, r1
 80091be:	e7dc      	b.n	800917a <_strtod_l+0x21a>
 80091c0:	2910      	cmp	r1, #16
 80091c2:	bfd8      	it	le
 80091c4:	fb0e f707 	mulle.w	r7, lr, r7
 80091c8:	e7f8      	b.n	80091bc <_strtod_l+0x25c>
 80091ca:	2b0f      	cmp	r3, #15
 80091cc:	bfdc      	itt	le
 80091ce:	230a      	movle	r3, #10
 80091d0:	fb03 2707 	mlale	r7, r3, r7, r2
 80091d4:	e7e3      	b.n	800919e <_strtod_l+0x23e>
 80091d6:	2300      	movs	r3, #0
 80091d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80091da:	2301      	movs	r3, #1
 80091dc:	e77a      	b.n	80090d4 <_strtod_l+0x174>
 80091de:	f04f 0c00 	mov.w	ip, #0
 80091e2:	1ca2      	adds	r2, r4, #2
 80091e4:	9219      	str	r2, [sp, #100]	@ 0x64
 80091e6:	78a2      	ldrb	r2, [r4, #2]
 80091e8:	e782      	b.n	80090f0 <_strtod_l+0x190>
 80091ea:	f04f 0c01 	mov.w	ip, #1
 80091ee:	e7f8      	b.n	80091e2 <_strtod_l+0x282>
 80091f0:	0800b24c 	.word	0x0800b24c
 80091f4:	0800b083 	.word	0x0800b083
 80091f8:	7ff00000 	.word	0x7ff00000
 80091fc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80091fe:	1c51      	adds	r1, r2, #1
 8009200:	9119      	str	r1, [sp, #100]	@ 0x64
 8009202:	7852      	ldrb	r2, [r2, #1]
 8009204:	2a30      	cmp	r2, #48	@ 0x30
 8009206:	d0f9      	beq.n	80091fc <_strtod_l+0x29c>
 8009208:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800920c:	2908      	cmp	r1, #8
 800920e:	f63f af75 	bhi.w	80090fc <_strtod_l+0x19c>
 8009212:	3a30      	subs	r2, #48	@ 0x30
 8009214:	9209      	str	r2, [sp, #36]	@ 0x24
 8009216:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009218:	920f      	str	r2, [sp, #60]	@ 0x3c
 800921a:	f04f 080a 	mov.w	r8, #10
 800921e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009220:	1c56      	adds	r6, r2, #1
 8009222:	9619      	str	r6, [sp, #100]	@ 0x64
 8009224:	7852      	ldrb	r2, [r2, #1]
 8009226:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800922a:	f1be 0f09 	cmp.w	lr, #9
 800922e:	d939      	bls.n	80092a4 <_strtod_l+0x344>
 8009230:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009232:	1a76      	subs	r6, r6, r1
 8009234:	2e08      	cmp	r6, #8
 8009236:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800923a:	dc03      	bgt.n	8009244 <_strtod_l+0x2e4>
 800923c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800923e:	4588      	cmp	r8, r1
 8009240:	bfa8      	it	ge
 8009242:	4688      	movge	r8, r1
 8009244:	f1bc 0f00 	cmp.w	ip, #0
 8009248:	d001      	beq.n	800924e <_strtod_l+0x2ee>
 800924a:	f1c8 0800 	rsb	r8, r8, #0
 800924e:	2d00      	cmp	r5, #0
 8009250:	d14e      	bne.n	80092f0 <_strtod_l+0x390>
 8009252:	9908      	ldr	r1, [sp, #32]
 8009254:	4308      	orrs	r0, r1
 8009256:	f47f aebc 	bne.w	8008fd2 <_strtod_l+0x72>
 800925a:	2b00      	cmp	r3, #0
 800925c:	f47f aed4 	bne.w	8009008 <_strtod_l+0xa8>
 8009260:	2a69      	cmp	r2, #105	@ 0x69
 8009262:	d028      	beq.n	80092b6 <_strtod_l+0x356>
 8009264:	dc25      	bgt.n	80092b2 <_strtod_l+0x352>
 8009266:	2a49      	cmp	r2, #73	@ 0x49
 8009268:	d025      	beq.n	80092b6 <_strtod_l+0x356>
 800926a:	2a4e      	cmp	r2, #78	@ 0x4e
 800926c:	f47f aecc 	bne.w	8009008 <_strtod_l+0xa8>
 8009270:	499a      	ldr	r1, [pc, #616]	@ (80094dc <_strtod_l+0x57c>)
 8009272:	a819      	add	r0, sp, #100	@ 0x64
 8009274:	f001 f9cc 	bl	800a610 <__match>
 8009278:	2800      	cmp	r0, #0
 800927a:	f43f aec5 	beq.w	8009008 <_strtod_l+0xa8>
 800927e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009280:	781b      	ldrb	r3, [r3, #0]
 8009282:	2b28      	cmp	r3, #40	@ 0x28
 8009284:	d12e      	bne.n	80092e4 <_strtod_l+0x384>
 8009286:	4996      	ldr	r1, [pc, #600]	@ (80094e0 <_strtod_l+0x580>)
 8009288:	aa1c      	add	r2, sp, #112	@ 0x70
 800928a:	a819      	add	r0, sp, #100	@ 0x64
 800928c:	f001 f9d4 	bl	800a638 <__hexnan>
 8009290:	2805      	cmp	r0, #5
 8009292:	d127      	bne.n	80092e4 <_strtod_l+0x384>
 8009294:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009296:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800929a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800929e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80092a2:	e696      	b.n	8008fd2 <_strtod_l+0x72>
 80092a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80092a6:	fb08 2101 	mla	r1, r8, r1, r2
 80092aa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80092ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80092b0:	e7b5      	b.n	800921e <_strtod_l+0x2be>
 80092b2:	2a6e      	cmp	r2, #110	@ 0x6e
 80092b4:	e7da      	b.n	800926c <_strtod_l+0x30c>
 80092b6:	498b      	ldr	r1, [pc, #556]	@ (80094e4 <_strtod_l+0x584>)
 80092b8:	a819      	add	r0, sp, #100	@ 0x64
 80092ba:	f001 f9a9 	bl	800a610 <__match>
 80092be:	2800      	cmp	r0, #0
 80092c0:	f43f aea2 	beq.w	8009008 <_strtod_l+0xa8>
 80092c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092c6:	4988      	ldr	r1, [pc, #544]	@ (80094e8 <_strtod_l+0x588>)
 80092c8:	3b01      	subs	r3, #1
 80092ca:	a819      	add	r0, sp, #100	@ 0x64
 80092cc:	9319      	str	r3, [sp, #100]	@ 0x64
 80092ce:	f001 f99f 	bl	800a610 <__match>
 80092d2:	b910      	cbnz	r0, 80092da <_strtod_l+0x37a>
 80092d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092d6:	3301      	adds	r3, #1
 80092d8:	9319      	str	r3, [sp, #100]	@ 0x64
 80092da:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80094f8 <_strtod_l+0x598>
 80092de:	f04f 0a00 	mov.w	sl, #0
 80092e2:	e676      	b.n	8008fd2 <_strtod_l+0x72>
 80092e4:	4881      	ldr	r0, [pc, #516]	@ (80094ec <_strtod_l+0x58c>)
 80092e6:	f000 fecf 	bl	800a088 <nan>
 80092ea:	ec5b ab10 	vmov	sl, fp, d0
 80092ee:	e670      	b.n	8008fd2 <_strtod_l+0x72>
 80092f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092f2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80092f4:	eba8 0303 	sub.w	r3, r8, r3
 80092f8:	f1b9 0f00 	cmp.w	r9, #0
 80092fc:	bf08      	it	eq
 80092fe:	46a9      	moveq	r9, r5
 8009300:	2d10      	cmp	r5, #16
 8009302:	9309      	str	r3, [sp, #36]	@ 0x24
 8009304:	462c      	mov	r4, r5
 8009306:	bfa8      	it	ge
 8009308:	2410      	movge	r4, #16
 800930a:	f7f7 f91b 	bl	8000544 <__aeabi_ui2d>
 800930e:	2d09      	cmp	r5, #9
 8009310:	4682      	mov	sl, r0
 8009312:	468b      	mov	fp, r1
 8009314:	dc13      	bgt.n	800933e <_strtod_l+0x3de>
 8009316:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009318:	2b00      	cmp	r3, #0
 800931a:	f43f ae5a 	beq.w	8008fd2 <_strtod_l+0x72>
 800931e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009320:	dd78      	ble.n	8009414 <_strtod_l+0x4b4>
 8009322:	2b16      	cmp	r3, #22
 8009324:	dc5f      	bgt.n	80093e6 <_strtod_l+0x486>
 8009326:	4972      	ldr	r1, [pc, #456]	@ (80094f0 <_strtod_l+0x590>)
 8009328:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800932c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009330:	4652      	mov	r2, sl
 8009332:	465b      	mov	r3, fp
 8009334:	f7f7 f980 	bl	8000638 <__aeabi_dmul>
 8009338:	4682      	mov	sl, r0
 800933a:	468b      	mov	fp, r1
 800933c:	e649      	b.n	8008fd2 <_strtod_l+0x72>
 800933e:	4b6c      	ldr	r3, [pc, #432]	@ (80094f0 <_strtod_l+0x590>)
 8009340:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009344:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009348:	f7f7 f976 	bl	8000638 <__aeabi_dmul>
 800934c:	4682      	mov	sl, r0
 800934e:	4638      	mov	r0, r7
 8009350:	468b      	mov	fp, r1
 8009352:	f7f7 f8f7 	bl	8000544 <__aeabi_ui2d>
 8009356:	4602      	mov	r2, r0
 8009358:	460b      	mov	r3, r1
 800935a:	4650      	mov	r0, sl
 800935c:	4659      	mov	r1, fp
 800935e:	f7f6 ffb5 	bl	80002cc <__adddf3>
 8009362:	2d0f      	cmp	r5, #15
 8009364:	4682      	mov	sl, r0
 8009366:	468b      	mov	fp, r1
 8009368:	ddd5      	ble.n	8009316 <_strtod_l+0x3b6>
 800936a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800936c:	1b2c      	subs	r4, r5, r4
 800936e:	441c      	add	r4, r3
 8009370:	2c00      	cmp	r4, #0
 8009372:	f340 8093 	ble.w	800949c <_strtod_l+0x53c>
 8009376:	f014 030f 	ands.w	r3, r4, #15
 800937a:	d00a      	beq.n	8009392 <_strtod_l+0x432>
 800937c:	495c      	ldr	r1, [pc, #368]	@ (80094f0 <_strtod_l+0x590>)
 800937e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009382:	4652      	mov	r2, sl
 8009384:	465b      	mov	r3, fp
 8009386:	e9d1 0100 	ldrd	r0, r1, [r1]
 800938a:	f7f7 f955 	bl	8000638 <__aeabi_dmul>
 800938e:	4682      	mov	sl, r0
 8009390:	468b      	mov	fp, r1
 8009392:	f034 040f 	bics.w	r4, r4, #15
 8009396:	d073      	beq.n	8009480 <_strtod_l+0x520>
 8009398:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800939c:	dd49      	ble.n	8009432 <_strtod_l+0x4d2>
 800939e:	2400      	movs	r4, #0
 80093a0:	46a0      	mov	r8, r4
 80093a2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80093a4:	46a1      	mov	r9, r4
 80093a6:	9a05      	ldr	r2, [sp, #20]
 80093a8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80094f8 <_strtod_l+0x598>
 80093ac:	2322      	movs	r3, #34	@ 0x22
 80093ae:	6013      	str	r3, [r2, #0]
 80093b0:	f04f 0a00 	mov.w	sl, #0
 80093b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	f43f ae0b 	beq.w	8008fd2 <_strtod_l+0x72>
 80093bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80093be:	9805      	ldr	r0, [sp, #20]
 80093c0:	f7ff f946 	bl	8008650 <_Bfree>
 80093c4:	9805      	ldr	r0, [sp, #20]
 80093c6:	4649      	mov	r1, r9
 80093c8:	f7ff f942 	bl	8008650 <_Bfree>
 80093cc:	9805      	ldr	r0, [sp, #20]
 80093ce:	4641      	mov	r1, r8
 80093d0:	f7ff f93e 	bl	8008650 <_Bfree>
 80093d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80093d6:	9805      	ldr	r0, [sp, #20]
 80093d8:	f7ff f93a 	bl	8008650 <_Bfree>
 80093dc:	9805      	ldr	r0, [sp, #20]
 80093de:	4621      	mov	r1, r4
 80093e0:	f7ff f936 	bl	8008650 <_Bfree>
 80093e4:	e5f5      	b.n	8008fd2 <_strtod_l+0x72>
 80093e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093e8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80093ec:	4293      	cmp	r3, r2
 80093ee:	dbbc      	blt.n	800936a <_strtod_l+0x40a>
 80093f0:	4c3f      	ldr	r4, [pc, #252]	@ (80094f0 <_strtod_l+0x590>)
 80093f2:	f1c5 050f 	rsb	r5, r5, #15
 80093f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80093fa:	4652      	mov	r2, sl
 80093fc:	465b      	mov	r3, fp
 80093fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009402:	f7f7 f919 	bl	8000638 <__aeabi_dmul>
 8009406:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009408:	1b5d      	subs	r5, r3, r5
 800940a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800940e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009412:	e78f      	b.n	8009334 <_strtod_l+0x3d4>
 8009414:	3316      	adds	r3, #22
 8009416:	dba8      	blt.n	800936a <_strtod_l+0x40a>
 8009418:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800941a:	eba3 0808 	sub.w	r8, r3, r8
 800941e:	4b34      	ldr	r3, [pc, #208]	@ (80094f0 <_strtod_l+0x590>)
 8009420:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009424:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009428:	4650      	mov	r0, sl
 800942a:	4659      	mov	r1, fp
 800942c:	f7f7 fa2e 	bl	800088c <__aeabi_ddiv>
 8009430:	e782      	b.n	8009338 <_strtod_l+0x3d8>
 8009432:	2300      	movs	r3, #0
 8009434:	4f2f      	ldr	r7, [pc, #188]	@ (80094f4 <_strtod_l+0x594>)
 8009436:	1124      	asrs	r4, r4, #4
 8009438:	4650      	mov	r0, sl
 800943a:	4659      	mov	r1, fp
 800943c:	461e      	mov	r6, r3
 800943e:	2c01      	cmp	r4, #1
 8009440:	dc21      	bgt.n	8009486 <_strtod_l+0x526>
 8009442:	b10b      	cbz	r3, 8009448 <_strtod_l+0x4e8>
 8009444:	4682      	mov	sl, r0
 8009446:	468b      	mov	fp, r1
 8009448:	492a      	ldr	r1, [pc, #168]	@ (80094f4 <_strtod_l+0x594>)
 800944a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800944e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009452:	4652      	mov	r2, sl
 8009454:	465b      	mov	r3, fp
 8009456:	e9d1 0100 	ldrd	r0, r1, [r1]
 800945a:	f7f7 f8ed 	bl	8000638 <__aeabi_dmul>
 800945e:	4b26      	ldr	r3, [pc, #152]	@ (80094f8 <_strtod_l+0x598>)
 8009460:	460a      	mov	r2, r1
 8009462:	400b      	ands	r3, r1
 8009464:	4925      	ldr	r1, [pc, #148]	@ (80094fc <_strtod_l+0x59c>)
 8009466:	428b      	cmp	r3, r1
 8009468:	4682      	mov	sl, r0
 800946a:	d898      	bhi.n	800939e <_strtod_l+0x43e>
 800946c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009470:	428b      	cmp	r3, r1
 8009472:	bf86      	itte	hi
 8009474:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009500 <_strtod_l+0x5a0>
 8009478:	f04f 3aff 	movhi.w	sl, #4294967295
 800947c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009480:	2300      	movs	r3, #0
 8009482:	9308      	str	r3, [sp, #32]
 8009484:	e076      	b.n	8009574 <_strtod_l+0x614>
 8009486:	07e2      	lsls	r2, r4, #31
 8009488:	d504      	bpl.n	8009494 <_strtod_l+0x534>
 800948a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800948e:	f7f7 f8d3 	bl	8000638 <__aeabi_dmul>
 8009492:	2301      	movs	r3, #1
 8009494:	3601      	adds	r6, #1
 8009496:	1064      	asrs	r4, r4, #1
 8009498:	3708      	adds	r7, #8
 800949a:	e7d0      	b.n	800943e <_strtod_l+0x4de>
 800949c:	d0f0      	beq.n	8009480 <_strtod_l+0x520>
 800949e:	4264      	negs	r4, r4
 80094a0:	f014 020f 	ands.w	r2, r4, #15
 80094a4:	d00a      	beq.n	80094bc <_strtod_l+0x55c>
 80094a6:	4b12      	ldr	r3, [pc, #72]	@ (80094f0 <_strtod_l+0x590>)
 80094a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094ac:	4650      	mov	r0, sl
 80094ae:	4659      	mov	r1, fp
 80094b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b4:	f7f7 f9ea 	bl	800088c <__aeabi_ddiv>
 80094b8:	4682      	mov	sl, r0
 80094ba:	468b      	mov	fp, r1
 80094bc:	1124      	asrs	r4, r4, #4
 80094be:	d0df      	beq.n	8009480 <_strtod_l+0x520>
 80094c0:	2c1f      	cmp	r4, #31
 80094c2:	dd1f      	ble.n	8009504 <_strtod_l+0x5a4>
 80094c4:	2400      	movs	r4, #0
 80094c6:	46a0      	mov	r8, r4
 80094c8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80094ca:	46a1      	mov	r9, r4
 80094cc:	9a05      	ldr	r2, [sp, #20]
 80094ce:	2322      	movs	r3, #34	@ 0x22
 80094d0:	f04f 0a00 	mov.w	sl, #0
 80094d4:	f04f 0b00 	mov.w	fp, #0
 80094d8:	6013      	str	r3, [r2, #0]
 80094da:	e76b      	b.n	80093b4 <_strtod_l+0x454>
 80094dc:	0800af71 	.word	0x0800af71
 80094e0:	0800b238 	.word	0x0800b238
 80094e4:	0800af69 	.word	0x0800af69
 80094e8:	0800afa0 	.word	0x0800afa0
 80094ec:	0800b0d9 	.word	0x0800b0d9
 80094f0:	0800b170 	.word	0x0800b170
 80094f4:	0800b148 	.word	0x0800b148
 80094f8:	7ff00000 	.word	0x7ff00000
 80094fc:	7ca00000 	.word	0x7ca00000
 8009500:	7fefffff 	.word	0x7fefffff
 8009504:	f014 0310 	ands.w	r3, r4, #16
 8009508:	bf18      	it	ne
 800950a:	236a      	movne	r3, #106	@ 0x6a
 800950c:	4ea9      	ldr	r6, [pc, #676]	@ (80097b4 <_strtod_l+0x854>)
 800950e:	9308      	str	r3, [sp, #32]
 8009510:	4650      	mov	r0, sl
 8009512:	4659      	mov	r1, fp
 8009514:	2300      	movs	r3, #0
 8009516:	07e7      	lsls	r7, r4, #31
 8009518:	d504      	bpl.n	8009524 <_strtod_l+0x5c4>
 800951a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800951e:	f7f7 f88b 	bl	8000638 <__aeabi_dmul>
 8009522:	2301      	movs	r3, #1
 8009524:	1064      	asrs	r4, r4, #1
 8009526:	f106 0608 	add.w	r6, r6, #8
 800952a:	d1f4      	bne.n	8009516 <_strtod_l+0x5b6>
 800952c:	b10b      	cbz	r3, 8009532 <_strtod_l+0x5d2>
 800952e:	4682      	mov	sl, r0
 8009530:	468b      	mov	fp, r1
 8009532:	9b08      	ldr	r3, [sp, #32]
 8009534:	b1b3      	cbz	r3, 8009564 <_strtod_l+0x604>
 8009536:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800953a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800953e:	2b00      	cmp	r3, #0
 8009540:	4659      	mov	r1, fp
 8009542:	dd0f      	ble.n	8009564 <_strtod_l+0x604>
 8009544:	2b1f      	cmp	r3, #31
 8009546:	dd56      	ble.n	80095f6 <_strtod_l+0x696>
 8009548:	2b34      	cmp	r3, #52	@ 0x34
 800954a:	bfde      	ittt	le
 800954c:	f04f 33ff 	movle.w	r3, #4294967295
 8009550:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009554:	4093      	lslle	r3, r2
 8009556:	f04f 0a00 	mov.w	sl, #0
 800955a:	bfcc      	ite	gt
 800955c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009560:	ea03 0b01 	andle.w	fp, r3, r1
 8009564:	2200      	movs	r2, #0
 8009566:	2300      	movs	r3, #0
 8009568:	4650      	mov	r0, sl
 800956a:	4659      	mov	r1, fp
 800956c:	f7f7 facc 	bl	8000b08 <__aeabi_dcmpeq>
 8009570:	2800      	cmp	r0, #0
 8009572:	d1a7      	bne.n	80094c4 <_strtod_l+0x564>
 8009574:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009576:	9300      	str	r3, [sp, #0]
 8009578:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800957a:	9805      	ldr	r0, [sp, #20]
 800957c:	462b      	mov	r3, r5
 800957e:	464a      	mov	r2, r9
 8009580:	f7ff f8ce 	bl	8008720 <__s2b>
 8009584:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009586:	2800      	cmp	r0, #0
 8009588:	f43f af09 	beq.w	800939e <_strtod_l+0x43e>
 800958c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800958e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009590:	2a00      	cmp	r2, #0
 8009592:	eba3 0308 	sub.w	r3, r3, r8
 8009596:	bfa8      	it	ge
 8009598:	2300      	movge	r3, #0
 800959a:	9312      	str	r3, [sp, #72]	@ 0x48
 800959c:	2400      	movs	r4, #0
 800959e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80095a2:	9316      	str	r3, [sp, #88]	@ 0x58
 80095a4:	46a0      	mov	r8, r4
 80095a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095a8:	9805      	ldr	r0, [sp, #20]
 80095aa:	6859      	ldr	r1, [r3, #4]
 80095ac:	f7ff f810 	bl	80085d0 <_Balloc>
 80095b0:	4681      	mov	r9, r0
 80095b2:	2800      	cmp	r0, #0
 80095b4:	f43f aef7 	beq.w	80093a6 <_strtod_l+0x446>
 80095b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095ba:	691a      	ldr	r2, [r3, #16]
 80095bc:	3202      	adds	r2, #2
 80095be:	f103 010c 	add.w	r1, r3, #12
 80095c2:	0092      	lsls	r2, r2, #2
 80095c4:	300c      	adds	r0, #12
 80095c6:	f7fe f894 	bl	80076f2 <memcpy>
 80095ca:	ec4b ab10 	vmov	d0, sl, fp
 80095ce:	9805      	ldr	r0, [sp, #20]
 80095d0:	aa1c      	add	r2, sp, #112	@ 0x70
 80095d2:	a91b      	add	r1, sp, #108	@ 0x6c
 80095d4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80095d8:	f7ff fbd6 	bl	8008d88 <__d2b>
 80095dc:	901a      	str	r0, [sp, #104]	@ 0x68
 80095de:	2800      	cmp	r0, #0
 80095e0:	f43f aee1 	beq.w	80093a6 <_strtod_l+0x446>
 80095e4:	9805      	ldr	r0, [sp, #20]
 80095e6:	2101      	movs	r1, #1
 80095e8:	f7ff f930 	bl	800884c <__i2b>
 80095ec:	4680      	mov	r8, r0
 80095ee:	b948      	cbnz	r0, 8009604 <_strtod_l+0x6a4>
 80095f0:	f04f 0800 	mov.w	r8, #0
 80095f4:	e6d7      	b.n	80093a6 <_strtod_l+0x446>
 80095f6:	f04f 32ff 	mov.w	r2, #4294967295
 80095fa:	fa02 f303 	lsl.w	r3, r2, r3
 80095fe:	ea03 0a0a 	and.w	sl, r3, sl
 8009602:	e7af      	b.n	8009564 <_strtod_l+0x604>
 8009604:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009606:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009608:	2d00      	cmp	r5, #0
 800960a:	bfab      	itete	ge
 800960c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800960e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009610:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009612:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009614:	bfac      	ite	ge
 8009616:	18ef      	addge	r7, r5, r3
 8009618:	1b5e      	sublt	r6, r3, r5
 800961a:	9b08      	ldr	r3, [sp, #32]
 800961c:	1aed      	subs	r5, r5, r3
 800961e:	4415      	add	r5, r2
 8009620:	4b65      	ldr	r3, [pc, #404]	@ (80097b8 <_strtod_l+0x858>)
 8009622:	3d01      	subs	r5, #1
 8009624:	429d      	cmp	r5, r3
 8009626:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800962a:	da50      	bge.n	80096ce <_strtod_l+0x76e>
 800962c:	1b5b      	subs	r3, r3, r5
 800962e:	2b1f      	cmp	r3, #31
 8009630:	eba2 0203 	sub.w	r2, r2, r3
 8009634:	f04f 0101 	mov.w	r1, #1
 8009638:	dc3d      	bgt.n	80096b6 <_strtod_l+0x756>
 800963a:	fa01 f303 	lsl.w	r3, r1, r3
 800963e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009640:	2300      	movs	r3, #0
 8009642:	9310      	str	r3, [sp, #64]	@ 0x40
 8009644:	18bd      	adds	r5, r7, r2
 8009646:	9b08      	ldr	r3, [sp, #32]
 8009648:	42af      	cmp	r7, r5
 800964a:	4416      	add	r6, r2
 800964c:	441e      	add	r6, r3
 800964e:	463b      	mov	r3, r7
 8009650:	bfa8      	it	ge
 8009652:	462b      	movge	r3, r5
 8009654:	42b3      	cmp	r3, r6
 8009656:	bfa8      	it	ge
 8009658:	4633      	movge	r3, r6
 800965a:	2b00      	cmp	r3, #0
 800965c:	bfc2      	ittt	gt
 800965e:	1aed      	subgt	r5, r5, r3
 8009660:	1af6      	subgt	r6, r6, r3
 8009662:	1aff      	subgt	r7, r7, r3
 8009664:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009666:	2b00      	cmp	r3, #0
 8009668:	dd16      	ble.n	8009698 <_strtod_l+0x738>
 800966a:	4641      	mov	r1, r8
 800966c:	9805      	ldr	r0, [sp, #20]
 800966e:	461a      	mov	r2, r3
 8009670:	f7ff f9a4 	bl	80089bc <__pow5mult>
 8009674:	4680      	mov	r8, r0
 8009676:	2800      	cmp	r0, #0
 8009678:	d0ba      	beq.n	80095f0 <_strtod_l+0x690>
 800967a:	4601      	mov	r1, r0
 800967c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800967e:	9805      	ldr	r0, [sp, #20]
 8009680:	f7ff f8fa 	bl	8008878 <__multiply>
 8009684:	900a      	str	r0, [sp, #40]	@ 0x28
 8009686:	2800      	cmp	r0, #0
 8009688:	f43f ae8d 	beq.w	80093a6 <_strtod_l+0x446>
 800968c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800968e:	9805      	ldr	r0, [sp, #20]
 8009690:	f7fe ffde 	bl	8008650 <_Bfree>
 8009694:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009696:	931a      	str	r3, [sp, #104]	@ 0x68
 8009698:	2d00      	cmp	r5, #0
 800969a:	dc1d      	bgt.n	80096d8 <_strtod_l+0x778>
 800969c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800969e:	2b00      	cmp	r3, #0
 80096a0:	dd23      	ble.n	80096ea <_strtod_l+0x78a>
 80096a2:	4649      	mov	r1, r9
 80096a4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80096a6:	9805      	ldr	r0, [sp, #20]
 80096a8:	f7ff f988 	bl	80089bc <__pow5mult>
 80096ac:	4681      	mov	r9, r0
 80096ae:	b9e0      	cbnz	r0, 80096ea <_strtod_l+0x78a>
 80096b0:	f04f 0900 	mov.w	r9, #0
 80096b4:	e677      	b.n	80093a6 <_strtod_l+0x446>
 80096b6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80096ba:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80096be:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80096c2:	35e2      	adds	r5, #226	@ 0xe2
 80096c4:	fa01 f305 	lsl.w	r3, r1, r5
 80096c8:	9310      	str	r3, [sp, #64]	@ 0x40
 80096ca:	9113      	str	r1, [sp, #76]	@ 0x4c
 80096cc:	e7ba      	b.n	8009644 <_strtod_l+0x6e4>
 80096ce:	2300      	movs	r3, #0
 80096d0:	9310      	str	r3, [sp, #64]	@ 0x40
 80096d2:	2301      	movs	r3, #1
 80096d4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80096d6:	e7b5      	b.n	8009644 <_strtod_l+0x6e4>
 80096d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80096da:	9805      	ldr	r0, [sp, #20]
 80096dc:	462a      	mov	r2, r5
 80096de:	f7ff f9c7 	bl	8008a70 <__lshift>
 80096e2:	901a      	str	r0, [sp, #104]	@ 0x68
 80096e4:	2800      	cmp	r0, #0
 80096e6:	d1d9      	bne.n	800969c <_strtod_l+0x73c>
 80096e8:	e65d      	b.n	80093a6 <_strtod_l+0x446>
 80096ea:	2e00      	cmp	r6, #0
 80096ec:	dd07      	ble.n	80096fe <_strtod_l+0x79e>
 80096ee:	4649      	mov	r1, r9
 80096f0:	9805      	ldr	r0, [sp, #20]
 80096f2:	4632      	mov	r2, r6
 80096f4:	f7ff f9bc 	bl	8008a70 <__lshift>
 80096f8:	4681      	mov	r9, r0
 80096fa:	2800      	cmp	r0, #0
 80096fc:	d0d8      	beq.n	80096b0 <_strtod_l+0x750>
 80096fe:	2f00      	cmp	r7, #0
 8009700:	dd08      	ble.n	8009714 <_strtod_l+0x7b4>
 8009702:	4641      	mov	r1, r8
 8009704:	9805      	ldr	r0, [sp, #20]
 8009706:	463a      	mov	r2, r7
 8009708:	f7ff f9b2 	bl	8008a70 <__lshift>
 800970c:	4680      	mov	r8, r0
 800970e:	2800      	cmp	r0, #0
 8009710:	f43f ae49 	beq.w	80093a6 <_strtod_l+0x446>
 8009714:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009716:	9805      	ldr	r0, [sp, #20]
 8009718:	464a      	mov	r2, r9
 800971a:	f7ff fa31 	bl	8008b80 <__mdiff>
 800971e:	4604      	mov	r4, r0
 8009720:	2800      	cmp	r0, #0
 8009722:	f43f ae40 	beq.w	80093a6 <_strtod_l+0x446>
 8009726:	68c3      	ldr	r3, [r0, #12]
 8009728:	930f      	str	r3, [sp, #60]	@ 0x3c
 800972a:	2300      	movs	r3, #0
 800972c:	60c3      	str	r3, [r0, #12]
 800972e:	4641      	mov	r1, r8
 8009730:	f7ff fa0a 	bl	8008b48 <__mcmp>
 8009734:	2800      	cmp	r0, #0
 8009736:	da45      	bge.n	80097c4 <_strtod_l+0x864>
 8009738:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800973a:	ea53 030a 	orrs.w	r3, r3, sl
 800973e:	d16b      	bne.n	8009818 <_strtod_l+0x8b8>
 8009740:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009744:	2b00      	cmp	r3, #0
 8009746:	d167      	bne.n	8009818 <_strtod_l+0x8b8>
 8009748:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800974c:	0d1b      	lsrs	r3, r3, #20
 800974e:	051b      	lsls	r3, r3, #20
 8009750:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009754:	d960      	bls.n	8009818 <_strtod_l+0x8b8>
 8009756:	6963      	ldr	r3, [r4, #20]
 8009758:	b913      	cbnz	r3, 8009760 <_strtod_l+0x800>
 800975a:	6923      	ldr	r3, [r4, #16]
 800975c:	2b01      	cmp	r3, #1
 800975e:	dd5b      	ble.n	8009818 <_strtod_l+0x8b8>
 8009760:	4621      	mov	r1, r4
 8009762:	2201      	movs	r2, #1
 8009764:	9805      	ldr	r0, [sp, #20]
 8009766:	f7ff f983 	bl	8008a70 <__lshift>
 800976a:	4641      	mov	r1, r8
 800976c:	4604      	mov	r4, r0
 800976e:	f7ff f9eb 	bl	8008b48 <__mcmp>
 8009772:	2800      	cmp	r0, #0
 8009774:	dd50      	ble.n	8009818 <_strtod_l+0x8b8>
 8009776:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800977a:	9a08      	ldr	r2, [sp, #32]
 800977c:	0d1b      	lsrs	r3, r3, #20
 800977e:	051b      	lsls	r3, r3, #20
 8009780:	2a00      	cmp	r2, #0
 8009782:	d06a      	beq.n	800985a <_strtod_l+0x8fa>
 8009784:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009788:	d867      	bhi.n	800985a <_strtod_l+0x8fa>
 800978a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800978e:	f67f ae9d 	bls.w	80094cc <_strtod_l+0x56c>
 8009792:	4b0a      	ldr	r3, [pc, #40]	@ (80097bc <_strtod_l+0x85c>)
 8009794:	4650      	mov	r0, sl
 8009796:	4659      	mov	r1, fp
 8009798:	2200      	movs	r2, #0
 800979a:	f7f6 ff4d 	bl	8000638 <__aeabi_dmul>
 800979e:	4b08      	ldr	r3, [pc, #32]	@ (80097c0 <_strtod_l+0x860>)
 80097a0:	400b      	ands	r3, r1
 80097a2:	4682      	mov	sl, r0
 80097a4:	468b      	mov	fp, r1
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	f47f ae08 	bne.w	80093bc <_strtod_l+0x45c>
 80097ac:	9a05      	ldr	r2, [sp, #20]
 80097ae:	2322      	movs	r3, #34	@ 0x22
 80097b0:	6013      	str	r3, [r2, #0]
 80097b2:	e603      	b.n	80093bc <_strtod_l+0x45c>
 80097b4:	0800b260 	.word	0x0800b260
 80097b8:	fffffc02 	.word	0xfffffc02
 80097bc:	39500000 	.word	0x39500000
 80097c0:	7ff00000 	.word	0x7ff00000
 80097c4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80097c8:	d165      	bne.n	8009896 <_strtod_l+0x936>
 80097ca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80097cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80097d0:	b35a      	cbz	r2, 800982a <_strtod_l+0x8ca>
 80097d2:	4a9f      	ldr	r2, [pc, #636]	@ (8009a50 <_strtod_l+0xaf0>)
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d12b      	bne.n	8009830 <_strtod_l+0x8d0>
 80097d8:	9b08      	ldr	r3, [sp, #32]
 80097da:	4651      	mov	r1, sl
 80097dc:	b303      	cbz	r3, 8009820 <_strtod_l+0x8c0>
 80097de:	4b9d      	ldr	r3, [pc, #628]	@ (8009a54 <_strtod_l+0xaf4>)
 80097e0:	465a      	mov	r2, fp
 80097e2:	4013      	ands	r3, r2
 80097e4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80097e8:	f04f 32ff 	mov.w	r2, #4294967295
 80097ec:	d81b      	bhi.n	8009826 <_strtod_l+0x8c6>
 80097ee:	0d1b      	lsrs	r3, r3, #20
 80097f0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80097f4:	fa02 f303 	lsl.w	r3, r2, r3
 80097f8:	4299      	cmp	r1, r3
 80097fa:	d119      	bne.n	8009830 <_strtod_l+0x8d0>
 80097fc:	4b96      	ldr	r3, [pc, #600]	@ (8009a58 <_strtod_l+0xaf8>)
 80097fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009800:	429a      	cmp	r2, r3
 8009802:	d102      	bne.n	800980a <_strtod_l+0x8aa>
 8009804:	3101      	adds	r1, #1
 8009806:	f43f adce 	beq.w	80093a6 <_strtod_l+0x446>
 800980a:	4b92      	ldr	r3, [pc, #584]	@ (8009a54 <_strtod_l+0xaf4>)
 800980c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800980e:	401a      	ands	r2, r3
 8009810:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009814:	f04f 0a00 	mov.w	sl, #0
 8009818:	9b08      	ldr	r3, [sp, #32]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d1b9      	bne.n	8009792 <_strtod_l+0x832>
 800981e:	e5cd      	b.n	80093bc <_strtod_l+0x45c>
 8009820:	f04f 33ff 	mov.w	r3, #4294967295
 8009824:	e7e8      	b.n	80097f8 <_strtod_l+0x898>
 8009826:	4613      	mov	r3, r2
 8009828:	e7e6      	b.n	80097f8 <_strtod_l+0x898>
 800982a:	ea53 030a 	orrs.w	r3, r3, sl
 800982e:	d0a2      	beq.n	8009776 <_strtod_l+0x816>
 8009830:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009832:	b1db      	cbz	r3, 800986c <_strtod_l+0x90c>
 8009834:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009836:	4213      	tst	r3, r2
 8009838:	d0ee      	beq.n	8009818 <_strtod_l+0x8b8>
 800983a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800983c:	9a08      	ldr	r2, [sp, #32]
 800983e:	4650      	mov	r0, sl
 8009840:	4659      	mov	r1, fp
 8009842:	b1bb      	cbz	r3, 8009874 <_strtod_l+0x914>
 8009844:	f7ff fb6e 	bl	8008f24 <sulp>
 8009848:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800984c:	ec53 2b10 	vmov	r2, r3, d0
 8009850:	f7f6 fd3c 	bl	80002cc <__adddf3>
 8009854:	4682      	mov	sl, r0
 8009856:	468b      	mov	fp, r1
 8009858:	e7de      	b.n	8009818 <_strtod_l+0x8b8>
 800985a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800985e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009862:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009866:	f04f 3aff 	mov.w	sl, #4294967295
 800986a:	e7d5      	b.n	8009818 <_strtod_l+0x8b8>
 800986c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800986e:	ea13 0f0a 	tst.w	r3, sl
 8009872:	e7e1      	b.n	8009838 <_strtod_l+0x8d8>
 8009874:	f7ff fb56 	bl	8008f24 <sulp>
 8009878:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800987c:	ec53 2b10 	vmov	r2, r3, d0
 8009880:	f7f6 fd22 	bl	80002c8 <__aeabi_dsub>
 8009884:	2200      	movs	r2, #0
 8009886:	2300      	movs	r3, #0
 8009888:	4682      	mov	sl, r0
 800988a:	468b      	mov	fp, r1
 800988c:	f7f7 f93c 	bl	8000b08 <__aeabi_dcmpeq>
 8009890:	2800      	cmp	r0, #0
 8009892:	d0c1      	beq.n	8009818 <_strtod_l+0x8b8>
 8009894:	e61a      	b.n	80094cc <_strtod_l+0x56c>
 8009896:	4641      	mov	r1, r8
 8009898:	4620      	mov	r0, r4
 800989a:	f7ff facd 	bl	8008e38 <__ratio>
 800989e:	ec57 6b10 	vmov	r6, r7, d0
 80098a2:	2200      	movs	r2, #0
 80098a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80098a8:	4630      	mov	r0, r6
 80098aa:	4639      	mov	r1, r7
 80098ac:	f7f7 f940 	bl	8000b30 <__aeabi_dcmple>
 80098b0:	2800      	cmp	r0, #0
 80098b2:	d06f      	beq.n	8009994 <_strtod_l+0xa34>
 80098b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d17a      	bne.n	80099b0 <_strtod_l+0xa50>
 80098ba:	f1ba 0f00 	cmp.w	sl, #0
 80098be:	d158      	bne.n	8009972 <_strtod_l+0xa12>
 80098c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d15a      	bne.n	8009980 <_strtod_l+0xa20>
 80098ca:	4b64      	ldr	r3, [pc, #400]	@ (8009a5c <_strtod_l+0xafc>)
 80098cc:	2200      	movs	r2, #0
 80098ce:	4630      	mov	r0, r6
 80098d0:	4639      	mov	r1, r7
 80098d2:	f7f7 f923 	bl	8000b1c <__aeabi_dcmplt>
 80098d6:	2800      	cmp	r0, #0
 80098d8:	d159      	bne.n	800998e <_strtod_l+0xa2e>
 80098da:	4630      	mov	r0, r6
 80098dc:	4639      	mov	r1, r7
 80098de:	4b60      	ldr	r3, [pc, #384]	@ (8009a60 <_strtod_l+0xb00>)
 80098e0:	2200      	movs	r2, #0
 80098e2:	f7f6 fea9 	bl	8000638 <__aeabi_dmul>
 80098e6:	4606      	mov	r6, r0
 80098e8:	460f      	mov	r7, r1
 80098ea:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80098ee:	9606      	str	r6, [sp, #24]
 80098f0:	9307      	str	r3, [sp, #28]
 80098f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80098f6:	4d57      	ldr	r5, [pc, #348]	@ (8009a54 <_strtod_l+0xaf4>)
 80098f8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80098fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098fe:	401d      	ands	r5, r3
 8009900:	4b58      	ldr	r3, [pc, #352]	@ (8009a64 <_strtod_l+0xb04>)
 8009902:	429d      	cmp	r5, r3
 8009904:	f040 80b2 	bne.w	8009a6c <_strtod_l+0xb0c>
 8009908:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800990a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800990e:	ec4b ab10 	vmov	d0, sl, fp
 8009912:	f7ff f9c9 	bl	8008ca8 <__ulp>
 8009916:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800991a:	ec51 0b10 	vmov	r0, r1, d0
 800991e:	f7f6 fe8b 	bl	8000638 <__aeabi_dmul>
 8009922:	4652      	mov	r2, sl
 8009924:	465b      	mov	r3, fp
 8009926:	f7f6 fcd1 	bl	80002cc <__adddf3>
 800992a:	460b      	mov	r3, r1
 800992c:	4949      	ldr	r1, [pc, #292]	@ (8009a54 <_strtod_l+0xaf4>)
 800992e:	4a4e      	ldr	r2, [pc, #312]	@ (8009a68 <_strtod_l+0xb08>)
 8009930:	4019      	ands	r1, r3
 8009932:	4291      	cmp	r1, r2
 8009934:	4682      	mov	sl, r0
 8009936:	d942      	bls.n	80099be <_strtod_l+0xa5e>
 8009938:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800993a:	4b47      	ldr	r3, [pc, #284]	@ (8009a58 <_strtod_l+0xaf8>)
 800993c:	429a      	cmp	r2, r3
 800993e:	d103      	bne.n	8009948 <_strtod_l+0x9e8>
 8009940:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009942:	3301      	adds	r3, #1
 8009944:	f43f ad2f 	beq.w	80093a6 <_strtod_l+0x446>
 8009948:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009a58 <_strtod_l+0xaf8>
 800994c:	f04f 3aff 	mov.w	sl, #4294967295
 8009950:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009952:	9805      	ldr	r0, [sp, #20]
 8009954:	f7fe fe7c 	bl	8008650 <_Bfree>
 8009958:	9805      	ldr	r0, [sp, #20]
 800995a:	4649      	mov	r1, r9
 800995c:	f7fe fe78 	bl	8008650 <_Bfree>
 8009960:	9805      	ldr	r0, [sp, #20]
 8009962:	4641      	mov	r1, r8
 8009964:	f7fe fe74 	bl	8008650 <_Bfree>
 8009968:	9805      	ldr	r0, [sp, #20]
 800996a:	4621      	mov	r1, r4
 800996c:	f7fe fe70 	bl	8008650 <_Bfree>
 8009970:	e619      	b.n	80095a6 <_strtod_l+0x646>
 8009972:	f1ba 0f01 	cmp.w	sl, #1
 8009976:	d103      	bne.n	8009980 <_strtod_l+0xa20>
 8009978:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800997a:	2b00      	cmp	r3, #0
 800997c:	f43f ada6 	beq.w	80094cc <_strtod_l+0x56c>
 8009980:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009a30 <_strtod_l+0xad0>
 8009984:	4f35      	ldr	r7, [pc, #212]	@ (8009a5c <_strtod_l+0xafc>)
 8009986:	ed8d 7b06 	vstr	d7, [sp, #24]
 800998a:	2600      	movs	r6, #0
 800998c:	e7b1      	b.n	80098f2 <_strtod_l+0x992>
 800998e:	4f34      	ldr	r7, [pc, #208]	@ (8009a60 <_strtod_l+0xb00>)
 8009990:	2600      	movs	r6, #0
 8009992:	e7aa      	b.n	80098ea <_strtod_l+0x98a>
 8009994:	4b32      	ldr	r3, [pc, #200]	@ (8009a60 <_strtod_l+0xb00>)
 8009996:	4630      	mov	r0, r6
 8009998:	4639      	mov	r1, r7
 800999a:	2200      	movs	r2, #0
 800999c:	f7f6 fe4c 	bl	8000638 <__aeabi_dmul>
 80099a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099a2:	4606      	mov	r6, r0
 80099a4:	460f      	mov	r7, r1
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d09f      	beq.n	80098ea <_strtod_l+0x98a>
 80099aa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80099ae:	e7a0      	b.n	80098f2 <_strtod_l+0x992>
 80099b0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009a38 <_strtod_l+0xad8>
 80099b4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80099b8:	ec57 6b17 	vmov	r6, r7, d7
 80099bc:	e799      	b.n	80098f2 <_strtod_l+0x992>
 80099be:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80099c2:	9b08      	ldr	r3, [sp, #32]
 80099c4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d1c1      	bne.n	8009950 <_strtod_l+0x9f0>
 80099cc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80099d0:	0d1b      	lsrs	r3, r3, #20
 80099d2:	051b      	lsls	r3, r3, #20
 80099d4:	429d      	cmp	r5, r3
 80099d6:	d1bb      	bne.n	8009950 <_strtod_l+0x9f0>
 80099d8:	4630      	mov	r0, r6
 80099da:	4639      	mov	r1, r7
 80099dc:	f7f7 f98c 	bl	8000cf8 <__aeabi_d2lz>
 80099e0:	f7f6 fdfc 	bl	80005dc <__aeabi_l2d>
 80099e4:	4602      	mov	r2, r0
 80099e6:	460b      	mov	r3, r1
 80099e8:	4630      	mov	r0, r6
 80099ea:	4639      	mov	r1, r7
 80099ec:	f7f6 fc6c 	bl	80002c8 <__aeabi_dsub>
 80099f0:	460b      	mov	r3, r1
 80099f2:	4602      	mov	r2, r0
 80099f4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80099f8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80099fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099fe:	ea46 060a 	orr.w	r6, r6, sl
 8009a02:	431e      	orrs	r6, r3
 8009a04:	d06f      	beq.n	8009ae6 <_strtod_l+0xb86>
 8009a06:	a30e      	add	r3, pc, #56	@ (adr r3, 8009a40 <_strtod_l+0xae0>)
 8009a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0c:	f7f7 f886 	bl	8000b1c <__aeabi_dcmplt>
 8009a10:	2800      	cmp	r0, #0
 8009a12:	f47f acd3 	bne.w	80093bc <_strtod_l+0x45c>
 8009a16:	a30c      	add	r3, pc, #48	@ (adr r3, 8009a48 <_strtod_l+0xae8>)
 8009a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a20:	f7f7 f89a 	bl	8000b58 <__aeabi_dcmpgt>
 8009a24:	2800      	cmp	r0, #0
 8009a26:	d093      	beq.n	8009950 <_strtod_l+0x9f0>
 8009a28:	e4c8      	b.n	80093bc <_strtod_l+0x45c>
 8009a2a:	bf00      	nop
 8009a2c:	f3af 8000 	nop.w
 8009a30:	00000000 	.word	0x00000000
 8009a34:	bff00000 	.word	0xbff00000
 8009a38:	00000000 	.word	0x00000000
 8009a3c:	3ff00000 	.word	0x3ff00000
 8009a40:	94a03595 	.word	0x94a03595
 8009a44:	3fdfffff 	.word	0x3fdfffff
 8009a48:	35afe535 	.word	0x35afe535
 8009a4c:	3fe00000 	.word	0x3fe00000
 8009a50:	000fffff 	.word	0x000fffff
 8009a54:	7ff00000 	.word	0x7ff00000
 8009a58:	7fefffff 	.word	0x7fefffff
 8009a5c:	3ff00000 	.word	0x3ff00000
 8009a60:	3fe00000 	.word	0x3fe00000
 8009a64:	7fe00000 	.word	0x7fe00000
 8009a68:	7c9fffff 	.word	0x7c9fffff
 8009a6c:	9b08      	ldr	r3, [sp, #32]
 8009a6e:	b323      	cbz	r3, 8009aba <_strtod_l+0xb5a>
 8009a70:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009a74:	d821      	bhi.n	8009aba <_strtod_l+0xb5a>
 8009a76:	a328      	add	r3, pc, #160	@ (adr r3, 8009b18 <_strtod_l+0xbb8>)
 8009a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7c:	4630      	mov	r0, r6
 8009a7e:	4639      	mov	r1, r7
 8009a80:	f7f7 f856 	bl	8000b30 <__aeabi_dcmple>
 8009a84:	b1a0      	cbz	r0, 8009ab0 <_strtod_l+0xb50>
 8009a86:	4639      	mov	r1, r7
 8009a88:	4630      	mov	r0, r6
 8009a8a:	f7f7 f8ad 	bl	8000be8 <__aeabi_d2uiz>
 8009a8e:	2801      	cmp	r0, #1
 8009a90:	bf38      	it	cc
 8009a92:	2001      	movcc	r0, #1
 8009a94:	f7f6 fd56 	bl	8000544 <__aeabi_ui2d>
 8009a98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a9a:	4606      	mov	r6, r0
 8009a9c:	460f      	mov	r7, r1
 8009a9e:	b9fb      	cbnz	r3, 8009ae0 <_strtod_l+0xb80>
 8009aa0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009aa4:	9014      	str	r0, [sp, #80]	@ 0x50
 8009aa6:	9315      	str	r3, [sp, #84]	@ 0x54
 8009aa8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009aac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009ab0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009ab2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009ab6:	1b5b      	subs	r3, r3, r5
 8009ab8:	9311      	str	r3, [sp, #68]	@ 0x44
 8009aba:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009abe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009ac2:	f7ff f8f1 	bl	8008ca8 <__ulp>
 8009ac6:	4650      	mov	r0, sl
 8009ac8:	ec53 2b10 	vmov	r2, r3, d0
 8009acc:	4659      	mov	r1, fp
 8009ace:	f7f6 fdb3 	bl	8000638 <__aeabi_dmul>
 8009ad2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009ad6:	f7f6 fbf9 	bl	80002cc <__adddf3>
 8009ada:	4682      	mov	sl, r0
 8009adc:	468b      	mov	fp, r1
 8009ade:	e770      	b.n	80099c2 <_strtod_l+0xa62>
 8009ae0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009ae4:	e7e0      	b.n	8009aa8 <_strtod_l+0xb48>
 8009ae6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009b20 <_strtod_l+0xbc0>)
 8009ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aec:	f7f7 f816 	bl	8000b1c <__aeabi_dcmplt>
 8009af0:	e798      	b.n	8009a24 <_strtod_l+0xac4>
 8009af2:	2300      	movs	r3, #0
 8009af4:	930e      	str	r3, [sp, #56]	@ 0x38
 8009af6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009af8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009afa:	6013      	str	r3, [r2, #0]
 8009afc:	f7ff ba6d 	b.w	8008fda <_strtod_l+0x7a>
 8009b00:	2a65      	cmp	r2, #101	@ 0x65
 8009b02:	f43f ab68 	beq.w	80091d6 <_strtod_l+0x276>
 8009b06:	2a45      	cmp	r2, #69	@ 0x45
 8009b08:	f43f ab65 	beq.w	80091d6 <_strtod_l+0x276>
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	f7ff bba0 	b.w	8009252 <_strtod_l+0x2f2>
 8009b12:	bf00      	nop
 8009b14:	f3af 8000 	nop.w
 8009b18:	ffc00000 	.word	0xffc00000
 8009b1c:	41dfffff 	.word	0x41dfffff
 8009b20:	94a03595 	.word	0x94a03595
 8009b24:	3fcfffff 	.word	0x3fcfffff

08009b28 <_strtod_r>:
 8009b28:	4b01      	ldr	r3, [pc, #4]	@ (8009b30 <_strtod_r+0x8>)
 8009b2a:	f7ff ba19 	b.w	8008f60 <_strtod_l>
 8009b2e:	bf00      	nop
 8009b30:	20000068 	.word	0x20000068

08009b34 <_strtol_l.isra.0>:
 8009b34:	2b24      	cmp	r3, #36	@ 0x24
 8009b36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b3a:	4686      	mov	lr, r0
 8009b3c:	4690      	mov	r8, r2
 8009b3e:	d801      	bhi.n	8009b44 <_strtol_l.isra.0+0x10>
 8009b40:	2b01      	cmp	r3, #1
 8009b42:	d106      	bne.n	8009b52 <_strtol_l.isra.0+0x1e>
 8009b44:	f7fd fda8 	bl	8007698 <__errno>
 8009b48:	2316      	movs	r3, #22
 8009b4a:	6003      	str	r3, [r0, #0]
 8009b4c:	2000      	movs	r0, #0
 8009b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b52:	4834      	ldr	r0, [pc, #208]	@ (8009c24 <_strtol_l.isra.0+0xf0>)
 8009b54:	460d      	mov	r5, r1
 8009b56:	462a      	mov	r2, r5
 8009b58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009b5c:	5d06      	ldrb	r6, [r0, r4]
 8009b5e:	f016 0608 	ands.w	r6, r6, #8
 8009b62:	d1f8      	bne.n	8009b56 <_strtol_l.isra.0+0x22>
 8009b64:	2c2d      	cmp	r4, #45	@ 0x2d
 8009b66:	d110      	bne.n	8009b8a <_strtol_l.isra.0+0x56>
 8009b68:	782c      	ldrb	r4, [r5, #0]
 8009b6a:	2601      	movs	r6, #1
 8009b6c:	1c95      	adds	r5, r2, #2
 8009b6e:	f033 0210 	bics.w	r2, r3, #16
 8009b72:	d115      	bne.n	8009ba0 <_strtol_l.isra.0+0x6c>
 8009b74:	2c30      	cmp	r4, #48	@ 0x30
 8009b76:	d10d      	bne.n	8009b94 <_strtol_l.isra.0+0x60>
 8009b78:	782a      	ldrb	r2, [r5, #0]
 8009b7a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009b7e:	2a58      	cmp	r2, #88	@ 0x58
 8009b80:	d108      	bne.n	8009b94 <_strtol_l.isra.0+0x60>
 8009b82:	786c      	ldrb	r4, [r5, #1]
 8009b84:	3502      	adds	r5, #2
 8009b86:	2310      	movs	r3, #16
 8009b88:	e00a      	b.n	8009ba0 <_strtol_l.isra.0+0x6c>
 8009b8a:	2c2b      	cmp	r4, #43	@ 0x2b
 8009b8c:	bf04      	itt	eq
 8009b8e:	782c      	ldrbeq	r4, [r5, #0]
 8009b90:	1c95      	addeq	r5, r2, #2
 8009b92:	e7ec      	b.n	8009b6e <_strtol_l.isra.0+0x3a>
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d1f6      	bne.n	8009b86 <_strtol_l.isra.0+0x52>
 8009b98:	2c30      	cmp	r4, #48	@ 0x30
 8009b9a:	bf14      	ite	ne
 8009b9c:	230a      	movne	r3, #10
 8009b9e:	2308      	moveq	r3, #8
 8009ba0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009ba4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009ba8:	2200      	movs	r2, #0
 8009baa:	fbbc f9f3 	udiv	r9, ip, r3
 8009bae:	4610      	mov	r0, r2
 8009bb0:	fb03 ca19 	mls	sl, r3, r9, ip
 8009bb4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009bb8:	2f09      	cmp	r7, #9
 8009bba:	d80f      	bhi.n	8009bdc <_strtol_l.isra.0+0xa8>
 8009bbc:	463c      	mov	r4, r7
 8009bbe:	42a3      	cmp	r3, r4
 8009bc0:	dd1b      	ble.n	8009bfa <_strtol_l.isra.0+0xc6>
 8009bc2:	1c57      	adds	r7, r2, #1
 8009bc4:	d007      	beq.n	8009bd6 <_strtol_l.isra.0+0xa2>
 8009bc6:	4581      	cmp	r9, r0
 8009bc8:	d314      	bcc.n	8009bf4 <_strtol_l.isra.0+0xc0>
 8009bca:	d101      	bne.n	8009bd0 <_strtol_l.isra.0+0x9c>
 8009bcc:	45a2      	cmp	sl, r4
 8009bce:	db11      	blt.n	8009bf4 <_strtol_l.isra.0+0xc0>
 8009bd0:	fb00 4003 	mla	r0, r0, r3, r4
 8009bd4:	2201      	movs	r2, #1
 8009bd6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009bda:	e7eb      	b.n	8009bb4 <_strtol_l.isra.0+0x80>
 8009bdc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009be0:	2f19      	cmp	r7, #25
 8009be2:	d801      	bhi.n	8009be8 <_strtol_l.isra.0+0xb4>
 8009be4:	3c37      	subs	r4, #55	@ 0x37
 8009be6:	e7ea      	b.n	8009bbe <_strtol_l.isra.0+0x8a>
 8009be8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009bec:	2f19      	cmp	r7, #25
 8009bee:	d804      	bhi.n	8009bfa <_strtol_l.isra.0+0xc6>
 8009bf0:	3c57      	subs	r4, #87	@ 0x57
 8009bf2:	e7e4      	b.n	8009bbe <_strtol_l.isra.0+0x8a>
 8009bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8009bf8:	e7ed      	b.n	8009bd6 <_strtol_l.isra.0+0xa2>
 8009bfa:	1c53      	adds	r3, r2, #1
 8009bfc:	d108      	bne.n	8009c10 <_strtol_l.isra.0+0xdc>
 8009bfe:	2322      	movs	r3, #34	@ 0x22
 8009c00:	f8ce 3000 	str.w	r3, [lr]
 8009c04:	4660      	mov	r0, ip
 8009c06:	f1b8 0f00 	cmp.w	r8, #0
 8009c0a:	d0a0      	beq.n	8009b4e <_strtol_l.isra.0+0x1a>
 8009c0c:	1e69      	subs	r1, r5, #1
 8009c0e:	e006      	b.n	8009c1e <_strtol_l.isra.0+0xea>
 8009c10:	b106      	cbz	r6, 8009c14 <_strtol_l.isra.0+0xe0>
 8009c12:	4240      	negs	r0, r0
 8009c14:	f1b8 0f00 	cmp.w	r8, #0
 8009c18:	d099      	beq.n	8009b4e <_strtol_l.isra.0+0x1a>
 8009c1a:	2a00      	cmp	r2, #0
 8009c1c:	d1f6      	bne.n	8009c0c <_strtol_l.isra.0+0xd8>
 8009c1e:	f8c8 1000 	str.w	r1, [r8]
 8009c22:	e794      	b.n	8009b4e <_strtol_l.isra.0+0x1a>
 8009c24:	0800b289 	.word	0x0800b289

08009c28 <_strtol_r>:
 8009c28:	f7ff bf84 	b.w	8009b34 <_strtol_l.isra.0>

08009c2c <__ssputs_r>:
 8009c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c30:	688e      	ldr	r6, [r1, #8]
 8009c32:	461f      	mov	r7, r3
 8009c34:	42be      	cmp	r6, r7
 8009c36:	680b      	ldr	r3, [r1, #0]
 8009c38:	4682      	mov	sl, r0
 8009c3a:	460c      	mov	r4, r1
 8009c3c:	4690      	mov	r8, r2
 8009c3e:	d82d      	bhi.n	8009c9c <__ssputs_r+0x70>
 8009c40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009c48:	d026      	beq.n	8009c98 <__ssputs_r+0x6c>
 8009c4a:	6965      	ldr	r5, [r4, #20]
 8009c4c:	6909      	ldr	r1, [r1, #16]
 8009c4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c52:	eba3 0901 	sub.w	r9, r3, r1
 8009c56:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c5a:	1c7b      	adds	r3, r7, #1
 8009c5c:	444b      	add	r3, r9
 8009c5e:	106d      	asrs	r5, r5, #1
 8009c60:	429d      	cmp	r5, r3
 8009c62:	bf38      	it	cc
 8009c64:	461d      	movcc	r5, r3
 8009c66:	0553      	lsls	r3, r2, #21
 8009c68:	d527      	bpl.n	8009cba <__ssputs_r+0x8e>
 8009c6a:	4629      	mov	r1, r5
 8009c6c:	f7fe fc24 	bl	80084b8 <_malloc_r>
 8009c70:	4606      	mov	r6, r0
 8009c72:	b360      	cbz	r0, 8009cce <__ssputs_r+0xa2>
 8009c74:	6921      	ldr	r1, [r4, #16]
 8009c76:	464a      	mov	r2, r9
 8009c78:	f7fd fd3b 	bl	80076f2 <memcpy>
 8009c7c:	89a3      	ldrh	r3, [r4, #12]
 8009c7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009c82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c86:	81a3      	strh	r3, [r4, #12]
 8009c88:	6126      	str	r6, [r4, #16]
 8009c8a:	6165      	str	r5, [r4, #20]
 8009c8c:	444e      	add	r6, r9
 8009c8e:	eba5 0509 	sub.w	r5, r5, r9
 8009c92:	6026      	str	r6, [r4, #0]
 8009c94:	60a5      	str	r5, [r4, #8]
 8009c96:	463e      	mov	r6, r7
 8009c98:	42be      	cmp	r6, r7
 8009c9a:	d900      	bls.n	8009c9e <__ssputs_r+0x72>
 8009c9c:	463e      	mov	r6, r7
 8009c9e:	6820      	ldr	r0, [r4, #0]
 8009ca0:	4632      	mov	r2, r6
 8009ca2:	4641      	mov	r1, r8
 8009ca4:	f000 f9c6 	bl	800a034 <memmove>
 8009ca8:	68a3      	ldr	r3, [r4, #8]
 8009caa:	1b9b      	subs	r3, r3, r6
 8009cac:	60a3      	str	r3, [r4, #8]
 8009cae:	6823      	ldr	r3, [r4, #0]
 8009cb0:	4433      	add	r3, r6
 8009cb2:	6023      	str	r3, [r4, #0]
 8009cb4:	2000      	movs	r0, #0
 8009cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cba:	462a      	mov	r2, r5
 8009cbc:	f000 fd69 	bl	800a792 <_realloc_r>
 8009cc0:	4606      	mov	r6, r0
 8009cc2:	2800      	cmp	r0, #0
 8009cc4:	d1e0      	bne.n	8009c88 <__ssputs_r+0x5c>
 8009cc6:	6921      	ldr	r1, [r4, #16]
 8009cc8:	4650      	mov	r0, sl
 8009cca:	f7fe fb81 	bl	80083d0 <_free_r>
 8009cce:	230c      	movs	r3, #12
 8009cd0:	f8ca 3000 	str.w	r3, [sl]
 8009cd4:	89a3      	ldrh	r3, [r4, #12]
 8009cd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cda:	81a3      	strh	r3, [r4, #12]
 8009cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8009ce0:	e7e9      	b.n	8009cb6 <__ssputs_r+0x8a>
	...

08009ce4 <_svfiprintf_r>:
 8009ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ce8:	4698      	mov	r8, r3
 8009cea:	898b      	ldrh	r3, [r1, #12]
 8009cec:	061b      	lsls	r3, r3, #24
 8009cee:	b09d      	sub	sp, #116	@ 0x74
 8009cf0:	4607      	mov	r7, r0
 8009cf2:	460d      	mov	r5, r1
 8009cf4:	4614      	mov	r4, r2
 8009cf6:	d510      	bpl.n	8009d1a <_svfiprintf_r+0x36>
 8009cf8:	690b      	ldr	r3, [r1, #16]
 8009cfa:	b973      	cbnz	r3, 8009d1a <_svfiprintf_r+0x36>
 8009cfc:	2140      	movs	r1, #64	@ 0x40
 8009cfe:	f7fe fbdb 	bl	80084b8 <_malloc_r>
 8009d02:	6028      	str	r0, [r5, #0]
 8009d04:	6128      	str	r0, [r5, #16]
 8009d06:	b930      	cbnz	r0, 8009d16 <_svfiprintf_r+0x32>
 8009d08:	230c      	movs	r3, #12
 8009d0a:	603b      	str	r3, [r7, #0]
 8009d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d10:	b01d      	add	sp, #116	@ 0x74
 8009d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d16:	2340      	movs	r3, #64	@ 0x40
 8009d18:	616b      	str	r3, [r5, #20]
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d1e:	2320      	movs	r3, #32
 8009d20:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d24:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d28:	2330      	movs	r3, #48	@ 0x30
 8009d2a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009ec8 <_svfiprintf_r+0x1e4>
 8009d2e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d32:	f04f 0901 	mov.w	r9, #1
 8009d36:	4623      	mov	r3, r4
 8009d38:	469a      	mov	sl, r3
 8009d3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d3e:	b10a      	cbz	r2, 8009d44 <_svfiprintf_r+0x60>
 8009d40:	2a25      	cmp	r2, #37	@ 0x25
 8009d42:	d1f9      	bne.n	8009d38 <_svfiprintf_r+0x54>
 8009d44:	ebba 0b04 	subs.w	fp, sl, r4
 8009d48:	d00b      	beq.n	8009d62 <_svfiprintf_r+0x7e>
 8009d4a:	465b      	mov	r3, fp
 8009d4c:	4622      	mov	r2, r4
 8009d4e:	4629      	mov	r1, r5
 8009d50:	4638      	mov	r0, r7
 8009d52:	f7ff ff6b 	bl	8009c2c <__ssputs_r>
 8009d56:	3001      	adds	r0, #1
 8009d58:	f000 80a7 	beq.w	8009eaa <_svfiprintf_r+0x1c6>
 8009d5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d5e:	445a      	add	r2, fp
 8009d60:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d62:	f89a 3000 	ldrb.w	r3, [sl]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	f000 809f 	beq.w	8009eaa <_svfiprintf_r+0x1c6>
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d76:	f10a 0a01 	add.w	sl, sl, #1
 8009d7a:	9304      	str	r3, [sp, #16]
 8009d7c:	9307      	str	r3, [sp, #28]
 8009d7e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d82:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d84:	4654      	mov	r4, sl
 8009d86:	2205      	movs	r2, #5
 8009d88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d8c:	484e      	ldr	r0, [pc, #312]	@ (8009ec8 <_svfiprintf_r+0x1e4>)
 8009d8e:	f7f6 fa3f 	bl	8000210 <memchr>
 8009d92:	9a04      	ldr	r2, [sp, #16]
 8009d94:	b9d8      	cbnz	r0, 8009dce <_svfiprintf_r+0xea>
 8009d96:	06d0      	lsls	r0, r2, #27
 8009d98:	bf44      	itt	mi
 8009d9a:	2320      	movmi	r3, #32
 8009d9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009da0:	0711      	lsls	r1, r2, #28
 8009da2:	bf44      	itt	mi
 8009da4:	232b      	movmi	r3, #43	@ 0x2b
 8009da6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009daa:	f89a 3000 	ldrb.w	r3, [sl]
 8009dae:	2b2a      	cmp	r3, #42	@ 0x2a
 8009db0:	d015      	beq.n	8009dde <_svfiprintf_r+0xfa>
 8009db2:	9a07      	ldr	r2, [sp, #28]
 8009db4:	4654      	mov	r4, sl
 8009db6:	2000      	movs	r0, #0
 8009db8:	f04f 0c0a 	mov.w	ip, #10
 8009dbc:	4621      	mov	r1, r4
 8009dbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009dc2:	3b30      	subs	r3, #48	@ 0x30
 8009dc4:	2b09      	cmp	r3, #9
 8009dc6:	d94b      	bls.n	8009e60 <_svfiprintf_r+0x17c>
 8009dc8:	b1b0      	cbz	r0, 8009df8 <_svfiprintf_r+0x114>
 8009dca:	9207      	str	r2, [sp, #28]
 8009dcc:	e014      	b.n	8009df8 <_svfiprintf_r+0x114>
 8009dce:	eba0 0308 	sub.w	r3, r0, r8
 8009dd2:	fa09 f303 	lsl.w	r3, r9, r3
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	9304      	str	r3, [sp, #16]
 8009dda:	46a2      	mov	sl, r4
 8009ddc:	e7d2      	b.n	8009d84 <_svfiprintf_r+0xa0>
 8009dde:	9b03      	ldr	r3, [sp, #12]
 8009de0:	1d19      	adds	r1, r3, #4
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	9103      	str	r1, [sp, #12]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	bfbb      	ittet	lt
 8009dea:	425b      	neglt	r3, r3
 8009dec:	f042 0202 	orrlt.w	r2, r2, #2
 8009df0:	9307      	strge	r3, [sp, #28]
 8009df2:	9307      	strlt	r3, [sp, #28]
 8009df4:	bfb8      	it	lt
 8009df6:	9204      	strlt	r2, [sp, #16]
 8009df8:	7823      	ldrb	r3, [r4, #0]
 8009dfa:	2b2e      	cmp	r3, #46	@ 0x2e
 8009dfc:	d10a      	bne.n	8009e14 <_svfiprintf_r+0x130>
 8009dfe:	7863      	ldrb	r3, [r4, #1]
 8009e00:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e02:	d132      	bne.n	8009e6a <_svfiprintf_r+0x186>
 8009e04:	9b03      	ldr	r3, [sp, #12]
 8009e06:	1d1a      	adds	r2, r3, #4
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	9203      	str	r2, [sp, #12]
 8009e0c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e10:	3402      	adds	r4, #2
 8009e12:	9305      	str	r3, [sp, #20]
 8009e14:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009ed8 <_svfiprintf_r+0x1f4>
 8009e18:	7821      	ldrb	r1, [r4, #0]
 8009e1a:	2203      	movs	r2, #3
 8009e1c:	4650      	mov	r0, sl
 8009e1e:	f7f6 f9f7 	bl	8000210 <memchr>
 8009e22:	b138      	cbz	r0, 8009e34 <_svfiprintf_r+0x150>
 8009e24:	9b04      	ldr	r3, [sp, #16]
 8009e26:	eba0 000a 	sub.w	r0, r0, sl
 8009e2a:	2240      	movs	r2, #64	@ 0x40
 8009e2c:	4082      	lsls	r2, r0
 8009e2e:	4313      	orrs	r3, r2
 8009e30:	3401      	adds	r4, #1
 8009e32:	9304      	str	r3, [sp, #16]
 8009e34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e38:	4824      	ldr	r0, [pc, #144]	@ (8009ecc <_svfiprintf_r+0x1e8>)
 8009e3a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e3e:	2206      	movs	r2, #6
 8009e40:	f7f6 f9e6 	bl	8000210 <memchr>
 8009e44:	2800      	cmp	r0, #0
 8009e46:	d036      	beq.n	8009eb6 <_svfiprintf_r+0x1d2>
 8009e48:	4b21      	ldr	r3, [pc, #132]	@ (8009ed0 <_svfiprintf_r+0x1ec>)
 8009e4a:	bb1b      	cbnz	r3, 8009e94 <_svfiprintf_r+0x1b0>
 8009e4c:	9b03      	ldr	r3, [sp, #12]
 8009e4e:	3307      	adds	r3, #7
 8009e50:	f023 0307 	bic.w	r3, r3, #7
 8009e54:	3308      	adds	r3, #8
 8009e56:	9303      	str	r3, [sp, #12]
 8009e58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e5a:	4433      	add	r3, r6
 8009e5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e5e:	e76a      	b.n	8009d36 <_svfiprintf_r+0x52>
 8009e60:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e64:	460c      	mov	r4, r1
 8009e66:	2001      	movs	r0, #1
 8009e68:	e7a8      	b.n	8009dbc <_svfiprintf_r+0xd8>
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	3401      	adds	r4, #1
 8009e6e:	9305      	str	r3, [sp, #20]
 8009e70:	4619      	mov	r1, r3
 8009e72:	f04f 0c0a 	mov.w	ip, #10
 8009e76:	4620      	mov	r0, r4
 8009e78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e7c:	3a30      	subs	r2, #48	@ 0x30
 8009e7e:	2a09      	cmp	r2, #9
 8009e80:	d903      	bls.n	8009e8a <_svfiprintf_r+0x1a6>
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d0c6      	beq.n	8009e14 <_svfiprintf_r+0x130>
 8009e86:	9105      	str	r1, [sp, #20]
 8009e88:	e7c4      	b.n	8009e14 <_svfiprintf_r+0x130>
 8009e8a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e8e:	4604      	mov	r4, r0
 8009e90:	2301      	movs	r3, #1
 8009e92:	e7f0      	b.n	8009e76 <_svfiprintf_r+0x192>
 8009e94:	ab03      	add	r3, sp, #12
 8009e96:	9300      	str	r3, [sp, #0]
 8009e98:	462a      	mov	r2, r5
 8009e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8009ed4 <_svfiprintf_r+0x1f0>)
 8009e9c:	a904      	add	r1, sp, #16
 8009e9e:	4638      	mov	r0, r7
 8009ea0:	f7fc fc74 	bl	800678c <_printf_float>
 8009ea4:	1c42      	adds	r2, r0, #1
 8009ea6:	4606      	mov	r6, r0
 8009ea8:	d1d6      	bne.n	8009e58 <_svfiprintf_r+0x174>
 8009eaa:	89ab      	ldrh	r3, [r5, #12]
 8009eac:	065b      	lsls	r3, r3, #25
 8009eae:	f53f af2d 	bmi.w	8009d0c <_svfiprintf_r+0x28>
 8009eb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009eb4:	e72c      	b.n	8009d10 <_svfiprintf_r+0x2c>
 8009eb6:	ab03      	add	r3, sp, #12
 8009eb8:	9300      	str	r3, [sp, #0]
 8009eba:	462a      	mov	r2, r5
 8009ebc:	4b05      	ldr	r3, [pc, #20]	@ (8009ed4 <_svfiprintf_r+0x1f0>)
 8009ebe:	a904      	add	r1, sp, #16
 8009ec0:	4638      	mov	r0, r7
 8009ec2:	f7fc fefb 	bl	8006cbc <_printf_i>
 8009ec6:	e7ed      	b.n	8009ea4 <_svfiprintf_r+0x1c0>
 8009ec8:	0800b085 	.word	0x0800b085
 8009ecc:	0800b08f 	.word	0x0800b08f
 8009ed0:	0800678d 	.word	0x0800678d
 8009ed4:	08009c2d 	.word	0x08009c2d
 8009ed8:	0800b08b 	.word	0x0800b08b

08009edc <__sflush_r>:
 8009edc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ee4:	0716      	lsls	r6, r2, #28
 8009ee6:	4605      	mov	r5, r0
 8009ee8:	460c      	mov	r4, r1
 8009eea:	d454      	bmi.n	8009f96 <__sflush_r+0xba>
 8009eec:	684b      	ldr	r3, [r1, #4]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	dc02      	bgt.n	8009ef8 <__sflush_r+0x1c>
 8009ef2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	dd48      	ble.n	8009f8a <__sflush_r+0xae>
 8009ef8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009efa:	2e00      	cmp	r6, #0
 8009efc:	d045      	beq.n	8009f8a <__sflush_r+0xae>
 8009efe:	2300      	movs	r3, #0
 8009f00:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009f04:	682f      	ldr	r7, [r5, #0]
 8009f06:	6a21      	ldr	r1, [r4, #32]
 8009f08:	602b      	str	r3, [r5, #0]
 8009f0a:	d030      	beq.n	8009f6e <__sflush_r+0x92>
 8009f0c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009f0e:	89a3      	ldrh	r3, [r4, #12]
 8009f10:	0759      	lsls	r1, r3, #29
 8009f12:	d505      	bpl.n	8009f20 <__sflush_r+0x44>
 8009f14:	6863      	ldr	r3, [r4, #4]
 8009f16:	1ad2      	subs	r2, r2, r3
 8009f18:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009f1a:	b10b      	cbz	r3, 8009f20 <__sflush_r+0x44>
 8009f1c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009f1e:	1ad2      	subs	r2, r2, r3
 8009f20:	2300      	movs	r3, #0
 8009f22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f24:	6a21      	ldr	r1, [r4, #32]
 8009f26:	4628      	mov	r0, r5
 8009f28:	47b0      	blx	r6
 8009f2a:	1c43      	adds	r3, r0, #1
 8009f2c:	89a3      	ldrh	r3, [r4, #12]
 8009f2e:	d106      	bne.n	8009f3e <__sflush_r+0x62>
 8009f30:	6829      	ldr	r1, [r5, #0]
 8009f32:	291d      	cmp	r1, #29
 8009f34:	d82b      	bhi.n	8009f8e <__sflush_r+0xb2>
 8009f36:	4a2a      	ldr	r2, [pc, #168]	@ (8009fe0 <__sflush_r+0x104>)
 8009f38:	40ca      	lsrs	r2, r1
 8009f3a:	07d6      	lsls	r6, r2, #31
 8009f3c:	d527      	bpl.n	8009f8e <__sflush_r+0xb2>
 8009f3e:	2200      	movs	r2, #0
 8009f40:	6062      	str	r2, [r4, #4]
 8009f42:	04d9      	lsls	r1, r3, #19
 8009f44:	6922      	ldr	r2, [r4, #16]
 8009f46:	6022      	str	r2, [r4, #0]
 8009f48:	d504      	bpl.n	8009f54 <__sflush_r+0x78>
 8009f4a:	1c42      	adds	r2, r0, #1
 8009f4c:	d101      	bne.n	8009f52 <__sflush_r+0x76>
 8009f4e:	682b      	ldr	r3, [r5, #0]
 8009f50:	b903      	cbnz	r3, 8009f54 <__sflush_r+0x78>
 8009f52:	6560      	str	r0, [r4, #84]	@ 0x54
 8009f54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f56:	602f      	str	r7, [r5, #0]
 8009f58:	b1b9      	cbz	r1, 8009f8a <__sflush_r+0xae>
 8009f5a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f5e:	4299      	cmp	r1, r3
 8009f60:	d002      	beq.n	8009f68 <__sflush_r+0x8c>
 8009f62:	4628      	mov	r0, r5
 8009f64:	f7fe fa34 	bl	80083d0 <_free_r>
 8009f68:	2300      	movs	r3, #0
 8009f6a:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f6c:	e00d      	b.n	8009f8a <__sflush_r+0xae>
 8009f6e:	2301      	movs	r3, #1
 8009f70:	4628      	mov	r0, r5
 8009f72:	47b0      	blx	r6
 8009f74:	4602      	mov	r2, r0
 8009f76:	1c50      	adds	r0, r2, #1
 8009f78:	d1c9      	bne.n	8009f0e <__sflush_r+0x32>
 8009f7a:	682b      	ldr	r3, [r5, #0]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d0c6      	beq.n	8009f0e <__sflush_r+0x32>
 8009f80:	2b1d      	cmp	r3, #29
 8009f82:	d001      	beq.n	8009f88 <__sflush_r+0xac>
 8009f84:	2b16      	cmp	r3, #22
 8009f86:	d11e      	bne.n	8009fc6 <__sflush_r+0xea>
 8009f88:	602f      	str	r7, [r5, #0]
 8009f8a:	2000      	movs	r0, #0
 8009f8c:	e022      	b.n	8009fd4 <__sflush_r+0xf8>
 8009f8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f92:	b21b      	sxth	r3, r3
 8009f94:	e01b      	b.n	8009fce <__sflush_r+0xf2>
 8009f96:	690f      	ldr	r7, [r1, #16]
 8009f98:	2f00      	cmp	r7, #0
 8009f9a:	d0f6      	beq.n	8009f8a <__sflush_r+0xae>
 8009f9c:	0793      	lsls	r3, r2, #30
 8009f9e:	680e      	ldr	r6, [r1, #0]
 8009fa0:	bf08      	it	eq
 8009fa2:	694b      	ldreq	r3, [r1, #20]
 8009fa4:	600f      	str	r7, [r1, #0]
 8009fa6:	bf18      	it	ne
 8009fa8:	2300      	movne	r3, #0
 8009faa:	eba6 0807 	sub.w	r8, r6, r7
 8009fae:	608b      	str	r3, [r1, #8]
 8009fb0:	f1b8 0f00 	cmp.w	r8, #0
 8009fb4:	dde9      	ble.n	8009f8a <__sflush_r+0xae>
 8009fb6:	6a21      	ldr	r1, [r4, #32]
 8009fb8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009fba:	4643      	mov	r3, r8
 8009fbc:	463a      	mov	r2, r7
 8009fbe:	4628      	mov	r0, r5
 8009fc0:	47b0      	blx	r6
 8009fc2:	2800      	cmp	r0, #0
 8009fc4:	dc08      	bgt.n	8009fd8 <__sflush_r+0xfc>
 8009fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fce:	81a3      	strh	r3, [r4, #12]
 8009fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fd8:	4407      	add	r7, r0
 8009fda:	eba8 0800 	sub.w	r8, r8, r0
 8009fde:	e7e7      	b.n	8009fb0 <__sflush_r+0xd4>
 8009fe0:	20400001 	.word	0x20400001

08009fe4 <_fflush_r>:
 8009fe4:	b538      	push	{r3, r4, r5, lr}
 8009fe6:	690b      	ldr	r3, [r1, #16]
 8009fe8:	4605      	mov	r5, r0
 8009fea:	460c      	mov	r4, r1
 8009fec:	b913      	cbnz	r3, 8009ff4 <_fflush_r+0x10>
 8009fee:	2500      	movs	r5, #0
 8009ff0:	4628      	mov	r0, r5
 8009ff2:	bd38      	pop	{r3, r4, r5, pc}
 8009ff4:	b118      	cbz	r0, 8009ffe <_fflush_r+0x1a>
 8009ff6:	6a03      	ldr	r3, [r0, #32]
 8009ff8:	b90b      	cbnz	r3, 8009ffe <_fflush_r+0x1a>
 8009ffa:	f7fd fa17 	bl	800742c <__sinit>
 8009ffe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d0f3      	beq.n	8009fee <_fflush_r+0xa>
 800a006:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a008:	07d0      	lsls	r0, r2, #31
 800a00a:	d404      	bmi.n	800a016 <_fflush_r+0x32>
 800a00c:	0599      	lsls	r1, r3, #22
 800a00e:	d402      	bmi.n	800a016 <_fflush_r+0x32>
 800a010:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a012:	f7fd fb6c 	bl	80076ee <__retarget_lock_acquire_recursive>
 800a016:	4628      	mov	r0, r5
 800a018:	4621      	mov	r1, r4
 800a01a:	f7ff ff5f 	bl	8009edc <__sflush_r>
 800a01e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a020:	07da      	lsls	r2, r3, #31
 800a022:	4605      	mov	r5, r0
 800a024:	d4e4      	bmi.n	8009ff0 <_fflush_r+0xc>
 800a026:	89a3      	ldrh	r3, [r4, #12]
 800a028:	059b      	lsls	r3, r3, #22
 800a02a:	d4e1      	bmi.n	8009ff0 <_fflush_r+0xc>
 800a02c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a02e:	f7fd fb5f 	bl	80076f0 <__retarget_lock_release_recursive>
 800a032:	e7dd      	b.n	8009ff0 <_fflush_r+0xc>

0800a034 <memmove>:
 800a034:	4288      	cmp	r0, r1
 800a036:	b510      	push	{r4, lr}
 800a038:	eb01 0402 	add.w	r4, r1, r2
 800a03c:	d902      	bls.n	800a044 <memmove+0x10>
 800a03e:	4284      	cmp	r4, r0
 800a040:	4623      	mov	r3, r4
 800a042:	d807      	bhi.n	800a054 <memmove+0x20>
 800a044:	1e43      	subs	r3, r0, #1
 800a046:	42a1      	cmp	r1, r4
 800a048:	d008      	beq.n	800a05c <memmove+0x28>
 800a04a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a04e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a052:	e7f8      	b.n	800a046 <memmove+0x12>
 800a054:	4402      	add	r2, r0
 800a056:	4601      	mov	r1, r0
 800a058:	428a      	cmp	r2, r1
 800a05a:	d100      	bne.n	800a05e <memmove+0x2a>
 800a05c:	bd10      	pop	{r4, pc}
 800a05e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a062:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a066:	e7f7      	b.n	800a058 <memmove+0x24>

0800a068 <_sbrk_r>:
 800a068:	b538      	push	{r3, r4, r5, lr}
 800a06a:	4d06      	ldr	r5, [pc, #24]	@ (800a084 <_sbrk_r+0x1c>)
 800a06c:	2300      	movs	r3, #0
 800a06e:	4604      	mov	r4, r0
 800a070:	4608      	mov	r0, r1
 800a072:	602b      	str	r3, [r5, #0]
 800a074:	f7f8 fa36 	bl	80024e4 <_sbrk>
 800a078:	1c43      	adds	r3, r0, #1
 800a07a:	d102      	bne.n	800a082 <_sbrk_r+0x1a>
 800a07c:	682b      	ldr	r3, [r5, #0]
 800a07e:	b103      	cbz	r3, 800a082 <_sbrk_r+0x1a>
 800a080:	6023      	str	r3, [r4, #0]
 800a082:	bd38      	pop	{r3, r4, r5, pc}
 800a084:	2000efec 	.word	0x2000efec

0800a088 <nan>:
 800a088:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a090 <nan+0x8>
 800a08c:	4770      	bx	lr
 800a08e:	bf00      	nop
 800a090:	00000000 	.word	0x00000000
 800a094:	7ff80000 	.word	0x7ff80000

0800a098 <__assert_func>:
 800a098:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a09a:	4614      	mov	r4, r2
 800a09c:	461a      	mov	r2, r3
 800a09e:	4b09      	ldr	r3, [pc, #36]	@ (800a0c4 <__assert_func+0x2c>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	4605      	mov	r5, r0
 800a0a4:	68d8      	ldr	r0, [r3, #12]
 800a0a6:	b14c      	cbz	r4, 800a0bc <__assert_func+0x24>
 800a0a8:	4b07      	ldr	r3, [pc, #28]	@ (800a0c8 <__assert_func+0x30>)
 800a0aa:	9100      	str	r1, [sp, #0]
 800a0ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a0b0:	4906      	ldr	r1, [pc, #24]	@ (800a0cc <__assert_func+0x34>)
 800a0b2:	462b      	mov	r3, r5
 800a0b4:	f000 fba8 	bl	800a808 <fiprintf>
 800a0b8:	f000 fbb8 	bl	800a82c <abort>
 800a0bc:	4b04      	ldr	r3, [pc, #16]	@ (800a0d0 <__assert_func+0x38>)
 800a0be:	461c      	mov	r4, r3
 800a0c0:	e7f3      	b.n	800a0aa <__assert_func+0x12>
 800a0c2:	bf00      	nop
 800a0c4:	20000018 	.word	0x20000018
 800a0c8:	0800b09e 	.word	0x0800b09e
 800a0cc:	0800b0ab 	.word	0x0800b0ab
 800a0d0:	0800b0d9 	.word	0x0800b0d9

0800a0d4 <_calloc_r>:
 800a0d4:	b570      	push	{r4, r5, r6, lr}
 800a0d6:	fba1 5402 	umull	r5, r4, r1, r2
 800a0da:	b934      	cbnz	r4, 800a0ea <_calloc_r+0x16>
 800a0dc:	4629      	mov	r1, r5
 800a0de:	f7fe f9eb 	bl	80084b8 <_malloc_r>
 800a0e2:	4606      	mov	r6, r0
 800a0e4:	b928      	cbnz	r0, 800a0f2 <_calloc_r+0x1e>
 800a0e6:	4630      	mov	r0, r6
 800a0e8:	bd70      	pop	{r4, r5, r6, pc}
 800a0ea:	220c      	movs	r2, #12
 800a0ec:	6002      	str	r2, [r0, #0]
 800a0ee:	2600      	movs	r6, #0
 800a0f0:	e7f9      	b.n	800a0e6 <_calloc_r+0x12>
 800a0f2:	462a      	mov	r2, r5
 800a0f4:	4621      	mov	r1, r4
 800a0f6:	f7fd fa6a 	bl	80075ce <memset>
 800a0fa:	e7f4      	b.n	800a0e6 <_calloc_r+0x12>

0800a0fc <rshift>:
 800a0fc:	6903      	ldr	r3, [r0, #16]
 800a0fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a102:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a106:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a10a:	f100 0414 	add.w	r4, r0, #20
 800a10e:	dd45      	ble.n	800a19c <rshift+0xa0>
 800a110:	f011 011f 	ands.w	r1, r1, #31
 800a114:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a118:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a11c:	d10c      	bne.n	800a138 <rshift+0x3c>
 800a11e:	f100 0710 	add.w	r7, r0, #16
 800a122:	4629      	mov	r1, r5
 800a124:	42b1      	cmp	r1, r6
 800a126:	d334      	bcc.n	800a192 <rshift+0x96>
 800a128:	1a9b      	subs	r3, r3, r2
 800a12a:	009b      	lsls	r3, r3, #2
 800a12c:	1eea      	subs	r2, r5, #3
 800a12e:	4296      	cmp	r6, r2
 800a130:	bf38      	it	cc
 800a132:	2300      	movcc	r3, #0
 800a134:	4423      	add	r3, r4
 800a136:	e015      	b.n	800a164 <rshift+0x68>
 800a138:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a13c:	f1c1 0820 	rsb	r8, r1, #32
 800a140:	40cf      	lsrs	r7, r1
 800a142:	f105 0e04 	add.w	lr, r5, #4
 800a146:	46a1      	mov	r9, r4
 800a148:	4576      	cmp	r6, lr
 800a14a:	46f4      	mov	ip, lr
 800a14c:	d815      	bhi.n	800a17a <rshift+0x7e>
 800a14e:	1a9a      	subs	r2, r3, r2
 800a150:	0092      	lsls	r2, r2, #2
 800a152:	3a04      	subs	r2, #4
 800a154:	3501      	adds	r5, #1
 800a156:	42ae      	cmp	r6, r5
 800a158:	bf38      	it	cc
 800a15a:	2200      	movcc	r2, #0
 800a15c:	18a3      	adds	r3, r4, r2
 800a15e:	50a7      	str	r7, [r4, r2]
 800a160:	b107      	cbz	r7, 800a164 <rshift+0x68>
 800a162:	3304      	adds	r3, #4
 800a164:	1b1a      	subs	r2, r3, r4
 800a166:	42a3      	cmp	r3, r4
 800a168:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a16c:	bf08      	it	eq
 800a16e:	2300      	moveq	r3, #0
 800a170:	6102      	str	r2, [r0, #16]
 800a172:	bf08      	it	eq
 800a174:	6143      	streq	r3, [r0, #20]
 800a176:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a17a:	f8dc c000 	ldr.w	ip, [ip]
 800a17e:	fa0c fc08 	lsl.w	ip, ip, r8
 800a182:	ea4c 0707 	orr.w	r7, ip, r7
 800a186:	f849 7b04 	str.w	r7, [r9], #4
 800a18a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a18e:	40cf      	lsrs	r7, r1
 800a190:	e7da      	b.n	800a148 <rshift+0x4c>
 800a192:	f851 cb04 	ldr.w	ip, [r1], #4
 800a196:	f847 cf04 	str.w	ip, [r7, #4]!
 800a19a:	e7c3      	b.n	800a124 <rshift+0x28>
 800a19c:	4623      	mov	r3, r4
 800a19e:	e7e1      	b.n	800a164 <rshift+0x68>

0800a1a0 <__hexdig_fun>:
 800a1a0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a1a4:	2b09      	cmp	r3, #9
 800a1a6:	d802      	bhi.n	800a1ae <__hexdig_fun+0xe>
 800a1a8:	3820      	subs	r0, #32
 800a1aa:	b2c0      	uxtb	r0, r0
 800a1ac:	4770      	bx	lr
 800a1ae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a1b2:	2b05      	cmp	r3, #5
 800a1b4:	d801      	bhi.n	800a1ba <__hexdig_fun+0x1a>
 800a1b6:	3847      	subs	r0, #71	@ 0x47
 800a1b8:	e7f7      	b.n	800a1aa <__hexdig_fun+0xa>
 800a1ba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a1be:	2b05      	cmp	r3, #5
 800a1c0:	d801      	bhi.n	800a1c6 <__hexdig_fun+0x26>
 800a1c2:	3827      	subs	r0, #39	@ 0x27
 800a1c4:	e7f1      	b.n	800a1aa <__hexdig_fun+0xa>
 800a1c6:	2000      	movs	r0, #0
 800a1c8:	4770      	bx	lr
	...

0800a1cc <__gethex>:
 800a1cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1d0:	b085      	sub	sp, #20
 800a1d2:	468a      	mov	sl, r1
 800a1d4:	9302      	str	r3, [sp, #8]
 800a1d6:	680b      	ldr	r3, [r1, #0]
 800a1d8:	9001      	str	r0, [sp, #4]
 800a1da:	4690      	mov	r8, r2
 800a1dc:	1c9c      	adds	r4, r3, #2
 800a1de:	46a1      	mov	r9, r4
 800a1e0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a1e4:	2830      	cmp	r0, #48	@ 0x30
 800a1e6:	d0fa      	beq.n	800a1de <__gethex+0x12>
 800a1e8:	eba9 0303 	sub.w	r3, r9, r3
 800a1ec:	f1a3 0b02 	sub.w	fp, r3, #2
 800a1f0:	f7ff ffd6 	bl	800a1a0 <__hexdig_fun>
 800a1f4:	4605      	mov	r5, r0
 800a1f6:	2800      	cmp	r0, #0
 800a1f8:	d168      	bne.n	800a2cc <__gethex+0x100>
 800a1fa:	49a0      	ldr	r1, [pc, #640]	@ (800a47c <__gethex+0x2b0>)
 800a1fc:	2201      	movs	r2, #1
 800a1fe:	4648      	mov	r0, r9
 800a200:	f7fd f9ed 	bl	80075de <strncmp>
 800a204:	4607      	mov	r7, r0
 800a206:	2800      	cmp	r0, #0
 800a208:	d167      	bne.n	800a2da <__gethex+0x10e>
 800a20a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a20e:	4626      	mov	r6, r4
 800a210:	f7ff ffc6 	bl	800a1a0 <__hexdig_fun>
 800a214:	2800      	cmp	r0, #0
 800a216:	d062      	beq.n	800a2de <__gethex+0x112>
 800a218:	4623      	mov	r3, r4
 800a21a:	7818      	ldrb	r0, [r3, #0]
 800a21c:	2830      	cmp	r0, #48	@ 0x30
 800a21e:	4699      	mov	r9, r3
 800a220:	f103 0301 	add.w	r3, r3, #1
 800a224:	d0f9      	beq.n	800a21a <__gethex+0x4e>
 800a226:	f7ff ffbb 	bl	800a1a0 <__hexdig_fun>
 800a22a:	fab0 f580 	clz	r5, r0
 800a22e:	096d      	lsrs	r5, r5, #5
 800a230:	f04f 0b01 	mov.w	fp, #1
 800a234:	464a      	mov	r2, r9
 800a236:	4616      	mov	r6, r2
 800a238:	3201      	adds	r2, #1
 800a23a:	7830      	ldrb	r0, [r6, #0]
 800a23c:	f7ff ffb0 	bl	800a1a0 <__hexdig_fun>
 800a240:	2800      	cmp	r0, #0
 800a242:	d1f8      	bne.n	800a236 <__gethex+0x6a>
 800a244:	498d      	ldr	r1, [pc, #564]	@ (800a47c <__gethex+0x2b0>)
 800a246:	2201      	movs	r2, #1
 800a248:	4630      	mov	r0, r6
 800a24a:	f7fd f9c8 	bl	80075de <strncmp>
 800a24e:	2800      	cmp	r0, #0
 800a250:	d13f      	bne.n	800a2d2 <__gethex+0x106>
 800a252:	b944      	cbnz	r4, 800a266 <__gethex+0x9a>
 800a254:	1c74      	adds	r4, r6, #1
 800a256:	4622      	mov	r2, r4
 800a258:	4616      	mov	r6, r2
 800a25a:	3201      	adds	r2, #1
 800a25c:	7830      	ldrb	r0, [r6, #0]
 800a25e:	f7ff ff9f 	bl	800a1a0 <__hexdig_fun>
 800a262:	2800      	cmp	r0, #0
 800a264:	d1f8      	bne.n	800a258 <__gethex+0x8c>
 800a266:	1ba4      	subs	r4, r4, r6
 800a268:	00a7      	lsls	r7, r4, #2
 800a26a:	7833      	ldrb	r3, [r6, #0]
 800a26c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a270:	2b50      	cmp	r3, #80	@ 0x50
 800a272:	d13e      	bne.n	800a2f2 <__gethex+0x126>
 800a274:	7873      	ldrb	r3, [r6, #1]
 800a276:	2b2b      	cmp	r3, #43	@ 0x2b
 800a278:	d033      	beq.n	800a2e2 <__gethex+0x116>
 800a27a:	2b2d      	cmp	r3, #45	@ 0x2d
 800a27c:	d034      	beq.n	800a2e8 <__gethex+0x11c>
 800a27e:	1c71      	adds	r1, r6, #1
 800a280:	2400      	movs	r4, #0
 800a282:	7808      	ldrb	r0, [r1, #0]
 800a284:	f7ff ff8c 	bl	800a1a0 <__hexdig_fun>
 800a288:	1e43      	subs	r3, r0, #1
 800a28a:	b2db      	uxtb	r3, r3
 800a28c:	2b18      	cmp	r3, #24
 800a28e:	d830      	bhi.n	800a2f2 <__gethex+0x126>
 800a290:	f1a0 0210 	sub.w	r2, r0, #16
 800a294:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a298:	f7ff ff82 	bl	800a1a0 <__hexdig_fun>
 800a29c:	f100 3cff 	add.w	ip, r0, #4294967295
 800a2a0:	fa5f fc8c 	uxtb.w	ip, ip
 800a2a4:	f1bc 0f18 	cmp.w	ip, #24
 800a2a8:	f04f 030a 	mov.w	r3, #10
 800a2ac:	d91e      	bls.n	800a2ec <__gethex+0x120>
 800a2ae:	b104      	cbz	r4, 800a2b2 <__gethex+0xe6>
 800a2b0:	4252      	negs	r2, r2
 800a2b2:	4417      	add	r7, r2
 800a2b4:	f8ca 1000 	str.w	r1, [sl]
 800a2b8:	b1ed      	cbz	r5, 800a2f6 <__gethex+0x12a>
 800a2ba:	f1bb 0f00 	cmp.w	fp, #0
 800a2be:	bf0c      	ite	eq
 800a2c0:	2506      	moveq	r5, #6
 800a2c2:	2500      	movne	r5, #0
 800a2c4:	4628      	mov	r0, r5
 800a2c6:	b005      	add	sp, #20
 800a2c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2cc:	2500      	movs	r5, #0
 800a2ce:	462c      	mov	r4, r5
 800a2d0:	e7b0      	b.n	800a234 <__gethex+0x68>
 800a2d2:	2c00      	cmp	r4, #0
 800a2d4:	d1c7      	bne.n	800a266 <__gethex+0x9a>
 800a2d6:	4627      	mov	r7, r4
 800a2d8:	e7c7      	b.n	800a26a <__gethex+0x9e>
 800a2da:	464e      	mov	r6, r9
 800a2dc:	462f      	mov	r7, r5
 800a2de:	2501      	movs	r5, #1
 800a2e0:	e7c3      	b.n	800a26a <__gethex+0x9e>
 800a2e2:	2400      	movs	r4, #0
 800a2e4:	1cb1      	adds	r1, r6, #2
 800a2e6:	e7cc      	b.n	800a282 <__gethex+0xb6>
 800a2e8:	2401      	movs	r4, #1
 800a2ea:	e7fb      	b.n	800a2e4 <__gethex+0x118>
 800a2ec:	fb03 0002 	mla	r0, r3, r2, r0
 800a2f0:	e7ce      	b.n	800a290 <__gethex+0xc4>
 800a2f2:	4631      	mov	r1, r6
 800a2f4:	e7de      	b.n	800a2b4 <__gethex+0xe8>
 800a2f6:	eba6 0309 	sub.w	r3, r6, r9
 800a2fa:	3b01      	subs	r3, #1
 800a2fc:	4629      	mov	r1, r5
 800a2fe:	2b07      	cmp	r3, #7
 800a300:	dc0a      	bgt.n	800a318 <__gethex+0x14c>
 800a302:	9801      	ldr	r0, [sp, #4]
 800a304:	f7fe f964 	bl	80085d0 <_Balloc>
 800a308:	4604      	mov	r4, r0
 800a30a:	b940      	cbnz	r0, 800a31e <__gethex+0x152>
 800a30c:	4b5c      	ldr	r3, [pc, #368]	@ (800a480 <__gethex+0x2b4>)
 800a30e:	4602      	mov	r2, r0
 800a310:	21e4      	movs	r1, #228	@ 0xe4
 800a312:	485c      	ldr	r0, [pc, #368]	@ (800a484 <__gethex+0x2b8>)
 800a314:	f7ff fec0 	bl	800a098 <__assert_func>
 800a318:	3101      	adds	r1, #1
 800a31a:	105b      	asrs	r3, r3, #1
 800a31c:	e7ef      	b.n	800a2fe <__gethex+0x132>
 800a31e:	f100 0a14 	add.w	sl, r0, #20
 800a322:	2300      	movs	r3, #0
 800a324:	4655      	mov	r5, sl
 800a326:	469b      	mov	fp, r3
 800a328:	45b1      	cmp	r9, r6
 800a32a:	d337      	bcc.n	800a39c <__gethex+0x1d0>
 800a32c:	f845 bb04 	str.w	fp, [r5], #4
 800a330:	eba5 050a 	sub.w	r5, r5, sl
 800a334:	10ad      	asrs	r5, r5, #2
 800a336:	6125      	str	r5, [r4, #16]
 800a338:	4658      	mov	r0, fp
 800a33a:	f7fe fa3b 	bl	80087b4 <__hi0bits>
 800a33e:	016d      	lsls	r5, r5, #5
 800a340:	f8d8 6000 	ldr.w	r6, [r8]
 800a344:	1a2d      	subs	r5, r5, r0
 800a346:	42b5      	cmp	r5, r6
 800a348:	dd54      	ble.n	800a3f4 <__gethex+0x228>
 800a34a:	1bad      	subs	r5, r5, r6
 800a34c:	4629      	mov	r1, r5
 800a34e:	4620      	mov	r0, r4
 800a350:	f7fe fdc7 	bl	8008ee2 <__any_on>
 800a354:	4681      	mov	r9, r0
 800a356:	b178      	cbz	r0, 800a378 <__gethex+0x1ac>
 800a358:	1e6b      	subs	r3, r5, #1
 800a35a:	1159      	asrs	r1, r3, #5
 800a35c:	f003 021f 	and.w	r2, r3, #31
 800a360:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a364:	f04f 0901 	mov.w	r9, #1
 800a368:	fa09 f202 	lsl.w	r2, r9, r2
 800a36c:	420a      	tst	r2, r1
 800a36e:	d003      	beq.n	800a378 <__gethex+0x1ac>
 800a370:	454b      	cmp	r3, r9
 800a372:	dc36      	bgt.n	800a3e2 <__gethex+0x216>
 800a374:	f04f 0902 	mov.w	r9, #2
 800a378:	4629      	mov	r1, r5
 800a37a:	4620      	mov	r0, r4
 800a37c:	f7ff febe 	bl	800a0fc <rshift>
 800a380:	442f      	add	r7, r5
 800a382:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a386:	42bb      	cmp	r3, r7
 800a388:	da42      	bge.n	800a410 <__gethex+0x244>
 800a38a:	9801      	ldr	r0, [sp, #4]
 800a38c:	4621      	mov	r1, r4
 800a38e:	f7fe f95f 	bl	8008650 <_Bfree>
 800a392:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a394:	2300      	movs	r3, #0
 800a396:	6013      	str	r3, [r2, #0]
 800a398:	25a3      	movs	r5, #163	@ 0xa3
 800a39a:	e793      	b.n	800a2c4 <__gethex+0xf8>
 800a39c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a3a0:	2a2e      	cmp	r2, #46	@ 0x2e
 800a3a2:	d012      	beq.n	800a3ca <__gethex+0x1fe>
 800a3a4:	2b20      	cmp	r3, #32
 800a3a6:	d104      	bne.n	800a3b2 <__gethex+0x1e6>
 800a3a8:	f845 bb04 	str.w	fp, [r5], #4
 800a3ac:	f04f 0b00 	mov.w	fp, #0
 800a3b0:	465b      	mov	r3, fp
 800a3b2:	7830      	ldrb	r0, [r6, #0]
 800a3b4:	9303      	str	r3, [sp, #12]
 800a3b6:	f7ff fef3 	bl	800a1a0 <__hexdig_fun>
 800a3ba:	9b03      	ldr	r3, [sp, #12]
 800a3bc:	f000 000f 	and.w	r0, r0, #15
 800a3c0:	4098      	lsls	r0, r3
 800a3c2:	ea4b 0b00 	orr.w	fp, fp, r0
 800a3c6:	3304      	adds	r3, #4
 800a3c8:	e7ae      	b.n	800a328 <__gethex+0x15c>
 800a3ca:	45b1      	cmp	r9, r6
 800a3cc:	d8ea      	bhi.n	800a3a4 <__gethex+0x1d8>
 800a3ce:	492b      	ldr	r1, [pc, #172]	@ (800a47c <__gethex+0x2b0>)
 800a3d0:	9303      	str	r3, [sp, #12]
 800a3d2:	2201      	movs	r2, #1
 800a3d4:	4630      	mov	r0, r6
 800a3d6:	f7fd f902 	bl	80075de <strncmp>
 800a3da:	9b03      	ldr	r3, [sp, #12]
 800a3dc:	2800      	cmp	r0, #0
 800a3de:	d1e1      	bne.n	800a3a4 <__gethex+0x1d8>
 800a3e0:	e7a2      	b.n	800a328 <__gethex+0x15c>
 800a3e2:	1ea9      	subs	r1, r5, #2
 800a3e4:	4620      	mov	r0, r4
 800a3e6:	f7fe fd7c 	bl	8008ee2 <__any_on>
 800a3ea:	2800      	cmp	r0, #0
 800a3ec:	d0c2      	beq.n	800a374 <__gethex+0x1a8>
 800a3ee:	f04f 0903 	mov.w	r9, #3
 800a3f2:	e7c1      	b.n	800a378 <__gethex+0x1ac>
 800a3f4:	da09      	bge.n	800a40a <__gethex+0x23e>
 800a3f6:	1b75      	subs	r5, r6, r5
 800a3f8:	4621      	mov	r1, r4
 800a3fa:	9801      	ldr	r0, [sp, #4]
 800a3fc:	462a      	mov	r2, r5
 800a3fe:	f7fe fb37 	bl	8008a70 <__lshift>
 800a402:	1b7f      	subs	r7, r7, r5
 800a404:	4604      	mov	r4, r0
 800a406:	f100 0a14 	add.w	sl, r0, #20
 800a40a:	f04f 0900 	mov.w	r9, #0
 800a40e:	e7b8      	b.n	800a382 <__gethex+0x1b6>
 800a410:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a414:	42bd      	cmp	r5, r7
 800a416:	dd6f      	ble.n	800a4f8 <__gethex+0x32c>
 800a418:	1bed      	subs	r5, r5, r7
 800a41a:	42ae      	cmp	r6, r5
 800a41c:	dc34      	bgt.n	800a488 <__gethex+0x2bc>
 800a41e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a422:	2b02      	cmp	r3, #2
 800a424:	d022      	beq.n	800a46c <__gethex+0x2a0>
 800a426:	2b03      	cmp	r3, #3
 800a428:	d024      	beq.n	800a474 <__gethex+0x2a8>
 800a42a:	2b01      	cmp	r3, #1
 800a42c:	d115      	bne.n	800a45a <__gethex+0x28e>
 800a42e:	42ae      	cmp	r6, r5
 800a430:	d113      	bne.n	800a45a <__gethex+0x28e>
 800a432:	2e01      	cmp	r6, #1
 800a434:	d10b      	bne.n	800a44e <__gethex+0x282>
 800a436:	9a02      	ldr	r2, [sp, #8]
 800a438:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a43c:	6013      	str	r3, [r2, #0]
 800a43e:	2301      	movs	r3, #1
 800a440:	6123      	str	r3, [r4, #16]
 800a442:	f8ca 3000 	str.w	r3, [sl]
 800a446:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a448:	2562      	movs	r5, #98	@ 0x62
 800a44a:	601c      	str	r4, [r3, #0]
 800a44c:	e73a      	b.n	800a2c4 <__gethex+0xf8>
 800a44e:	1e71      	subs	r1, r6, #1
 800a450:	4620      	mov	r0, r4
 800a452:	f7fe fd46 	bl	8008ee2 <__any_on>
 800a456:	2800      	cmp	r0, #0
 800a458:	d1ed      	bne.n	800a436 <__gethex+0x26a>
 800a45a:	9801      	ldr	r0, [sp, #4]
 800a45c:	4621      	mov	r1, r4
 800a45e:	f7fe f8f7 	bl	8008650 <_Bfree>
 800a462:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a464:	2300      	movs	r3, #0
 800a466:	6013      	str	r3, [r2, #0]
 800a468:	2550      	movs	r5, #80	@ 0x50
 800a46a:	e72b      	b.n	800a2c4 <__gethex+0xf8>
 800a46c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d1f3      	bne.n	800a45a <__gethex+0x28e>
 800a472:	e7e0      	b.n	800a436 <__gethex+0x26a>
 800a474:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a476:	2b00      	cmp	r3, #0
 800a478:	d1dd      	bne.n	800a436 <__gethex+0x26a>
 800a47a:	e7ee      	b.n	800a45a <__gethex+0x28e>
 800a47c:	0800b083 	.word	0x0800b083
 800a480:	0800b019 	.word	0x0800b019
 800a484:	0800b0da 	.word	0x0800b0da
 800a488:	1e6f      	subs	r7, r5, #1
 800a48a:	f1b9 0f00 	cmp.w	r9, #0
 800a48e:	d130      	bne.n	800a4f2 <__gethex+0x326>
 800a490:	b127      	cbz	r7, 800a49c <__gethex+0x2d0>
 800a492:	4639      	mov	r1, r7
 800a494:	4620      	mov	r0, r4
 800a496:	f7fe fd24 	bl	8008ee2 <__any_on>
 800a49a:	4681      	mov	r9, r0
 800a49c:	117a      	asrs	r2, r7, #5
 800a49e:	2301      	movs	r3, #1
 800a4a0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a4a4:	f007 071f 	and.w	r7, r7, #31
 800a4a8:	40bb      	lsls	r3, r7
 800a4aa:	4213      	tst	r3, r2
 800a4ac:	4629      	mov	r1, r5
 800a4ae:	4620      	mov	r0, r4
 800a4b0:	bf18      	it	ne
 800a4b2:	f049 0902 	orrne.w	r9, r9, #2
 800a4b6:	f7ff fe21 	bl	800a0fc <rshift>
 800a4ba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a4be:	1b76      	subs	r6, r6, r5
 800a4c0:	2502      	movs	r5, #2
 800a4c2:	f1b9 0f00 	cmp.w	r9, #0
 800a4c6:	d047      	beq.n	800a558 <__gethex+0x38c>
 800a4c8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a4cc:	2b02      	cmp	r3, #2
 800a4ce:	d015      	beq.n	800a4fc <__gethex+0x330>
 800a4d0:	2b03      	cmp	r3, #3
 800a4d2:	d017      	beq.n	800a504 <__gethex+0x338>
 800a4d4:	2b01      	cmp	r3, #1
 800a4d6:	d109      	bne.n	800a4ec <__gethex+0x320>
 800a4d8:	f019 0f02 	tst.w	r9, #2
 800a4dc:	d006      	beq.n	800a4ec <__gethex+0x320>
 800a4de:	f8da 3000 	ldr.w	r3, [sl]
 800a4e2:	ea49 0903 	orr.w	r9, r9, r3
 800a4e6:	f019 0f01 	tst.w	r9, #1
 800a4ea:	d10e      	bne.n	800a50a <__gethex+0x33e>
 800a4ec:	f045 0510 	orr.w	r5, r5, #16
 800a4f0:	e032      	b.n	800a558 <__gethex+0x38c>
 800a4f2:	f04f 0901 	mov.w	r9, #1
 800a4f6:	e7d1      	b.n	800a49c <__gethex+0x2d0>
 800a4f8:	2501      	movs	r5, #1
 800a4fa:	e7e2      	b.n	800a4c2 <__gethex+0x2f6>
 800a4fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a4fe:	f1c3 0301 	rsb	r3, r3, #1
 800a502:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a504:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a506:	2b00      	cmp	r3, #0
 800a508:	d0f0      	beq.n	800a4ec <__gethex+0x320>
 800a50a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a50e:	f104 0314 	add.w	r3, r4, #20
 800a512:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a516:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a51a:	f04f 0c00 	mov.w	ip, #0
 800a51e:	4618      	mov	r0, r3
 800a520:	f853 2b04 	ldr.w	r2, [r3], #4
 800a524:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a528:	d01b      	beq.n	800a562 <__gethex+0x396>
 800a52a:	3201      	adds	r2, #1
 800a52c:	6002      	str	r2, [r0, #0]
 800a52e:	2d02      	cmp	r5, #2
 800a530:	f104 0314 	add.w	r3, r4, #20
 800a534:	d13c      	bne.n	800a5b0 <__gethex+0x3e4>
 800a536:	f8d8 2000 	ldr.w	r2, [r8]
 800a53a:	3a01      	subs	r2, #1
 800a53c:	42b2      	cmp	r2, r6
 800a53e:	d109      	bne.n	800a554 <__gethex+0x388>
 800a540:	1171      	asrs	r1, r6, #5
 800a542:	2201      	movs	r2, #1
 800a544:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a548:	f006 061f 	and.w	r6, r6, #31
 800a54c:	fa02 f606 	lsl.w	r6, r2, r6
 800a550:	421e      	tst	r6, r3
 800a552:	d13a      	bne.n	800a5ca <__gethex+0x3fe>
 800a554:	f045 0520 	orr.w	r5, r5, #32
 800a558:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a55a:	601c      	str	r4, [r3, #0]
 800a55c:	9b02      	ldr	r3, [sp, #8]
 800a55e:	601f      	str	r7, [r3, #0]
 800a560:	e6b0      	b.n	800a2c4 <__gethex+0xf8>
 800a562:	4299      	cmp	r1, r3
 800a564:	f843 cc04 	str.w	ip, [r3, #-4]
 800a568:	d8d9      	bhi.n	800a51e <__gethex+0x352>
 800a56a:	68a3      	ldr	r3, [r4, #8]
 800a56c:	459b      	cmp	fp, r3
 800a56e:	db17      	blt.n	800a5a0 <__gethex+0x3d4>
 800a570:	6861      	ldr	r1, [r4, #4]
 800a572:	9801      	ldr	r0, [sp, #4]
 800a574:	3101      	adds	r1, #1
 800a576:	f7fe f82b 	bl	80085d0 <_Balloc>
 800a57a:	4681      	mov	r9, r0
 800a57c:	b918      	cbnz	r0, 800a586 <__gethex+0x3ba>
 800a57e:	4b1a      	ldr	r3, [pc, #104]	@ (800a5e8 <__gethex+0x41c>)
 800a580:	4602      	mov	r2, r0
 800a582:	2184      	movs	r1, #132	@ 0x84
 800a584:	e6c5      	b.n	800a312 <__gethex+0x146>
 800a586:	6922      	ldr	r2, [r4, #16]
 800a588:	3202      	adds	r2, #2
 800a58a:	f104 010c 	add.w	r1, r4, #12
 800a58e:	0092      	lsls	r2, r2, #2
 800a590:	300c      	adds	r0, #12
 800a592:	f7fd f8ae 	bl	80076f2 <memcpy>
 800a596:	4621      	mov	r1, r4
 800a598:	9801      	ldr	r0, [sp, #4]
 800a59a:	f7fe f859 	bl	8008650 <_Bfree>
 800a59e:	464c      	mov	r4, r9
 800a5a0:	6923      	ldr	r3, [r4, #16]
 800a5a2:	1c5a      	adds	r2, r3, #1
 800a5a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a5a8:	6122      	str	r2, [r4, #16]
 800a5aa:	2201      	movs	r2, #1
 800a5ac:	615a      	str	r2, [r3, #20]
 800a5ae:	e7be      	b.n	800a52e <__gethex+0x362>
 800a5b0:	6922      	ldr	r2, [r4, #16]
 800a5b2:	455a      	cmp	r2, fp
 800a5b4:	dd0b      	ble.n	800a5ce <__gethex+0x402>
 800a5b6:	2101      	movs	r1, #1
 800a5b8:	4620      	mov	r0, r4
 800a5ba:	f7ff fd9f 	bl	800a0fc <rshift>
 800a5be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a5c2:	3701      	adds	r7, #1
 800a5c4:	42bb      	cmp	r3, r7
 800a5c6:	f6ff aee0 	blt.w	800a38a <__gethex+0x1be>
 800a5ca:	2501      	movs	r5, #1
 800a5cc:	e7c2      	b.n	800a554 <__gethex+0x388>
 800a5ce:	f016 061f 	ands.w	r6, r6, #31
 800a5d2:	d0fa      	beq.n	800a5ca <__gethex+0x3fe>
 800a5d4:	4453      	add	r3, sl
 800a5d6:	f1c6 0620 	rsb	r6, r6, #32
 800a5da:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a5de:	f7fe f8e9 	bl	80087b4 <__hi0bits>
 800a5e2:	42b0      	cmp	r0, r6
 800a5e4:	dbe7      	blt.n	800a5b6 <__gethex+0x3ea>
 800a5e6:	e7f0      	b.n	800a5ca <__gethex+0x3fe>
 800a5e8:	0800b019 	.word	0x0800b019

0800a5ec <L_shift>:
 800a5ec:	f1c2 0208 	rsb	r2, r2, #8
 800a5f0:	0092      	lsls	r2, r2, #2
 800a5f2:	b570      	push	{r4, r5, r6, lr}
 800a5f4:	f1c2 0620 	rsb	r6, r2, #32
 800a5f8:	6843      	ldr	r3, [r0, #4]
 800a5fa:	6804      	ldr	r4, [r0, #0]
 800a5fc:	fa03 f506 	lsl.w	r5, r3, r6
 800a600:	432c      	orrs	r4, r5
 800a602:	40d3      	lsrs	r3, r2
 800a604:	6004      	str	r4, [r0, #0]
 800a606:	f840 3f04 	str.w	r3, [r0, #4]!
 800a60a:	4288      	cmp	r0, r1
 800a60c:	d3f4      	bcc.n	800a5f8 <L_shift+0xc>
 800a60e:	bd70      	pop	{r4, r5, r6, pc}

0800a610 <__match>:
 800a610:	b530      	push	{r4, r5, lr}
 800a612:	6803      	ldr	r3, [r0, #0]
 800a614:	3301      	adds	r3, #1
 800a616:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a61a:	b914      	cbnz	r4, 800a622 <__match+0x12>
 800a61c:	6003      	str	r3, [r0, #0]
 800a61e:	2001      	movs	r0, #1
 800a620:	bd30      	pop	{r4, r5, pc}
 800a622:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a626:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a62a:	2d19      	cmp	r5, #25
 800a62c:	bf98      	it	ls
 800a62e:	3220      	addls	r2, #32
 800a630:	42a2      	cmp	r2, r4
 800a632:	d0f0      	beq.n	800a616 <__match+0x6>
 800a634:	2000      	movs	r0, #0
 800a636:	e7f3      	b.n	800a620 <__match+0x10>

0800a638 <__hexnan>:
 800a638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a63c:	680b      	ldr	r3, [r1, #0]
 800a63e:	6801      	ldr	r1, [r0, #0]
 800a640:	115e      	asrs	r6, r3, #5
 800a642:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a646:	f013 031f 	ands.w	r3, r3, #31
 800a64a:	b087      	sub	sp, #28
 800a64c:	bf18      	it	ne
 800a64e:	3604      	addne	r6, #4
 800a650:	2500      	movs	r5, #0
 800a652:	1f37      	subs	r7, r6, #4
 800a654:	4682      	mov	sl, r0
 800a656:	4690      	mov	r8, r2
 800a658:	9301      	str	r3, [sp, #4]
 800a65a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a65e:	46b9      	mov	r9, r7
 800a660:	463c      	mov	r4, r7
 800a662:	9502      	str	r5, [sp, #8]
 800a664:	46ab      	mov	fp, r5
 800a666:	784a      	ldrb	r2, [r1, #1]
 800a668:	1c4b      	adds	r3, r1, #1
 800a66a:	9303      	str	r3, [sp, #12]
 800a66c:	b342      	cbz	r2, 800a6c0 <__hexnan+0x88>
 800a66e:	4610      	mov	r0, r2
 800a670:	9105      	str	r1, [sp, #20]
 800a672:	9204      	str	r2, [sp, #16]
 800a674:	f7ff fd94 	bl	800a1a0 <__hexdig_fun>
 800a678:	2800      	cmp	r0, #0
 800a67a:	d151      	bne.n	800a720 <__hexnan+0xe8>
 800a67c:	9a04      	ldr	r2, [sp, #16]
 800a67e:	9905      	ldr	r1, [sp, #20]
 800a680:	2a20      	cmp	r2, #32
 800a682:	d818      	bhi.n	800a6b6 <__hexnan+0x7e>
 800a684:	9b02      	ldr	r3, [sp, #8]
 800a686:	459b      	cmp	fp, r3
 800a688:	dd13      	ble.n	800a6b2 <__hexnan+0x7a>
 800a68a:	454c      	cmp	r4, r9
 800a68c:	d206      	bcs.n	800a69c <__hexnan+0x64>
 800a68e:	2d07      	cmp	r5, #7
 800a690:	dc04      	bgt.n	800a69c <__hexnan+0x64>
 800a692:	462a      	mov	r2, r5
 800a694:	4649      	mov	r1, r9
 800a696:	4620      	mov	r0, r4
 800a698:	f7ff ffa8 	bl	800a5ec <L_shift>
 800a69c:	4544      	cmp	r4, r8
 800a69e:	d952      	bls.n	800a746 <__hexnan+0x10e>
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	f1a4 0904 	sub.w	r9, r4, #4
 800a6a6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a6aa:	f8cd b008 	str.w	fp, [sp, #8]
 800a6ae:	464c      	mov	r4, r9
 800a6b0:	461d      	mov	r5, r3
 800a6b2:	9903      	ldr	r1, [sp, #12]
 800a6b4:	e7d7      	b.n	800a666 <__hexnan+0x2e>
 800a6b6:	2a29      	cmp	r2, #41	@ 0x29
 800a6b8:	d157      	bne.n	800a76a <__hexnan+0x132>
 800a6ba:	3102      	adds	r1, #2
 800a6bc:	f8ca 1000 	str.w	r1, [sl]
 800a6c0:	f1bb 0f00 	cmp.w	fp, #0
 800a6c4:	d051      	beq.n	800a76a <__hexnan+0x132>
 800a6c6:	454c      	cmp	r4, r9
 800a6c8:	d206      	bcs.n	800a6d8 <__hexnan+0xa0>
 800a6ca:	2d07      	cmp	r5, #7
 800a6cc:	dc04      	bgt.n	800a6d8 <__hexnan+0xa0>
 800a6ce:	462a      	mov	r2, r5
 800a6d0:	4649      	mov	r1, r9
 800a6d2:	4620      	mov	r0, r4
 800a6d4:	f7ff ff8a 	bl	800a5ec <L_shift>
 800a6d8:	4544      	cmp	r4, r8
 800a6da:	d936      	bls.n	800a74a <__hexnan+0x112>
 800a6dc:	f1a8 0204 	sub.w	r2, r8, #4
 800a6e0:	4623      	mov	r3, r4
 800a6e2:	f853 1b04 	ldr.w	r1, [r3], #4
 800a6e6:	f842 1f04 	str.w	r1, [r2, #4]!
 800a6ea:	429f      	cmp	r7, r3
 800a6ec:	d2f9      	bcs.n	800a6e2 <__hexnan+0xaa>
 800a6ee:	1b3b      	subs	r3, r7, r4
 800a6f0:	f023 0303 	bic.w	r3, r3, #3
 800a6f4:	3304      	adds	r3, #4
 800a6f6:	3401      	adds	r4, #1
 800a6f8:	3e03      	subs	r6, #3
 800a6fa:	42b4      	cmp	r4, r6
 800a6fc:	bf88      	it	hi
 800a6fe:	2304      	movhi	r3, #4
 800a700:	4443      	add	r3, r8
 800a702:	2200      	movs	r2, #0
 800a704:	f843 2b04 	str.w	r2, [r3], #4
 800a708:	429f      	cmp	r7, r3
 800a70a:	d2fb      	bcs.n	800a704 <__hexnan+0xcc>
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	b91b      	cbnz	r3, 800a718 <__hexnan+0xe0>
 800a710:	4547      	cmp	r7, r8
 800a712:	d128      	bne.n	800a766 <__hexnan+0x12e>
 800a714:	2301      	movs	r3, #1
 800a716:	603b      	str	r3, [r7, #0]
 800a718:	2005      	movs	r0, #5
 800a71a:	b007      	add	sp, #28
 800a71c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a720:	3501      	adds	r5, #1
 800a722:	2d08      	cmp	r5, #8
 800a724:	f10b 0b01 	add.w	fp, fp, #1
 800a728:	dd06      	ble.n	800a738 <__hexnan+0x100>
 800a72a:	4544      	cmp	r4, r8
 800a72c:	d9c1      	bls.n	800a6b2 <__hexnan+0x7a>
 800a72e:	2300      	movs	r3, #0
 800a730:	f844 3c04 	str.w	r3, [r4, #-4]
 800a734:	2501      	movs	r5, #1
 800a736:	3c04      	subs	r4, #4
 800a738:	6822      	ldr	r2, [r4, #0]
 800a73a:	f000 000f 	and.w	r0, r0, #15
 800a73e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a742:	6020      	str	r0, [r4, #0]
 800a744:	e7b5      	b.n	800a6b2 <__hexnan+0x7a>
 800a746:	2508      	movs	r5, #8
 800a748:	e7b3      	b.n	800a6b2 <__hexnan+0x7a>
 800a74a:	9b01      	ldr	r3, [sp, #4]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d0dd      	beq.n	800a70c <__hexnan+0xd4>
 800a750:	f1c3 0320 	rsb	r3, r3, #32
 800a754:	f04f 32ff 	mov.w	r2, #4294967295
 800a758:	40da      	lsrs	r2, r3
 800a75a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a75e:	4013      	ands	r3, r2
 800a760:	f846 3c04 	str.w	r3, [r6, #-4]
 800a764:	e7d2      	b.n	800a70c <__hexnan+0xd4>
 800a766:	3f04      	subs	r7, #4
 800a768:	e7d0      	b.n	800a70c <__hexnan+0xd4>
 800a76a:	2004      	movs	r0, #4
 800a76c:	e7d5      	b.n	800a71a <__hexnan+0xe2>

0800a76e <__ascii_mbtowc>:
 800a76e:	b082      	sub	sp, #8
 800a770:	b901      	cbnz	r1, 800a774 <__ascii_mbtowc+0x6>
 800a772:	a901      	add	r1, sp, #4
 800a774:	b142      	cbz	r2, 800a788 <__ascii_mbtowc+0x1a>
 800a776:	b14b      	cbz	r3, 800a78c <__ascii_mbtowc+0x1e>
 800a778:	7813      	ldrb	r3, [r2, #0]
 800a77a:	600b      	str	r3, [r1, #0]
 800a77c:	7812      	ldrb	r2, [r2, #0]
 800a77e:	1e10      	subs	r0, r2, #0
 800a780:	bf18      	it	ne
 800a782:	2001      	movne	r0, #1
 800a784:	b002      	add	sp, #8
 800a786:	4770      	bx	lr
 800a788:	4610      	mov	r0, r2
 800a78a:	e7fb      	b.n	800a784 <__ascii_mbtowc+0x16>
 800a78c:	f06f 0001 	mvn.w	r0, #1
 800a790:	e7f8      	b.n	800a784 <__ascii_mbtowc+0x16>

0800a792 <_realloc_r>:
 800a792:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a796:	4607      	mov	r7, r0
 800a798:	4614      	mov	r4, r2
 800a79a:	460d      	mov	r5, r1
 800a79c:	b921      	cbnz	r1, 800a7a8 <_realloc_r+0x16>
 800a79e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a7a2:	4611      	mov	r1, r2
 800a7a4:	f7fd be88 	b.w	80084b8 <_malloc_r>
 800a7a8:	b92a      	cbnz	r2, 800a7b6 <_realloc_r+0x24>
 800a7aa:	f7fd fe11 	bl	80083d0 <_free_r>
 800a7ae:	4625      	mov	r5, r4
 800a7b0:	4628      	mov	r0, r5
 800a7b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7b6:	f000 f840 	bl	800a83a <_malloc_usable_size_r>
 800a7ba:	4284      	cmp	r4, r0
 800a7bc:	4606      	mov	r6, r0
 800a7be:	d802      	bhi.n	800a7c6 <_realloc_r+0x34>
 800a7c0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a7c4:	d8f4      	bhi.n	800a7b0 <_realloc_r+0x1e>
 800a7c6:	4621      	mov	r1, r4
 800a7c8:	4638      	mov	r0, r7
 800a7ca:	f7fd fe75 	bl	80084b8 <_malloc_r>
 800a7ce:	4680      	mov	r8, r0
 800a7d0:	b908      	cbnz	r0, 800a7d6 <_realloc_r+0x44>
 800a7d2:	4645      	mov	r5, r8
 800a7d4:	e7ec      	b.n	800a7b0 <_realloc_r+0x1e>
 800a7d6:	42b4      	cmp	r4, r6
 800a7d8:	4622      	mov	r2, r4
 800a7da:	4629      	mov	r1, r5
 800a7dc:	bf28      	it	cs
 800a7de:	4632      	movcs	r2, r6
 800a7e0:	f7fc ff87 	bl	80076f2 <memcpy>
 800a7e4:	4629      	mov	r1, r5
 800a7e6:	4638      	mov	r0, r7
 800a7e8:	f7fd fdf2 	bl	80083d0 <_free_r>
 800a7ec:	e7f1      	b.n	800a7d2 <_realloc_r+0x40>

0800a7ee <__ascii_wctomb>:
 800a7ee:	4603      	mov	r3, r0
 800a7f0:	4608      	mov	r0, r1
 800a7f2:	b141      	cbz	r1, 800a806 <__ascii_wctomb+0x18>
 800a7f4:	2aff      	cmp	r2, #255	@ 0xff
 800a7f6:	d904      	bls.n	800a802 <__ascii_wctomb+0x14>
 800a7f8:	228a      	movs	r2, #138	@ 0x8a
 800a7fa:	601a      	str	r2, [r3, #0]
 800a7fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a800:	4770      	bx	lr
 800a802:	700a      	strb	r2, [r1, #0]
 800a804:	2001      	movs	r0, #1
 800a806:	4770      	bx	lr

0800a808 <fiprintf>:
 800a808:	b40e      	push	{r1, r2, r3}
 800a80a:	b503      	push	{r0, r1, lr}
 800a80c:	4601      	mov	r1, r0
 800a80e:	ab03      	add	r3, sp, #12
 800a810:	4805      	ldr	r0, [pc, #20]	@ (800a828 <fiprintf+0x20>)
 800a812:	f853 2b04 	ldr.w	r2, [r3], #4
 800a816:	6800      	ldr	r0, [r0, #0]
 800a818:	9301      	str	r3, [sp, #4]
 800a81a:	f000 f83f 	bl	800a89c <_vfiprintf_r>
 800a81e:	b002      	add	sp, #8
 800a820:	f85d eb04 	ldr.w	lr, [sp], #4
 800a824:	b003      	add	sp, #12
 800a826:	4770      	bx	lr
 800a828:	20000018 	.word	0x20000018

0800a82c <abort>:
 800a82c:	b508      	push	{r3, lr}
 800a82e:	2006      	movs	r0, #6
 800a830:	f000 fa08 	bl	800ac44 <raise>
 800a834:	2001      	movs	r0, #1
 800a836:	f7f7 fddd 	bl	80023f4 <_exit>

0800a83a <_malloc_usable_size_r>:
 800a83a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a83e:	1f18      	subs	r0, r3, #4
 800a840:	2b00      	cmp	r3, #0
 800a842:	bfbc      	itt	lt
 800a844:	580b      	ldrlt	r3, [r1, r0]
 800a846:	18c0      	addlt	r0, r0, r3
 800a848:	4770      	bx	lr

0800a84a <__sfputc_r>:
 800a84a:	6893      	ldr	r3, [r2, #8]
 800a84c:	3b01      	subs	r3, #1
 800a84e:	2b00      	cmp	r3, #0
 800a850:	b410      	push	{r4}
 800a852:	6093      	str	r3, [r2, #8]
 800a854:	da08      	bge.n	800a868 <__sfputc_r+0x1e>
 800a856:	6994      	ldr	r4, [r2, #24]
 800a858:	42a3      	cmp	r3, r4
 800a85a:	db01      	blt.n	800a860 <__sfputc_r+0x16>
 800a85c:	290a      	cmp	r1, #10
 800a85e:	d103      	bne.n	800a868 <__sfputc_r+0x1e>
 800a860:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a864:	f000 b932 	b.w	800aacc <__swbuf_r>
 800a868:	6813      	ldr	r3, [r2, #0]
 800a86a:	1c58      	adds	r0, r3, #1
 800a86c:	6010      	str	r0, [r2, #0]
 800a86e:	7019      	strb	r1, [r3, #0]
 800a870:	4608      	mov	r0, r1
 800a872:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a876:	4770      	bx	lr

0800a878 <__sfputs_r>:
 800a878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a87a:	4606      	mov	r6, r0
 800a87c:	460f      	mov	r7, r1
 800a87e:	4614      	mov	r4, r2
 800a880:	18d5      	adds	r5, r2, r3
 800a882:	42ac      	cmp	r4, r5
 800a884:	d101      	bne.n	800a88a <__sfputs_r+0x12>
 800a886:	2000      	movs	r0, #0
 800a888:	e007      	b.n	800a89a <__sfputs_r+0x22>
 800a88a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a88e:	463a      	mov	r2, r7
 800a890:	4630      	mov	r0, r6
 800a892:	f7ff ffda 	bl	800a84a <__sfputc_r>
 800a896:	1c43      	adds	r3, r0, #1
 800a898:	d1f3      	bne.n	800a882 <__sfputs_r+0xa>
 800a89a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a89c <_vfiprintf_r>:
 800a89c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8a0:	460d      	mov	r5, r1
 800a8a2:	b09d      	sub	sp, #116	@ 0x74
 800a8a4:	4614      	mov	r4, r2
 800a8a6:	4698      	mov	r8, r3
 800a8a8:	4606      	mov	r6, r0
 800a8aa:	b118      	cbz	r0, 800a8b4 <_vfiprintf_r+0x18>
 800a8ac:	6a03      	ldr	r3, [r0, #32]
 800a8ae:	b90b      	cbnz	r3, 800a8b4 <_vfiprintf_r+0x18>
 800a8b0:	f7fc fdbc 	bl	800742c <__sinit>
 800a8b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8b6:	07d9      	lsls	r1, r3, #31
 800a8b8:	d405      	bmi.n	800a8c6 <_vfiprintf_r+0x2a>
 800a8ba:	89ab      	ldrh	r3, [r5, #12]
 800a8bc:	059a      	lsls	r2, r3, #22
 800a8be:	d402      	bmi.n	800a8c6 <_vfiprintf_r+0x2a>
 800a8c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8c2:	f7fc ff14 	bl	80076ee <__retarget_lock_acquire_recursive>
 800a8c6:	89ab      	ldrh	r3, [r5, #12]
 800a8c8:	071b      	lsls	r3, r3, #28
 800a8ca:	d501      	bpl.n	800a8d0 <_vfiprintf_r+0x34>
 800a8cc:	692b      	ldr	r3, [r5, #16]
 800a8ce:	b99b      	cbnz	r3, 800a8f8 <_vfiprintf_r+0x5c>
 800a8d0:	4629      	mov	r1, r5
 800a8d2:	4630      	mov	r0, r6
 800a8d4:	f000 f938 	bl	800ab48 <__swsetup_r>
 800a8d8:	b170      	cbz	r0, 800a8f8 <_vfiprintf_r+0x5c>
 800a8da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8dc:	07dc      	lsls	r4, r3, #31
 800a8de:	d504      	bpl.n	800a8ea <_vfiprintf_r+0x4e>
 800a8e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e4:	b01d      	add	sp, #116	@ 0x74
 800a8e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8ea:	89ab      	ldrh	r3, [r5, #12]
 800a8ec:	0598      	lsls	r0, r3, #22
 800a8ee:	d4f7      	bmi.n	800a8e0 <_vfiprintf_r+0x44>
 800a8f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8f2:	f7fc fefd 	bl	80076f0 <__retarget_lock_release_recursive>
 800a8f6:	e7f3      	b.n	800a8e0 <_vfiprintf_r+0x44>
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8fc:	2320      	movs	r3, #32
 800a8fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a902:	f8cd 800c 	str.w	r8, [sp, #12]
 800a906:	2330      	movs	r3, #48	@ 0x30
 800a908:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aab8 <_vfiprintf_r+0x21c>
 800a90c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a910:	f04f 0901 	mov.w	r9, #1
 800a914:	4623      	mov	r3, r4
 800a916:	469a      	mov	sl, r3
 800a918:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a91c:	b10a      	cbz	r2, 800a922 <_vfiprintf_r+0x86>
 800a91e:	2a25      	cmp	r2, #37	@ 0x25
 800a920:	d1f9      	bne.n	800a916 <_vfiprintf_r+0x7a>
 800a922:	ebba 0b04 	subs.w	fp, sl, r4
 800a926:	d00b      	beq.n	800a940 <_vfiprintf_r+0xa4>
 800a928:	465b      	mov	r3, fp
 800a92a:	4622      	mov	r2, r4
 800a92c:	4629      	mov	r1, r5
 800a92e:	4630      	mov	r0, r6
 800a930:	f7ff ffa2 	bl	800a878 <__sfputs_r>
 800a934:	3001      	adds	r0, #1
 800a936:	f000 80a7 	beq.w	800aa88 <_vfiprintf_r+0x1ec>
 800a93a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a93c:	445a      	add	r2, fp
 800a93e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a940:	f89a 3000 	ldrb.w	r3, [sl]
 800a944:	2b00      	cmp	r3, #0
 800a946:	f000 809f 	beq.w	800aa88 <_vfiprintf_r+0x1ec>
 800a94a:	2300      	movs	r3, #0
 800a94c:	f04f 32ff 	mov.w	r2, #4294967295
 800a950:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a954:	f10a 0a01 	add.w	sl, sl, #1
 800a958:	9304      	str	r3, [sp, #16]
 800a95a:	9307      	str	r3, [sp, #28]
 800a95c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a960:	931a      	str	r3, [sp, #104]	@ 0x68
 800a962:	4654      	mov	r4, sl
 800a964:	2205      	movs	r2, #5
 800a966:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a96a:	4853      	ldr	r0, [pc, #332]	@ (800aab8 <_vfiprintf_r+0x21c>)
 800a96c:	f7f5 fc50 	bl	8000210 <memchr>
 800a970:	9a04      	ldr	r2, [sp, #16]
 800a972:	b9d8      	cbnz	r0, 800a9ac <_vfiprintf_r+0x110>
 800a974:	06d1      	lsls	r1, r2, #27
 800a976:	bf44      	itt	mi
 800a978:	2320      	movmi	r3, #32
 800a97a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a97e:	0713      	lsls	r3, r2, #28
 800a980:	bf44      	itt	mi
 800a982:	232b      	movmi	r3, #43	@ 0x2b
 800a984:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a988:	f89a 3000 	ldrb.w	r3, [sl]
 800a98c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a98e:	d015      	beq.n	800a9bc <_vfiprintf_r+0x120>
 800a990:	9a07      	ldr	r2, [sp, #28]
 800a992:	4654      	mov	r4, sl
 800a994:	2000      	movs	r0, #0
 800a996:	f04f 0c0a 	mov.w	ip, #10
 800a99a:	4621      	mov	r1, r4
 800a99c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9a0:	3b30      	subs	r3, #48	@ 0x30
 800a9a2:	2b09      	cmp	r3, #9
 800a9a4:	d94b      	bls.n	800aa3e <_vfiprintf_r+0x1a2>
 800a9a6:	b1b0      	cbz	r0, 800a9d6 <_vfiprintf_r+0x13a>
 800a9a8:	9207      	str	r2, [sp, #28]
 800a9aa:	e014      	b.n	800a9d6 <_vfiprintf_r+0x13a>
 800a9ac:	eba0 0308 	sub.w	r3, r0, r8
 800a9b0:	fa09 f303 	lsl.w	r3, r9, r3
 800a9b4:	4313      	orrs	r3, r2
 800a9b6:	9304      	str	r3, [sp, #16]
 800a9b8:	46a2      	mov	sl, r4
 800a9ba:	e7d2      	b.n	800a962 <_vfiprintf_r+0xc6>
 800a9bc:	9b03      	ldr	r3, [sp, #12]
 800a9be:	1d19      	adds	r1, r3, #4
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	9103      	str	r1, [sp, #12]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	bfbb      	ittet	lt
 800a9c8:	425b      	neglt	r3, r3
 800a9ca:	f042 0202 	orrlt.w	r2, r2, #2
 800a9ce:	9307      	strge	r3, [sp, #28]
 800a9d0:	9307      	strlt	r3, [sp, #28]
 800a9d2:	bfb8      	it	lt
 800a9d4:	9204      	strlt	r2, [sp, #16]
 800a9d6:	7823      	ldrb	r3, [r4, #0]
 800a9d8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a9da:	d10a      	bne.n	800a9f2 <_vfiprintf_r+0x156>
 800a9dc:	7863      	ldrb	r3, [r4, #1]
 800a9de:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9e0:	d132      	bne.n	800aa48 <_vfiprintf_r+0x1ac>
 800a9e2:	9b03      	ldr	r3, [sp, #12]
 800a9e4:	1d1a      	adds	r2, r3, #4
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	9203      	str	r2, [sp, #12]
 800a9ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a9ee:	3402      	adds	r4, #2
 800a9f0:	9305      	str	r3, [sp, #20]
 800a9f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aac8 <_vfiprintf_r+0x22c>
 800a9f6:	7821      	ldrb	r1, [r4, #0]
 800a9f8:	2203      	movs	r2, #3
 800a9fa:	4650      	mov	r0, sl
 800a9fc:	f7f5 fc08 	bl	8000210 <memchr>
 800aa00:	b138      	cbz	r0, 800aa12 <_vfiprintf_r+0x176>
 800aa02:	9b04      	ldr	r3, [sp, #16]
 800aa04:	eba0 000a 	sub.w	r0, r0, sl
 800aa08:	2240      	movs	r2, #64	@ 0x40
 800aa0a:	4082      	lsls	r2, r0
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	3401      	adds	r4, #1
 800aa10:	9304      	str	r3, [sp, #16]
 800aa12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa16:	4829      	ldr	r0, [pc, #164]	@ (800aabc <_vfiprintf_r+0x220>)
 800aa18:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aa1c:	2206      	movs	r2, #6
 800aa1e:	f7f5 fbf7 	bl	8000210 <memchr>
 800aa22:	2800      	cmp	r0, #0
 800aa24:	d03f      	beq.n	800aaa6 <_vfiprintf_r+0x20a>
 800aa26:	4b26      	ldr	r3, [pc, #152]	@ (800aac0 <_vfiprintf_r+0x224>)
 800aa28:	bb1b      	cbnz	r3, 800aa72 <_vfiprintf_r+0x1d6>
 800aa2a:	9b03      	ldr	r3, [sp, #12]
 800aa2c:	3307      	adds	r3, #7
 800aa2e:	f023 0307 	bic.w	r3, r3, #7
 800aa32:	3308      	adds	r3, #8
 800aa34:	9303      	str	r3, [sp, #12]
 800aa36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa38:	443b      	add	r3, r7
 800aa3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa3c:	e76a      	b.n	800a914 <_vfiprintf_r+0x78>
 800aa3e:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa42:	460c      	mov	r4, r1
 800aa44:	2001      	movs	r0, #1
 800aa46:	e7a8      	b.n	800a99a <_vfiprintf_r+0xfe>
 800aa48:	2300      	movs	r3, #0
 800aa4a:	3401      	adds	r4, #1
 800aa4c:	9305      	str	r3, [sp, #20]
 800aa4e:	4619      	mov	r1, r3
 800aa50:	f04f 0c0a 	mov.w	ip, #10
 800aa54:	4620      	mov	r0, r4
 800aa56:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa5a:	3a30      	subs	r2, #48	@ 0x30
 800aa5c:	2a09      	cmp	r2, #9
 800aa5e:	d903      	bls.n	800aa68 <_vfiprintf_r+0x1cc>
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d0c6      	beq.n	800a9f2 <_vfiprintf_r+0x156>
 800aa64:	9105      	str	r1, [sp, #20]
 800aa66:	e7c4      	b.n	800a9f2 <_vfiprintf_r+0x156>
 800aa68:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa6c:	4604      	mov	r4, r0
 800aa6e:	2301      	movs	r3, #1
 800aa70:	e7f0      	b.n	800aa54 <_vfiprintf_r+0x1b8>
 800aa72:	ab03      	add	r3, sp, #12
 800aa74:	9300      	str	r3, [sp, #0]
 800aa76:	462a      	mov	r2, r5
 800aa78:	4b12      	ldr	r3, [pc, #72]	@ (800aac4 <_vfiprintf_r+0x228>)
 800aa7a:	a904      	add	r1, sp, #16
 800aa7c:	4630      	mov	r0, r6
 800aa7e:	f7fb fe85 	bl	800678c <_printf_float>
 800aa82:	4607      	mov	r7, r0
 800aa84:	1c78      	adds	r0, r7, #1
 800aa86:	d1d6      	bne.n	800aa36 <_vfiprintf_r+0x19a>
 800aa88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa8a:	07d9      	lsls	r1, r3, #31
 800aa8c:	d405      	bmi.n	800aa9a <_vfiprintf_r+0x1fe>
 800aa8e:	89ab      	ldrh	r3, [r5, #12]
 800aa90:	059a      	lsls	r2, r3, #22
 800aa92:	d402      	bmi.n	800aa9a <_vfiprintf_r+0x1fe>
 800aa94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa96:	f7fc fe2b 	bl	80076f0 <__retarget_lock_release_recursive>
 800aa9a:	89ab      	ldrh	r3, [r5, #12]
 800aa9c:	065b      	lsls	r3, r3, #25
 800aa9e:	f53f af1f 	bmi.w	800a8e0 <_vfiprintf_r+0x44>
 800aaa2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aaa4:	e71e      	b.n	800a8e4 <_vfiprintf_r+0x48>
 800aaa6:	ab03      	add	r3, sp, #12
 800aaa8:	9300      	str	r3, [sp, #0]
 800aaaa:	462a      	mov	r2, r5
 800aaac:	4b05      	ldr	r3, [pc, #20]	@ (800aac4 <_vfiprintf_r+0x228>)
 800aaae:	a904      	add	r1, sp, #16
 800aab0:	4630      	mov	r0, r6
 800aab2:	f7fc f903 	bl	8006cbc <_printf_i>
 800aab6:	e7e4      	b.n	800aa82 <_vfiprintf_r+0x1e6>
 800aab8:	0800b085 	.word	0x0800b085
 800aabc:	0800b08f 	.word	0x0800b08f
 800aac0:	0800678d 	.word	0x0800678d
 800aac4:	0800a879 	.word	0x0800a879
 800aac8:	0800b08b 	.word	0x0800b08b

0800aacc <__swbuf_r>:
 800aacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aace:	460e      	mov	r6, r1
 800aad0:	4614      	mov	r4, r2
 800aad2:	4605      	mov	r5, r0
 800aad4:	b118      	cbz	r0, 800aade <__swbuf_r+0x12>
 800aad6:	6a03      	ldr	r3, [r0, #32]
 800aad8:	b90b      	cbnz	r3, 800aade <__swbuf_r+0x12>
 800aada:	f7fc fca7 	bl	800742c <__sinit>
 800aade:	69a3      	ldr	r3, [r4, #24]
 800aae0:	60a3      	str	r3, [r4, #8]
 800aae2:	89a3      	ldrh	r3, [r4, #12]
 800aae4:	071a      	lsls	r2, r3, #28
 800aae6:	d501      	bpl.n	800aaec <__swbuf_r+0x20>
 800aae8:	6923      	ldr	r3, [r4, #16]
 800aaea:	b943      	cbnz	r3, 800aafe <__swbuf_r+0x32>
 800aaec:	4621      	mov	r1, r4
 800aaee:	4628      	mov	r0, r5
 800aaf0:	f000 f82a 	bl	800ab48 <__swsetup_r>
 800aaf4:	b118      	cbz	r0, 800aafe <__swbuf_r+0x32>
 800aaf6:	f04f 37ff 	mov.w	r7, #4294967295
 800aafa:	4638      	mov	r0, r7
 800aafc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aafe:	6823      	ldr	r3, [r4, #0]
 800ab00:	6922      	ldr	r2, [r4, #16]
 800ab02:	1a98      	subs	r0, r3, r2
 800ab04:	6963      	ldr	r3, [r4, #20]
 800ab06:	b2f6      	uxtb	r6, r6
 800ab08:	4283      	cmp	r3, r0
 800ab0a:	4637      	mov	r7, r6
 800ab0c:	dc05      	bgt.n	800ab1a <__swbuf_r+0x4e>
 800ab0e:	4621      	mov	r1, r4
 800ab10:	4628      	mov	r0, r5
 800ab12:	f7ff fa67 	bl	8009fe4 <_fflush_r>
 800ab16:	2800      	cmp	r0, #0
 800ab18:	d1ed      	bne.n	800aaf6 <__swbuf_r+0x2a>
 800ab1a:	68a3      	ldr	r3, [r4, #8]
 800ab1c:	3b01      	subs	r3, #1
 800ab1e:	60a3      	str	r3, [r4, #8]
 800ab20:	6823      	ldr	r3, [r4, #0]
 800ab22:	1c5a      	adds	r2, r3, #1
 800ab24:	6022      	str	r2, [r4, #0]
 800ab26:	701e      	strb	r6, [r3, #0]
 800ab28:	6962      	ldr	r2, [r4, #20]
 800ab2a:	1c43      	adds	r3, r0, #1
 800ab2c:	429a      	cmp	r2, r3
 800ab2e:	d004      	beq.n	800ab3a <__swbuf_r+0x6e>
 800ab30:	89a3      	ldrh	r3, [r4, #12]
 800ab32:	07db      	lsls	r3, r3, #31
 800ab34:	d5e1      	bpl.n	800aafa <__swbuf_r+0x2e>
 800ab36:	2e0a      	cmp	r6, #10
 800ab38:	d1df      	bne.n	800aafa <__swbuf_r+0x2e>
 800ab3a:	4621      	mov	r1, r4
 800ab3c:	4628      	mov	r0, r5
 800ab3e:	f7ff fa51 	bl	8009fe4 <_fflush_r>
 800ab42:	2800      	cmp	r0, #0
 800ab44:	d0d9      	beq.n	800aafa <__swbuf_r+0x2e>
 800ab46:	e7d6      	b.n	800aaf6 <__swbuf_r+0x2a>

0800ab48 <__swsetup_r>:
 800ab48:	b538      	push	{r3, r4, r5, lr}
 800ab4a:	4b29      	ldr	r3, [pc, #164]	@ (800abf0 <__swsetup_r+0xa8>)
 800ab4c:	4605      	mov	r5, r0
 800ab4e:	6818      	ldr	r0, [r3, #0]
 800ab50:	460c      	mov	r4, r1
 800ab52:	b118      	cbz	r0, 800ab5c <__swsetup_r+0x14>
 800ab54:	6a03      	ldr	r3, [r0, #32]
 800ab56:	b90b      	cbnz	r3, 800ab5c <__swsetup_r+0x14>
 800ab58:	f7fc fc68 	bl	800742c <__sinit>
 800ab5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab60:	0719      	lsls	r1, r3, #28
 800ab62:	d422      	bmi.n	800abaa <__swsetup_r+0x62>
 800ab64:	06da      	lsls	r2, r3, #27
 800ab66:	d407      	bmi.n	800ab78 <__swsetup_r+0x30>
 800ab68:	2209      	movs	r2, #9
 800ab6a:	602a      	str	r2, [r5, #0]
 800ab6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab70:	81a3      	strh	r3, [r4, #12]
 800ab72:	f04f 30ff 	mov.w	r0, #4294967295
 800ab76:	e033      	b.n	800abe0 <__swsetup_r+0x98>
 800ab78:	0758      	lsls	r0, r3, #29
 800ab7a:	d512      	bpl.n	800aba2 <__swsetup_r+0x5a>
 800ab7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ab7e:	b141      	cbz	r1, 800ab92 <__swsetup_r+0x4a>
 800ab80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ab84:	4299      	cmp	r1, r3
 800ab86:	d002      	beq.n	800ab8e <__swsetup_r+0x46>
 800ab88:	4628      	mov	r0, r5
 800ab8a:	f7fd fc21 	bl	80083d0 <_free_r>
 800ab8e:	2300      	movs	r3, #0
 800ab90:	6363      	str	r3, [r4, #52]	@ 0x34
 800ab92:	89a3      	ldrh	r3, [r4, #12]
 800ab94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ab98:	81a3      	strh	r3, [r4, #12]
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	6063      	str	r3, [r4, #4]
 800ab9e:	6923      	ldr	r3, [r4, #16]
 800aba0:	6023      	str	r3, [r4, #0]
 800aba2:	89a3      	ldrh	r3, [r4, #12]
 800aba4:	f043 0308 	orr.w	r3, r3, #8
 800aba8:	81a3      	strh	r3, [r4, #12]
 800abaa:	6923      	ldr	r3, [r4, #16]
 800abac:	b94b      	cbnz	r3, 800abc2 <__swsetup_r+0x7a>
 800abae:	89a3      	ldrh	r3, [r4, #12]
 800abb0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800abb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800abb8:	d003      	beq.n	800abc2 <__swsetup_r+0x7a>
 800abba:	4621      	mov	r1, r4
 800abbc:	4628      	mov	r0, r5
 800abbe:	f000 f883 	bl	800acc8 <__smakebuf_r>
 800abc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abc6:	f013 0201 	ands.w	r2, r3, #1
 800abca:	d00a      	beq.n	800abe2 <__swsetup_r+0x9a>
 800abcc:	2200      	movs	r2, #0
 800abce:	60a2      	str	r2, [r4, #8]
 800abd0:	6962      	ldr	r2, [r4, #20]
 800abd2:	4252      	negs	r2, r2
 800abd4:	61a2      	str	r2, [r4, #24]
 800abd6:	6922      	ldr	r2, [r4, #16]
 800abd8:	b942      	cbnz	r2, 800abec <__swsetup_r+0xa4>
 800abda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800abde:	d1c5      	bne.n	800ab6c <__swsetup_r+0x24>
 800abe0:	bd38      	pop	{r3, r4, r5, pc}
 800abe2:	0799      	lsls	r1, r3, #30
 800abe4:	bf58      	it	pl
 800abe6:	6962      	ldrpl	r2, [r4, #20]
 800abe8:	60a2      	str	r2, [r4, #8]
 800abea:	e7f4      	b.n	800abd6 <__swsetup_r+0x8e>
 800abec:	2000      	movs	r0, #0
 800abee:	e7f7      	b.n	800abe0 <__swsetup_r+0x98>
 800abf0:	20000018 	.word	0x20000018

0800abf4 <_raise_r>:
 800abf4:	291f      	cmp	r1, #31
 800abf6:	b538      	push	{r3, r4, r5, lr}
 800abf8:	4605      	mov	r5, r0
 800abfa:	460c      	mov	r4, r1
 800abfc:	d904      	bls.n	800ac08 <_raise_r+0x14>
 800abfe:	2316      	movs	r3, #22
 800ac00:	6003      	str	r3, [r0, #0]
 800ac02:	f04f 30ff 	mov.w	r0, #4294967295
 800ac06:	bd38      	pop	{r3, r4, r5, pc}
 800ac08:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ac0a:	b112      	cbz	r2, 800ac12 <_raise_r+0x1e>
 800ac0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac10:	b94b      	cbnz	r3, 800ac26 <_raise_r+0x32>
 800ac12:	4628      	mov	r0, r5
 800ac14:	f000 f830 	bl	800ac78 <_getpid_r>
 800ac18:	4622      	mov	r2, r4
 800ac1a:	4601      	mov	r1, r0
 800ac1c:	4628      	mov	r0, r5
 800ac1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac22:	f000 b817 	b.w	800ac54 <_kill_r>
 800ac26:	2b01      	cmp	r3, #1
 800ac28:	d00a      	beq.n	800ac40 <_raise_r+0x4c>
 800ac2a:	1c59      	adds	r1, r3, #1
 800ac2c:	d103      	bne.n	800ac36 <_raise_r+0x42>
 800ac2e:	2316      	movs	r3, #22
 800ac30:	6003      	str	r3, [r0, #0]
 800ac32:	2001      	movs	r0, #1
 800ac34:	e7e7      	b.n	800ac06 <_raise_r+0x12>
 800ac36:	2100      	movs	r1, #0
 800ac38:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ac3c:	4620      	mov	r0, r4
 800ac3e:	4798      	blx	r3
 800ac40:	2000      	movs	r0, #0
 800ac42:	e7e0      	b.n	800ac06 <_raise_r+0x12>

0800ac44 <raise>:
 800ac44:	4b02      	ldr	r3, [pc, #8]	@ (800ac50 <raise+0xc>)
 800ac46:	4601      	mov	r1, r0
 800ac48:	6818      	ldr	r0, [r3, #0]
 800ac4a:	f7ff bfd3 	b.w	800abf4 <_raise_r>
 800ac4e:	bf00      	nop
 800ac50:	20000018 	.word	0x20000018

0800ac54 <_kill_r>:
 800ac54:	b538      	push	{r3, r4, r5, lr}
 800ac56:	4d07      	ldr	r5, [pc, #28]	@ (800ac74 <_kill_r+0x20>)
 800ac58:	2300      	movs	r3, #0
 800ac5a:	4604      	mov	r4, r0
 800ac5c:	4608      	mov	r0, r1
 800ac5e:	4611      	mov	r1, r2
 800ac60:	602b      	str	r3, [r5, #0]
 800ac62:	f7f7 fbb7 	bl	80023d4 <_kill>
 800ac66:	1c43      	adds	r3, r0, #1
 800ac68:	d102      	bne.n	800ac70 <_kill_r+0x1c>
 800ac6a:	682b      	ldr	r3, [r5, #0]
 800ac6c:	b103      	cbz	r3, 800ac70 <_kill_r+0x1c>
 800ac6e:	6023      	str	r3, [r4, #0]
 800ac70:	bd38      	pop	{r3, r4, r5, pc}
 800ac72:	bf00      	nop
 800ac74:	2000efec 	.word	0x2000efec

0800ac78 <_getpid_r>:
 800ac78:	f7f7 bba4 	b.w	80023c4 <_getpid>

0800ac7c <__swhatbuf_r>:
 800ac7c:	b570      	push	{r4, r5, r6, lr}
 800ac7e:	460c      	mov	r4, r1
 800ac80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac84:	2900      	cmp	r1, #0
 800ac86:	b096      	sub	sp, #88	@ 0x58
 800ac88:	4615      	mov	r5, r2
 800ac8a:	461e      	mov	r6, r3
 800ac8c:	da0d      	bge.n	800acaa <__swhatbuf_r+0x2e>
 800ac8e:	89a3      	ldrh	r3, [r4, #12]
 800ac90:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ac94:	f04f 0100 	mov.w	r1, #0
 800ac98:	bf14      	ite	ne
 800ac9a:	2340      	movne	r3, #64	@ 0x40
 800ac9c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800aca0:	2000      	movs	r0, #0
 800aca2:	6031      	str	r1, [r6, #0]
 800aca4:	602b      	str	r3, [r5, #0]
 800aca6:	b016      	add	sp, #88	@ 0x58
 800aca8:	bd70      	pop	{r4, r5, r6, pc}
 800acaa:	466a      	mov	r2, sp
 800acac:	f000 f848 	bl	800ad40 <_fstat_r>
 800acb0:	2800      	cmp	r0, #0
 800acb2:	dbec      	blt.n	800ac8e <__swhatbuf_r+0x12>
 800acb4:	9901      	ldr	r1, [sp, #4]
 800acb6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800acba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800acbe:	4259      	negs	r1, r3
 800acc0:	4159      	adcs	r1, r3
 800acc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800acc6:	e7eb      	b.n	800aca0 <__swhatbuf_r+0x24>

0800acc8 <__smakebuf_r>:
 800acc8:	898b      	ldrh	r3, [r1, #12]
 800acca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800accc:	079d      	lsls	r5, r3, #30
 800acce:	4606      	mov	r6, r0
 800acd0:	460c      	mov	r4, r1
 800acd2:	d507      	bpl.n	800ace4 <__smakebuf_r+0x1c>
 800acd4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800acd8:	6023      	str	r3, [r4, #0]
 800acda:	6123      	str	r3, [r4, #16]
 800acdc:	2301      	movs	r3, #1
 800acde:	6163      	str	r3, [r4, #20]
 800ace0:	b003      	add	sp, #12
 800ace2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ace4:	ab01      	add	r3, sp, #4
 800ace6:	466a      	mov	r2, sp
 800ace8:	f7ff ffc8 	bl	800ac7c <__swhatbuf_r>
 800acec:	9f00      	ldr	r7, [sp, #0]
 800acee:	4605      	mov	r5, r0
 800acf0:	4639      	mov	r1, r7
 800acf2:	4630      	mov	r0, r6
 800acf4:	f7fd fbe0 	bl	80084b8 <_malloc_r>
 800acf8:	b948      	cbnz	r0, 800ad0e <__smakebuf_r+0x46>
 800acfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acfe:	059a      	lsls	r2, r3, #22
 800ad00:	d4ee      	bmi.n	800ace0 <__smakebuf_r+0x18>
 800ad02:	f023 0303 	bic.w	r3, r3, #3
 800ad06:	f043 0302 	orr.w	r3, r3, #2
 800ad0a:	81a3      	strh	r3, [r4, #12]
 800ad0c:	e7e2      	b.n	800acd4 <__smakebuf_r+0xc>
 800ad0e:	89a3      	ldrh	r3, [r4, #12]
 800ad10:	6020      	str	r0, [r4, #0]
 800ad12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad16:	81a3      	strh	r3, [r4, #12]
 800ad18:	9b01      	ldr	r3, [sp, #4]
 800ad1a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ad1e:	b15b      	cbz	r3, 800ad38 <__smakebuf_r+0x70>
 800ad20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad24:	4630      	mov	r0, r6
 800ad26:	f000 f81d 	bl	800ad64 <_isatty_r>
 800ad2a:	b128      	cbz	r0, 800ad38 <__smakebuf_r+0x70>
 800ad2c:	89a3      	ldrh	r3, [r4, #12]
 800ad2e:	f023 0303 	bic.w	r3, r3, #3
 800ad32:	f043 0301 	orr.w	r3, r3, #1
 800ad36:	81a3      	strh	r3, [r4, #12]
 800ad38:	89a3      	ldrh	r3, [r4, #12]
 800ad3a:	431d      	orrs	r5, r3
 800ad3c:	81a5      	strh	r5, [r4, #12]
 800ad3e:	e7cf      	b.n	800ace0 <__smakebuf_r+0x18>

0800ad40 <_fstat_r>:
 800ad40:	b538      	push	{r3, r4, r5, lr}
 800ad42:	4d07      	ldr	r5, [pc, #28]	@ (800ad60 <_fstat_r+0x20>)
 800ad44:	2300      	movs	r3, #0
 800ad46:	4604      	mov	r4, r0
 800ad48:	4608      	mov	r0, r1
 800ad4a:	4611      	mov	r1, r2
 800ad4c:	602b      	str	r3, [r5, #0]
 800ad4e:	f7f7 fba1 	bl	8002494 <_fstat>
 800ad52:	1c43      	adds	r3, r0, #1
 800ad54:	d102      	bne.n	800ad5c <_fstat_r+0x1c>
 800ad56:	682b      	ldr	r3, [r5, #0]
 800ad58:	b103      	cbz	r3, 800ad5c <_fstat_r+0x1c>
 800ad5a:	6023      	str	r3, [r4, #0]
 800ad5c:	bd38      	pop	{r3, r4, r5, pc}
 800ad5e:	bf00      	nop
 800ad60:	2000efec 	.word	0x2000efec

0800ad64 <_isatty_r>:
 800ad64:	b538      	push	{r3, r4, r5, lr}
 800ad66:	4d06      	ldr	r5, [pc, #24]	@ (800ad80 <_isatty_r+0x1c>)
 800ad68:	2300      	movs	r3, #0
 800ad6a:	4604      	mov	r4, r0
 800ad6c:	4608      	mov	r0, r1
 800ad6e:	602b      	str	r3, [r5, #0]
 800ad70:	f7f7 fba0 	bl	80024b4 <_isatty>
 800ad74:	1c43      	adds	r3, r0, #1
 800ad76:	d102      	bne.n	800ad7e <_isatty_r+0x1a>
 800ad78:	682b      	ldr	r3, [r5, #0]
 800ad7a:	b103      	cbz	r3, 800ad7e <_isatty_r+0x1a>
 800ad7c:	6023      	str	r3, [r4, #0]
 800ad7e:	bd38      	pop	{r3, r4, r5, pc}
 800ad80:	2000efec 	.word	0x2000efec

0800ad84 <_init>:
 800ad84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad86:	bf00      	nop
 800ad88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad8a:	bc08      	pop	{r3}
 800ad8c:	469e      	mov	lr, r3
 800ad8e:	4770      	bx	lr

0800ad90 <_fini>:
 800ad90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad92:	bf00      	nop
 800ad94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad96:	bc08      	pop	{r3}
 800ad98:	469e      	mov	lr, r3
 800ad9a:	4770      	bx	lr
