{
  "module_name": "sun6i_csi_reg.h",
  "hash_id": "eff365fa3708ae8b491aad8e082a7bacc25c6751a99e5c671c7226bab38894e1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/sunxi/sun6i-csi/sun6i_csi_reg.h",
  "human_readable_source": " \n \n\n#ifndef _SUN6I_CSI_REG_H_\n#define _SUN6I_CSI_REG_H_\n\n#include <linux/kernel.h>\n\n#define SUN6I_CSI_ADDR_VALUE(a)\t\t\t((a) >> 2)\n\n#define SUN6I_CSI_EN_REG\t\t\t0x0\n#define SUN6I_CSI_EN_VER_EN\t\t\tBIT(30)\n#define SUN6I_CSI_EN_PTN_CYCLE(v)\t\t(((v) << 16) & GENMASK(23, 16))\n#define SUN6I_CSI_EN_SRAM_PWDN\t\t\tBIT(8)\n#define SUN6I_CSI_EN_PTN_START\t\t\tBIT(4)\n#define SUN6I_CSI_EN_CLK_CNT_SPL_VSYNC\t\tBIT(3)\n#define SUN6I_CSI_EN_CLK_CNT_EN\t\t\tBIT(2)\n#define SUN6I_CSI_EN_PTN_GEN_EN\t\t\tBIT(1)\n#define SUN6I_CSI_EN_CSI_EN\t\t\tBIT(0)\n\n \n\n#define SUN6I_CSI_IF_CFG_REG\t\t\t0x4\n#define SUN6I_CSI_IF_CFG_FIELD_DT_PCLK_SHIFT(v)\t(((v) << 24) & GENMASK(27, 24))\n#define SUN6I_CSI_IF_CFG_SRC_TYPE_PROGRESSIVE\t(0 << 21)\n#define SUN6I_CSI_IF_CFG_SRC_TYPE_INTERLACED\t(1 << 21)\n#define SUN6I_CSI_IF_CFG_FPS_DS\t\t\tBIT(20)\n#define SUN6I_CSI_IF_CFG_FIELD_POSITIVE\t\t(0 << 19)\n#define SUN6I_CSI_IF_CFG_FIELD_NEGATIVE\t\t(1 << 19)\n#define SUN6I_CSI_IF_CFG_VREF_POL_POSITIVE\t(0 << 18)\n#define SUN6I_CSI_IF_CFG_VREF_POL_NEGATIVE\t(1 << 18)\n#define SUN6I_CSI_IF_CFG_HREF_POL_POSITIVE\t(0 << 17)\n#define SUN6I_CSI_IF_CFG_HREF_POL_NEGATIVE\t(1 << 17)\n#define SUN6I_CSI_IF_CFG_CLK_POL_FALLING\t(0 << 16)\n#define SUN6I_CSI_IF_CFG_CLK_POL_RISING\t\t(1 << 16)\n#define SUN6I_CSI_IF_CFG_FIELD_DT_FIELD_VSYNC\t(0 << 14)\n#define SUN6I_CSI_IF_CFG_FIELD_DT_FIELD\t\t(1 << 14)\n#define SUN6I_CSI_IF_CFG_FIELD_DT_VSYNC\t\t(2 << 14)\n#define SUN6I_CSI_IF_CFG_DATA_WIDTH_8\t\t(0 << 8)\n#define SUN6I_CSI_IF_CFG_DATA_WIDTH_10\t\t(1 << 8)\n#define SUN6I_CSI_IF_CFG_DATA_WIDTH_12\t\t(2 << 8)\n#define SUN6I_CSI_IF_CFG_DATA_WIDTH_8_PLUS_2\t(3 << 8)\n#define SUN6I_CSI_IF_CFG_DATA_WIDTH_2_TIMES_8\t(4 << 8)\n#define SUN6I_CSI_IF_CFG_IF_CSI\t\t\t(0 << 7)\n#define SUN6I_CSI_IF_CFG_IF_MIPI\t\t(1 << 7)\n#define SUN6I_CSI_IF_CFG_IF_CSI_YUV_RAW\t\t(0 << 0)\n#define SUN6I_CSI_IF_CFG_IF_CSI_YUV_COMBINED\t(1 << 0)\n#define SUN6I_CSI_IF_CFG_IF_CSI_BT656\t\t(4 << 0)\n#define SUN6I_CSI_IF_CFG_IF_CSI_BT1120\t\t(5 << 0)\n\n#define SUN6I_CSI_CAP_REG\t\t\t0x8\n#define SUN6I_CSI_CAP_MASK(v)\t\t\t(((v) << 2) & GENMASK(5, 2))\n#define SUN6I_CSI_CAP_VCAP_ON\t\t\tBIT(1)\n#define SUN6I_CSI_CAP_SCAP_ON\t\t\tBIT(0)\n\n#define SUN6I_CSI_SYNC_CNT_REG\t\t\t0xc\n#define SUN6I_CSI_FIFO_THRS_REG\t\t\t0x10\n#define SUN6I_CSI_BT656_HEAD_CFG_REG\t\t0x14\n\n#define SUN6I_CSI_PTN_LEN_REG\t\t\t0x30\n#define SUN6I_CSI_PTN_ADDR_REG\t\t\t0x34\n#define SUN6I_CSI_VER_REG\t\t\t0x3c\n\n#define SUN6I_CSI_CH_CFG_REG\t\t\t0x44\n#define SUN6I_CSI_CH_CFG_PAD_VAL(v)\t\t(((v) << 24) & GENMASK(31, 24))\n#define SUN6I_CSI_CH_CFG_INPUT_FMT(v)\t\t(((v) << 20) & GENMASK(23, 20))\n#define SUN6I_CSI_CH_CFG_OUTPUT_FMT(v)\t\t(((v) << 16) & GENMASK(19, 16))\n#define SUN6I_CSI_CH_CFG_VFLIP_EN\t\tBIT(13)\n#define SUN6I_CSI_CH_CFG_HFLIP_EN\t\tBIT(12)\n#define SUN6I_CSI_CH_CFG_FIELD_SEL_FIELD0\t(0 << 10)\n#define SUN6I_CSI_CH_CFG_FIELD_SEL_FIELD1\t(1 << 10)\n#define SUN6I_CSI_CH_CFG_FIELD_SEL_EITHER\t(2 << 10)\n#define SUN6I_CSI_CH_CFG_INPUT_YUV_SEQ(v)\t(((v) << 8) & GENMASK(9, 8))\n\n#define SUN6I_CSI_INPUT_FMT_RAW\t\t\t0\n#define SUN6I_CSI_INPUT_FMT_YUV422\t\t3\n#define SUN6I_CSI_INPUT_FMT_YUV420\t\t4\n\n \n\n \n#define SUN6I_CSI_OUTPUT_FMT_FRAME_RAW_8\t0\n#define SUN6I_CSI_OUTPUT_FMT_FRAME_RAW_10\t1\n#define SUN6I_CSI_OUTPUT_FMT_FRAME_RAW_12\t2\n#define SUN6I_CSI_OUTPUT_FMT_FRAME_RGB565\t4\n#define SUN6I_CSI_OUTPUT_FMT_FRAME_RGB888\t5\n#define SUN6I_CSI_OUTPUT_FMT_FRAME_PRGB888\t6\n#define SUN6I_CSI_OUTPUT_FMT_FIELD_RAW_8\t8\n#define SUN6I_CSI_OUTPUT_FMT_FIELD_RAW_10\t9\n#define SUN6I_CSI_OUTPUT_FMT_FIELD_RAW_12\t10\n#define SUN6I_CSI_OUTPUT_FMT_FIELD_RGB565\t12\n#define SUN6I_CSI_OUTPUT_FMT_FIELD_RGB888\t13\n#define SUN6I_CSI_OUTPUT_FMT_FIELD_PRGB888\t14\n\n \n#define SUN6I_CSI_OUTPUT_FMT_FRAME_YUV422P\t0\n#define SUN6I_CSI_OUTPUT_FMT_FRAME_YUV420P\t1\n#define SUN6I_CSI_OUTPUT_FMT_FIELD_YUV420P\t2\n#define SUN6I_CSI_OUTPUT_FMT_FIELD_YUV422P\t3\n#define SUN6I_CSI_OUTPUT_FMT_FRAME_YUV422SP\t4\n#define SUN6I_CSI_OUTPUT_FMT_FRAME_YUV420SP\t5\n#define SUN6I_CSI_OUTPUT_FMT_FIELD_YUV420SP\t6\n#define SUN6I_CSI_OUTPUT_FMT_FIELD_YUV422SP\t7\n#define SUN6I_CSI_OUTPUT_FMT_FRAME_YUV422MB\t8\n#define SUN6I_CSI_OUTPUT_FMT_FRAME_YUV420MB\t9\n#define SUN6I_CSI_OUTPUT_FMT_FIELD_YUV420MB\t10\n#define SUN6I_CSI_OUTPUT_FMT_FIELD_YUV422MB\t11\n#define SUN6I_CSI_OUTPUT_FMT_FRAME_YUV422SP_10\t12\n#define SUN6I_CSI_OUTPUT_FMT_FRAME_YUV420SP_10\t13\n\n \n#define SUN6I_CSI_INPUT_YUV_SEQ_YUYV\t\t0\n#define SUN6I_CSI_INPUT_YUV_SEQ_YVYU\t\t1\n#define SUN6I_CSI_INPUT_YUV_SEQ_UYVY\t\t2\n#define SUN6I_CSI_INPUT_YUV_SEQ_VYUY\t\t3\n\n \n#define SUN6I_CSI_INPUT_YUV_SEQ_UV\t\t0\n#define SUN6I_CSI_INPUT_YUV_SEQ_VU\t\t1\n\n#define SUN6I_CSI_CH_SCALE_REG\t\t\t0x4c\n#define SUN6I_CSI_CH_SCALE_QUART_EN\t\tBIT(0)\n\n#define SUN6I_CSI_CH_FIFO0_ADDR_REG\t\t0x50\n#define SUN6I_CSI_CH_FIFO1_ADDR_REG\t\t0x58\n#define SUN6I_CSI_CH_FIFO2_ADDR_REG\t\t0x60\n\n#define SUN6I_CSI_CH_STA_REG\t\t\t0x6c\n#define SUN6I_CSI_CH_STA_FIELD\t\t\tBIT(2)\n#define SUN6I_CSI_CH_STA_VCAP\t\t\tBIT(1)\n#define SUN6I_CSI_CH_STA_SCAP\t\t\tBIT(0)\n\n#define SUN6I_CSI_CH_INT_EN_REG\t\t\t0x70\n#define SUN6I_CSI_CH_INT_EN_VS\t\t\tBIT(7)\n#define SUN6I_CSI_CH_INT_EN_HB_OF\t\tBIT(6)\n#define SUN6I_CSI_CH_INT_EN_MUL_ERR\t\tBIT(5)\n#define SUN6I_CSI_CH_INT_EN_FIFO2_OF\t\tBIT(4)\n#define SUN6I_CSI_CH_INT_EN_FIFO1_OF\t\tBIT(3)\n#define SUN6I_CSI_CH_INT_EN_FIFO0_OF\t\tBIT(2)\n#define SUN6I_CSI_CH_INT_EN_FD\t\t\tBIT(1)\n#define SUN6I_CSI_CH_INT_EN_CD\t\t\tBIT(0)\n\n#define SUN6I_CSI_CH_INT_STA_REG\t\t0x74\n#define SUN6I_CSI_CH_INT_STA_CLEAR\t\t0xff\n#define SUN6I_CSI_CH_INT_STA_VS\t\t\tBIT(7)\n#define SUN6I_CSI_CH_INT_STA_HB_OF\t\tBIT(6)\n#define SUN6I_CSI_CH_INT_STA_MUL_ERR\t\tBIT(5)\n#define SUN6I_CSI_CH_INT_STA_FIFO2_OF\t\tBIT(4)\n#define SUN6I_CSI_CH_INT_STA_FIFO1_OF\t\tBIT(3)\n#define SUN6I_CSI_CH_INT_STA_FIFO0_OF\t\tBIT(2)\n#define SUN6I_CSI_CH_INT_STA_FD\t\t\tBIT(1)\n#define SUN6I_CSI_CH_INT_STA_CD\t\t\tBIT(0)\n\n#define SUN6I_CSI_CH_FLD1_VSIZE_REG\t\t0x78\n#define SUN6I_CSI_CH_FLD1_VSIZE_VER_LEN(v)\t(((v) << 16) & GENMASK(28, 16))\n#define SUN6I_CSI_CH_FLD1_VSIZE_VER_START(v)\t((v) & GENMASK(12, 0))\n\n#define SUN6I_CSI_CH_HSIZE_REG\t\t\t0x80\n#define SUN6I_CSI_CH_HSIZE_LEN(v)\t\t(((v) << 16) & GENMASK(28, 16))\n#define SUN6I_CSI_CH_HSIZE_START(v)\t\t((v) & GENMASK(12, 0))\n\n#define SUN6I_CSI_CH_VSIZE_REG\t\t\t0x84\n#define SUN6I_CSI_CH_VSIZE_LEN(v)\t\t(((v) << 16) & GENMASK(28, 16))\n#define SUN6I_CSI_CH_VSIZE_START(v)\t\t((v) & GENMASK(12, 0))\n\n#define SUN6I_CSI_CH_BUF_LEN_REG\t\t0x88\n#define SUN6I_CSI_CH_BUF_LEN_CHROMA_LINE(v)\t(((v) << 16) & GENMASK(29, 16))\n#define SUN6I_CSI_CH_BUF_LEN_LUMA_LINE(v)\t((v) & GENMASK(13, 0))\n\n#define SUN6I_CSI_CH_FLIP_SIZE_REG\t\t0x8c\n#define SUN6I_CSI_CH_FLIP_SIZE_VER_LEN(v)\t(((v) << 16) & GENMASK(28, 16))\n#define SUN6I_CSI_CH_FLIP_SIZE_VALID_LEN(v)\t((v) & GENMASK(12, 0))\n\n#define SUN6I_CSI_CH_FRM_CLK_CNT_REG\t\t0x90\n#define SUN6I_CSI_CH_ACC_ITNL_CLK_CNT_REG\t0x94\n#define SUN6I_CSI_CH_FIFO_STAT_REG\t\t0x98\n#define SUN6I_CSI_CH_PCLK_STAT_REG\t\t0x9c\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}