Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Sun Oct  8 12:54:52 2017
| Host         : niklas-precision running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file z_turn_wrapper_timing_summary_routed.rpt -rpx z_turn_wrapper_timing_summary_routed.rpx
| Design       : z_turn_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: z_turn_i/ultrasonicAXItoPWM_0/inst/counter_reg[7]/Q (HIGH)

 There are 7300 register/latch pins with no clock driven by root clock pin: z_turn_i/ultrasonicShiftControl_0/inst/LATCH_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13187 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 94 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.316     -117.456                     20                11608        0.064        0.000                      0                11608        2.020        0.000                       0                  4254  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 3.000}        6.000           166.667         
clk_fpga_1                       {0.000 10.000}       20.000          50.000          
clk_fpga_2                       {0.000 5.000}        10.000          100.000         
clk_fpga_3                       {0.000 2.500}        5.000           200.000         
z_turn_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_z_turn_clk_wiz_0_0    {0.000 3.000}        6.000           166.667         
  clkfbout_z_turn_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
z_turn_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_z_turn_clk_wiz_1_0_1  {0.000 22.144}       44.289          22.579          
  clkfbout_z_turn_clk_wiz_1_0_1  {0.000 45.000}       90.000          11.111          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             1.179        0.000                      0                   43        0.160        0.000                      0                   43        2.020        0.000                       0                    29  
clk_fpga_1                             2.465        0.000                      0                11391        0.064        0.000                      0                11391        8.750        0.000                       0                  4079  
clk_fpga_2                                                                                                                                                                         7.845        0.000                       0                     1  
z_turn_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_z_turn_clk_wiz_0_0         -0.011       -0.011                      1                  157        0.264        0.000                      0                  157        2.500        0.000                       0                   127  
  clkfbout_z_turn_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
z_turn_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_z_turn_clk_wiz_1_0_1       42.913        0.000                      0                    1        0.265        0.000                      0                    1       21.644        0.000                       0                    10  
  clkfbout_z_turn_clk_wiz_1_0_1                                                                                                                                                   10.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1                     clk_fpga_0                          -1.415       -2.831                      2                    2        0.196        0.000                      0                    2  
clk_out1_z_turn_clk_wiz_1_0_1  clk_fpga_1                          -5.077       -5.077                      1                    1        0.240        0.000                      0                    1  
clk_fpga_1                     clk_out1_z_turn_clk_wiz_0_0         -1.261       -1.261                      1                    1        0.067        0.000                      0                    1  
clk_fpga_1                     clk_out1_z_turn_clk_wiz_1_0_1       -8.316     -108.276                     15                   15        0.098        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 z_turn_i/ps7/inst/PS7_i/DMA0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 2.158ns (46.712%)  route 2.462ns (53.288%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 8.703 - 6.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.774     3.068    z_turn_i/ps7/inst/DMA0_ACLK
    PS7_X0Y0             PS7                                          r  z_turn_i/ps7/inst/PS7_i/DMA0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_DMA0ACLK_DMA0DATYPE[0])
                                                      1.786     4.854 f  z_turn_i/ps7/inst/PS7_i/DMA0DATYPE[0]
                         net (fo=4, routed)           1.409     6.262    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/DMA_REQ_TX_DATYPE[0]
    SLICE_X29Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.386 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_4/O
                         net (fo=1, routed)           0.574     6.961    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_4_n_0
    SLICE_X29Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.085 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_2/O
                         net (fo=2, routed)           0.479     7.563    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_2_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.687 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.687    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_1_n_0
    SLICE_X28Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.524     8.703    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/DMA_REQ_TX_ACLK
    SLICE_X28Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]/C
                         clock pessimism              0.229     8.932    
                         clock uncertainty           -0.097     8.835    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.031     8.866    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 z_turn_i/ps7/inst/PS7_i/DMA0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 2.158ns (46.713%)  route 2.462ns (53.287%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 8.703 - 6.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.774     3.068    z_turn_i/ps7/inst/DMA0_ACLK
    PS7_X0Y0             PS7                                          r  z_turn_i/ps7/inst/PS7_i/DMA0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_DMA0ACLK_DMA0DATYPE[0])
                                                      1.786     4.854 f  z_turn_i/ps7/inst/PS7_i/DMA0DATYPE[0]
                         net (fo=4, routed)           1.409     6.262    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/DMA_REQ_TX_DATYPE[0]
    SLICE_X29Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.386 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_4/O
                         net (fo=1, routed)           0.574     6.961    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_4_n_0
    SLICE_X29Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.085 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_2/O
                         net (fo=2, routed)           0.479     7.563    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_2_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.687 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.687    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[1]_i_1_n_0
    SLICE_X28Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.524     8.703    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/DMA_REQ_TX_ACLK
    SLICE_X28Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]/C
                         clock pessimism              0.229     8.932    
                         clock uncertainty           -0.097     8.835    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.031     8.866    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ps7/inst/PS7_i/DMA0DRTYPE[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.580ns (31.722%)  route 1.248ns (68.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 8.778 - 6.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.698     2.992    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/DMA_REQ_TX_ACLK
    SLICE_X28Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]/Q
                         net (fo=7, routed)           0.768     4.216    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg_n_0_[1]
    SLICE_X28Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.340 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/DMA_REQ_TX_DRTYPE[1]_INST_0/O
                         net (fo=1, routed)           0.481     4.820    z_turn_i/ps7/inst/DMA0_DRTYPE[1]
    PS7_X0Y0             PS7                                          r  z_turn_i/ps7/inst/PS7_i/DMA0DRTYPE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.599     8.778    z_turn_i/ps7/inst/DMA0_ACLK
    PS7_X0Y0             PS7                                          r  z_turn_i/ps7/inst/PS7_i/DMA0ACLK
                         clock pessimism              0.229     9.008    
                         clock uncertainty           -0.097     8.911    
    PS7_X0Y0             PS7 (Setup_ps7_DMA0ACLK_DMA0DRTYPE[1])
                                                     -0.667     8.244    z_turn_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.752ns (78.027%)  route 0.493ns (21.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 8.870 - 6.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.882     3.176    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X30Y132        SRL16E                                       r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y132        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.804 r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.493     5.297    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/Q
    SLICE_X31Y132        LUT2 (Prop_lut2_I0_O)        0.124     5.421 r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     5.421    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X31Y132        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.691     8.870    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y132        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.284     9.154    
                         clock uncertainty           -0.097     9.057    
    SLICE_X31Y132        FDRE (Setup_fdre_C_D)        0.029     9.086    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.608ns (35.031%)  route 1.128ns (64.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 8.871 - 6.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.882     3.176    z_turn_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X28Y132        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  z_turn_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.800     4.432    z_turn_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X29Y133        LUT2 (Prop_lut2_I1_O)        0.152     4.584 r  z_turn_i/proc_sys_reset_0/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.328     4.912    z_turn_i/proc_sys_reset_0/U0/SEQ/pr_i_1_n_0
    SLICE_X30Y133        FDSE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.692     8.871    z_turn_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X30Y133        FDSE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                         clock pessimism              0.282     9.153    
                         clock uncertainty           -0.097     9.056    
    SLICE_X30Y133        FDSE (Setup_fdse_C_D)       -0.233     8.823    z_turn_i/proc_sys_reset_0/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.642ns (44.843%)  route 0.790ns (55.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 8.871 - 6.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.883     3.177    z_turn_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X30Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.518     3.695 f  z_turn_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.398     4.093    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.124     4.217 r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.391     4.609    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X28Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.692     8.871    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X28Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.282     9.153    
                         clock uncertainty           -0.097     9.056    
    SLICE_X28Y133        FDRE (Setup_fdre_C_R)       -0.429     8.627    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.642ns (44.843%)  route 0.790ns (55.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 8.871 - 6.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.883     3.177    z_turn_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X30Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.518     3.695 f  z_turn_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.398     4.093    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.124     4.217 r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.391     4.609    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X28Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.692     8.871    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X28Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.282     9.153    
                         clock uncertainty           -0.097     9.056    
    SLICE_X28Y133        FDRE (Setup_fdre_C_R)       -0.429     8.627    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.642ns (44.843%)  route 0.790ns (55.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 8.871 - 6.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.883     3.177    z_turn_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X30Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.518     3.695 f  z_turn_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.398     4.093    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.124     4.217 r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.391     4.609    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X28Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.692     8.871    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X28Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.282     9.153    
                         clock uncertainty           -0.097     9.056    
    SLICE_X28Y133        FDRE (Setup_fdre_C_R)       -0.429     8.627    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.642ns (44.843%)  route 0.790ns (55.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 8.871 - 6.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.883     3.177    z_turn_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X30Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.518     3.695 f  z_turn_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.398     4.093    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.124     4.217 r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.391     4.609    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X28Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.692     8.871    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X28Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.282     9.153    
                         clock uncertainty           -0.097     9.056    
    SLICE_X28Y133        FDRE (Setup_fdre_C_R)       -0.429     8.627    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.642ns (44.843%)  route 0.790ns (55.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 8.871 - 6.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.883     3.177    z_turn_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X30Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.518     3.695 f  z_turn_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.398     4.093    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.124     4.217 r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.391     4.609    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X28Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.692     8.871    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X28Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.282     9.153    
                         clock uncertainty           -0.097     9.056    
    SLICE_X28Y133        FDRE (Setup_fdre_C_R)       -0.429     8.627    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  4.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.647     0.983    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y119        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y119        FDRE (Prop_fdre_C_Q)         0.164     1.147 r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.203    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X26Y119        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.919     1.285    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y119        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.983    
    SLICE_X26Y119        FDRE (Hold_fdre_C_D)         0.060     1.043    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.642     0.978    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y124        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y124        FDRE (Prop_fdre_C_Q)         0.148     1.126 r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.073     1.199    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[2]
    SLICE_X26Y124        LUT5 (Prop_lut5_I4_O)        0.098     1.297 r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.297    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X26Y124        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.913     1.279    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y124        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.301     0.978    
    SLICE_X26Y124        FDRE (Hold_fdre_C_D)         0.120     1.098    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.859%)  route 0.135ns (42.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.653     0.989    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X28Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y133        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.135     1.265    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X28Y133        LUT6 (Prop_lut6_I1_O)        0.045     1.310 r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     1.310    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X28Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.923     1.289    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X28Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.300     0.989    
    SLICE_X28Y133        FDRE (Hold_fdre_C_D)         0.092     1.081    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.652     0.988    z_turn_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X29Y132        FDSE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDSE (Prop_fdse_C_Q)         0.141     1.129 r  z_turn_i/proc_sys_reset_0/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156     1.285    z_turn_i/proc_sys_reset_0/U0/SEQ/Core
    SLICE_X29Y132        LUT2 (Prop_lut2_I0_O)        0.042     1.327 r  z_turn_i/proc_sys_reset_0/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000     1.327    z_turn_i/proc_sys_reset_0/U0/SEQ/from_sys_i_1_n_0
    SLICE_X29Y132        FDSE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.922     1.288    z_turn_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X29Y132        FDSE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.300     0.988    
    SLICE_X29Y132        FDSE (Hold_fdse_C_D)         0.107     1.095    z_turn_i/proc_sys_reset_0/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.630%)  route 0.170ns (47.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.653     0.989    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X28Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y133        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.170     1.300    z_turn_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X28Y132        LUT4 (Prop_lut4_I1_O)        0.048     1.348 r  z_turn_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.348    z_turn_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X28Y132        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.922     1.288    z_turn_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X28Y132        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.286     1.002    
    SLICE_X28Y132        FDRE (Hold_fdre_C_D)         0.107     1.109    z_turn_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.652     0.988    z_turn_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X29Y132        FDSE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDSE (Prop_fdse_C_Q)         0.141     1.129 r  z_turn_i/proc_sys_reset_0/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156     1.285    z_turn_i/proc_sys_reset_0/U0/SEQ/Core
    SLICE_X29Y132        LUT2 (Prop_lut2_I0_O)        0.045     1.330 r  z_turn_i/proc_sys_reset_0/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.330    z_turn_i/proc_sys_reset_0/U0/SEQ/Core_i_1_n_0
    SLICE_X29Y132        FDSE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.922     1.288    z_turn_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X29Y132        FDSE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism             -0.300     0.988    
    SLICE_X29Y132        FDSE (Hold_fdse_C_D)         0.091     1.079    z_turn_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.231%)  route 0.170ns (47.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.653     0.989    z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X28Y133        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y133        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  z_turn_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.170     1.300    z_turn_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X28Y132        LUT4 (Prop_lut4_I2_O)        0.045     1.345 r  z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.345    z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X28Y132        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.922     1.288    z_turn_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X28Y132        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.286     1.002    
    SLICE_X28Y132        FDRE (Hold_fdre_C_D)         0.091     1.093    z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.652     0.988    z_turn_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X28Y132        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDRE (Prop_fdre_C_Q)         0.141     1.129 r  z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.162     1.291    z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X28Y132        LUT2 (Prop_lut2_I1_O)        0.045     1.336 r  z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.336    z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X28Y132        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.922     1.288    z_turn_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X28Y132        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.300     0.988    
    SLICE_X28Y132        FDRE (Hold_fdre_C_D)         0.092     1.080    z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.647     0.983    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y119        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y119        FDRE (Prop_fdre_C_Q)         0.148     1.131 r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     1.250    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X26Y119        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.919     1.285    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y119        FDRE                                         r  z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.302     0.983    
    SLICE_X26Y119        FDRE (Hold_fdre_C_D)         0.000     0.983    z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ps7/inst/PS7_i/DMA0DRVALID
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.758%)  route 0.243ns (63.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.575     0.911    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/DMA_REQ_TX_ACLK
    SLICE_X28Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]/Q
                         net (fo=8, routed)           0.243     1.294    z_turn_i/ps7/inst/DMA0_DRVALID
    PS7_X0Y0             PS7                                          r  z_turn_i/ps7/inst/PS7_i/DMA0DRVALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.922     1.288    z_turn_i/ps7/inst/DMA0_ACLK
    PS7_X0Y0             PS7                                          r  z_turn_i/ps7/inst/PS7_i/DMA0ACLK
                         clock pessimism             -0.264     1.023    
    PS7_X0Y0             PS7 (Hold_ps7_DMA0ACLK_DMA0DRVALID)
                                                      0.000     1.023    z_turn_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { z_turn_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         6.000       3.845      BUFGCTRL_X0Y17  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X28Y91    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X28Y91    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X29Y133   z_turn_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X26Y119   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X26Y119   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X26Y119   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X26Y119   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X26Y124   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.000       5.000      SLICE_X26Y124   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         3.000       2.020      SLICE_X30Y132   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         3.000       2.020      SLICE_X30Y132   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         3.000       2.500      SLICE_X26Y124   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         3.000       2.500      SLICE_X26Y124   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         3.000       2.500      SLICE_X26Y124   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         3.000       2.500      SLICE_X26Y124   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         3.000       2.500      SLICE_X31Y132   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         3.000       2.500      SLICE_X29Y132   z_turn_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         3.000       2.500      SLICE_X28Y132   z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         3.000       2.500      SLICE_X28Y132   z_turn_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         3.000       2.020      SLICE_X30Y132   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         3.000       2.020      SLICE_X30Y132   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         3.000       2.500      SLICE_X26Y124   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         3.000       2.500      SLICE_X26Y124   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         3.000       2.500      SLICE_X26Y124   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         3.000       2.500      SLICE_X26Y124   z_turn_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         3.000       2.500      SLICE_X28Y91    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         3.000       2.500      SLICE_X28Y91    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         3.000       2.500      SLICE_X28Y91    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         3.000       2.500      SLICE_X28Y91    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.355ns  (logic 0.580ns (3.546%)  route 15.775ns (96.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.842     3.136    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.647     5.239    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y119        LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90[0]_i_1/O
                         net (fo=2992, routed)       14.128    19.491    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/p_0_in
    SLICE_X42Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.488    22.667    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[26]/C
                         clock pessimism              0.115    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X42Y16         FDRE (Setup_fdre_C_R)       -0.524    21.956    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[26]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -19.491    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.355ns  (logic 0.580ns (3.546%)  route 15.775ns (96.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.842     3.136    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.647     5.239    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y119        LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90[0]_i_1/O
                         net (fo=2992, routed)       14.128    19.491    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/p_0_in
    SLICE_X42Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.488    22.667    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[27]/C
                         clock pessimism              0.115    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X42Y16         FDRE (Setup_fdre_C_R)       -0.524    21.956    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[27]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -19.491    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.355ns  (logic 0.580ns (3.546%)  route 15.775ns (96.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.842     3.136    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.647     5.239    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y119        LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90[0]_i_1/O
                         net (fo=2992, routed)       14.128    19.491    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/p_0_in
    SLICE_X42Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.488    22.667    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[28]/C
                         clock pessimism              0.115    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X42Y16         FDRE (Setup_fdre_C_R)       -0.524    21.956    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[28]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -19.491    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.355ns  (logic 0.580ns (3.546%)  route 15.775ns (96.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.842     3.136    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.647     5.239    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y119        LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90[0]_i_1/O
                         net (fo=2992, routed)       14.128    19.491    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/p_0_in
    SLICE_X42Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.488    22.667    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[30]/C
                         clock pessimism              0.115    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X42Y16         FDRE (Setup_fdre_C_R)       -0.524    21.956    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg64_reg[30]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -19.491    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.158ns  (logic 0.580ns (3.590%)  route 15.578ns (96.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.842     3.136    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.647     5.239    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y119        LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90[0]_i_1/O
                         net (fo=2992, routed)       13.931    19.294    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/p_0_in
    SLICE_X36Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.488    22.667    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[25]/C
                         clock pessimism              0.115    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X36Y16         FDRE (Setup_fdre_C_R)       -0.524    21.956    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[25]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -19.294    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.158ns  (logic 0.580ns (3.590%)  route 15.578ns (96.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.842     3.136    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.647     5.239    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y119        LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90[0]_i_1/O
                         net (fo=2992, routed)       13.931    19.294    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/p_0_in
    SLICE_X36Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.488    22.667    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[28]/C
                         clock pessimism              0.115    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X36Y16         FDRE (Setup_fdre_C_R)       -0.524    21.956    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[28]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -19.294    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.158ns  (logic 0.580ns (3.590%)  route 15.578ns (96.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.842     3.136    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.647     5.239    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y119        LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90[0]_i_1/O
                         net (fo=2992, routed)       13.931    19.294    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/p_0_in
    SLICE_X36Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.488    22.667    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[29]/C
                         clock pessimism              0.115    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X36Y16         FDRE (Setup_fdre_C_R)       -0.524    21.956    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[29]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -19.294    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.158ns  (logic 0.580ns (3.590%)  route 15.578ns (96.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.842     3.136    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.647     5.239    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y119        LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90[0]_i_1/O
                         net (fo=2992, routed)       13.931    19.294    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/p_0_in
    SLICE_X36Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.488    22.667    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[31]/C
                         clock pessimism              0.115    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X36Y16         FDRE (Setup_fdre_C_R)       -0.524    21.956    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg68_reg[31]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -19.294    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg69_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.158ns  (logic 0.580ns (3.590%)  route 15.578ns (96.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.842     3.136    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.647     5.239    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y119        LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90[0]_i_1/O
                         net (fo=2992, routed)       13.931    19.294    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/p_0_in
    SLICE_X37Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg69_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.488    22.667    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y16         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg69_reg[25]/C
                         clock pessimism              0.115    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X37Y16         FDRE (Setup_fdre_C_R)       -0.429    22.051    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg69_reg[25]
  -------------------------------------------------------------------
                         required time                         22.051    
                         arrival time                         -19.294    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg69_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.059ns  (logic 0.580ns (3.612%)  route 15.479ns (96.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 22.664 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.842     3.136    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.647     5.239    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X27Y119        LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90[0]_i_1/O
                         net (fo=2992, routed)       13.832    19.195    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/p_0_in
    SLICE_X38Y18         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg69_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.485    22.664    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y18         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg69_reg[31]/C
                         clock pessimism              0.115    22.779    
                         clock uncertainty           -0.302    22.477    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.524    21.953    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg69_reg[31]
  -------------------------------------------------------------------
                         required time                         21.953    
                         arrival time                         -19.195    
  -------------------------------------------------------------------
                         slack                                  2.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.226ns (44.691%)  route 0.280ns (55.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.577     0.913    z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[5]/Q
                         net (fo=6, routed)           0.280     1.320    z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[46][5]
    SLICE_X28Y101        LUT5 (Prop_lut5_I0_O)        0.098     1.418 r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[5]_i_1/O
                         net (fo=1, routed)           0.000     1.418    z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[5]_i_1_n_0
    SLICE_X28Y101        FDRE                                         r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.931     1.297    z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y101        FDRE                                         r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.092     1.354    z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/ps7/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.656     0.992    z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    z_turn_i/ps7/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  z_turn_i/ps7/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.885     1.251    z_turn_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  z_turn_i/ps7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    z_turn_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/ps7/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.656     0.992    z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.285    z_turn_i/ps7/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  z_turn_i/ps7/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.885     1.251    z_turn_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  z_turn_i/ps7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    z_turn_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.130%)  route 0.174ns (32.870%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.577     0.913    z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y99         FDRE                                         r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/Q
                         net (fo=2, routed)           0.173     1.227    z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0[2]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.272 r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.272    z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.387 r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.387    z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.441 r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.441    z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_7
    SLICE_X28Y100        FDRE                                         r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.931     1.297    z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y100        FDRE                                         r  z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    z_turn_i/z_turn_ps_7_axi_periph_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.636     0.972    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/s00_axi_aclk
    SLICE_X37Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/Q
                         net (fo=18, routed)          0.265     1.378    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/ADDRD1
    SLICE_X36Y111        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.908     1.274    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X36Y111        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.289     0.985    
    SLICE_X36Y111        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.294    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.636     0.972    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/s00_axi_aclk
    SLICE_X37Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/Q
                         net (fo=18, routed)          0.265     1.378    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/ADDRD1
    SLICE_X36Y111        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.908     1.274    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X36Y111        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -0.289     0.985    
    SLICE_X36Y111        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.294    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.636     0.972    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/s00_axi_aclk
    SLICE_X37Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/Q
                         net (fo=18, routed)          0.265     1.378    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/ADDRD1
    SLICE_X36Y111        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.908     1.274    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X36Y111        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB/CLK
                         clock pessimism             -0.289     0.985    
    SLICE_X36Y111        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.294    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.636     0.972    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/s00_axi_aclk
    SLICE_X37Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/Q
                         net (fo=18, routed)          0.265     1.378    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/ADDRD1
    SLICE_X36Y111        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.908     1.274    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X36Y111        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism             -0.289     0.985    
    SLICE_X36Y111        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.294    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.636     0.972    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/s00_axi_aclk
    SLICE_X37Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/Q
                         net (fo=18, routed)          0.265     1.378    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/ADDRD1
    SLICE_X36Y111        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.908     1.274    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X36Y111        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC/CLK
                         clock pessimism             -0.289     0.985    
    SLICE_X36Y111        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.294    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.636     0.972    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/s00_axi_aclk
    SLICE_X37Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_reg[1]/Q
                         net (fo=18, routed)          0.265     1.378    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/ADDRD1
    SLICE_X36Y111        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.908     1.274    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X36Y111        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1/CLK
                         clock pessimism             -0.289     0.985    
    SLICE_X36Y111        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.294    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { z_turn_i/ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X26Y120   z_turn_i/axi_i2s_adi_0/U0/I2S_CLK_CONTROL_REG_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X26Y120   z_turn_i/axi_i2s_adi_0/U0/I2S_CLK_CONTROL_REG_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X26Y120   z_turn_i/axi_i2s_adi_0/U0/I2S_CLK_CONTROL_REG_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X29Y122   z_turn_i/axi_i2s_adi_0/U0/I2S_CLK_CONTROL_REG_reg[18]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X26Y122   z_turn_i/axi_i2s_adi_0/U0/I2S_CLK_CONTROL_REG_reg[19]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X29Y122   z_turn_i/axi_i2s_adi_0/U0/I2S_CLK_CONTROL_REG_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X26Y122   z_turn_i/axi_i2s_adi_0/U0/I2S_CLK_CONTROL_REG_reg[20]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X26Y120   z_turn_i/axi_i2s_adi_0/U0/I2S_CLK_CONTROL_REG_reg[21]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X29Y122   z_turn_i/axi_i2s_adi_0/U0/I2S_CLK_CONTROL_REG_reg[22]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y112   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y112   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y111   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y112   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y112   z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { z_turn_i/ps7/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  z_turn_i/clk_wiz_0/inst/clk_in1
  To Clock:  z_turn_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         z_turn_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { z_turn_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_z_turn_clk_wiz_0_0
  To Clock:  clk_out1_z_turn_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.011ns,  Total Violation       -0.011ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_z_turn_clk_wiz_0_0 fall@3.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.794ns (27.464%)  route 2.097ns (72.536%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 4.545 - 3.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.831     1.831    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.711     1.714    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y65         FDSE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDSE (Prop_fdse_C_Q)         0.456     2.170 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[0]/Q
                         net (fo=182, routed)         2.097     4.267    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[0]
    SLICE_X54Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.391 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP[11]_i_3/O
                         net (fo=1, routed)           0.000     4.391    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP[11]_i_3_n_0
    SLICE_X54Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     4.605 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     4.605    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP_reg[11]_i_1_n_0
    SLICE_X54Y32         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.000 f  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.634     4.634    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.192 f  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     2.912    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.003 f  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.542     4.545    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X54Y32         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.545    
                         clock uncertainty           -0.069     4.476    
    SLICE_X54Y32         FDRE (Setup_fdre_C_D)        0.118     4.594    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP_reg[11]
  -------------------------------------------------------------------
                         required time                          4.594    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_z_turn_clk_wiz_0_0 fall@3.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.825ns (29.395%)  route 1.982ns (70.605%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 4.555 - 3.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.831     1.831    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.711     1.714    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y65         FDSE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDSE (Prop_fdse_C_Q)         0.456     2.170 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/Q
                         net (fo=182, routed)         1.982     4.152    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]
    SLICE_X61Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.276 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN[18]_i_3/O
                         net (fo=1, routed)           0.000     4.276    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN[18]_i_3_n_0
    SLICE_X61Y41         MUXF7 (Prop_muxf7_I1_O)      0.245     4.521 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     4.521    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[18]_i_1_n_0
    SLICE_X61Y41         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.000 f  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.634     4.634    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.192 f  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     2.912    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.003 f  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.552     4.555    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X61Y41         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.555    
                         clock uncertainty           -0.069     4.486    
    SLICE_X61Y41         FDRE (Setup_fdre_C_D)        0.067     4.553    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[18]
  -------------------------------------------------------------------
                         required time                          4.553    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_z_turn_clk_wiz_0_0 fall@3.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.825ns (29.525%)  route 1.969ns (70.475%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 4.555 - 3.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.831     1.831    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.711     1.714    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y65         FDSE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDSE (Prop_fdse_C_Q)         0.456     2.170 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/Q
                         net (fo=182, routed)         1.969     4.139    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.124     4.263 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP[17]_i_3/O
                         net (fo=1, routed)           0.000     4.263    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP[17]_i_3_n_0
    SLICE_X64Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     4.508 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     4.508    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[17]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.000 f  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.634     4.634    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.192 f  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     2.912    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.003 f  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.552     4.555    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X64Y39         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.555    
                         clock uncertainty           -0.069     4.486    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)        0.067     4.553    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[17]
  -------------------------------------------------------------------
                         required time                          4.553    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_z_turn_clk_wiz_0_0 fall@3.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.825ns (29.536%)  route 1.968ns (70.464%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 4.555 - 3.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.831     1.831    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.711     1.714    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y65         FDSE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDSE (Prop_fdse_C_Q)         0.456     2.170 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/Q
                         net (fo=182, routed)         1.968     4.138    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]
    SLICE_X71Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.262 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP[12]_i_3/O
                         net (fo=1, routed)           0.000     4.262    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP[12]_i_3_n_0
    SLICE_X71Y38         MUXF7 (Prop_muxf7_I1_O)      0.245     4.507 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     4.507    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[12]_i_1_n_0
    SLICE_X71Y38         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.000 f  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.634     4.634    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.192 f  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     2.912    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.003 f  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.552     4.555    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X71Y38         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.555    
                         clock uncertainty           -0.069     4.486    
    SLICE_X71Y38         FDRE (Setup_fdre_C_D)        0.067     4.553    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[12]
  -------------------------------------------------------------------
                         required time                          4.553    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_z_turn_clk_wiz_0_0 fall@3.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.732ns (26.357%)  route 2.045ns (73.643%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 4.549 - 3.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.831     1.831    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.713     1.716    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y64         FDSE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDSE (Prop_fdse_C_Q)         0.456     2.172 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[2]/Q
                         net (fo=92, routed)          2.045     4.217    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[2]
    SLICE_X57Y36         MUXF7 (Prop_muxf7_S_O)       0.276     4.493 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     4.493    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[18]_i_1_n_0
    SLICE_X57Y36         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.000 f  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.634     4.634    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.192 f  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     2.912    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.003 f  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.546     4.549    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X57Y36         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.549    
                         clock uncertainty           -0.069     4.480    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.067     4.547    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LP_reg[18]
  -------------------------------------------------------------------
                         required time                          4.547    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_z_turn_clk_wiz_0_0 fall@3.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 0.797ns (29.993%)  route 1.860ns (70.007%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 4.495 - 3.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.831     1.831    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.711     1.714    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y65         FDSE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDSE (Prop_fdse_C_Q)         0.456     2.170 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/Q
                         net (fo=182, routed)         1.860     4.030    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.154 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP[14]_i_3/O
                         net (fo=1, routed)           0.000     4.154    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP[14]_i_3_n_0
    SLICE_X43Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     4.371 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     4.371    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP_reg[14]_i_1_n_0
    SLICE_X43Y43         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.000 f  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.634     4.634    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.192 f  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     2.912    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.003 f  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.492     4.495    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X43Y43         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.495    
                         clock uncertainty           -0.069     4.426    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.067     4.493    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP_reg[14]
  -------------------------------------------------------------------
                         required time                          4.493    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_z_turn_clk_wiz_0_0 fall@3.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.794ns (27.660%)  route 2.077ns (72.340%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 4.545 - 3.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.831     1.831    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.711     1.714    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y65         FDSE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDSE (Prop_fdse_C_Q)         0.456     2.170 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/Q
                         net (fo=182, routed)         2.077     4.247    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]
    SLICE_X82Y83         LUT6 (Prop_lut6_I2_O)        0.124     4.371 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN[21]_i_3/O
                         net (fo=1, routed)           0.000     4.371    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN[21]_i_3_n_0
    SLICE_X82Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     4.585 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     4.585    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN_reg[21]_i_1_n_0
    SLICE_X82Y83         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.000 f  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.634     4.634    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.192 f  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     2.912    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.003 f  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.542     4.545    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X82Y83         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.114     4.659    
                         clock uncertainty           -0.069     4.590    
    SLICE_X82Y83         FDRE (Setup_fdre_C_D)        0.118     4.708    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN_reg[21]
  -------------------------------------------------------------------
                         required time                          4.708    
                         arrival time                          -4.585    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_z_turn_clk_wiz_0_0 fall@3.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.797ns (28.229%)  route 2.026ns (71.771%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 4.551 - 3.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.831     1.831    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.711     1.714    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y65         FDSE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDSE (Prop_fdse_C_Q)         0.456     2.170 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]/Q
                         net (fo=182, routed)         2.026     4.196    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[1]
    SLICE_X84Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.320 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN[23]_i_3/O
                         net (fo=1, routed)           0.000     4.320    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN[23]_i_3_n_0
    SLICE_X84Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     4.537 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     4.537    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN_reg[23]_i_1_n_0
    SLICE_X84Y92         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.000 f  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.634     4.634    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.192 f  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     2.912    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.003 f  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.548     4.551    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X84Y92         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.114     4.665    
                         clock uncertainty           -0.069     4.596    
    SLICE_X84Y92         FDRE (Setup_fdre_C_D)        0.067     4.663    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LN_reg[23]
  -------------------------------------------------------------------
                         required time                          4.663    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_z_turn_clk_wiz_0_0 fall@3.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.825ns (30.474%)  route 1.882ns (69.526%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 4.556 - 3.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.831     1.831    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.711     1.714    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y65         FDSE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDSE (Prop_fdse_C_Q)         0.456     2.170 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[0]/Q
                         net (fo=182, routed)         1.882     4.052    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[0]
    SLICE_X61Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.176 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN[19]_i_3/O
                         net (fo=1, routed)           0.000     4.176    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN[19]_i_3_n_0
    SLICE_X61Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     4.421    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[19]_i_1_n_0
    SLICE_X61Y43         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.000 f  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.634     4.634    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.192 f  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     2.912    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.003 f  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.553     4.556    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X61Y43         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.556    
                         clock uncertainty           -0.069     4.487    
    SLICE_X61Y43         FDRE (Setup_fdre_C_D)        0.067     4.554    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[19]
  -------------------------------------------------------------------
                         required time                          4.554    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LP_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_z_turn_clk_wiz_0_0 fall@3.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.797ns (30.157%)  route 1.846ns (69.843%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 4.481 - 3.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.831     1.831    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.711     1.714    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y65         FDSE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDSE (Prop_fdse_C_Q)         0.456     2.170 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[0]/Q
                         net (fo=182, routed)         1.846     4.016    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[0]
    SLICE_X48Y89         LUT6 (Prop_lut6_I4_O)        0.124     4.140 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LP[19]_i_3/O
                         net (fo=1, routed)           0.000     4.140    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LP[19]_i_3_n_0
    SLICE_X48Y89         MUXF7 (Prop_muxf7_I1_O)      0.217     4.357 r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LP_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     4.357    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LP_reg[19]_i_1_n_0
    SLICE_X48Y89         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LP_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.000 f  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.634     4.634    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     1.192 f  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     2.912    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.003 f  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.478     4.481    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X48Y89         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LP_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.014     4.495    
                         clock uncertainty           -0.069     4.426    
    SLICE_X48Y89         FDRE (Setup_fdre_C_D)        0.067     4.493    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B35_LP_reg[19]
  -------------------------------------------------------------------
                         required time                          4.493    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  0.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.602     0.602    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.577     0.579    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y64         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     0.720 f  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     0.840    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg__0[3]
    SLICE_X67Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.885 r  z_turn_i/ultrasonicShiftControl_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     0.885    z_turn_i/ultrasonicShiftControl_0/inst/counter[0]_i_2_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.948 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.948    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[0]_i_1_n_4
    SLICE_X67Y64         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.869     0.869    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.845     0.847    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y64         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[3]/C
                         clock pessimism             -0.268     0.579    
    SLICE_X67Y64         FDRE (Hold_fdre_C_D)         0.105     0.684    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/POWER_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/POWER_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.599%)  route 0.174ns (48.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.602     0.602    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.581     0.583    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X84Y64         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/POWER_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  z_turn_i/ultrasonicShiftControl_0/inst/POWER_reg/Q
                         net (fo=2, routed)           0.174     0.898    z_turn_i/ultrasonicShiftControl_0/inst/OUT_B34_LP[4]
    SLICE_X84Y64         LUT3 (Prop_lut3_I2_O)        0.045     0.943 r  z_turn_i/ultrasonicShiftControl_0/inst/POWER_i_1/O
                         net (fo=1, routed)           0.000     0.943    z_turn_i/ultrasonicShiftControl_0/inst/POWER_i_1_n_0
    SLICE_X84Y64         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/POWER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.869     0.869    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.849     0.851    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X84Y64         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/POWER_reg/C
                         clock pessimism             -0.268     0.583    
    SLICE_X84Y64         FDRE (Hold_fdre_C_D)         0.092     0.675    z_turn_i/ultrasonicShiftControl_0/inst/POWER_reg
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/LATCH_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.258ns (57.682%)  route 0.189ns (42.318%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.602     0.602    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.571     0.573    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y71         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[31]/Q
                         net (fo=3, routed)           0.189     0.903    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg__0[31]
    SLICE_X66Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.020 r  z_turn_i/ultrasonicShiftControl_0/inst/POWER0_carry__2/CO[3]
                         net (fo=35, routed)          0.000     1.020    z_turn_i/ultrasonicShiftControl_0/inst/clear
    SLICE_X66Y68         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/LATCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.869     0.869    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.841     0.843    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X66Y68         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/LATCH_reg/C
                         clock pessimism             -0.253     0.590    
    SLICE_X66Y68         FDRE (Hold_fdre_C_D)         0.159     0.749    z_turn_i/ultrasonicShiftControl_0/inst/LATCH_reg
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.251ns (61.901%)  route 0.154ns (38.099%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.602     0.602    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.577     0.579    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y65         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDRE (Prop_fdre_C_Q)         0.141     0.720 f  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.154     0.874    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg__0[5]
    SLICE_X67Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.919 r  z_turn_i/ultrasonicShiftControl_0/inst/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.919    z_turn_i/ultrasonicShiftControl_0/inst/counter[4]_i_4_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.984 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.984    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[4]_i_1_n_6
    SLICE_X67Y65         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.869     0.869    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.844     0.846    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y65         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[5]/C
                         clock pessimism             -0.267     0.579    
    SLICE_X67Y65         FDRE (Hold_fdre_C_D)         0.105     0.684    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.602     0.602    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.577     0.579    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y65         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDRE (Prop_fdre_C_Q)         0.141     0.720 f  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.169     0.889    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg__0[7]
    SLICE_X67Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.934 r  z_turn_i/ultrasonicShiftControl_0/inst/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.934    z_turn_i/ultrasonicShiftControl_0/inst/counter[4]_i_2_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.997 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.997    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[4]_i_1_n_4
    SLICE_X67Y65         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.869     0.869    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.844     0.846    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y65         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[7]/C
                         clock pessimism             -0.267     0.579    
    SLICE_X67Y65         FDRE (Hold_fdre_C_D)         0.105     0.684    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.602     0.602    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.576     0.578    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y66         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.141     0.719 f  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.169     0.888    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg__0[11]
    SLICE_X67Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.933 r  z_turn_i/ultrasonicShiftControl_0/inst/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.933    z_turn_i/ultrasonicShiftControl_0/inst/counter[8]_i_2_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.996 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.996    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[8]_i_1_n_4
    SLICE_X67Y66         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.869     0.869    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.843     0.845    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y66         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[11]/C
                         clock pessimism             -0.267     0.578    
    SLICE_X67Y66         FDRE (Hold_fdre_C_D)         0.105     0.683    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.602     0.602    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.575     0.577    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y67         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141     0.718 f  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.170     0.888    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg__0[15]
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.933 r  z_turn_i/ultrasonicShiftControl_0/inst/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.933    z_turn_i/ultrasonicShiftControl_0/inst/counter[12]_i_2_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.996 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.996    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[12]_i_1_n_4
    SLICE_X67Y67         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.869     0.869    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842     0.844    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y67         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[15]/C
                         clock pessimism             -0.267     0.577    
    SLICE_X67Y67         FDRE (Hold_fdre_C_D)         0.105     0.682    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.602     0.602    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.574     0.576    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y68         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141     0.717 f  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[19]/Q
                         net (fo=2, routed)           0.170     0.887    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg__0[19]
    SLICE_X67Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.932 r  z_turn_i/ultrasonicShiftControl_0/inst/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.932    z_turn_i/ultrasonicShiftControl_0/inst/counter[16]_i_2_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.995 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.995    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[16]_i_1_n_4
    SLICE_X67Y68         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.869     0.869    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.841     0.843    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y68         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[19]/C
                         clock pessimism             -0.267     0.576    
    SLICE_X67Y68         FDRE (Hold_fdre_C_D)         0.105     0.681    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.602     0.602    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.572     0.574    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y70         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141     0.715 f  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.170     0.885    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg__0[27]
    SLICE_X67Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.930 r  z_turn_i/ultrasonicShiftControl_0/inst/counter[24]_i_2/O
                         net (fo=1, routed)           0.000     0.930    z_turn_i/ultrasonicShiftControl_0/inst/counter[24]_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.993 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.993    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[24]_i_1_n_4
    SLICE_X67Y70         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.869     0.869    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.839     0.841    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y70         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[27]/C
                         clock pessimism             -0.267     0.574    
    SLICE_X67Y70         FDRE (Hold_fdre_C_D)         0.105     0.679    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns - clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.602     0.602    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.573     0.575    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y69         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.141     0.716 f  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.170     0.886    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg__0[23]
    SLICE_X67Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.931 r  z_turn_i/ultrasonicShiftControl_0/inst/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     0.931    z_turn_i/ultrasonicShiftControl_0/inst/counter[20]_i_2_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.994 r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.994    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X67Y69         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.869     0.869    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840     0.842    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X67Y69         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[23]/C
                         clock pessimism             -0.267     0.575    
    SLICE_X67Y69         FDRE (Hold_fdre_C_D)         0.105     0.680    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_z_turn_clk_wiz_0_0
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.000       3.845      BUFGCTRL_X0Y0   z_turn_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         6.000       4.751      PLLE2_ADV_X1Y0  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         6.000       5.000      SLICE_X64Y39    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LN_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.000       5.000      SLICE_X63Y56    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LN_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.000       5.000      SLICE_X59Y43    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LN_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.000       5.000      SLICE_X61Y41    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LN_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.000       5.000      SLICE_X60Y53    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LN_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.000       5.000      SLICE_X56Y45    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LN_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.000       5.000      SLICE_X54Y32    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.000       5.000      SLICE_X65Y53    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       6.000       154.000    PLLE2_ADV_X1Y0  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X67Y69    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X67Y69    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X67Y69    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X67Y69    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X67Y70    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X67Y70    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X67Y70    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X67Y70    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X67Y71    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X67Y71    z_turn_i/ultrasonicShiftControl_0/inst/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X64Y39    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LN_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X63Y56    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LN_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X59Y43    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LN_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X60Y53    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LN_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X56Y45    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LN_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X43Y43    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B13_LP_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X59Y43    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X59Y45    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X56Y45    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.000       2.500      SLICE_X57Y44    z_turn_i/ultrasonicShiftControl_0/inst/BUF_B34_LN_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_z_turn_clk_wiz_0_0
  To Clock:  clkfbout_z_turn_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_z_turn_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   z_turn_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  z_turn_i/clk_wiz_1/inst/clk_in1
  To Clock:  z_turn_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         z_turn_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { z_turn_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_z_turn_clk_wiz_1_0_1
  To Clock:  clk_out1_z_turn_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.913ns  (required time - arrival time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@44.289ns - clk_out1_z_turn_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.580ns (53.335%)  route 0.507ns (46.665%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 45.945 - 44.289 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.806     1.806    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.844     1.847    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.456     2.303 f  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/Q
                         net (fo=2, routed)           0.507     2.810    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg_n_0
    SLICE_X39Y111        LUT1 (Prop_lut1_I0_O)        0.124     2.934 r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_i_1__0/O
                         net (fo=1, routed)           0.000     2.934    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_i_1__0_n_0
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                     44.289    44.289 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    44.289 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.612    45.901    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    42.475 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    44.201    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.292 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.653    45.945    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
                         clock pessimism              0.191    46.136    
                         clock uncertainty           -0.317    45.819    
    SLICE_X39Y111        FDRE (Setup_fdre_C_D)        0.029    45.848    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg
  -------------------------------------------------------------------
                         required time                         45.848    
                         arrival time                          -2.934    
  -------------------------------------------------------------------
                         slack                                 42.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@0.000ns - clk_out1_z_turn_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.597     0.597    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.638     0.640    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141     0.781 f  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/Q
                         net (fo=2, routed)           0.170     0.952    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg_n_0
    SLICE_X39Y111        LUT1 (Prop_lut1_I0_O)        0.045     0.997 r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_i_1__0/O
                         net (fo=1, routed)           0.000     0.997    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_i_1__0_n_0
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.864     0.864    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.910     0.912    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
                         clock pessimism             -0.272     0.640    
    SLICE_X39Y111        FDRE (Hold_fdre_C_D)         0.091     0.731    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_z_turn_clk_wiz_1_0_1
Waveform(ns):       { 0.000 22.144 }
Period(ns):         44.289
Sources:            { z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.289      42.133     BUFGCTRL_X0Y2    z_turn_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.289      43.040     MMCME2_ADV_X1Y0  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X39Y111    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X37Y110    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X37Y110    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X39Y112    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X39Y112    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X39Y112    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X39Y111    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X39Y111    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.289      169.071    MMCME2_ADV_X1Y0  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X39Y111    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X37Y110    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X37Y110    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X37Y110    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X37Y110    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X39Y112    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X39Y112    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X39Y112    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X39Y111    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X39Y111    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X39Y112    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X39Y112    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X39Y112    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X39Y111    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X39Y111    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X37Y110    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X37Y110    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X37Y110    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X37Y110    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X39Y112    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_z_turn_clk_wiz_1_0_1
  To Clock:  clkfbout_z_turn_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_z_turn_clk_wiz_1_0_1
Waveform(ns):       { 0.000 45.000 }
Period(ns):         90.000
Sources:            { z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         90.000      87.845     BUFGCTRL_X0Y4    z_turn_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       90.000      10.000     MMCME2_ADV_X1Y0  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       90.000      123.360    MMCME2_ADV_X1Y0  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            2  Failing Endpoints,  Worst Slack       -1.415ns,  Total Violation       -2.831ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.415ns  (required time - arrival time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/I2S_CONTROL_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@42.000ns - clk_fpga_1 rise@40.000ns)
  Data Path Delay:        2.846ns  (logic 0.828ns (29.093%)  route 2.018ns (70.907%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 44.703 - 42.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 42.988 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.626ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    41.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.694    42.988    z_turn_i/axi_i2s_adi_0/U0/s00_axi_aclk
    SLICE_X27Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/I2S_CONTROL_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.456    43.444 r  z_turn_i/axi_i2s_adi_0/U0/I2S_CONTROL_REG_reg[0]/Q
                         net (fo=8, routed)           0.951    44.395    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/I2S_CONTROL_REG_reg[0]
    SLICE_X27Y91         LUT5 (Prop_lut5_I0_O)        0.124    44.519 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/state[0]_i_5/O
                         net (fo=1, routed)           0.588    45.107    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo_n_5
    SLICE_X29Y90         LUT6 (Prop_lut6_I4_O)        0.124    45.231 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_2/O
                         net (fo=2, routed)           0.479    45.710    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_2_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124    45.834 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_1/O
                         net (fo=1, routed)           0.000    45.834    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_1_n_0
    SLICE_X28Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     42.000    42.000 r  
    PS7_X0Y0             PS7                          0.000    42.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    43.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.524    44.703    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/DMA_REQ_TX_ACLK
    SLICE_X28Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]/C
                         clock pessimism              0.000    44.703    
                         clock uncertainty           -0.315    44.388    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.031    44.419    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]
  -------------------------------------------------------------------
                         required time                         44.419    
                         arrival time                         -45.834    
  -------------------------------------------------------------------
                         slack                                 -1.415    

Slack (VIOLATED) :        -1.415ns  (required time - arrival time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/I2S_CONTROL_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@42.000ns - clk_fpga_1 rise@40.000ns)
  Data Path Delay:        2.846ns  (logic 0.828ns (29.095%)  route 2.018ns (70.905%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 44.703 - 42.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 42.988 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.626ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    41.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.694    42.988    z_turn_i/axi_i2s_adi_0/U0/s00_axi_aclk
    SLICE_X27Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/I2S_CONTROL_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.456    43.444 r  z_turn_i/axi_i2s_adi_0/U0/I2S_CONTROL_REG_reg[0]/Q
                         net (fo=8, routed)           0.951    44.395    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/I2S_CONTROL_REG_reg[0]
    SLICE_X27Y91         LUT5 (Prop_lut5_I0_O)        0.124    44.519 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/state[0]_i_5/O
                         net (fo=1, routed)           0.588    45.107    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo_n_5
    SLICE_X29Y90         LUT6 (Prop_lut6_I4_O)        0.124    45.231 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_2/O
                         net (fo=2, routed)           0.479    45.710    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_2_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124    45.834 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[1]_i_1/O
                         net (fo=1, routed)           0.000    45.834    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[1]_i_1_n_0
    SLICE_X28Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     42.000    42.000 r  
    PS7_X0Y0             PS7                          0.000    42.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    43.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.179 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          1.524    44.703    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/DMA_REQ_TX_ACLK
    SLICE_X28Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]/C
                         clock pessimism              0.000    44.703    
                         clock uncertainty           -0.315    44.388    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.031    44.419    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]
  -------------------------------------------------------------------
                         required time                         44.419    
                         arrival time                         -45.834    
  -------------------------------------------------------------------
                         slack                                 -1.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/I2S_RESET_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.231ns (25.623%)  route 0.671ns (74.377%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.626ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.575     0.911    z_turn_i/axi_i2s_adi_0/U0/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/I2S_RESET_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  z_turn_i/axi_i2s_adi_0/U0/I2S_RESET_REG_reg[1]/Q
                         net (fo=5, routed)           0.409     1.460    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/tx_fifo_reset
    SLICE_X28Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.505 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_3/O
                         net (fo=1, routed)           0.262     1.767    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_3_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I2_O)        0.045     1.812 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[0]_i_1_n_0
    SLICE_X28Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.843     1.209    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/DMA_REQ_TX_ACLK
    SLICE_X28Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.315     1.524    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.092     1.616    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/I2S_RESET_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.231ns (25.380%)  route 0.679ns (74.620%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.626ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.575     0.911    z_turn_i/axi_i2s_adi_0/U0/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/I2S_RESET_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  z_turn_i/axi_i2s_adi_0/U0/I2S_RESET_REG_reg[1]/Q
                         net (fo=5, routed)           0.410     1.461    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/tx_fifo_reset
    SLICE_X28Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.506 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[1]_i_2/O
                         net (fo=1, routed)           0.270     1.776    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[1]_i_2_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I2_O)        0.045     1.821 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state[1]_i_1_n_0
    SLICE_X28Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29, routed)          0.843     1.209    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/DMA_REQ_TX_ACLK
    SLICE_X28Y91         FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.315     1.524    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.092     1.616    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_z_turn_clk_wiz_1_0_1
  To Clock:  clk_fpga_1

Setup :            1  Failing Endpoint ,  Worst Slack       -5.077ns,  Total Violation       -5.077ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.077ns  (required time - arrival time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.178ns  (clk_fpga_1 rise@19620.000ns - clk_out1_z_turn_clk_wiz_1_0_1 rise@19619.822ns)
  Data Path Delay:        4.995ns  (logic 0.456ns (9.130%)  route 4.539ns (90.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 19622.830 - 19620.000 ) 
    Source Clock Delay      (SCD):    1.847ns = ( 19621.670 - 19619.822 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                  19619.822 19619.822 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 19619.822 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.806 19621.629    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793 19617.836 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889 19619.725    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101 19619.826 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.844 19621.670    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.456 19622.125 r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/Q
                         net (fo=2, routed)           4.539 19626.664    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg_n_0
    SLICE_X40Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                  19620.000 19620.000 r  
    PS7_X0Y0             PS7                          0.000 19620.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088 19621.088    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19621.180 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.651 19622.830    z_turn_i/axi_i2s_adi_0/U0/ctrl/s00_axi_aclk
    SLICE_X40Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/C
                         clock pessimism              0.000 19622.830    
                         clock uncertainty           -1.204 19621.627    
    SLICE_X40Y110        FDRE (Setup_fdre_C_D)       -0.040 19621.588    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg
  -------------------------------------------------------------------
                         required time                      19621.586    
                         arrival time                       -19626.662    
  -------------------------------------------------------------------
                         slack                                 -5.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_z_turn_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.141ns (6.541%)  route 2.015ns (93.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.597     0.597    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.638     0.640    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg/Q
                         net (fo=2, routed)           2.015     2.796    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_reg_n_0
    SLICE_X40Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.908     1.274    z_turn_i/axi_i2s_adi_0/U0/ctrl/s00_axi_aclk
    SLICE_X40Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/C
                         clock pessimism              0.000     1.274    
                         clock uncertainty            1.204     2.478    
    SLICE_X40Y110        FDRE (Hold_fdre_C_D)         0.078     2.556    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_z_turn_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.261ns,  Total Violation       -1.261ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.261ns  (required time - arrival time)
  Source:                 z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/POWER_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_z_turn_clk_wiz_0_0 rise@42.000ns - clk_fpga_1 rise@40.000ns)
  Data Path Delay:        1.423ns  (logic 0.580ns (40.761%)  route 0.843ns (59.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 43.547 - 42.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 43.010 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    41.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.716    43.010    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y64         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.456    43.466 r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90_reg[1]/Q
                         net (fo=2, routed)           0.843    44.309    z_turn_i/ultrasonicShiftControl_0/inst/Power_Enable
    SLICE_X84Y64         LUT3 (Prop_lut3_I0_O)        0.124    44.433 r  z_turn_i/ultrasonicShiftControl_0/inst/POWER_i_1/O
                         net (fo=1, routed)           0.000    44.433    z_turn_i/ultrasonicShiftControl_0/inst/POWER_i_1_n_0
    SLICE_X84Y64         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/POWER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                     42.000    42.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    42.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.634    43.634    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    40.192 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    41.912    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.003 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         1.544    43.547    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X84Y64         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/POWER_reg/C
                         clock pessimism              0.000    43.547    
                         clock uncertainty           -0.406    43.140    
    SLICE_X84Y64         FDRE (Setup_fdre_C_D)        0.032    43.172    z_turn_i/ultrasonicShiftControl_0/inst/POWER_reg
  -------------------------------------------------------------------
                         required time                         43.172    
                         arrival time                         -44.433    
  -------------------------------------------------------------------
                         slack                                 -1.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/ultrasonicShiftControl_0/inst/POWER_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_0_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_out1_z_turn_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_0_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.058%)  route 0.316ns (62.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.579     0.915    z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y64         FDRE                                         r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  z_turn_i/ultrasonicAXItoPWM_0/inst/ultrasonicAXItoPWM_v1_0_S00_AXI_inst/slv_reg90_reg[1]/Q
                         net (fo=2, routed)           0.316     1.372    z_turn_i/ultrasonicShiftControl_0/inst/Power_Enable
    SLICE_X84Y64         LUT3 (Prop_lut3_I0_O)        0.045     1.417 r  z_turn_i/ultrasonicShiftControl_0/inst/POWER_i_1/O
                         net (fo=1, routed)           0.000     1.417    z_turn_i/ultrasonicShiftControl_0/inst/POWER_i_1_n_0
    SLICE_X84Y64         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/POWER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.869     0.869    z_turn_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  z_turn_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=126, routed)         0.849     0.851    z_turn_i/ultrasonicShiftControl_0/inst/clock
    SLICE_X84Y64         FDRE                                         r  z_turn_i/ultrasonicShiftControl_0/inst/POWER_reg/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.406     1.257    
    SLICE_X84Y64         FDRE (Hold_fdre_C_D)         0.092     1.349    z_turn_i/ultrasonicShiftControl_0/inst/POWER_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_z_turn_clk_wiz_1_0_1

Setup :           15  Failing Endpoints,  Worst Slack       -8.316ns,  Total Violation     -108.276ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.316ns  (required time - arrival time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@620.040ns - clk_fpga_1 rise@620.000ns)
  Data Path Delay:        5.629ns  (logic 0.580ns (10.303%)  route 5.049ns (89.697%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 621.696 - 620.040 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 623.135 - 620.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   621.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   621.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.841   623.135    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/s00_axi_aclk
    SLICE_X37Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456   623.591 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/Q
                         net (fo=13, routed)          2.697   626.288    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/ADDRC2
    SLICE_X36Y112        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124   626.412 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMC_D1/O
                         net (fo=1, routed)           2.352   628.764    z_turn_i/axi_i2s_adi_0/U0/ctrl/out_data[23]
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                    620.040   620.040 r  
    BUFGCTRL_X0Y18       BUFG                         0.000   620.040 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.612   621.652    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   618.227 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   619.952    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   620.043 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.653   621.696    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[23]/C
                         clock pessimism              0.000   621.696    
                         clock uncertainty           -1.204   620.492    
    SLICE_X39Y111        FDRE (Setup_fdre_C_D)       -0.043   620.449    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[23]
  -------------------------------------------------------------------
                         required time                        620.449    
                         arrival time                        -628.764    
  -------------------------------------------------------------------
                         slack                                 -8.316    

Slack (VIOLATED) :        -8.245ns  (required time - arrival time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@620.040ns - clk_fpga_1 rise@620.000ns)
  Data Path Delay:        5.334ns  (logic 0.606ns (11.362%)  route 4.728ns (88.638%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 621.695 - 620.040 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 623.135 - 620.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   621.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   621.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.841   623.135    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/s00_axi_aclk
    SLICE_X37Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456   623.591 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/Q
                         net (fo=13, routed)          2.711   626.302    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/ADDRB2
    SLICE_X36Y112        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150   626.452 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMB/O
                         net (fo=1, routed)           2.017   628.469    z_turn_i/axi_i2s_adi_0/U0/ctrl/out_data[20]
    SLICE_X39Y112        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                    620.040   620.040 r  
    BUFGCTRL_X0Y18       BUFG                         0.000   620.040 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.612   621.652    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   618.227 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   619.952    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   620.043 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.652   621.695    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y112        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]/C
                         clock pessimism              0.000   621.695    
                         clock uncertainty           -1.204   620.491    
    SLICE_X39Y112        FDRE (Setup_fdre_C_D)       -0.267   620.224    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]
  -------------------------------------------------------------------
                         required time                        620.224    
                         arrival time                        -628.469    
  -------------------------------------------------------------------
                         slack                                 -8.245    

Slack (VIOLATED) :        -8.217ns  (required time - arrival time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@620.040ns - clk_fpga_1 rise@620.000ns)
  Data Path Delay:        5.327ns  (logic 0.604ns (11.338%)  route 4.723ns (88.662%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 621.697 - 620.040 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 623.135 - 620.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   621.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   621.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.841   623.135    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/s00_axi_aclk
    SLICE_X37Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456   623.591 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/Q
                         net (fo=13, routed)          2.713   626.304    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/ADDRA2
    SLICE_X36Y112        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148   626.452 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/O
                         net (fo=1, routed)           2.010   628.462    z_turn_i/axi_i2s_adi_0/U0/ctrl/out_data[18]
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                    620.040   620.040 r  
    BUFGCTRL_X0Y18       BUFG                         0.000   620.040 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.612   621.652    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   618.227 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   619.952    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   620.043 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654   621.697    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/C
                         clock pessimism              0.000   621.697    
                         clock uncertainty           -1.204   620.493    
    SLICE_X37Y110        FDRE (Setup_fdre_C_D)       -0.247   620.246    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]
  -------------------------------------------------------------------
                         required time                        620.246    
                         arrival time                        -628.462    
  -------------------------------------------------------------------
                         slack                                 -8.217    

Slack (VIOLATED) :        -8.191ns  (required time - arrival time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@620.040ns - clk_fpga_1 rise@620.000ns)
  Data Path Delay:        5.300ns  (logic 0.609ns (11.491%)  route 4.691ns (88.509%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 621.695 - 620.040 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 623.135 - 620.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   621.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   621.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.841   623.135    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/s00_axi_aclk
    SLICE_X37Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456   623.591 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/Q
                         net (fo=13, routed)          2.697   626.288    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/ADDRC2
    SLICE_X36Y112        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153   626.441 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMC/O
                         net (fo=1, routed)           1.994   628.435    z_turn_i/axi_i2s_adi_0/U0/ctrl/out_data[22]
    SLICE_X39Y112        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                    620.040   620.040 r  
    BUFGCTRL_X0Y18       BUFG                         0.000   620.040 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.612   621.652    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   618.227 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   619.952    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   620.043 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.652   621.695    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y112        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[22]/C
                         clock pessimism              0.000   621.695    
                         clock uncertainty           -1.204   620.491    
    SLICE_X39Y112        FDRE (Setup_fdre_C_D)       -0.247   620.244    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[22]
  -------------------------------------------------------------------
                         required time                        620.244    
                         arrival time                        -628.435    
  -------------------------------------------------------------------
                         slack                                 -8.191    

Slack (VIOLATED) :        -8.148ns  (required time - arrival time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@620.040ns - clk_fpga_1 rise@620.000ns)
  Data Path Delay:        5.456ns  (logic 0.580ns (10.630%)  route 4.876ns (89.370%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 621.695 - 620.040 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 623.135 - 620.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   621.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   621.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.841   623.135    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/s00_axi_aclk
    SLICE_X37Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456   623.591 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/Q
                         net (fo=13, routed)          2.711   626.302    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/ADDRB2
    SLICE_X36Y112        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124   626.426 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMB_D1/O
                         net (fo=1, routed)           2.165   628.591    z_turn_i/axi_i2s_adi_0/U0/ctrl/out_data[21]
    SLICE_X39Y112        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                    620.040   620.040 r  
    BUFGCTRL_X0Y18       BUFG                         0.000   620.040 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.612   621.652    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   618.227 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   619.952    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   620.043 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.652   621.695    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y112        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[21]/C
                         clock pessimism              0.000   621.695    
                         clock uncertainty           -1.204   620.491    
    SLICE_X39Y112        FDRE (Setup_fdre_C_D)       -0.047   620.444    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[21]
  -------------------------------------------------------------------
                         required time                        620.444    
                         arrival time                        -628.591    
  -------------------------------------------------------------------
                         slack                                 -8.148    

Slack (VIOLATED) :        -8.008ns  (required time - arrival time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@620.040ns - clk_fpga_1 rise@620.000ns)
  Data Path Delay:        5.327ns  (logic 0.580ns (10.889%)  route 4.747ns (89.111%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 621.696 - 620.040 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 623.133 - 620.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   621.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   621.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.839   623.133    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/s00_axi_aclk
    SLICE_X39Y113        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDRE (Prop_fdre_C_Q)         0.456   623.589 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[0]/Q
                         net (fo=15, routed)          2.779   626.368    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/ADDRC0
    SLICE_X36Y111        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124   626.492 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1/O
                         net (fo=1, routed)           1.967   628.460    z_turn_i/axi_i2s_adi_0/U0/ctrl/out_data[17]
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                    620.040   620.040 r  
    BUFGCTRL_X0Y18       BUFG                         0.000   620.040 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.612   621.652    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   618.227 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   619.952    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   620.043 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.653   621.696    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]/C
                         clock pessimism              0.000   621.696    
                         clock uncertainty           -1.204   620.492    
    SLICE_X39Y111        FDRE (Setup_fdre_C_D)       -0.040   620.452    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]
  -------------------------------------------------------------------
                         required time                        620.452    
                         arrival time                        -628.460    
  -------------------------------------------------------------------
                         slack                                 -8.008    

Slack (VIOLATED) :        -7.794ns  (required time - arrival time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@620.040ns - clk_fpga_1 rise@620.000ns)
  Data Path Delay:        5.105ns  (logic 0.580ns (11.362%)  route 4.525ns (88.638%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 621.697 - 620.040 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 623.135 - 620.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   621.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   621.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.841   623.135    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/s00_axi_aclk
    SLICE_X37Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456   623.591 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/rd_addr_reg[2]/Q
                         net (fo=13, routed)          2.713   626.304    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/ADDRA2
    SLICE_X36Y112        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124   626.428 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA_D1/O
                         net (fo=1, routed)           1.812   628.240    z_turn_i/axi_i2s_adi_0/U0/ctrl/out_data[19]
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                    620.040   620.040 r  
    BUFGCTRL_X0Y18       BUFG                         0.000   620.040 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.612   621.652    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   618.227 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   619.952    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   620.043 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654   621.697    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/C
                         clock pessimism              0.000   621.697    
                         clock uncertainty           -1.204   620.493    
    SLICE_X37Y110        FDRE (Setup_fdre_C_D)       -0.047   620.446    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]
  -------------------------------------------------------------------
                         required time                        620.446    
                         arrival time                        -628.240    
  -------------------------------------------------------------------
                         slack                                 -7.794    

Slack (VIOLATED) :        -6.472ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@620.040ns - clk_fpga_1 rise@620.000ns)
  Data Path Delay:        3.400ns  (logic 0.580ns (17.061%)  route 2.820ns (82.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 621.697 - 620.040 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 623.136 - 620.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   621.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   621.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.842   623.136    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.456   623.592 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.413   625.005    z_turn_i/axi_i2s_adi_0/U0/ctrl/tx_sync/s00_axi_aresetn
    SLICE_X38Y110        LUT1 (Prop_lut1_I0_O)        0.124   625.129 r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tx_sync/BCLK_O[0]_i_1/O
                         net (fo=92, routed)          1.407   626.536    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg_0
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                    620.040   620.040 r  
    BUFGCTRL_X0Y18       BUFG                         0.000   620.040 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.612   621.652    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   618.227 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   619.952    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   620.043 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654   621.697    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/C
                         clock pessimism              0.000   621.697    
                         clock uncertainty           -1.204   620.493    
    SLICE_X37Y110        FDRE (Setup_fdre_C_R)       -0.429   620.064    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]
  -------------------------------------------------------------------
                         required time                        620.064    
                         arrival time                        -626.536    
  -------------------------------------------------------------------
                         slack                                 -6.472    

Slack (VIOLATED) :        -6.472ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@620.040ns - clk_fpga_1 rise@620.000ns)
  Data Path Delay:        3.400ns  (logic 0.580ns (17.061%)  route 2.820ns (82.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 621.697 - 620.040 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 623.136 - 620.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   621.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   621.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.842   623.136    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.456   623.592 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.413   625.005    z_turn_i/axi_i2s_adi_0/U0/ctrl/tx_sync/s00_axi_aresetn
    SLICE_X38Y110        LUT1 (Prop_lut1_I0_O)        0.124   625.129 r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tx_sync/BCLK_O[0]_i_1/O
                         net (fo=92, routed)          1.407   626.536    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg_0
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                    620.040   620.040 r  
    BUFGCTRL_X0Y18       BUFG                         0.000   620.040 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.612   621.652    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   618.227 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   619.952    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   620.043 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654   621.697    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/C
                         clock pessimism              0.000   621.697    
                         clock uncertainty           -1.204   620.493    
    SLICE_X37Y110        FDRE (Setup_fdre_C_R)       -0.429   620.064    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]
  -------------------------------------------------------------------
                         required time                        620.064    
                         arrival time                        -626.536    
  -------------------------------------------------------------------
                         slack                                 -6.472    

Slack (VIOLATED) :        -6.472ns  (required time - arrival time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@620.040ns - clk_fpga_1 rise@620.000ns)
  Data Path Delay:        3.398ns  (logic 0.580ns (17.071%)  route 2.818ns (82.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 621.695 - 620.040 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 623.136 - 620.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   621.193    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   621.294 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        1.842   623.136    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.456   623.592 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.413   625.005    z_turn_i/axi_i2s_adi_0/U0/ctrl/tx_sync/s00_axi_aresetn
    SLICE_X38Y110        LUT1 (Prop_lut1_I0_O)        0.124   625.129 r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tx_sync/BCLK_O[0]_i_1/O
                         net (fo=92, routed)          1.405   626.534    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg_0
    SLICE_X39Y112        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                    620.040   620.040 r  
    BUFGCTRL_X0Y18       BUFG                         0.000   620.040 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.612   621.652    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   618.227 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   619.952    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   620.043 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.652   621.695    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y112        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]/C
                         clock pessimism              0.000   621.695    
                         clock uncertainty           -1.204   620.491    
    SLICE_X39Y112        FDRE (Setup_fdre_C_R)       -0.429   620.062    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]
  -------------------------------------------------------------------
                         required time                        620.062    
                         arrival time                        -626.534    
  -------------------------------------------------------------------
                         slack                                 -6.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.478ns (36.277%)  route 0.840ns (63.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.635     0.971    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/WCLK
    SLICE_X36Y112        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.449 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA_D1/O
                         net (fo=1, routed)           0.840     2.289    z_turn_i/axi_i2s_adi_0/U0/ctrl/out_data[19]
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.864     0.864    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.910     0.912    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            1.204     2.116    
    SLICE_X37Y110        FDRE (Hold_fdre_C_D)         0.075     2.191    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.390ns (30.291%)  route 0.898ns (69.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.635     0.971    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/WCLK
    SLICE_X36Y112        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.361 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMC/O
                         net (fo=1, routed)           0.898     2.259    z_turn_i/axi_i2s_adi_0/U0/ctrl/out_data[22]
    SLICE_X39Y112        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.864     0.864    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.908     0.910    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y112        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[22]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            1.204     2.114    
    SLICE_X39Y112        FDRE (Hold_fdre_C_D)         0.010     2.124    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.394ns (30.035%)  route 0.918ns (69.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.635     0.971    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/WCLK
    SLICE_X36Y112        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.365 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMB/O
                         net (fo=1, routed)           0.918     2.283    z_turn_i/axi_i2s_adi_0/U0/ctrl/out_data[20]
    SLICE_X39Y112        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.864     0.864    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.908     0.910    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y112        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            1.204     2.114    
    SLICE_X39Y112        FDRE (Hold_fdre_C_D)         0.003     2.117    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.386ns (27.524%)  route 1.016ns (72.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.636     0.972    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X36Y111        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.358 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1/O
                         net (fo=1, routed)           1.016     2.374    z_turn_i/axi_i2s_adi_0/U0/ctrl/out_data[17]
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.864     0.864    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.910     0.912    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            1.204     2.116    
    SLICE_X39Y111        FDRE (Hold_fdre_C_D)         0.078     2.194    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.386ns (27.320%)  route 1.027ns (72.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.635     0.971    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/WCLK
    SLICE_X36Y112        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.357 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMC_D1/O
                         net (fo=1, routed)           1.027     2.384    z_turn_i/axi_i2s_adi_0/U0/ctrl/out_data[23]
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.864     0.864    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.910     0.912    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[23]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            1.204     2.116    
    SLICE_X39Y111        FDRE (Hold_fdre_C_D)         0.076     2.192    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.186ns (13.731%)  route 1.169ns (86.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.637     0.973    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          0.531     1.645    z_turn_i/axi_i2s_adi_0/U0/ctrl/tx_sync/s00_axi_aresetn
    SLICE_X38Y110        LUT1 (Prop_lut1_I0_O)        0.045     1.690 r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tx_sync/BCLK_O[0]_i_1/O
                         net (fo=92, routed)          0.638     2.328    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg_0
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.864     0.864    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.910     0.912    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            1.204     2.116    
    SLICE_X37Y110        FDRE (Hold_fdre_C_R)        -0.018     2.098    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.186ns (13.731%)  route 1.169ns (86.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.637     0.973    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          0.531     1.645    z_turn_i/axi_i2s_adi_0/U0/ctrl/tx_sync/s00_axi_aresetn
    SLICE_X38Y110        LUT1 (Prop_lut1_I0_O)        0.045     1.690 r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tx_sync/BCLK_O[0]_i_1/O
                         net (fo=92, routed)          0.638     2.328    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg_0
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.864     0.864    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.910     0.912    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            1.204     2.116    
    SLICE_X37Y110        FDRE (Hold_fdre_C_R)        -0.018     2.098    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.388ns (26.700%)  route 1.065ns (73.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.635     0.971    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/WCLK
    SLICE_X36Y112        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.359 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMB_D1/O
                         net (fo=1, routed)           1.065     2.424    z_turn_i/axi_i2s_adi_0/U0/ctrl/out_data[21]
    SLICE_X39Y112        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.864     0.864    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.908     0.910    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y112        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[21]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            1.204     2.114    
    SLICE_X39Y112        FDRE (Hold_fdre_C_D)         0.075     2.189    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.492ns (35.260%)  route 0.903ns (64.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.635     0.971    z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/WCLK
    SLICE_X36Y112        RAMD32                                       r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.463 r  z_turn_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/O
                         net (fo=1, routed)           0.903     2.366    z_turn_i/axi_i2s_adi_0/U0/ctrl/out_data[18]
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.864     0.864    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.910     0.912    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X37Y110        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            1.204     2.116    
    SLICE_X37Y110        FDRE (Hold_fdre_C_D)         0.010     2.126    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_z_turn_clk_wiz_1_0_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_z_turn_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_z_turn_clk_wiz_1_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.186ns (13.604%)  route 1.181ns (86.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.204ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.768ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  z_turn_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  z_turn_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4079, routed)        0.637     0.973    z_turn_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y109        FDRE                                         r  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 f  z_turn_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          0.531     1.645    z_turn_i/axi_i2s_adi_0/U0/ctrl/tx_sync/s00_axi_aresetn
    SLICE_X38Y110        LUT1 (Prop_lut1_I0_O)        0.045     1.690 r  z_turn_i/axi_i2s_adi_0/U0/ctrl/tx_sync/BCLK_O[0]_i_1/O
                         net (fo=92, routed)          0.650     2.340    z_turn_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg_0
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_z_turn_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  z_turn_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.864     0.864    z_turn_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  z_turn_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  z_turn_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.910     0.912    z_turn_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y111        FDRE                                         r  z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            1.204     2.116    
    SLICE_X39Y111        FDRE (Hold_fdre_C_R)        -0.018     2.098    z_turn_i/axi_i2s_adi_0/U0/ctrl/PARDATA_O_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.242    





