// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright 2019-2021 NXP
 */

/dts-v1/;
#include "fsl-s32g274a.dtsi"

/ {
	memory@80000000 {
		device_type = "memory";
		reg = <0 0x80000000 0 0x80000000>;
	};

	memory@880000000 {
		device_type = "memory";
		reg = <0x8 0x80000000 0 0x80000000>;
	};

	sram@34000000 {
		device_type = "memory";
		reg = <0 0x34000000 0 0x800000>;
	};
};

&usdhc0 {
	/* By default sd0 pins were able to work at 100Mhz and 200Mhz */
	pinctrl-0 = <&pinctrl0_sd0>;
	pinctrl-1 = <>;
	pinctrl-2 = <>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	status = "okay";
};

&dspi1 {
	pinctrl-0 = <&pinctrl0_dspi1 &pinctrl1_dspi1>;
	pinctrl-names = "default";
	status = "okay";
};

&dspi5 {
	pinctrl-0 = <&pinctrl0_dspi5 &pinctrl1_dspi5>;
	pinctrl-names = "default";
	status = "okay";
};

&pfe {
	status = "okay";
};

/* IO Expander  */
&i2c0 {
	clock-frequency=<100000>;
	pinctrl-0 = <&pinctrl0_i2c0>;
	pinctrl-names = "default";
	status = "okay";
};

/* PCIe X1 Connector  */
&i2c1 {
	clock-frequency=<100000>;
	pinctrl-0 = <&pinctrl1_i2c1>;
	pinctrl-names = "default";
	status = "okay";
};

/* FLEXRAY_LIN  */
&i2c2 {
	clock-frequency=<100000>;
	pinctrl-0 = <&pinctrl0_i2c2 &pinctrl1_i2c2>;
	pinctrl-names = "default";
	status = "okay";
};

/* PMIC */
&i2c4 {
	clock-frequency=<100000>;
	pinctrl-0 = <&pinctrl0_i2c4 &pinctrl1_i2c4>;
	pinctrl-names = "default";
	status = "okay";

	vr5510 {
		compatible = "fsl,vr5510";
		reg = <0x20>;
		status = "okay";
	};

	vr5510_fsu {
		compatible = "fsl,vr5510";
		reg = <0x21>;
		status = "okay";
	};
};

&pinctrl0 {
	board_pinctrl0 {
		pinctrl0_i2c0: pinctrl0_i2c0 {
			fsl,pins = <PB15_MSCR_S32G2XX PB15_I2C0_SDA_CFG
				    PC00_MSCR_S32G2XX PC00_I2C0_SCL_CFG
				    I2C0_SDA_IMCR PB15_I2C0_SDA_IN
				    I2C0_SCL_IMCR PC00_I2C0_SCL_IN
				    >;
		};

		pinctrl0_i2c2: pinctrl0_i2c2 {
			fsl,pins = <PB05_MSCR_S32G2XX PB05_I2C2_SCL_CFG
				    PB06_MSCR_S32G2XX PB06_I2C2_SDA_CFG
				    >;
		};

		pinctrl0_i2c4: pinctrl0_i2c4 {
			fsl,pins = <PC01_MSCR_S32G2XX PC01_I2C4_SDA_CFG
				    PC02_MSCR_S32G2XX PC02_I2C4_SCL_CFG
				    >;
		};

		pinctrl0_qspi: pinctrl0_qspi {
			fsl,pins = <PF05_MSCR_S32G2XX PF05_QSPI_DATA_A0_CFG
				    PF06_MSCR_S32G2XX PF06_QSPI_DATA_A1_CFG
				    PF07_MSCR_S32G2XX PF07_QSPI_DATA_A2_CFG
				    PF08_MSCR_S32G2XX PF08_QSPI_DATA_A3_CFG
				    PF09_MSCR_S32G2XX PF09_QSPI_DATA_A4_CFG
				    PF10_MSCR_S32G2XX PF10_QSPI_DATA_A5_CFG
				    PF11_MSCR_S32G2XX PF11_QSPI_DATA_A6_CFG
				    PF12_MSCR_S32G2XX PF12_QSPI_DATA_A7_CFG
				    PF13_MSCR_S32G2XX PF13_QSPI_DQS_A_CFG
				    PG00_MSCR_S32G2XX PG00_QSPI_CLK_A_CFG
				    PG01_MSCR_S32G2XX PG01_QSPI_CLK_A_b_CFG
				    PG02_MSCR_S32G2XX PG02_QSPI_CLK_2A_CFG
				    PG03_MSCR_S32G2XX PG03_QSPI_CLK_2A_b_CFG
				    PG04_MSCR_S32G2XX PG04_QSPI_CS_A0
				    PG05_MSCR_S32G2XX PG05_QSPI_CS_A1
				    QSPI_DATA0_A_IMCR PF05_QSPI_DATA_A0_IN
				    QSPI_DATA1_A_IMCR PF06_QSPI_DATA_A1_IN
				    QSPI_DATA2_A_IMCR PF07_QSPI_DATA_A2_IN
				    QSPI_DATA3_A_IMCR PF08_QSPI_DATA_A3_IN
				    QSPI_DATA4_A_IMCR PF09_QSPI_DATA_A4_IN
				    QSPI_DATA5_A_IMCR PF10_QSPI_DATA_A5_IN
				    QSPI_DATA6_A_IMCR PF11_QSPI_DATA_A6_IN
				    QSPI_DATA7_A_IMCR PF12_QSPI_DATA_A7_IN
				    QSPI_DQS_A_IMCR PF13_DQS_A_IN
				    >;
		};

		pinctrl0_sd0: pinctrl0_sd0 {
			fsl,pins = <PC14_MSCR_S32G2XX PC14_SD0_CLK_CFG
				    PC15_MSCR_S32G2XX PC15_SD0_CMD_CFG
				    PD00_MSCR_S32G2XX PD00_SD0_D0_CFG
				    PD01_MSCR_S32G2XX PD01_SD0_D1_CFG
				    PD02_MSCR_S32G2XX PD02_SD0_D2_CFG
				    PD03_MSCR_S32G2XX PD03_SD0_D3_CFG
				    PD04_MSCR_S32G2XX PD04_SD0_D4_CFG
				    PD05_MSCR_S32G2XX PD05_SD0_D5_CFG
				    PD06_MSCR_S32G2XX PD06_SD0_D6_CFG
				    PD07_MSCR_S32G2XX PD07_SD0_D7_CFG
				    PD08_MSCR_S32G2XX PD08_SD0_RST_CFG
				    PD09_MSCR_S32G2XX PD09_SD0_VSELECT_CFG
				    PD10_MSCR_S32G2XX PD10_SD0_DQS_CFG
				    SD0_CMD_IMCR PC15_SD0_CMD_IN
				    SD0_D0_IMCR PD00_SD0_D0_IN
				    SD0_D1_IMCR PD01_SD0_D1_IN
				    SD0_D2_IMCR PD02_SD0_D2_IN
				    SD0_D3_IMCR PD03_SD0_D3_IN
				    SD0_D4_IMCR PD04_SD0_D4_IN
				    SD0_D5_IMCR PD05_SD0_D5_IN
				    SD0_D6_IMCR PD06_SD0_D6_IN
				    SD0_D7_IMCR PD07_SD0_D7_IN
				    SD0_DQS_IMCR PD10_SD0_DQS_IN
				    >;
		};

		pinctrl0_dspi1: pinctrl0_dspi1 {
			fsl,pins = <PA06_MSCR_S32G2XX PA06_SPI1_SOUT_CFG
				    PA07_MSCR_S32G2XX PA07_SPI1_CS0_CFG
				    PA08_MSCR_S32G2XX PA08_SPI1_SCK_CFG
				    PF15_MSCR_S32G2XX PF15_SPI1_SIN_CFG
				    >;
		};

		pinctrl0_dspi5: pinctrl0_dspi5 {
			fsl,pins = <PA09_MSCR_S32G2XX PA09_SPI5_SCK_CFG
				    PA10_MSCR_S32G2XX PA10_SPI5_SIN_CFG
				    PA11_MSCR_S32G2XX PA11_SPI5_SOUT_CFG
				    PA12_MSCR_S32G2XX PA12_SPI5_CS0_CFG
				    >;
		};
	};
};

&pinctrl1 {
	board_pinctrl1 {
		pinctrl1_i2c1: pinctrl1_i2c1 {
			fsl,pins = <PK03_MSCR_S32G2XX PK03_I2C1_SCL_CFG
				    PK05_MSCR_S32G2XX PK05_I2C1_SDA_CFG
				    I2C1_SCL_IMCR PK03_I2C1_SCL_IN
				    I2C1_SDA_IMCR PK05_I2C1_SDA_IN
				    >;
		};

		pinctrl1_i2c2: pinctrl1_i2c2 {
			fsl,pins = <I2C2_SCL_IMCR PB05_I2C2_SCL_IN
				    I2C2_SDA_IMCR PB06_I2C2_SDA_IN
				    >;
		};

		pinctrl1_i2c4: pinctrl1_i2c4 {
			fsl,pins = <I2C4_SDA_IMCR PC01_I2C4_SDA_IN
				    I2C4_SCL_IMCR PC02_I2C4_SCL_IN
				    >;
		};

		pinctrl1_dspi1: pinctrl1_dspi1 {
			fsl,pins = <DSPI1_SIN_IMCR PF15_SPI1_SIN_IN
				    >;
		};

		pinctrl1_dspi5: pinctrl1_dspi5 {
			fsl,pins = <DSPI5_SIN_IMCR PA10_SPI5_SIN_IN
				    >;
		};
	};
};

&qspi {
	pinctrl-0 = <&pinctrl0_qspi>;
	pinctrl-names = "default";
};
