INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/SilverDivision/ram_test/ram_test.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/SilverDivision/ram_test/ram_test.srcs/sim_1/new/ram_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/SilverDivision/ram_test/ram_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
