MO TB_v NULL F:/ECE/HDL_Design/Projects/AND_GATE/TB.v vlg47/_t_b__v.bin 1635691308
MO glbl NULL C:/Xilinx92i/verilog/src/glbl.v vlg2D/glbl.bin 1635691308
MO AND_GATE NULL F:/ECE/HDL_Design/Projects/AND_GATE/AND_GATE.v vlg1B/_a_n_d___g_a_t_e.bin 1635691308
