#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 16 20:00:46 2021
# Process ID: 3820
# Current directory: C:/Users/aryna/ECE369AryDavidRusty/labs9-15/labs9-15.runs/synth_1
# Command line: vivado.exe -log InstructionMemory.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source InstructionMemory.tcl
# Log file: C:/Users/aryna/ECE369AryDavidRusty/labs9-15/labs9-15.runs/synth_1/InstructionMemory.vds
# Journal file: C:/Users/aryna/ECE369AryDavidRusty/labs9-15/labs9-15.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source InstructionMemory.tcl -notrace
Command: synth_design -top InstructionMemory -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4516 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 688.926 ; gain = 240.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/aryna/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/aryna/ECE369AryDavidRusty/labs9-15/instruction_memory.mem' is read successfully [C:/Users/aryna/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:52]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (1#1) [C:/Users/aryna/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 761.539 ; gain = 312.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 761.539 ; gain = 312.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 761.539 ; gain = 312.906
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 761.539 ; gain = 312.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	 426 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 426 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design InstructionMemory has port Instruction[20] driven by constant 0
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 941.477 ; gain = 492.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 950.133 ; gain = 501.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 950.133 ; gain = 501.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 950.172 ; gain = 501.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 950.172 ; gain = 501.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 950.172 ; gain = 501.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 950.172 ; gain = 501.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 950.172 ; gain = 501.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 950.172 ; gain = 501.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     4|
|2     |LUT3  |    15|
|3     |LUT4  |     6|
|4     |LUT5  |    29|
|5     |LUT6  |   198|
|6     |MUXF7 |    51|
|7     |MUXF8 |     2|
|8     |IBUF  |     9|
|9     |OBUF  |    32|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   346|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 950.172 ; gain = 501.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 950.172 ; gain = 501.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 950.172 ; gain = 501.539
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 962.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1041.188 ; gain = 617.430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.188 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aryna/ECE369AryDavidRusty/labs9-15/labs9-15.runs/synth_1/InstructionMemory.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file InstructionMemory_utilization_synth.rpt -pb InstructionMemory_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 16 20:01:12 2021...
