Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Tue Feb  3 23:41:24 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/top_kernel_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                  Instance                                  |                                     Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                               |                                                                          (top) |      21389 |      20656 |       0 |  733 | 23336 |     17 |     18 |    0 |          2 |
|   bd_0_i                                                                   |                                                                           bd_0 |      21389 |      20656 |       0 |  733 | 23336 |     17 |     18 |    0 |          2 |
|     hls_inst                                                               |                                                                bd_0_hls_inst_0 |      21389 |      20656 |       0 |  733 | 23336 |     17 |     18 |    0 |          2 |
|       inst                                                                 |                                                     bd_0_hls_inst_0_top_kernel |      21389 |      20656 |       0 |  733 | 23336 |     17 |     18 |    0 |          2 |
|         (inst)                                                             |                                                     bd_0_hls_inst_0_top_kernel |          1 |          0 |       0 |    1 |   151 |      0 |      0 |    0 |          0 |
|         A_m_axi_U                                                          |                                             bd_0_hls_inst_0_top_kernel_A_m_axi |        569 |        506 |       0 |   63 |   753 |      1 |      0 |    0 |          0 |
|           bus_read                                                         |                                        bd_0_hls_inst_0_top_kernel_A_m_axi_read |        392 |        392 |       0 |    0 |   565 |      0 |      0 |    0 |          0 |
|             rreq_burst_conv                                                |                             bd_0_hls_inst_0_top_kernel_A_m_axi_burst_converter |        314 |        314 |       0 |    0 |   463 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                       |                   bd_0_hls_inst_0_top_kernel_A_m_axi_reg_slice__parameterized0 |         40 |         40 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|           load_unit_0                                                      |                                        bd_0_hls_inst_0_top_kernel_A_m_axi_load |        177 |        114 |       0 |   63 |   188 |      1 |      0 |    0 |          0 |
|             (load_unit_0)                                                  |                                        bd_0_hls_inst_0_top_kernel_A_m_axi_load |          1 |          1 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                     |                        bd_0_hls_inst_0_top_kernel_A_m_axi_fifo__parameterized0 |         60 |         60 |       0 |    0 |    45 |      1 |      0 |    0 |          0 |
|             fifo_rreq                                                      |                                        bd_0_hls_inst_0_top_kernel_A_m_axi_fifo |        116 |         53 |       0 |   63 |    77 |      0 |      0 |    0 |          0 |
|         C_m_axi_U                                                          |                                             bd_0_hls_inst_0_top_kernel_C_m_axi |        761 |        628 |       0 |  133 |   971 |      0 |      1 |    0 |          0 |
|           bus_write                                                        |                                       bd_0_hls_inst_0_top_kernel_C_m_axi_write |        531 |        468 |       0 |   63 |   734 |      0 |      0 |    0 |          0 |
|             wreq_burst_conv                                                |                             bd_0_hls_inst_0_top_kernel_C_m_axi_burst_converter |        314 |        314 |       0 |    0 |   463 |      0 |      0 |    0 |          0 |
|             wreq_throttle                                                  |                                    bd_0_hls_inst_0_top_kernel_C_m_axi_throttle |        190 |        128 |       0 |   62 |   248 |      0 |      0 |    0 |          0 |
|           store_unit_0                                                     |                                       bd_0_hls_inst_0_top_kernel_C_m_axi_store |        230 |        160 |       0 |   70 |   237 |      0 |      1 |    0 |          0 |
|             (store_unit_0)                                                 |                                       bd_0_hls_inst_0_top_kernel_C_m_axi_store |          2 |          2 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|             fifo_wreq                                                      |                        bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized0 |        111 |         48 |       0 |   63 |    74 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                    |                                       bd_0_hls_inst_0_top_kernel_control_s_axi |        164 |        164 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_659     | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3 |        139 |        139 |       0 |    0 |    84 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_659) | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3 |        116 |        116 |       0 |    0 |    82 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684                     |                 bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_4 |      18904 |      18368 |       0 |  536 | 19923 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684)                 |                 bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_4 |       1337 |       1313 |       0 |   24 |  1642 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U12                                        |                               bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1 |       2152 |       2088 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U12)                                    |                               bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1 |        957 |        957 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_30 |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U13                                        |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_17 |       2152 |       2088 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U13)                                    |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_17 |        957 |        957 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_29 |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U14                                        |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_18 |       2152 |       2088 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U14)                                    |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_18 |        957 |        957 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_28 |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U15                                        |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_19 |       2152 |       2088 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U15)                                    |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_19 |        957 |        957 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_27 |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U16                                        |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_20 |       2152 |       2088 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U16)                                    |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_20 |        957 |        957 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_26 |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U17                                        |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_21 |       2151 |       2087 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U17)                                    |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_21 |        956 |        956 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_25 |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U18                                        |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_22 |       2467 |       2403 |       0 |   64 |  2340 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U18)                                    |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_22 |       1110 |       1110 |       0 |    0 |    63 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_24 |       1357 |       1293 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U19                                        |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_23 |       2152 |       2088 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U19)                                    |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_23 |        957 |        957 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                       bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider |       1195 |       1131 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_786                     |                 bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_6 |        327 |        327 |       0 |    0 |  1097 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_786)                 |                 bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_6 |        306 |        306 |       0 |    0 |  1095 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918     | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 |        238 |        238 |       0 |    0 |   176 |      0 |      0 |    0 |          2 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918) | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 |         85 |         85 |       0 |    0 |   174 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                         |              bd_0_hls_inst_0_top_kernel_flow_control_loop_pipe_sequential_init |         55 |         55 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           mul_24s_24s_48_1_1_U248                                          |                                  bd_0_hls_inst_0_top_kernel_mul_24s_24s_48_1_1 |         98 |         98 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
+----------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+


