

================================================================
== Vitis HLS Report for 'Loop_Xpose_Col_Outer_Loop_proc'
================================================================
* Date:           Fri Feb 14 14:37:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution6
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.17>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 7 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1"   --->   Operation 8 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i3"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j2"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.end52.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%icmp_ln834 = phi i1 0, void %entry, i1 %icmp_ln83, void %for.end52.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:83]   --->   Operation 13 'phi' 'icmp_ln834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i6 %indvar_flatten1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 14 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j2_load = load i4 %j2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 15 'load' 'j2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i3_load = load i4 %i3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:57]   --->   Operation 16 'load' 'i3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln80 = add i4 %j2_load, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 17 'add' 'add_ln80' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.02ns)   --->   "%select_ln57 = select i1 %icmp_ln834, i4 0, i4 %i3_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:57]   --->   Operation 18 'select' 'select_ln57' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i4 %select_ln57" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 19 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%j = select i1 %icmp_ln834, i4 %add_ln80, i4 %j2_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 20 'select' 'j' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 21 'trunc' 'trunc_ln80_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 22 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln80, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 23 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln86 = add i6 %tmp_4, i6 %zext_ln86" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 24 'add' 'add_ln86' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%i = add i4 %select_ln57, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:83]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln80_1 = add i6 %indvar_flatten1_load, i6 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 26 'add' 'add_ln80_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%icmp_ln83 = icmp_eq  i4 %i, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:83]   --->   Operation 27 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%icmp_ln80 = icmp_eq  i6 %indvar_flatten1_load, i6 63" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 28 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln83 = store i4 %i, i4 %i3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:83]   --->   Operation 29 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln80 = store i4 %j, i4 %j2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 30 'store' 'store_ln80' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln80 = store i6 %add_ln80_1, i6 %indvar_flatten1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 31 'store' 'store_ln80' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.end52.i, void %dct_2d.exit.exitStub" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 32 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i6 %add_ln86" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 33 'zext' 'zext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%col_outbuf_i_addr = getelementptr i16 %col_outbuf_i, i64 0, i64 %zext_ln86_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 34 'getelementptr' 'col_outbuf_i_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%col_outbuf_i_load = load i6 %col_outbuf_i_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 35 'load' 'col_outbuf_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln80_1, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 38 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i4 %select_ln57" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 39 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%add_ln86_1 = add i6 %tmp, i6 %zext_ln86_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 40 'add' 'add_ln86_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i6 %add_ln86_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 41 'zext' 'zext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%buf_2d_out_addr = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln86_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 42 'getelementptr' 'buf_2d_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln84 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84]   --->   Operation 43 'specpipeline' 'specpipeline_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%col_outbuf_i_load = load i6 %col_outbuf_i_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 44 'load' 'col_outbuf_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 45 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln86 = store i16 %col_outbuf_i_load, i6 %buf_2d_out_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 45 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln80)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.172ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'j2' [7]  (1.588 ns)
	'load' operation 4 bit ('j2_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80) on local variable 'j2' [13]  (0.000 ns)
	'add' operation 4 bit ('add_ln80', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80) [15]  (1.735 ns)
	'select' operation 4 bit ('j', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80) [20]  (1.024 ns)
	'add' operation 6 bit ('add_ln86', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86) [26]  (1.825 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('col_outbuf_i_addr', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86) [28]  (0.000 ns)
	'load' operation 16 bit ('col_outbuf_i_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86) on array 'col_outbuf_i' [33]  (3.254 ns)

 <State 3>: 6.508ns
The critical path consists of the following:
	'load' operation 16 bit ('col_outbuf_i_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86) on array 'col_outbuf_i' [33]  (3.254 ns)
	'store' operation 0 bit ('store_ln86', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86) of variable 'col_outbuf_i_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86 on array 'buf_2d_out' [34]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
