// Seed: 1262693138
module module_0 (
    input tri1 id_0,
    input wand id_1
);
  wire id_3;
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    output tri  id_4,
    input  wire id_5,
    output tri  id_6
);
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_2,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri id_0,
    input tri0 id_1,
    input wor id_2,
    input tri1 id_3,
    output tri id_4,
    output supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri0 id_8,
    input uwire id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri1 id_12#(
        .id_24(-1),
        .id_25((-1)),
        .id_26(1),
        .id_27(1),
        .id_28(1)
    ),
    input tri id_13,
    inout logic id_14,
    output wor id_15,
    input wire id_16,
    input supply0 id_17,
    input supply0 id_18,
    input wor id_19,
    input tri1 id_20,
    output tri0 id_21,
    output logic id_22
);
  initial begin : LABEL_0
    id_24 <= (id_16 == id_19);
    @(-1) id_14 <= id_27;
    id_27 <= id_9;
    id_22 = id_7;
    assert ("");
  end
  module_0 modCall_1 (
      id_3,
      id_20
  );
  assign modCall_1.id_1 = 0;
endmodule
