// Seed: 1147188001
module module_0 (
    output wor   id_0,
    output tri0  id_1
    , id_6,
    input  uwire id_2,
    input  tri0  id_3,
    input  uwire id_4
);
endmodule
macromodule module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wand id_7
);
  module_0(
      id_2, id_2, id_5, id_0, id_6
  );
endmodule
module module_2 (
    input uwire id_0,
    output wor id_1,
    input wor id_2,
    output tri id_3,
    output tri id_4,
    input supply0 id_5
);
  wire id_7;
  id_8(
      (id_0), 1, 1, ~1, id_2, 1'b0, 1, 1
  );
  always begin
    id_4 = id_5;
  end
  module_0(
      id_1, id_4, id_5, id_0, id_0
  );
endmodule
