INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'AttributeMemory'...
WARNING:sim - A core named 'AttributeMemory' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'AttributeMemory'...
Delivering associated files for 'AttributeMemory'...
Delivering EJava files for 'AttributeMemory'...
Generating implementation netlist for 'AttributeMemory'...
INFO:sim - Pre-processing HDL files for 'AttributeMemory'...
Running synthesis for 'AttributeMemory'
Running ngcbuild...
Writing VEO instantiation template for 'AttributeMemory'...
Writing Verilog behavioral simulation model for 'AttributeMemory'...
WARNING:sim - Overwriting existing file
   Z:/Dev/hc800/nexys3/hc800.srcs/sources_1/ip/blk_mem_gen_v7_3_2/tmp/_cg/Attrib
   uteMemory/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory
Z:/Dev/hc800/nexys3/hc800.srcs/sources_1/ip/blk_mem_gen_v7_3_2/tmp/_cg/Attribute
Memory
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'AttributeMemory'...
Generating ISE project...
XCO file found: AttributeMemory.xco
XMDF file found: AttributeMemory_xmdf.tcl
Adding
Z:/Dev/hc800/nexys3/hc800.srcs/sources_1/ip/blk_mem_gen_v7_3_2/tmp/_cg/Attribute
Memory.asy -view all -origin_type imported
Adding
Z:/Dev/hc800/nexys3/hc800.srcs/sources_1/ip/blk_mem_gen_v7_3_2/tmp/_cg/Attribute
Memory.ngc -view all -origin_type created
Checking file
"Z:/Dev/hc800/nexys3/hc800.srcs/sources_1/ip/blk_mem_gen_v7_3_2/tmp/_cg/Attribut
eMemory.ngc" for project device match ...
File
"Z:/Dev/hc800/nexys3/hc800.srcs/sources_1/ip/blk_mem_gen_v7_3_2/tmp/_cg/Attribut
eMemory.ngc" device information matches project device.
Adding
Z:/Dev/hc800/nexys3/hc800.srcs/sources_1/ip/blk_mem_gen_v7_3_2/tmp/_cg/Attribute
Memory.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "Z:/Dev/hc800/nexys3/hc800.srcs/sources_1/ip/blk_mem_gen_v7_3_2/tmp/_cg/Attri
   buteMemory.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
Z:/Dev/hc800/nexys3/hc800.srcs/sources_1/ip/blk_mem_gen_v7_3_2/tmp/_cg/Attribute
Memory.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/AttributeMemory"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
