v 20060123 1
B 300 300 5000 4600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 5300 5000 9 10 0 0 0 0 1
footprint=Actel-VQ100
T 5300 5200 9 10 0 0 0 0 1
description=Microsemi SOC A3PN250 FPGA, I/O bank 0
T 5300 5400 9 10 0 0 0 0 1
device=A3PN250
T 5300 5600 9 10 0 0 0 0 1
dist-license=GPL
T 5300 5800 9 10 0 0 0 0 1
use-license=unlimited
T 5300 6000 9 10 0 0 0 0 1
author=Stephen Trier, sct@skywired.net
T 5300 6200 9 10 0 0 0 0 1
copyright=Copyright 2010 Stephen Trier
T 2800 3500 9 10 1 1 0 3 1
I/O Bank 0
T 2800 3900 9 10 1 1 0 3 1
A3PN250 (VQ100)
T 2800 4300 9 10 1 1 0 3 1
refdes=U?
P 5600 4500 5300 4500 1 0 0
{
T 5250 4500 9 10 1 1 0 7 1
pinlabel=GBA1/IO19RSB0
T 5400 4550 5 8 1 1 0 0 1
pinnumber=76
T 5400 4550 5 8 0 1 0 0 1
pinseq=76
}
P 5600 4300 5300 4300 1 0 0
{
T 5250 4300 9 10 1 1 0 7 1
pinlabel=GBA0/IO18RSB0
T 5400 4350 5 8 1 1 0 0 1
pinnumber=77
T 5400 4350 5 8 0 1 0 0 1
pinseq=77
}
P 5600 4100 5300 4100 1 0 0
{
T 5250 4100 9 10 1 1 0 7 1
pinlabel=GBB1/IO17RSB0
T 5400 4150 5 8 1 1 0 0 1
pinnumber=78
T 5400 4150 5 8 0 1 0 0 1
pinseq=78
}
P 5600 3900 5300 3900 1 0 0
{
T 5250 3900 9 10 1 1 0 7 1
pinlabel=GBB0/IO16RSB0
T 5400 3950 5 8 1 1 0 0 1
pinnumber=79
T 5400 3950 5 8 0 1 0 0 1
pinseq=79
}
P 5600 3700 5300 3700 1 0 0
{
T 5250 3700 9 10 1 1 0 7 1
pinlabel=GBC1/IO15RSB0
T 5400 3750 5 8 1 1 0 0 1
pinnumber=80
T 5400 3750 5 8 0 1 0 0 1
pinseq=80
}
P 5600 3500 5300 3500 1 0 0
{
T 5250 3500 9 10 1 1 0 7 1
pinlabel=GBC0/IO14RSB0
T 5400 3550 5 8 1 1 0 0 1
pinnumber=81
T 5400 3550 5 8 0 1 0 0 1
pinseq=81
}
P 5600 3300 5300 3300 1 0 0
{
T 5250 3300 9 10 1 1 0 7 1
pinlabel=IO13RSB0
T 5400 3350 5 8 1 1 0 0 1
pinnumber=82
T 5400 3350 5 8 0 1 0 0 1
pinseq=82
}
P 5600 3100 5300 3100 1 0 0
{
T 5250 3100 9 10 1 1 0 7 1
pinlabel=IO12RSB0
T 5400 3150 5 8 1 1 0 0 1
pinnumber=83
T 5400 3150 5 8 0 1 0 0 1
pinseq=83
}
P 5600 2900 5300 2900 1 0 0
{
T 5250 2900 9 10 1 1 0 7 1
pinlabel=IO11RSB0
T 5400 2950 5 8 1 1 0 0 1
pinnumber=84
T 5400 2950 5 8 0 1 0 0 1
pinseq=84
}
P 5600 2700 5300 2700 1 0 0
{
T 5250 2700 9 10 1 1 0 7 1
pinlabel=IO10RSB0
T 5400 2750 5 8 1 1 0 0 1
pinnumber=85
T 5400 2750 5 8 0 1 0 0 1
pinseq=85
}
P 5600 2500 5300 2500 1 0 0
{
T 5250 2500 9 10 1 1 0 7 1
pinlabel=IO09RSB0
T 5400 2550 5 8 1 1 0 0 1
pinnumber=86
T 5400 2550 5 8 0 1 0 0 1
pinseq=86
}
P 0 4500 300 4500 1 0 0
{
T 350 4500 9 10 1 1 0 1 1
pinlabel=VCCIB0
T 200 4550 5 8 1 1 0 6 1
pinnumber=87
T 200 4550 5 8 0 1 0 6 1
pinseq=87
}
P 5600 2300 5300 2300 1 0 0
{
T 5250 2300 9 10 1 1 0 7 1
pinlabel=IO08RSB0
T 5400 2350 5 8 1 1 0 0 1
pinnumber=90
T 5400 2350 5 8 0 1 0 0 1
pinseq=90
}
P 5600 2100 5300 2100 1 0 0
{
T 5250 2100 9 10 1 1 0 7 1
pinlabel=IO07RSB0
T 5400 2150 5 8 1 1 0 0 1
pinnumber=91
T 5400 2150 5 8 0 1 0 0 1
pinseq=91
}
P 5600 1900 5300 1900 1 0 0
{
T 5250 1900 9 10 1 1 0 7 1
pinlabel=IO06RSB0
T 5400 1950 5 8 1 1 0 0 1
pinnumber=92
T 5400 1950 5 8 0 1 0 0 1
pinseq=92
}
P 5600 1700 5300 1700 1 0 0
{
T 5250 1700 9 10 1 1 0 7 1
pinlabel=GAC1/IO05RSB0
T 5400 1750 5 8 1 1 0 0 1
pinnumber=93
T 5400 1750 5 8 0 1 0 0 1
pinseq=93
}
P 5600 1500 5300 1500 1 0 0
{
T 5250 1500 9 10 1 1 0 7 1
pinlabel=GAC0/IO04RSB0
T 5400 1550 5 8 1 1 0 0 1
pinnumber=94
T 5400 1550 5 8 0 1 0 0 1
pinseq=94
}
P 5600 1300 5300 1300 1 0 0
{
T 5250 1300 9 10 1 1 0 7 1
pinlabel=GAB1/IO03RSB0
T 5400 1350 5 8 1 1 0 0 1
pinnumber=95
T 5400 1350 5 8 0 1 0 0 1
pinseq=95
}
P 5600 1100 5300 1100 1 0 0
{
T 5250 1100 9 10 1 1 0 7 1
pinlabel=GAB0/IO02RSB0
T 5400 1150 5 8 1 1 0 0 1
pinnumber=96
T 5400 1150 5 8 0 1 0 0 1
pinseq=96
}
P 5600 900 5300 900 1 0 0
{
T 5250 900 9 10 1 1 0 7 1
pinlabel=GAA1/IO01RSB0
T 5400 950 5 8 1 1 0 0 1
pinnumber=97
T 5400 950 5 8 0 1 0 0 1
pinseq=97
}
P 5600 700 5300 700 1 0 0
{
T 5250 700 9 10 1 1 0 7 1
pinlabel=GAA0/IO00RSB0
T 5400 750 5 8 1 1 0 0 1
pinnumber=98
T 5400 750 5 8 0 1 0 0 1
pinseq=98
}
P 0 4100 300 4100 1 0 0
{
T 350 4100 9 10 1 1 0 1 1
pinlabel=VMV0
T 200 4150 5 8 1 1 0 6 1
pinnumber=100
T 200 4150 5 8 0 1 0 6 1
pinseq=100
}
