$date
	Fri May 16 13:12:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module condition_test $end
$var wire 4 ! out [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ sel $end
$scope module u_condition $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 1 $ sel $end
$var reg 4 ' out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 '
b10 &
b111 %
0$
b10 #
b111 "
b10 !
$end
#10
b111 !
b111 '
1$
#20
