{
  "paper_id": "2210.09484v2",
  "title": "PaST-NoC: A Packet-Switched Superconducting Temporal NoC",
  "sections": {
    "ii-a1 fundamentals": "Superconductivity is the property of certain metals to have zero resistance below a critical temperature that is usually a few Kelvins¬†. The fundamental superconducting switching device is the JJ¬†. The JJ allows current to pass through its two terminals with no resistance until a critical current IcsubscriptùêºùëêI_{c} is reached. Reaching IcsubscriptùêºùëêI_{c} causes the JJ to switch to a resistive state, causing a magnetic quantum flux transfer. This transfer is observable at the JJ terminal as a voltage pulse that lasts only a few picoseconds and has an amplitude of a few mVs¬†.\nBecause JJs can switch in just a few picoseconds, they enable clock frequencies of several tens of GHz¬†  . Moreover, superconducting digital computing promises energy-efficient computation even after\naccounting for cooling, due to the low JJ energy consumption which is several orders of magnitude lower than CMOS¬†.\nCooling is already present in cryo-cooled systems such as quantum computers¬†4 and outer space electronics¬†.\nHowever, there is currently an approximate 1000√ó\\times area density gap compared to CMOS¬† [ref]6.\nThis limits superconducting digital circuits to small scales and memory sizes. The most mature superconducting digital logic family is RSFQ and its variants¬†. In\nRSFQ, a logical 1 is encoded by the presence of a pulse and a logical 0 by the absence of a pulse. Because pulses (or their absence) are short-lived and travel at the speed of light, they are unlikely to arrive at logic gates at the same time. Therefore, RSFQ typically requires almost each gate in the design to be clocked, resulting in deeply-pipelined architectures;\nthis increases the cost overhead associated with clock tree generation and distribution as well as makes timing closure challenging¬†. Importantly, fanout in RSFQ requires splitter cells that use three JJs each and have one input and two outputs.\nFor instance, clocking 1024 synchronous gates requires 3072 JJs for 1024 splitters¬†1, a significant percentage of the overall design.\nRSFQ offers a rich set of traditional gates, such as ANDs, ORs, and data flip flops.\nMost gates are based on a superconducting loop that includes at least one JJ, called a  superconducting quantum interference device (SQUID). SQUIDs preserve current where the intensity and direction of flow can be used to store state."
  },
  "reference_labels": [
    {
      "index": 0,
      "title": "A Case for Superconducting Accelerators",
      "abstract": "",
      "year": "2019",
      "venue": "CF",
      "authors": "S. S. Tannu, P. Das, M. L. Lewis, R. Krick, D. M. Carmean, and M. K. Qureshi",
      "orig_title": "A case for superconducting accelerators",
      "paper_id": "1902.04641v2"
    },
    {
      "index": 1,
      "title": "Superconducting RSFQ logic: Towards 100GHz digital electronics",
      "abstract": "",
      "year": "2011",
      "venue": "21st International Conference Radioelektronika",
      "authors": "V. Michal, E. Baggetta, M. Aurino, S. Bouat, and J. Villegier"
    },
    {
      "index": 2,
      "title": "A new design approach for RSFQ logic circuits based on the binary decision diagram",
      "abstract": "",
      "year": "1999",
      "venue": "IEEE Transactions on Applied Superconductivity",
      "authors": "N. Yoshikawa, H. Tago, and K. Yoneyama"
    },
    {
      "index": 3,
      "title": "Asynchronous dynamic single-flux quantum majority gates",
      "abstract": "",
      "year": "2020",
      "venue": "IEEE Transactions on Applied Superconductivity",
      "authors": "G. Krylov and E. G. Friedman"
    },
    {
      "index": 4,
      "title": "A computational temporal logic for superconducting accelerators",
      "abstract": "",
      "year": "2020",
      "venue": "ASPLOS",
      "authors": "G. Tzimpragos, D. Vasudevan, N. Tsiskaridze, G. Michelogiannakis, A. Madhavan, J. Volk, J. Shalf, and T. Sherwood"
    },
    {
      "index": 5,
      "title": "Superconductor digital electronics: Scalability and energy efficiency issues",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": "S. Tolpygo"
    },
    {
      "index": 6,
      "title": "SMART: A Heterogeneous Scratchpad Memory Architecture for Superconductor SFQ-based Systolic CNN Accelerators",
      "abstract": "",
      "year": "2021",
      "venue": "MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture",
      "authors": "F. Zokaee and L. Jiang",
      "orig_title": "SMART: A heterogeneous scratchpad memory architecture for superconductor SFQ-based systolic CNN accelerators",
      "paper_id": "2109.01269v1"
    },
    {
      "index": 7,
      "title": "A 40 GHz clock 160 Gb/s 4/spl times/4 switch circuit using single flux quantum technology for high-speed packet switching systems",
      "abstract": "",
      "year": "2004",
      "venue": "HPSR",
      "authors": "S. Yorozu, Y. Hashimoto, Y. Kameda, H. Terai, A. Fujimaki, and N. Yoshikawa"
    },
    {
      "index": 8,
      "title": "Quantitative evaluation of the single-flux- quantum cross/bar switch",
      "abstract": "",
      "year": "2005",
      "venue": "IEEE Transactions on Applied Superconductivity",
      "authors": "T. Yamada, M. Yoshida, T. Hanai, A. Fujimaki, H. Hayakawa, Y. Kameda, S. Yorozu, H. Terai, and N. Yoshikawa"
    },
    {
      "index": 9,
      "title": "A single flux quantum cross-bar switch and demultiplexer",
      "abstract": "",
      "year": "1995",
      "venue": "IEEE Transactions on Applied Superconductivity",
      "authors": "A. H. Worsham, J. X. Przybysz, Joonhee Kang, and D. L. Miller"
    },
    {
      "index": 10,
      "title": "SFQ standard cell-based circuit design of an internal link speeded-up batcher-banyan packet switch",
      "abstract": "",
      "year": "2001",
      "venue": "Applied Superconductivity, IEEE Tran. on",
      "authors": "Y. Kameda, S. Yorozu, and S. Tahara"
    },
    {
      "index": 11,
      "title": "CNET: design of an RSFQ switching network for petaflops-scale computing",
      "abstract": "",
      "year": "1999",
      "venue": "IEEE Transactions on Applied Superconductivity",
      "authors": "L. Wittie, D. Y. Zinoviev, G. Sazaklis, and K. Likharev"
    },
    {
      "index": 12,
      "title": "Full operation of a three-node pipeline-ring switching chip for a superconducting network system",
      "abstract": "",
      "year": "1999",
      "venue": "IEEE Transactions on Applied Superconductivity",
      "authors": "S. Yorozu, Y. Hashimoto, H. Numata, M. Koike, M. Tanaka, and S. Tahara"
    },
    {
      "index": 13,
      "title": "Single-flux-quantum (SFQ) circuit design and test of crossbar switch scheduler",
      "abstract": "",
      "year": "2005",
      "venue": "IEEE Transactions on Applied Superconductivity",
      "authors": "Y. Kameda, S. Yorozu, Y. Hashimoto, H. Terai, A. Fujimaki, and N. Yoshikawa"
    },
    {
      "index": 14,
      "title": "A case for bufferless routing in on-chip networks",
      "abstract": "",
      "year": "2009",
      "venue": "ISCA ‚Äô09",
      "authors": "T. Moscibroda and O. Mutlu"
    },
    {
      "index": 15,
      "title": "Evaluating bufferless flow control for on-chip networks",
      "abstract": "",
      "year": "2010",
      "venue": "2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip",
      "authors": "G. Michelogiannakis, D. Sanchez, W. J. Dally, and C. Kozyrakis"
    },
    {
      "index": 16,
      "title": "Energy-efficient single flux quantum technology",
      "abstract": "",
      "year": "2011",
      "venue": "IEEE Transactions on Applied Superconductivity",
      "authors": "O. A. Mukhanov"
    },
    {
      "index": 17,
      "title": "High performance communications in processor networks",
      "abstract": "",
      "year": "1989",
      "venue": "ISCA ‚Äô89",
      "authors": "C. R. Jesshope, P. R. Miller, and J. T. Yantchev"
    },
    {
      "index": 18,
      "title": "The chaos router: A practical application of randomization in network routing",
      "abstract": "",
      "year": "1991",
      "venue": "SIGARCH Comput. Archit. News",
      "authors": "S. Konstantinidou and L. Snyder"
    },
    {
      "index": 19,
      "title": "Temporal and SFQ pulse-streams encoding for area-efficient superconducting accelerators",
      "abstract": "",
      "year": "2022",
      "venue": "27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems",
      "authors": "P. Gonzalez-Guerrero, M. G. Bautista, D. Lyles, and G. Michelogiannakis"
    },
    {
      "index": 20,
      "title": "Superconducting digital DIT butterfly unit for fast Fourier transform using race logic",
      "abstract": "",
      "year": "2022",
      "venue": "20th IEEE Interregional NEWCAS Conference (NEWCAS)",
      "authors": "G. Bautista, P. Gonzalez-Guerrero, D. Lyles, K. Huch, and G. Michelogiannakis"
    },
    {
      "index": 21,
      "title": "QECOOL: On-line quantum error correction with a superconducting decoder for surface code",
      "abstract": "",
      "year": "2021",
      "venue": "58th ACM/IEEE Design Automation Conference (DAC)",
      "authors": "Y. Ueno, M. Kondo, M. Tanaka, Y. Suzuki, and Y. Tabuchi"
    },
    {
      "index": 22,
      "title": "Single flux quantum based ultrahigh speed spiking neuromorphic processor architecture",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": "A. Bozbey, M. A. Karamuftuoglu, S. Razmkhah, and M. Ozbayoglu"
    },
    {
      "index": 23,
      "title": "Quantum‚Äìclassical interface based on single flux quantum digital logic",
      "abstract": "",
      "year": "2018",
      "venue": "Quantum Science and Technology",
      "authors": "R. McDermott, M. G. Vavilov, B. L. T. Plourde, F. K. Wilhelm, P. J. Liebermann, O. A. Mukhanov, and T. A. Ohki"
    },
    {
      "index": 24,
      "title": "Ultrahigh speed artificial neuron compatible with standard foundry processes and SFQ cells",
      "abstract": "",
      "year": "2018",
      "venue": "CoRR",
      "authors": "M. A. Karamuftuoglu and A. Bozbey"
    },
    {
      "index": 25,
      "title": "Single flux quantum based ultrahigh speed spiking neuromorphic processor architecture",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": "A. Bozbey, M. A. Karamuftuoglu, S. Razmkhah, and M. Ozbayoglu"
    },
    {
      "index": 26,
      "title": "SRNoC: A statically-scheduled circuit-switched superconducting race logic NoC",
      "abstract": "",
      "year": "2021",
      "venue": "IPDPS",
      "authors": "G. Michelogiannakis, D. Lyles, P. Gonzalez-Guerrero, M. Bautista, D. Vasudevan, and A. Butko"
    },
    {
      "index": 27,
      "title": "Experimental implementation of SFQ NDRO cells and 8-bit ADC",
      "abstract": "",
      "year": "1993",
      "venue": "IEEE Transactions on Applied Superconductivity",
      "authors": "V. Kaplunenko, M. Khabipov, D. Khokhlov, A. Kirichenko, V. Koshelets, and S. Kovtonyuk"
    },
    {
      "index": 28,
      "title": "General energy relations for josephson junctions",
      "abstract": "",
      "year": "1971",
      "venue": "IEEE",
      "authors": "P. Russer"
    },
    {
      "index": 29,
      "title": "Single Flux Quantum Integrated Circuit Design",
      "abstract": "",
      "year": "2022",
      "venue": "Springer",
      "authors": "G. Krylov and E. G. Friedman"
    },
    {
      "index": 30,
      "title": "H-tree clock synthesis in RSFQ circuits",
      "abstract": "",
      "year": "2020",
      "venue": "17th Biennial Baltic Electronics Conference (BEC)",
      "authors": "T. Jabbari, E. G. Friedma, and J. Kawa"
    },
    {
      "index": 31,
      "title": "Race logic: A hardware acceleration for dynamic programming algorithms",
      "abstract": "",
      "year": "2014",
      "venue": "SIGARCH Comput. Archit. News",
      "authors": "A. Madhavan, T. Sherwood, and D. Strukov"
    },
    {
      "index": 32,
      "title": "Route packets, not wires: On-chip inteconnection networks",
      "abstract": "",
      "year": "2001",
      "venue": "DAC",
      "authors": "W. J. Dally and B. Towles"
    },
    {
      "index": 33,
      "title": "Simulating the network activity of modern manycores",
      "abstract": "",
      "year": "2019",
      "venue": "IEEE Access",
      "authors": "M. Horro, G. Rodr√≠guez, and J. Touri√±o"
    },
    {
      "index": 34,
      "title": "Skylake-sp: A 14nm 28-core xeon¬Æ processor",
      "abstract": "",
      "year": "2018",
      "venue": "IEEE International Solid - State Circuits Conference - (ISSCC)",
      "authors": "S. M. Tam, H. Muljono, M. Huang, S. Iyer, K. Royneogi, N. Satti, R. Qureshi, W. Chen, T. Wang, H. Hsieh, S. Vora, and E. Wang"
    },
    {
      "index": 35,
      "title": "Temporal codes in on-chip interconnects",
      "abstract": "",
      "year": "2017",
      "venue": "ISLPED",
      "authors": "M. Mishkin, N. S. Kim, and M. Lipasti"
    },
    {
      "index": 36,
      "title": "Superconducting shuttle-flux shift buffer for race logic",
      "abstract": "",
      "year": "2021",
      "venue": "MWSCAS",
      "authors": "M. G. Bautista, P. Gonzalez-Guerrero, D. Lyles, and G. Michelogiannakis"
    },
    {
      "index": 37,
      "title": "RSFQ pseudo random generator and its possible applications",
      "abstract": "",
      "year": "1995",
      "venue": "IEEE Transactions on Applied Superconductivity",
      "authors": "A. Kidiyarova-Shevchenko and D. Zinoviev"
    },
    {
      "index": 38,
      "title": "Review on standard and multibit linear feedback shift register",
      "abstract": "",
      "year": "2019",
      "venue": "JETIR",
      "authors": "D. B. Rita Mahajan, Komal Devi"
    },
    {
      "index": 39,
      "title": "50 GHz RSFQ pseudo-random number generator design",
      "abstract": "",
      "year": "2001",
      "venue": "IEEE Transactions on Applied Superconductivity",
      "authors": "X. Zhou, S. Xu, P. Rott, C. Mancini, and M. Feldman"
    },
    {
      "index": 40,
      "title": "Effect of contention resolution rules on the performance of deflection routing",
      "abstract": "",
      "year": "1991",
      "venue": "IEEE Global Telecommunications Conference GLOBECOM ‚Äô91: Countdown to the New Millennium. Conference Record",
      "authors": "A. Choudhury and V. Li"
    },
    {
      "index": 41,
      "title": "A detailed and flexible cycle-accurate network-on-chip simulator",
      "abstract": "",
      "year": "2013",
      "venue": "IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)",
      "authors": "N. Jiang, D. U. Becker, G. Michelogiannakis, J. Balfour, B. Towles, D. E. Shaw, J. Kim, and W. J. Dally"
    },
    {
      "index": 42,
      "title": "Energy-efficient single flux quantum technology",
      "abstract": "",
      "year": "2011",
      "venue": "IEEE Transactions on Applied Superconductivity",
      "authors": "O. A. Mukhanov"
    },
    {
      "index": 43,
      "title": "SuperNPU: An extremely fast neural processing unit using superconducting logic devices",
      "abstract": "",
      "year": "2020",
      "venue": "53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)",
      "authors": "K. Ishida, I. Byun, I. Nagaoka, K. Fukumitsu, M. Tanaka, S. Kawakami, T. Tanimoto, T. Ono, J. Kim, and K. Inoue"
    },
    {
      "index": 44,
      "title": "Simulation analysis and energy-saving techniques for ERSFQ circuits",
      "abstract": "",
      "year": "2019",
      "venue": "IEEE Transactions on Applied Superconductivity",
      "authors": "N. K. Katam, O. Mukhanov, and M. Pedram"
    },
    {
      "index": 45,
      "title": "DDRNoC: Dual data-rate network-on-chip",
      "abstract": "",
      "year": "2018",
      "venue": "ACM Trans. Archit. Code Optim.",
      "authors": "A. Ejaz, V. Papaefstathiou, and I. Sourdis"
    },
    {
      "index": 46,
      "title": "ArSMART: An Improved SMART NoC Design Supporting Arbitrary-Turn Transmission",
      "abstract": "",
      "year": "2022",
      "venue": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
      "authors": "H. Chen, P. Chen, J. Zhou, L. H. K. Duong, and W. Liu",
      "orig_title": "ArSMART: An improved smart noc design supporting arbitrary-turn transmission",
      "paper_id": "2011.09261v1"
    },
    {
      "index": 47,
      "title": "Interconnect routing for large-scale RSFQ circuits",
      "abstract": "",
      "year": "2019",
      "venue": "IEEE Transactions on Applied Superconductivity",
      "authors": "T. Jabbari, G. Krylov, S. Whiteley, E. Mlinar, J. Kawa, and E. G. Friedman"
    }
  ]
}