|progCounterTest
rf_init <= control_unit:inst7.rf_init
clkIn => control_unit:inst7.clk
reset => control_unit:inst7.reset
reset => program_counter:inst.reset
clk <= control_unit:inst7.clkOut
pm_outdata[0] <= memory:inst1.pm_outdata[0]
pm_outdata[1] <= memory:inst1.pm_outdata[1]
pm_outdata[2] <= memory:inst1.pm_outdata[2]
pm_outdata[3] <= memory:inst1.pm_outdata[3]
pm_outdata[4] <= memory:inst1.pm_outdata[4]
pm_outdata[5] <= memory:inst1.pm_outdata[5]
pm_outdata[6] <= memory:inst1.pm_outdata[6]
pm_outdata[7] <= memory:inst1.pm_outdata[7]
pm_outdata[8] <= memory:inst1.pm_outdata[8]
pm_outdata[9] <= memory:inst1.pm_outdata[9]
pm_outdata[10] <= memory:inst1.pm_outdata[10]
pm_outdata[11] <= memory:inst1.pm_outdata[11]
pm_outdata[12] <= memory:inst1.pm_outdata[12]
pm_outdata[13] <= memory:inst1.pm_outdata[13]
pm_outdata[14] <= memory:inst1.pm_outdata[14]
pm_outdata[15] <= memory:inst1.pm_outdata[15]
dm_wr => memory:inst1.dm_wr
dm_indata[0] => memory:inst1.dm_indata[0]
dm_indata[1] => memory:inst1.dm_indata[1]
dm_indata[2] => memory:inst1.dm_indata[2]
dm_indata[3] => memory:inst1.dm_indata[3]
dm_indata[4] => memory:inst1.dm_indata[4]
dm_indata[5] => memory:inst1.dm_indata[5]
dm_indata[6] => memory:inst1.dm_indata[6]
dm_indata[7] => memory:inst1.dm_indata[7]
dm_indata[8] => memory:inst1.dm_indata[8]
dm_indata[9] => memory:inst1.dm_indata[9]
dm_indata[10] => memory:inst1.dm_indata[10]
dm_indata[11] => memory:inst1.dm_indata[11]
dm_indata[12] => memory:inst1.dm_indata[12]
dm_indata[13] => memory:inst1.dm_indata[13]
dm_indata[14] => memory:inst1.dm_indata[14]
dm_indata[15] => memory:inst1.dm_indata[15]
pc_count[0] <= program_counter:inst.out_count[0]
pc_count[1] <= program_counter:inst.out_count[1]
pc_count[2] <= program_counter:inst.out_count[2]
pc_count[3] <= program_counter:inst.out_count[3]
pc_count[4] <= program_counter:inst.out_count[4]
pc_count[5] <= program_counter:inst.out_count[5]
pc_count[6] <= program_counter:inst.out_count[6]
pc_count[7] <= program_counter:inst.out_count[7]
pc_count[8] <= program_counter:inst.out_count[8]
pc_count[9] <= program_counter:inst.out_count[9]
pc_count[10] <= program_counter:inst.out_count[10]
pc_count[11] <= program_counter:inst.out_count[11]
pc_count[12] <= program_counter:inst.out_count[12]
pc_count[13] <= program_counter:inst.out_count[13]
pc_count[14] <= program_counter:inst.out_count[14]
pc_count[15] <= program_counter:inst.out_count[15]
clr_z_flag <= control_unit:inst7.clr_z_flag
alu_opsel[0] <= control_unit:inst7.alu_opsel[0]
alu_opsel[1] <= control_unit:inst7.alu_opsel[1]
alu_opsel[2] <= control_unit:inst7.alu_opsel[2]
alu_opsel[3] <= control_unit:inst7.alu_opsel[3]
alu_opsel[4] <= control_unit:inst7.alu_opsel[4]
alu_opsel[5] <= control_unit:inst7.alu_opsel[5]
alu_opsel[6] <= control_unit:inst7.alu_opsel[6]
rxData[0] <= regfile:inst3.rx[0]
rxData[1] <= regfile:inst3.rx[1]
rxData[2] <= regfile:inst3.rx[2]
rxData[3] <= regfile:inst3.rx[3]
rxData[4] <= regfile:inst3.rx[4]
rxData[5] <= regfile:inst3.rx[5]
rxData[6] <= regfile:inst3.rx[6]
rxData[7] <= regfile:inst3.rx[7]
rxData[8] <= regfile:inst3.rx[8]
rxData[9] <= regfile:inst3.rx[9]
rxData[10] <= regfile:inst3.rx[10]
rxData[11] <= regfile:inst3.rx[11]
rxData[12] <= regfile:inst3.rx[12]
rxData[13] <= regfile:inst3.rx[13]
rxData[14] <= regfile:inst3.rx[14]
rxData[15] <= regfile:inst3.rx[15]
ld_r <= control_unit:inst7.ld_r
memData[0] <= data_mem:inst4.q[0]
memData[1] <= data_mem:inst4.q[1]
memData[2] <= data_mem:inst4.q[2]
memData[3] <= data_mem:inst4.q[3]
memData[4] <= data_mem:inst4.q[4]
memData[5] <= data_mem:inst4.q[5]
memData[6] <= data_mem:inst4.q[6]
memData[7] <= data_mem:inst4.q[7]
memData[8] <= data_mem:inst4.q[8]
memData[9] <= data_mem:inst4.q[9]
memData[10] <= data_mem:inst4.q[10]
memData[11] <= data_mem:inst4.q[11]
memData[12] <= data_mem:inst4.q[12]
memData[13] <= data_mem:inst4.q[13]
memData[14] <= data_mem:inst4.q[14]
memData[15] <= data_mem:inst4.q[15]
wren <= control_unit:inst7.wren
alu_z <= alu:inst9.z_flag
addrSel[0] <= control_unit:inst7.addrSel[0]
addrSel[1] <= control_unit:inst7.addrSel[1]
dataSel[0] <= control_unit:inst7.dataSel[0]
dataSel[1] <= control_unit:inst7.dataSel[1]
opcode[0] <= instruction_reg:inst2.opcode[0]
opcode[1] <= instruction_reg:inst2.opcode[1]
opcode[2] <= instruction_reg:inst2.opcode[2]
opcode[3] <= instruction_reg:inst2.opcode[3]
opcode[4] <= instruction_reg:inst2.opcode[4]
opcode[5] <= instruction_reg:inst2.opcode[5]
rzData[0] <= regfile:inst3.rz[0]
rzData[1] <= regfile:inst3.rz[1]
rzData[2] <= regfile:inst3.rz[2]
rzData[3] <= regfile:inst3.rz[3]
rzData[4] <= regfile:inst3.rz[4]
rzData[5] <= regfile:inst3.rz[5]
rzData[6] <= regfile:inst3.rz[6]
rzData[7] <= regfile:inst3.rz[7]
rzData[8] <= regfile:inst3.rz[8]
rzData[9] <= regfile:inst3.rz[9]
rzData[10] <= regfile:inst3.rz[10]
rzData[11] <= regfile:inst3.rz[11]
rzData[12] <= regfile:inst3.rz[12]
rzData[13] <= regfile:inst3.rz[13]
rzData[14] <= regfile:inst3.rz[14]
rzData[15] <= regfile:inst3.rz[15]
rf_sel[0] <= control_unit:inst7.rf_sel[0]
rf_sel[1] <= control_unit:inst7.rf_sel[1]
rf_sel[2] <= control_unit:inst7.rf_sel[2]
rf_sel[3] <= control_unit:inst7.rf_sel[3]
sip_r[0] <= registers:inst5.sip_r[0]
sip_r[1] <= registers:inst5.sip_r[1]
sip_r[2] <= registers:inst5.sip_r[2]
sip_r[3] <= registers:inst5.sip_r[3]
sip_r[4] <= registers:inst5.sip_r[4]
sip_r[5] <= registers:inst5.sip_r[5]
sip_r[6] <= registers:inst5.sip_r[6]
sip_r[7] <= registers:inst5.sip_r[7]
sip_r[8] <= registers:inst5.sip_r[8]
sip_r[9] <= registers:inst5.sip_r[9]
sip_r[10] <= registers:inst5.sip_r[10]
sip_r[11] <= registers:inst5.sip_r[11]
sip_r[12] <= registers:inst5.sip_r[12]
sip_r[13] <= registers:inst5.sip_r[13]
sip_r[14] <= registers:inst5.sip_r[14]
sip_r[15] <= registers:inst5.sip_r[15]
svop_wr => registers:inst5.svop_wr
sip[0] => registers:inst5.sip[0]
sip[1] => registers:inst5.sip[1]
sip[2] => registers:inst5.sip[2]
sip[3] => registers:inst5.sip[3]
sip[4] => registers:inst5.sip[4]
sip[5] => registers:inst5.sip[5]
sip[6] => registers:inst5.sip[6]
sip[7] => registers:inst5.sip[7]
sip[8] => registers:inst5.sip[8]
sip[9] => registers:inst5.sip[9]
sip[10] => registers:inst5.sip[10]
sip[11] => registers:inst5.sip[11]
sip[12] => registers:inst5.sip[12]
sip[13] => registers:inst5.sip[13]
sip[14] => registers:inst5.sip[14]
sip[15] => registers:inst5.sip[15]
increment[0] <= control_unit:inst7.increment[0]
increment[1] <= control_unit:inst7.increment[1]
increment[2] <= control_unit:inst7.increment[2]
increment[3] <= control_unit:inst7.increment[3]
state[0] <= control_unit:inst7.stateOut[0]
state[1] <= control_unit:inst7.stateOut[1]
state[2] <= control_unit:inst7.stateOut[2]
state[3] <= control_unit:inst7.stateOut[3]
present_sz_jmp[0] <= dataAddrMux:inst6.present_sz_Jmp[0]
present_sz_jmp[1] <= dataAddrMux:inst6.present_sz_Jmp[1]
alu_output[0] <= alu_result[0].DB_MAX_OUTPUT_PORT_TYPE
alu_output[1] <= alu_result[1].DB_MAX_OUTPUT_PORT_TYPE
alu_output[2] <= alu_result[2].DB_MAX_OUTPUT_PORT_TYPE
alu_output[3] <= alu_result[3].DB_MAX_OUTPUT_PORT_TYPE
alu_output[4] <= alu_result[4].DB_MAX_OUTPUT_PORT_TYPE
alu_output[5] <= alu_result[5].DB_MAX_OUTPUT_PORT_TYPE
alu_output[6] <= alu_result[6].DB_MAX_OUTPUT_PORT_TYPE
alu_output[7] <= alu_result[7].DB_MAX_OUTPUT_PORT_TYPE
alu_output[8] <= alu_result[8].DB_MAX_OUTPUT_PORT_TYPE
alu_output[9] <= alu_result[9].DB_MAX_OUTPUT_PORT_TYPE
alu_output[10] <= alu_result[10].DB_MAX_OUTPUT_PORT_TYPE
alu_output[11] <= alu_result[11].DB_MAX_OUTPUT_PORT_TYPE
alu_output[12] <= alu_result[12].DB_MAX_OUTPUT_PORT_TYPE
alu_output[13] <= alu_result[13].DB_MAX_OUTPUT_PORT_TYPE
alu_output[14] <= alu_result[14].DB_MAX_OUTPUT_PORT_TYPE
alu_output[15] <= alu_result[15].DB_MAX_OUTPUT_PORT_TYPE
am[0] <= instruction_reg:inst2.address_method[0]
am[1] <= instruction_reg:inst2.address_method[1]
dpcr[0] <= registers:inst5.dpcr[0]
dpcr[1] <= registers:inst5.dpcr[1]
dpcr[2] <= registers:inst5.dpcr[2]
dpcr[3] <= registers:inst5.dpcr[3]
dpcr[4] <= registers:inst5.dpcr[4]
dpcr[5] <= registers:inst5.dpcr[5]
dpcr[6] <= registers:inst5.dpcr[6]
dpcr[7] <= registers:inst5.dpcr[7]
dpcr[8] <= registers:inst5.dpcr[8]
dpcr[9] <= registers:inst5.dpcr[9]
dpcr[10] <= registers:inst5.dpcr[10]
dpcr[11] <= registers:inst5.dpcr[11]
dpcr[12] <= registers:inst5.dpcr[12]
dpcr[13] <= registers:inst5.dpcr[13]
dpcr[14] <= registers:inst5.dpcr[14]
dpcr[15] <= registers:inst5.dpcr[15]
dpcr[16] <= registers:inst5.dpcr[16]
dpcr[17] <= registers:inst5.dpcr[17]
dpcr[18] <= registers:inst5.dpcr[18]
dpcr[19] <= registers:inst5.dpcr[19]
dpcr[20] <= registers:inst5.dpcr[20]
dpcr[21] <= registers:inst5.dpcr[21]
dpcr[22] <= registers:inst5.dpcr[22]
dpcr[23] <= registers:inst5.dpcr[23]
dpcr[24] <= registers:inst5.dpcr[24]
dpcr[25] <= registers:inst5.dpcr[25]
dpcr[26] <= registers:inst5.dpcr[26]
dpcr[27] <= registers:inst5.dpcr[27]
dpcr[28] <= registers:inst5.dpcr[28]
dpcr[29] <= registers:inst5.dpcr[29]
dpcr[30] <= registers:inst5.dpcr[30]
dpcr[31] <= registers:inst5.dpcr[31]
dprr[0] <= registers:inst5.dprr[0]
dprr[1] <= registers:inst5.dprr[1]
operand_out[0] <= operand[0].DB_MAX_OUTPUT_PORT_TYPE
operand_out[1] <= operand[1].DB_MAX_OUTPUT_PORT_TYPE
operand_out[2] <= operand[2].DB_MAX_OUTPUT_PORT_TYPE
operand_out[3] <= operand[3].DB_MAX_OUTPUT_PORT_TYPE
operand_out[4] <= operand[4].DB_MAX_OUTPUT_PORT_TYPE
operand_out[5] <= operand[5].DB_MAX_OUTPUT_PORT_TYPE
operand_out[6] <= operand[6].DB_MAX_OUTPUT_PORT_TYPE
operand_out[7] <= operand[7].DB_MAX_OUTPUT_PORT_TYPE
operand_out[8] <= operand[8].DB_MAX_OUTPUT_PORT_TYPE
operand_out[9] <= operand[9].DB_MAX_OUTPUT_PORT_TYPE
operand_out[10] <= operand[10].DB_MAX_OUTPUT_PORT_TYPE
operand_out[11] <= operand[11].DB_MAX_OUTPUT_PORT_TYPE
operand_out[12] <= operand[12].DB_MAX_OUTPUT_PORT_TYPE
operand_out[13] <= operand[13].DB_MAX_OUTPUT_PORT_TYPE
operand_out[14] <= operand[14].DB_MAX_OUTPUT_PORT_TYPE
operand_out[15] <= operand[15].DB_MAX_OUTPUT_PORT_TYPE
sop[0] <= registers:inst5.sop[0]
sop[1] <= registers:inst5.sop[1]
sop[2] <= registers:inst5.sop[2]
sop[3] <= registers:inst5.sop[3]
sop[4] <= registers:inst5.sop[4]
sop[5] <= registers:inst5.sop[5]
sop[6] <= registers:inst5.sop[6]
sop[7] <= registers:inst5.sop[7]
sop[8] <= registers:inst5.sop[8]
sop[9] <= registers:inst5.sop[9]
sop[10] <= registers:inst5.sop[10]
sop[11] <= registers:inst5.sop[11]
sop[12] <= registers:inst5.sop[12]
sop[13] <= registers:inst5.sop[13]
sop[14] <= registers:inst5.sop[14]
sop[15] <= registers:inst5.sop[15]
storedData[0] <= dataAddrMux:inst6.dataOut[0]
storedData[1] <= dataAddrMux:inst6.dataOut[1]
storedData[2] <= dataAddrMux:inst6.dataOut[2]
storedData[3] <= dataAddrMux:inst6.dataOut[3]
storedData[4] <= dataAddrMux:inst6.dataOut[4]
storedData[5] <= dataAddrMux:inst6.dataOut[5]
storedData[6] <= dataAddrMux:inst6.dataOut[6]
storedData[7] <= dataAddrMux:inst6.dataOut[7]
storedData[8] <= dataAddrMux:inst6.dataOut[8]
storedData[9] <= dataAddrMux:inst6.dataOut[9]
storedData[10] <= dataAddrMux:inst6.dataOut[10]
storedData[11] <= dataAddrMux:inst6.dataOut[11]
storedData[12] <= dataAddrMux:inst6.dataOut[12]
storedData[13] <= dataAddrMux:inst6.dataOut[13]
storedData[14] <= dataAddrMux:inst6.dataOut[14]
storedData[15] <= dataAddrMux:inst6.dataOut[15]
svop[0] <= registers:inst5.svop[0]
svop[1] <= registers:inst5.svop[1]
svop[2] <= registers:inst5.svop[2]
svop[3] <= registers:inst5.svop[3]
svop[4] <= registers:inst5.svop[4]
svop[5] <= registers:inst5.svop[5]
svop[6] <= registers:inst5.svop[6]
svop[7] <= registers:inst5.svop[7]
svop[8] <= registers:inst5.svop[8]
svop[9] <= registers:inst5.svop[9]
svop[10] <= registers:inst5.svop[10]
svop[11] <= registers:inst5.svop[11]
svop[12] <= registers:inst5.svop[12]
svop[13] <= registers:inst5.svop[13]
svop[14] <= registers:inst5.svop[14]
svop[15] <= registers:inst5.svop[15]


|progCounterTest|control_unit:inst7
clk => dpcr_lsb_sel~reg0.CLK
clk => dataSel[0]~reg0.CLK
clk => dataSel[1]~reg0.CLK
clk => addrSel[0]~reg0.CLK
clk => addrSel[1]~reg0.CLK
clk => alu_opsel[0]~reg0.CLK
clk => alu_opsel[1]~reg0.CLK
clk => alu_opsel[2]~reg0.CLK
clk => alu_opsel[3]~reg0.CLK
clk => alu_opsel[4]~reg0.CLK
clk => alu_opsel[5]~reg0.CLK
clk => alu_opsel[6]~reg0.CLK
clk => rf_sel[0]~reg0.CLK
clk => rf_sel[1]~reg0.CLK
clk => rf_sel[2]~reg0.CLK
clk => rf_sel[3]~reg0.CLK
clk => sop_wr~reg0.CLK
clk => dpcr_wr~reg0.CLK
clk => wren~reg0.CLK
clk => clr_z_flag~reg0.CLK
clk => ld_r~reg0.CLK
clk => stateOut[0]~reg0.CLK
clk => stateOut[1]~reg0.CLK
clk => stateOut[2]~reg0.CLK
clk => stateOut[3]~reg0.CLK
clk => increment[0]~reg0.CLK
clk => increment[1]~reg0.CLK
clk => increment[2]~reg0.CLK
clk => increment[3]~reg0.CLK
clk => clkOut.DATAIN
clk => nextState~1.DATAIN
reset => ~NO_FANOUT~
opcodeIn[0] => Mux30.IN23
opcodeIn[0] => Mux31.IN23
opcodeIn[0] => Mux32.IN23
opcodeIn[0] => Mux33.IN23
opcodeIn[0] => Mux34.IN23
opcodeIn[0] => Mux35.IN23
opcodeIn[0] => Mux36.IN23
opcodeIn[0] => Mux37.IN23
opcodeIn[0] => Mux38.IN23
opcodeIn[0] => Mux39.IN23
opcodeIn[0] => Mux40.IN23
opcodeIn[0] => Mux41.IN23
opcodeIn[0] => Mux42.IN22
opcodeIn[0] => Mux43.IN23
opcodeIn[0] => Mux44.IN23
opcodeIn[0] => Mux45.IN13
opcodeIn[0] => Mux46.IN13
opcodeIn[0] => Mux47.IN13
opcodeIn[0] => Mux48.IN13
opcodeIn[0] => Mux49.IN57
opcodeIn[0] => Mux50.IN57
opcodeIn[0] => Mux51.IN57
opcodeIn[0] => Mux52.IN57
opcodeIn[0] => Mux53.IN57
opcodeIn[0] => Mux54.IN57
opcodeIn[0] => Mux55.IN57
opcodeIn[0] => Mux56.IN6
opcodeIn[0] => Mux57.IN8
opcodeIn[0] => Mux58.IN8
opcodeIn[0] => Mux59.IN7
opcodeIn[0] => Mux60.IN7
opcodeIn[0] => Mux61.IN6
opcodeIn[0] => Mux62.IN6
opcodeIn[0] => Mux63.IN6
opcodeIn[0] => Mux64.IN6
opcodeIn[0] => Mux65.IN6
opcodeIn[0] => Equal3.IN3
opcodeIn[0] => Equal4.IN3
opcodeIn[0] => Equal5.IN2
opcodeIn[0] => Equal6.IN4
opcodeIn[0] => Equal7.IN2
opcodeIn[0] => Equal8.IN5
opcodeIn[0] => Equal9.IN3
opcodeIn[0] => Equal10.IN4
opcodeIn[0] => Equal11.IN1
opcodeIn[0] => Equal12.IN4
opcodeIn[0] => Equal13.IN3
opcodeIn[0] => Equal14.IN5
opcodeIn[0] => Equal15.IN5
opcodeIn[0] => Equal16.IN1
opcodeIn[0] => Equal17.IN5
opcodeIn[1] => Mux30.IN22
opcodeIn[1] => Mux31.IN22
opcodeIn[1] => Mux32.IN22
opcodeIn[1] => Mux33.IN22
opcodeIn[1] => Mux34.IN22
opcodeIn[1] => Mux35.IN22
opcodeIn[1] => Mux36.IN22
opcodeIn[1] => Mux37.IN22
opcodeIn[1] => Mux38.IN22
opcodeIn[1] => Mux39.IN22
opcodeIn[1] => Mux40.IN22
opcodeIn[1] => Mux41.IN22
opcodeIn[1] => Mux42.IN21
opcodeIn[1] => Mux43.IN22
opcodeIn[1] => Mux44.IN22
opcodeIn[1] => Mux45.IN12
opcodeIn[1] => Mux46.IN12
opcodeIn[1] => Mux47.IN12
opcodeIn[1] => Mux48.IN12
opcodeIn[1] => Mux49.IN56
opcodeIn[1] => Mux50.IN56
opcodeIn[1] => Mux51.IN56
opcodeIn[1] => Mux52.IN56
opcodeIn[1] => Mux53.IN56
opcodeIn[1] => Mux54.IN56
opcodeIn[1] => Mux55.IN56
opcodeIn[1] => Mux56.IN5
opcodeIn[1] => Mux57.IN7
opcodeIn[1] => Mux58.IN7
opcodeIn[1] => Mux59.IN6
opcodeIn[1] => Mux60.IN6
opcodeIn[1] => Mux61.IN5
opcodeIn[1] => Mux62.IN5
opcodeIn[1] => Mux63.IN5
opcodeIn[1] => Mux64.IN5
opcodeIn[1] => Mux65.IN5
opcodeIn[1] => Equal3.IN2
opcodeIn[1] => Equal4.IN2
opcodeIn[1] => Equal5.IN1
opcodeIn[1] => Equal6.IN3
opcodeIn[1] => Equal7.IN1
opcodeIn[1] => Equal8.IN4
opcodeIn[1] => Equal9.IN2
opcodeIn[1] => Equal10.IN3
opcodeIn[1] => Equal11.IN5
opcodeIn[1] => Equal12.IN3
opcodeIn[1] => Equal13.IN2
opcodeIn[1] => Equal14.IN2
opcodeIn[1] => Equal15.IN4
opcodeIn[1] => Equal16.IN5
opcodeIn[1] => Equal17.IN4
opcodeIn[2] => Mux30.IN21
opcodeIn[2] => Mux31.IN21
opcodeIn[2] => Mux32.IN21
opcodeIn[2] => Mux33.IN21
opcodeIn[2] => Mux34.IN21
opcodeIn[2] => Mux35.IN21
opcodeIn[2] => Mux36.IN21
opcodeIn[2] => Mux37.IN21
opcodeIn[2] => Mux38.IN21
opcodeIn[2] => Mux39.IN21
opcodeIn[2] => Mux40.IN21
opcodeIn[2] => Mux41.IN21
opcodeIn[2] => Mux42.IN20
opcodeIn[2] => Mux43.IN21
opcodeIn[2] => Mux44.IN21
opcodeIn[2] => Mux45.IN11
opcodeIn[2] => Mux46.IN11
opcodeIn[2] => Mux47.IN11
opcodeIn[2] => Mux48.IN11
opcodeIn[2] => Mux49.IN55
opcodeIn[2] => Mux50.IN55
opcodeIn[2] => Mux51.IN55
opcodeIn[2] => Mux52.IN55
opcodeIn[2] => Mux53.IN55
opcodeIn[2] => Mux54.IN55
opcodeIn[2] => Mux55.IN55
opcodeIn[2] => Mux56.IN4
opcodeIn[2] => Mux57.IN6
opcodeIn[2] => Mux58.IN6
opcodeIn[2] => Mux59.IN5
opcodeIn[2] => Mux60.IN5
opcodeIn[2] => Mux61.IN4
opcodeIn[2] => Mux62.IN4
opcodeIn[2] => Mux63.IN4
opcodeIn[2] => Mux64.IN4
opcodeIn[2] => Mux65.IN4
opcodeIn[2] => Equal3.IN5
opcodeIn[2] => Equal4.IN1
opcodeIn[2] => Equal5.IN5
opcodeIn[2] => Equal6.IN2
opcodeIn[2] => Equal7.IN0
opcodeIn[2] => Equal8.IN3
opcodeIn[2] => Equal9.IN5
opcodeIn[2] => Equal10.IN2
opcodeIn[2] => Equal11.IN4
opcodeIn[2] => Equal12.IN5
opcodeIn[2] => Equal13.IN1
opcodeIn[2] => Equal14.IN1
opcodeIn[2] => Equal15.IN3
opcodeIn[2] => Equal16.IN0
opcodeIn[2] => Equal17.IN3
opcodeIn[3] => Mux30.IN20
opcodeIn[3] => Mux31.IN20
opcodeIn[3] => Mux32.IN20
opcodeIn[3] => Mux33.IN20
opcodeIn[3] => Mux34.IN20
opcodeIn[3] => Mux35.IN20
opcodeIn[3] => Mux36.IN20
opcodeIn[3] => Mux37.IN20
opcodeIn[3] => Mux38.IN20
opcodeIn[3] => Mux39.IN20
opcodeIn[3] => Mux40.IN20
opcodeIn[3] => Mux41.IN20
opcodeIn[3] => Mux42.IN19
opcodeIn[3] => Mux43.IN20
opcodeIn[3] => Mux44.IN20
opcodeIn[3] => Mux45.IN10
opcodeIn[3] => Mux46.IN10
opcodeIn[3] => Mux47.IN10
opcodeIn[3] => Mux48.IN10
opcodeIn[3] => Mux49.IN54
opcodeIn[3] => Mux50.IN54
opcodeIn[3] => Mux51.IN54
opcodeIn[3] => Mux52.IN54
opcodeIn[3] => Mux53.IN54
opcodeIn[3] => Mux54.IN54
opcodeIn[3] => Mux55.IN54
opcodeIn[3] => Mux56.IN3
opcodeIn[3] => Mux57.IN5
opcodeIn[3] => Mux58.IN5
opcodeIn[3] => Mux59.IN4
opcodeIn[3] => Mux60.IN4
opcodeIn[3] => Mux61.IN3
opcodeIn[3] => Mux62.IN3
opcodeIn[3] => Mux63.IN3
opcodeIn[3] => Mux64.IN3
opcodeIn[3] => Mux65.IN3
opcodeIn[3] => Equal3.IN1
opcodeIn[3] => Equal4.IN5
opcodeIn[3] => Equal5.IN4
opcodeIn[3] => Equal6.IN1
opcodeIn[3] => Equal7.IN5
opcodeIn[3] => Equal8.IN2
opcodeIn[3] => Equal9.IN4
opcodeIn[3] => Equal10.IN5
opcodeIn[3] => Equal11.IN3
opcodeIn[3] => Equal12.IN2
opcodeIn[3] => Equal13.IN5
opcodeIn[3] => Equal14.IN4
opcodeIn[3] => Equal15.IN0
opcodeIn[3] => Equal16.IN4
opcodeIn[3] => Equal17.IN2
opcodeIn[4] => Mux30.IN19
opcodeIn[4] => Mux31.IN19
opcodeIn[4] => Mux32.IN19
opcodeIn[4] => Mux33.IN19
opcodeIn[4] => Mux34.IN19
opcodeIn[4] => Mux35.IN19
opcodeIn[4] => Mux36.IN19
opcodeIn[4] => Mux37.IN19
opcodeIn[4] => Mux38.IN19
opcodeIn[4] => Mux39.IN19
opcodeIn[4] => Mux40.IN19
opcodeIn[4] => Mux41.IN19
opcodeIn[4] => Mux42.IN18
opcodeIn[4] => Mux43.IN19
opcodeIn[4] => Mux44.IN19
opcodeIn[4] => Mux45.IN9
opcodeIn[4] => Mux46.IN9
opcodeIn[4] => Mux47.IN9
opcodeIn[4] => Mux48.IN9
opcodeIn[4] => Mux49.IN53
opcodeIn[4] => Mux50.IN53
opcodeIn[4] => Mux51.IN53
opcodeIn[4] => Mux52.IN53
opcodeIn[4] => Mux53.IN53
opcodeIn[4] => Mux54.IN53
opcodeIn[4] => Mux55.IN53
opcodeIn[4] => Mux56.IN2
opcodeIn[4] => Mux57.IN4
opcodeIn[4] => Mux58.IN4
opcodeIn[4] => Mux59.IN3
opcodeIn[4] => Mux60.IN3
opcodeIn[4] => Mux61.IN2
opcodeIn[4] => Mux62.IN2
opcodeIn[4] => Mux63.IN2
opcodeIn[4] => Mux64.IN2
opcodeIn[4] => Mux65.IN2
opcodeIn[4] => Equal3.IN4
opcodeIn[4] => Equal4.IN4
opcodeIn[4] => Equal5.IN3
opcodeIn[4] => Equal6.IN5
opcodeIn[4] => Equal7.IN4
opcodeIn[4] => Equal8.IN1
opcodeIn[4] => Equal9.IN1
opcodeIn[4] => Equal10.IN1
opcodeIn[4] => Equal11.IN2
opcodeIn[4] => Equal12.IN1
opcodeIn[4] => Equal13.IN0
opcodeIn[4] => Equal14.IN0
opcodeIn[4] => Equal15.IN2
opcodeIn[4] => Equal16.IN3
opcodeIn[4] => Equal17.IN1
opcodeIn[5] => Mux30.IN18
opcodeIn[5] => Mux31.IN18
opcodeIn[5] => Mux32.IN18
opcodeIn[5] => Mux33.IN18
opcodeIn[5] => Mux34.IN18
opcodeIn[5] => Mux35.IN18
opcodeIn[5] => Mux36.IN18
opcodeIn[5] => Mux37.IN18
opcodeIn[5] => Mux38.IN18
opcodeIn[5] => Mux39.IN18
opcodeIn[5] => Mux40.IN18
opcodeIn[5] => Mux41.IN18
opcodeIn[5] => Mux42.IN17
opcodeIn[5] => Mux43.IN18
opcodeIn[5] => Mux44.IN18
opcodeIn[5] => Mux45.IN8
opcodeIn[5] => Mux46.IN8
opcodeIn[5] => Mux47.IN8
opcodeIn[5] => Mux48.IN8
opcodeIn[5] => Mux49.IN52
opcodeIn[5] => Mux50.IN52
opcodeIn[5] => Mux51.IN52
opcodeIn[5] => Mux52.IN52
opcodeIn[5] => Mux53.IN52
opcodeIn[5] => Mux54.IN52
opcodeIn[5] => Mux55.IN52
opcodeIn[5] => Mux56.IN1
opcodeIn[5] => Mux57.IN3
opcodeIn[5] => Mux58.IN3
opcodeIn[5] => Mux59.IN2
opcodeIn[5] => Mux60.IN2
opcodeIn[5] => Mux61.IN1
opcodeIn[5] => Mux62.IN1
opcodeIn[5] => Mux63.IN1
opcodeIn[5] => Mux64.IN1
opcodeIn[5] => Mux65.IN1
opcodeIn[5] => Equal3.IN0
opcodeIn[5] => Equal4.IN0
opcodeIn[5] => Equal5.IN0
opcodeIn[5] => Equal6.IN0
opcodeIn[5] => Equal7.IN3
opcodeIn[5] => Equal8.IN0
opcodeIn[5] => Equal9.IN0
opcodeIn[5] => Equal10.IN0
opcodeIn[5] => Equal11.IN0
opcodeIn[5] => Equal12.IN0
opcodeIn[5] => Equal13.IN4
opcodeIn[5] => Equal14.IN3
opcodeIn[5] => Equal15.IN1
opcodeIn[5] => Equal16.IN2
opcodeIn[5] => Equal17.IN0
address_method[0] => Mux0.IN5
address_method[0] => Mux1.IN5
address_method[0] => alu_opsel.OUTPUTSELECT
address_method[0] => alu_opsel.OUTPUTSELECT
address_method[0] => alu_opsel.OUTPUTSELECT
address_method[0] => alu_opsel.OUTPUTSELECT
address_method[0] => alu_opsel.OUTPUTSELECT
address_method[0] => alu_opsel.OUTPUTSELECT
address_method[0] => Mux2.IN3
address_method[0] => alu_opsel.OUTPUTSELECT
address_method[0] => Mux3.IN3
address_method[0] => Mux4.IN4
address_method[0] => Mux5.IN4
address_method[0] => Mux6.IN4
address_method[0] => Mux7.IN4
address_method[0] => increment.OUTPUTSELECT
address_method[0] => increment.OUTPUTSELECT
address_method[0] => increment.OUTPUTSELECT
address_method[0] => Mux8.IN3
address_method[0] => Mux9.IN2
address_method[0] => Mux10.IN2
address_method[0] => Mux11.IN2
address_method[0] => Mux12.IN2
address_method[0] => Mux13.IN2
address_method[0] => Mux14.IN2
address_method[0] => Mux15.IN2
address_method[0] => Mux16.IN2
address_method[0] => Mux17.IN2
address_method[0] => Mux18.IN2
address_method[0] => Mux19.IN2
address_method[0] => Mux20.IN2
address_method[0] => Mux21.IN2
address_method[0] => Mux22.IN2
address_method[0] => Mux23.IN2
address_method[0] => Mux24.IN4
address_method[0] => Mux25.IN4
address_method[0] => Mux26.IN4
address_method[0] => Mux27.IN4
address_method[0] => Mux28.IN3
address_method[0] => Mux29.IN3
address_method[0] => Mux52.IN49
address_method[1] => Mux0.IN4
address_method[1] => Mux1.IN4
address_method[1] => Mux2.IN2
address_method[1] => Mux3.IN2
address_method[1] => Mux4.IN3
address_method[1] => Mux5.IN3
address_method[1] => Mux6.IN3
address_method[1] => Mux7.IN3
address_method[1] => Mux8.IN2
address_method[1] => Mux9.IN1
address_method[1] => Mux10.IN1
address_method[1] => Mux11.IN1
address_method[1] => Mux12.IN1
address_method[1] => Mux13.IN1
address_method[1] => Mux14.IN1
address_method[1] => Mux15.IN1
address_method[1] => Mux16.IN1
address_method[1] => Mux17.IN1
address_method[1] => Mux18.IN1
address_method[1] => Mux19.IN1
address_method[1] => Mux20.IN1
address_method[1] => Mux21.IN1
address_method[1] => Mux22.IN1
address_method[1] => Mux23.IN1
address_method[1] => Mux24.IN3
address_method[1] => Mux25.IN3
address_method[1] => Mux26.IN3
address_method[1] => Mux27.IN3
address_method[1] => Mux28.IN2
address_method[1] => Mux29.IN2
address_method[1] => Mux42.IN23
address_method[1] => Mux39.IN17
present_sz_jmp[0] => Equal0.IN1
present_sz_jmp[0] => Equal1.IN0
present_sz_jmp[0] => Equal2.IN1
present_sz_jmp[1] => Equal0.IN0
present_sz_jmp[1] => Equal1.IN1
present_sz_jmp[1] => Equal2.IN0
clkOut <= clk.DB_MAX_OUTPUT_PORT_TYPE
stateOut[0] <= stateOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateOut[1] <= stateOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateOut[2] <= stateOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateOut[3] <= stateOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
increment[0] <= increment[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
increment[1] <= increment[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
increment[2] <= increment[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
increment[3] <= increment[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_opsel[0] <= alu_opsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_opsel[1] <= alu_opsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_opsel[2] <= alu_opsel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_opsel[3] <= alu_opsel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_opsel[4] <= alu_opsel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_opsel[5] <= alu_opsel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_opsel[6] <= alu_opsel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_r <= ld_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_z_flag <= clr_z_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_wr <= dm_wr.DB_MAX_OUTPUT_PORT_TYPE
rf_sel[0] <= rf_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_sel[1] <= rf_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_sel[2] <= rf_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_sel[3] <= rf_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_init <= rf_init.DB_MAX_OUTPUT_PORT_TYPE
z <= comb.DB_MAX_OUTPUT_PORT_TYPE
dpcr_lsb_sel <= dpcr_lsb_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr_wr <= dpcr_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataSel[0] <= dataSel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataSel[1] <= dataSel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrSel[0] <= addrSel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrSel[1] <= addrSel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren <= wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop_wr <= sop_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|progCounterTest|instruction_reg:inst2
clock => operand[0]~reg0.CLK
clock => operand[1]~reg0.CLK
clock => operand[2]~reg0.CLK
clock => operand[3]~reg0.CLK
clock => operand[4]~reg0.CLK
clock => operand[5]~reg0.CLK
clock => operand[6]~reg0.CLK
clock => operand[7]~reg0.CLK
clock => operand[8]~reg0.CLK
clock => operand[9]~reg0.CLK
clock => operand[10]~reg0.CLK
clock => operand[11]~reg0.CLK
clock => operand[12]~reg0.CLK
clock => operand[13]~reg0.CLK
clock => operand[14]~reg0.CLK
clock => operand[15]~reg0.CLK
clock => rx[0]~reg0.CLK
clock => rx[1]~reg0.CLK
clock => rx[2]~reg0.CLK
clock => rx[3]~reg0.CLK
clock => rz[0]~reg0.CLK
clock => rz[1]~reg0.CLK
clock => rz[2]~reg0.CLK
clock => rz[3]~reg0.CLK
clock => opcode[0]~reg0.CLK
clock => opcode[1]~reg0.CLK
clock => opcode[2]~reg0.CLK
clock => opcode[3]~reg0.CLK
clock => opcode[4]~reg0.CLK
clock => opcode[5]~reg0.CLK
clock => address_method[0]~reg0.CLK
clock => address_method[1]~reg0.CLK
instruction[0] => rx[0]~reg0.DATAIN
instruction[1] => rx[1]~reg0.DATAIN
instruction[2] => rx[2]~reg0.DATAIN
instruction[3] => rx[3]~reg0.DATAIN
instruction[4] => rz[0]~reg0.DATAIN
instruction[5] => rz[1]~reg0.DATAIN
instruction[6] => rz[2]~reg0.DATAIN
instruction[7] => rz[3]~reg0.DATAIN
instruction[8] => opcode[0]~reg0.DATAIN
instruction[9] => opcode[1]~reg0.DATAIN
instruction[10] => opcode[2]~reg0.DATAIN
instruction[11] => opcode[3]~reg0.DATAIN
instruction[12] => opcode[4]~reg0.DATAIN
instruction[13] => opcode[5]~reg0.DATAIN
instruction[14] => address_method[0]~reg0.DATAIN
instruction[15] => address_method[1]~reg0.DATAIN
operandIn[0] => operand[0]~reg0.DATAIN
operandIn[1] => operand[1]~reg0.DATAIN
operandIn[2] => operand[2]~reg0.DATAIN
operandIn[3] => operand[3]~reg0.DATAIN
operandIn[4] => operand[4]~reg0.DATAIN
operandIn[5] => operand[5]~reg0.DATAIN
operandIn[6] => operand[6]~reg0.DATAIN
operandIn[7] => operand[7]~reg0.DATAIN
operandIn[8] => operand[8]~reg0.DATAIN
operandIn[9] => operand[9]~reg0.DATAIN
operandIn[10] => operand[10]~reg0.DATAIN
operandIn[11] => operand[11]~reg0.DATAIN
operandIn[12] => operand[12]~reg0.DATAIN
operandIn[13] => operand[13]~reg0.DATAIN
operandIn[14] => operand[14]~reg0.DATAIN
operandIn[15] => operand[15]~reg0.DATAIN
state[0] => Equal0.IN3
state[1] => Equal0.IN2
state[2] => Equal0.IN1
state[3] => Equal0.IN0
address_method[0] <= address_method[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_method[1] <= address_method[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= opcode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= opcode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rz[0] <= rz[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rz[1] <= rz[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rz[2] <= rz[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rz[3] <= rz[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[0] <= rx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[1] <= rx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[2] <= rx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[3] <= rx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[0] <= operand[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[1] <= operand[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[2] <= operand[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[3] <= operand[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[4] <= operand[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[5] <= operand[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[6] <= operand[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[7] <= operand[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[8] <= operand[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[9] <= operand[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[10] <= operand[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[11] <= operand[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[12] <= operand[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[13] <= operand[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[14] <= operand[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand[15] <= operand[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|progCounterTest|memory:inst1
clk => dm_outdata[0]~reg0.CLK
clk => dm_outdata[1]~reg0.CLK
clk => dm_outdata[2]~reg0.CLK
clk => dm_outdata[3]~reg0.CLK
clk => dm_outdata[4]~reg0.CLK
clk => dm_outdata[5]~reg0.CLK
clk => dm_outdata[6]~reg0.CLK
clk => dm_outdata[7]~reg0.CLK
clk => dm_outdata[8]~reg0.CLK
clk => dm_outdata[9]~reg0.CLK
clk => dm_outdata[10]~reg0.CLK
clk => dm_outdata[11]~reg0.CLK
clk => dm_outdata[12]~reg0.CLK
clk => dm_outdata[13]~reg0.CLK
clk => dm_outdata[14]~reg0.CLK
clk => dm_outdata[15]~reg0.CLK
clk => operand_outdata[0]~reg0.CLK
clk => operand_outdata[1]~reg0.CLK
clk => operand_outdata[2]~reg0.CLK
clk => operand_outdata[3]~reg0.CLK
clk => operand_outdata[4]~reg0.CLK
clk => operand_outdata[5]~reg0.CLK
clk => operand_outdata[6]~reg0.CLK
clk => operand_outdata[7]~reg0.CLK
clk => operand_outdata[8]~reg0.CLK
clk => operand_outdata[9]~reg0.CLK
clk => operand_outdata[10]~reg0.CLK
clk => operand_outdata[11]~reg0.CLK
clk => operand_outdata[12]~reg0.CLK
clk => operand_outdata[13]~reg0.CLK
clk => operand_outdata[14]~reg0.CLK
clk => operand_outdata[15]~reg0.CLK
clk => pm_outdata[0]~reg0.CLK
clk => pm_outdata[1]~reg0.CLK
clk => pm_outdata[2]~reg0.CLK
clk => pm_outdata[3]~reg0.CLK
clk => pm_outdata[4]~reg0.CLK
clk => pm_outdata[5]~reg0.CLK
clk => pm_outdata[6]~reg0.CLK
clk => pm_outdata[7]~reg0.CLK
clk => pm_outdata[8]~reg0.CLK
clk => pm_outdata[9]~reg0.CLK
clk => pm_outdata[10]~reg0.CLK
clk => pm_outdata[11]~reg0.CLK
clk => pm_outdata[12]~reg0.CLK
clk => pm_outdata[13]~reg0.CLK
clk => pm_outdata[14]~reg0.CLK
clk => pm_outdata[15]~reg0.CLK
clk => memory[11][0].CLK
clk => memory[11][1].CLK
clk => memory[11][2].CLK
clk => memory[11][3].CLK
clk => memory[11][4].CLK
clk => memory[11][5].CLK
clk => memory[11][6].CLK
clk => memory[11][7].CLK
clk => memory[11][8].CLK
clk => memory[11][9].CLK
clk => memory[11][10].CLK
clk => memory[11][11].CLK
clk => memory[11][12].CLK
clk => memory[11][13].CLK
clk => memory[11][14].CLK
clk => memory[11][15].CLK
clk => memory[10][0].CLK
clk => memory[10][1].CLK
clk => memory[10][2].CLK
clk => memory[10][3].CLK
clk => memory[10][4].CLK
clk => memory[10][5].CLK
clk => memory[10][6].CLK
clk => memory[10][7].CLK
clk => memory[10][8].CLK
clk => memory[10][9].CLK
clk => memory[10][10].CLK
clk => memory[10][11].CLK
clk => memory[10][12].CLK
clk => memory[10][13].CLK
clk => memory[10][14].CLK
clk => memory[10][15].CLK
clk => memory[9][0].CLK
clk => memory[9][1].CLK
clk => memory[9][2].CLK
clk => memory[9][3].CLK
clk => memory[9][4].CLK
clk => memory[9][5].CLK
clk => memory[9][6].CLK
clk => memory[9][7].CLK
clk => memory[9][8].CLK
clk => memory[9][9].CLK
clk => memory[9][10].CLK
clk => memory[9][11].CLK
clk => memory[9][12].CLK
clk => memory[9][13].CLK
clk => memory[9][14].CLK
clk => memory[9][15].CLK
clk => memory[8][0].CLK
clk => memory[8][1].CLK
clk => memory[8][2].CLK
clk => memory[8][3].CLK
clk => memory[8][4].CLK
clk => memory[8][5].CLK
clk => memory[8][6].CLK
clk => memory[8][7].CLK
clk => memory[8][8].CLK
clk => memory[8][9].CLK
clk => memory[8][10].CLK
clk => memory[8][11].CLK
clk => memory[8][12].CLK
clk => memory[8][13].CLK
clk => memory[8][14].CLK
clk => memory[8][15].CLK
clk => memory[7][0].CLK
clk => memory[7][1].CLK
clk => memory[7][2].CLK
clk => memory[7][3].CLK
clk => memory[7][4].CLK
clk => memory[7][5].CLK
clk => memory[7][6].CLK
clk => memory[7][7].CLK
clk => memory[7][8].CLK
clk => memory[7][9].CLK
clk => memory[7][10].CLK
clk => memory[7][11].CLK
clk => memory[7][12].CLK
clk => memory[7][13].CLK
clk => memory[7][14].CLK
clk => memory[7][15].CLK
clk => memory[6][0].CLK
clk => memory[6][1].CLK
clk => memory[6][2].CLK
clk => memory[6][3].CLK
clk => memory[6][4].CLK
clk => memory[6][5].CLK
clk => memory[6][6].CLK
clk => memory[6][7].CLK
clk => memory[6][8].CLK
clk => memory[6][9].CLK
clk => memory[6][10].CLK
clk => memory[6][11].CLK
clk => memory[6][12].CLK
clk => memory[6][13].CLK
clk => memory[6][14].CLK
clk => memory[6][15].CLK
clk => memory[5][0].CLK
clk => memory[5][1].CLK
clk => memory[5][2].CLK
clk => memory[5][3].CLK
clk => memory[5][4].CLK
clk => memory[5][5].CLK
clk => memory[5][6].CLK
clk => memory[5][7].CLK
clk => memory[5][8].CLK
clk => memory[5][9].CLK
clk => memory[5][10].CLK
clk => memory[5][11].CLK
clk => memory[5][12].CLK
clk => memory[5][13].CLK
clk => memory[5][14].CLK
clk => memory[5][15].CLK
clk => memory[4][0].CLK
clk => memory[4][1].CLK
clk => memory[4][2].CLK
clk => memory[4][3].CLK
clk => memory[4][4].CLK
clk => memory[4][5].CLK
clk => memory[4][6].CLK
clk => memory[4][7].CLK
clk => memory[4][8].CLK
clk => memory[4][9].CLK
clk => memory[4][10].CLK
clk => memory[4][11].CLK
clk => memory[4][12].CLK
clk => memory[4][13].CLK
clk => memory[4][14].CLK
clk => memory[4][15].CLK
clk => memory[3][0].CLK
clk => memory[3][1].CLK
clk => memory[3][2].CLK
clk => memory[3][3].CLK
clk => memory[3][4].CLK
clk => memory[3][5].CLK
clk => memory[3][6].CLK
clk => memory[3][7].CLK
clk => memory[3][8].CLK
clk => memory[3][9].CLK
clk => memory[3][10].CLK
clk => memory[3][11].CLK
clk => memory[3][12].CLK
clk => memory[3][13].CLK
clk => memory[3][14].CLK
clk => memory[3][15].CLK
clk => memory[2][0].CLK
clk => memory[2][1].CLK
clk => memory[2][2].CLK
clk => memory[2][3].CLK
clk => memory[2][4].CLK
clk => memory[2][5].CLK
clk => memory[2][6].CLK
clk => memory[2][7].CLK
clk => memory[2][8].CLK
clk => memory[2][9].CLK
clk => memory[2][10].CLK
clk => memory[2][11].CLK
clk => memory[2][12].CLK
clk => memory[2][13].CLK
clk => memory[2][14].CLK
clk => memory[2][15].CLK
clk => memory[1][0].CLK
clk => memory[1][1].CLK
clk => memory[1][2].CLK
clk => memory[1][3].CLK
clk => memory[1][4].CLK
clk => memory[1][5].CLK
clk => memory[1][6].CLK
clk => memory[1][7].CLK
clk => memory[1][8].CLK
clk => memory[1][9].CLK
clk => memory[1][10].CLK
clk => memory[1][11].CLK
clk => memory[1][12].CLK
clk => memory[1][13].CLK
clk => memory[1][14].CLK
clk => memory[1][15].CLK
clk => memory[0][0].CLK
clk => memory[0][1].CLK
clk => memory[0][2].CLK
clk => memory[0][3].CLK
clk => memory[0][4].CLK
clk => memory[0][5].CLK
clk => memory[0][6].CLK
clk => memory[0][7].CLK
clk => memory[0][8].CLK
clk => memory[0][9].CLK
clk => memory[0][10].CLK
clk => memory[0][11].CLK
clk => memory[0][12].CLK
clk => memory[0][13].CLK
clk => memory[0][14].CLK
clk => memory[0][15].CLK
pm_address[0] => Mux0.IN7
pm_address[0] => Mux1.IN7
pm_address[0] => Mux2.IN7
pm_address[0] => Mux3.IN7
pm_address[0] => Mux4.IN7
pm_address[0] => Mux5.IN7
pm_address[0] => Mux6.IN7
pm_address[0] => Mux7.IN7
pm_address[0] => Mux8.IN7
pm_address[0] => Mux9.IN7
pm_address[0] => Mux10.IN7
pm_address[0] => Mux11.IN7
pm_address[0] => Mux12.IN7
pm_address[0] => Mux13.IN7
pm_address[0] => Mux14.IN7
pm_address[0] => Mux15.IN7
pm_address[0] => Add0.IN32
pm_address[1] => Mux0.IN6
pm_address[1] => Mux1.IN6
pm_address[1] => Mux2.IN6
pm_address[1] => Mux3.IN6
pm_address[1] => Mux4.IN6
pm_address[1] => Mux5.IN6
pm_address[1] => Mux6.IN6
pm_address[1] => Mux7.IN6
pm_address[1] => Mux8.IN6
pm_address[1] => Mux9.IN6
pm_address[1] => Mux10.IN6
pm_address[1] => Mux11.IN6
pm_address[1] => Mux12.IN6
pm_address[1] => Mux13.IN6
pm_address[1] => Mux14.IN6
pm_address[1] => Mux15.IN6
pm_address[1] => Add0.IN31
pm_address[2] => Mux0.IN5
pm_address[2] => Mux1.IN5
pm_address[2] => Mux2.IN5
pm_address[2] => Mux3.IN5
pm_address[2] => Mux4.IN5
pm_address[2] => Mux5.IN5
pm_address[2] => Mux6.IN5
pm_address[2] => Mux7.IN5
pm_address[2] => Mux8.IN5
pm_address[2] => Mux9.IN5
pm_address[2] => Mux10.IN5
pm_address[2] => Mux11.IN5
pm_address[2] => Mux12.IN5
pm_address[2] => Mux13.IN5
pm_address[2] => Mux14.IN5
pm_address[2] => Mux15.IN5
pm_address[2] => Add0.IN30
pm_address[3] => Mux0.IN4
pm_address[3] => Mux1.IN4
pm_address[3] => Mux2.IN4
pm_address[3] => Mux3.IN4
pm_address[3] => Mux4.IN4
pm_address[3] => Mux5.IN4
pm_address[3] => Mux6.IN4
pm_address[3] => Mux7.IN4
pm_address[3] => Mux8.IN4
pm_address[3] => Mux9.IN4
pm_address[3] => Mux10.IN4
pm_address[3] => Mux11.IN4
pm_address[3] => Mux12.IN4
pm_address[3] => Mux13.IN4
pm_address[3] => Mux14.IN4
pm_address[3] => Mux15.IN4
pm_address[3] => Add0.IN29
pm_address[4] => Add0.IN28
pm_address[5] => Add0.IN27
pm_address[6] => Add0.IN26
pm_address[7] => Add0.IN25
pm_address[8] => Add0.IN24
pm_address[9] => Add0.IN23
pm_address[10] => Add0.IN22
pm_address[11] => Add0.IN21
pm_address[12] => Add0.IN20
pm_address[13] => Add0.IN19
pm_address[14] => Add0.IN18
pm_address[15] => Add0.IN17
pm_outdata[0] <= pm_outdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[1] <= pm_outdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[2] <= pm_outdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[3] <= pm_outdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[4] <= pm_outdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[5] <= pm_outdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[6] <= pm_outdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[7] <= pm_outdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[8] <= pm_outdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[9] <= pm_outdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[10] <= pm_outdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[11] <= pm_outdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[12] <= pm_outdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[13] <= pm_outdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[14] <= pm_outdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_outdata[15] <= pm_outdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_address[0] => Decoder0.IN3
dm_address[1] => Decoder0.IN2
dm_address[2] => Decoder0.IN1
dm_address[3] => Decoder0.IN0
dm_address[4] => ~NO_FANOUT~
dm_address[5] => ~NO_FANOUT~
dm_address[6] => ~NO_FANOUT~
dm_address[7] => ~NO_FANOUT~
dm_address[8] => ~NO_FANOUT~
dm_address[9] => ~NO_FANOUT~
dm_address[10] => ~NO_FANOUT~
dm_address[11] => ~NO_FANOUT~
dm_address[12] => ~NO_FANOUT~
dm_address[13] => ~NO_FANOUT~
dm_address[14] => ~NO_FANOUT~
dm_address[15] => ~NO_FANOUT~
dm_outdata[0] <= dm_outdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[1] <= dm_outdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[2] <= dm_outdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[3] <= dm_outdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[4] <= dm_outdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[5] <= dm_outdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[6] <= dm_outdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[7] <= dm_outdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[8] <= dm_outdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[9] <= dm_outdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[10] <= dm_outdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[11] <= dm_outdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[12] <= dm_outdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[13] <= dm_outdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[14] <= dm_outdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_outdata[15] <= dm_outdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[0] <= operand_outdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[1] <= operand_outdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[2] <= operand_outdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[3] <= operand_outdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[4] <= operand_outdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[5] <= operand_outdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[6] <= operand_outdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[7] <= operand_outdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[8] <= operand_outdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[9] <= operand_outdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[10] <= operand_outdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[11] <= operand_outdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[12] <= operand_outdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[13] <= operand_outdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[14] <= operand_outdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operand_outdata[15] <= operand_outdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_wr => memory.OUTPUTSELECT
dm_indata[0] => memory.DATAB
dm_indata[0] => memory.DATAB
dm_indata[0] => memory.DATAB
dm_indata[0] => memory.DATAB
dm_indata[0] => memory.DATAB
dm_indata[0] => memory.DATAB
dm_indata[0] => memory.DATAB
dm_indata[0] => memory.DATAB
dm_indata[0] => memory.DATAB
dm_indata[0] => memory.DATAB
dm_indata[0] => memory.DATAB
dm_indata[0] => memory.DATAB
dm_indata[1] => memory.DATAB
dm_indata[1] => memory.DATAB
dm_indata[1] => memory.DATAB
dm_indata[1] => memory.DATAB
dm_indata[1] => memory.DATAB
dm_indata[1] => memory.DATAB
dm_indata[1] => memory.DATAB
dm_indata[1] => memory.DATAB
dm_indata[1] => memory.DATAB
dm_indata[1] => memory.DATAB
dm_indata[1] => memory.DATAB
dm_indata[1] => memory.DATAB
dm_indata[2] => memory.DATAB
dm_indata[2] => memory.DATAB
dm_indata[2] => memory.DATAB
dm_indata[2] => memory.DATAB
dm_indata[2] => memory.DATAB
dm_indata[2] => memory.DATAB
dm_indata[2] => memory.DATAB
dm_indata[2] => memory.DATAB
dm_indata[2] => memory.DATAB
dm_indata[2] => memory.DATAB
dm_indata[2] => memory.DATAB
dm_indata[2] => memory.DATAB
dm_indata[3] => memory.DATAB
dm_indata[3] => memory.DATAB
dm_indata[3] => memory.DATAB
dm_indata[3] => memory.DATAB
dm_indata[3] => memory.DATAB
dm_indata[3] => memory.DATAB
dm_indata[3] => memory.DATAB
dm_indata[3] => memory.DATAB
dm_indata[3] => memory.DATAB
dm_indata[3] => memory.DATAB
dm_indata[3] => memory.DATAB
dm_indata[3] => memory.DATAB
dm_indata[4] => memory.DATAB
dm_indata[4] => memory.DATAB
dm_indata[4] => memory.DATAB
dm_indata[4] => memory.DATAB
dm_indata[4] => memory.DATAB
dm_indata[4] => memory.DATAB
dm_indata[4] => memory.DATAB
dm_indata[4] => memory.DATAB
dm_indata[4] => memory.DATAB
dm_indata[4] => memory.DATAB
dm_indata[4] => memory.DATAB
dm_indata[4] => memory.DATAB
dm_indata[5] => memory.DATAB
dm_indata[5] => memory.DATAB
dm_indata[5] => memory.DATAB
dm_indata[5] => memory.DATAB
dm_indata[5] => memory.DATAB
dm_indata[5] => memory.DATAB
dm_indata[5] => memory.DATAB
dm_indata[5] => memory.DATAB
dm_indata[5] => memory.DATAB
dm_indata[5] => memory.DATAB
dm_indata[5] => memory.DATAB
dm_indata[5] => memory.DATAB
dm_indata[6] => memory.DATAB
dm_indata[6] => memory.DATAB
dm_indata[6] => memory.DATAB
dm_indata[6] => memory.DATAB
dm_indata[6] => memory.DATAB
dm_indata[6] => memory.DATAB
dm_indata[6] => memory.DATAB
dm_indata[6] => memory.DATAB
dm_indata[6] => memory.DATAB
dm_indata[6] => memory.DATAB
dm_indata[6] => memory.DATAB
dm_indata[6] => memory.DATAB
dm_indata[7] => memory.DATAB
dm_indata[7] => memory.DATAB
dm_indata[7] => memory.DATAB
dm_indata[7] => memory.DATAB
dm_indata[7] => memory.DATAB
dm_indata[7] => memory.DATAB
dm_indata[7] => memory.DATAB
dm_indata[7] => memory.DATAB
dm_indata[7] => memory.DATAB
dm_indata[7] => memory.DATAB
dm_indata[7] => memory.DATAB
dm_indata[7] => memory.DATAB
dm_indata[8] => memory.DATAB
dm_indata[8] => memory.DATAB
dm_indata[8] => memory.DATAB
dm_indata[8] => memory.DATAB
dm_indata[8] => memory.DATAB
dm_indata[8] => memory.DATAB
dm_indata[8] => memory.DATAB
dm_indata[8] => memory.DATAB
dm_indata[8] => memory.DATAB
dm_indata[8] => memory.DATAB
dm_indata[8] => memory.DATAB
dm_indata[8] => memory.DATAB
dm_indata[9] => memory.DATAB
dm_indata[9] => memory.DATAB
dm_indata[9] => memory.DATAB
dm_indata[9] => memory.DATAB
dm_indata[9] => memory.DATAB
dm_indata[9] => memory.DATAB
dm_indata[9] => memory.DATAB
dm_indata[9] => memory.DATAB
dm_indata[9] => memory.DATAB
dm_indata[9] => memory.DATAB
dm_indata[9] => memory.DATAB
dm_indata[9] => memory.DATAB
dm_indata[10] => memory.DATAB
dm_indata[10] => memory.DATAB
dm_indata[10] => memory.DATAB
dm_indata[10] => memory.DATAB
dm_indata[10] => memory.DATAB
dm_indata[10] => memory.DATAB
dm_indata[10] => memory.DATAB
dm_indata[10] => memory.DATAB
dm_indata[10] => memory.DATAB
dm_indata[10] => memory.DATAB
dm_indata[10] => memory.DATAB
dm_indata[10] => memory.DATAB
dm_indata[11] => memory.DATAB
dm_indata[11] => memory.DATAB
dm_indata[11] => memory.DATAB
dm_indata[11] => memory.DATAB
dm_indata[11] => memory.DATAB
dm_indata[11] => memory.DATAB
dm_indata[11] => memory.DATAB
dm_indata[11] => memory.DATAB
dm_indata[11] => memory.DATAB
dm_indata[11] => memory.DATAB
dm_indata[11] => memory.DATAB
dm_indata[11] => memory.DATAB
dm_indata[12] => memory.DATAB
dm_indata[12] => memory.DATAB
dm_indata[12] => memory.DATAB
dm_indata[12] => memory.DATAB
dm_indata[12] => memory.DATAB
dm_indata[12] => memory.DATAB
dm_indata[12] => memory.DATAB
dm_indata[12] => memory.DATAB
dm_indata[12] => memory.DATAB
dm_indata[12] => memory.DATAB
dm_indata[12] => memory.DATAB
dm_indata[12] => memory.DATAB
dm_indata[13] => memory.DATAB
dm_indata[13] => memory.DATAB
dm_indata[13] => memory.DATAB
dm_indata[13] => memory.DATAB
dm_indata[13] => memory.DATAB
dm_indata[13] => memory.DATAB
dm_indata[13] => memory.DATAB
dm_indata[13] => memory.DATAB
dm_indata[13] => memory.DATAB
dm_indata[13] => memory.DATAB
dm_indata[13] => memory.DATAB
dm_indata[13] => memory.DATAB
dm_indata[14] => memory.DATAB
dm_indata[14] => memory.DATAB
dm_indata[14] => memory.DATAB
dm_indata[14] => memory.DATAB
dm_indata[14] => memory.DATAB
dm_indata[14] => memory.DATAB
dm_indata[14] => memory.DATAB
dm_indata[14] => memory.DATAB
dm_indata[14] => memory.DATAB
dm_indata[14] => memory.DATAB
dm_indata[14] => memory.DATAB
dm_indata[14] => memory.DATAB
dm_indata[15] => memory.DATAB
dm_indata[15] => memory.DATAB
dm_indata[15] => memory.DATAB
dm_indata[15] => memory.DATAB
dm_indata[15] => memory.DATAB
dm_indata[15] => memory.DATAB
dm_indata[15] => memory.DATAB
dm_indata[15] => memory.DATAB
dm_indata[15] => memory.DATAB
dm_indata[15] => memory.DATAB
dm_indata[15] => memory.DATAB
dm_indata[15] => memory.DATAB
state[0] => Equal0.IN2
state[1] => Equal0.IN3
state[2] => Equal0.IN1
state[3] => Equal0.IN0


|progCounterTest|program_counter:inst
increment[0] => Mux0.IN15
increment[0] => Mux1.IN15
increment[0] => Mux2.IN15
increment[0] => Mux3.IN15
increment[0] => Mux4.IN15
increment[0] => Mux5.IN15
increment[0] => Mux6.IN15
increment[0] => Mux7.IN15
increment[0] => Mux8.IN15
increment[0] => Mux9.IN15
increment[0] => Mux10.IN15
increment[0] => Mux11.IN15
increment[0] => Mux12.IN15
increment[0] => Mux13.IN15
increment[0] => Mux14.IN15
increment[0] => Mux15.IN14
increment[1] => Mux0.IN14
increment[1] => Mux1.IN14
increment[1] => Mux2.IN14
increment[1] => Mux3.IN14
increment[1] => Mux4.IN14
increment[1] => Mux5.IN14
increment[1] => Mux6.IN14
increment[1] => Mux7.IN14
increment[1] => Mux8.IN14
increment[1] => Mux9.IN14
increment[1] => Mux10.IN14
increment[1] => Mux11.IN14
increment[1] => Mux12.IN14
increment[1] => Mux13.IN14
increment[1] => Mux14.IN14
increment[1] => Mux15.IN13
increment[2] => Mux0.IN13
increment[2] => Mux1.IN13
increment[2] => Mux2.IN13
increment[2] => Mux3.IN13
increment[2] => Mux4.IN13
increment[2] => Mux5.IN13
increment[2] => Mux6.IN13
increment[2] => Mux7.IN13
increment[2] => Mux8.IN13
increment[2] => Mux9.IN13
increment[2] => Mux10.IN13
increment[2] => Mux11.IN13
increment[2] => Mux12.IN13
increment[2] => Mux13.IN13
increment[2] => Mux14.IN13
increment[2] => Mux15.IN12
increment[3] => Mux0.IN12
increment[3] => Mux1.IN12
increment[3] => Mux2.IN12
increment[3] => Mux3.IN12
increment[3] => Mux4.IN12
increment[3] => Mux5.IN12
increment[3] => Mux6.IN12
increment[3] => Mux7.IN12
increment[3] => Mux8.IN12
increment[3] => Mux9.IN12
increment[3] => Mux10.IN12
increment[3] => Mux11.IN12
increment[3] => Mux12.IN12
increment[3] => Mux13.IN12
increment[3] => Mux14.IN12
increment[3] => Mux15.IN11
clock => out_count[0]~reg0.CLK
clock => out_count[1]~reg0.CLK
clock => out_count[2]~reg0.CLK
clock => out_count[3]~reg0.CLK
clock => out_count[4]~reg0.CLK
clock => out_count[5]~reg0.CLK
clock => out_count[6]~reg0.CLK
clock => out_count[7]~reg0.CLK
clock => out_count[8]~reg0.CLK
clock => out_count[9]~reg0.CLK
clock => out_count[10]~reg0.CLK
clock => out_count[11]~reg0.CLK
clock => out_count[12]~reg0.CLK
clock => out_count[13]~reg0.CLK
clock => out_count[14]~reg0.CLK
clock => out_count[15]~reg0.CLK
in_count[0] => out_count.DATAA
in_count[0] => out_count.DATAA
in_count[0] => Mux15.IN15
in_count[0] => Mux15.IN16
in_count[1] => Add0.IN30
in_count[1] => Mux14.IN16
in_count[2] => Add0.IN29
in_count[2] => Mux13.IN16
in_count[3] => Add0.IN28
in_count[3] => Mux12.IN16
in_count[4] => Add0.IN27
in_count[4] => Mux11.IN16
in_count[5] => Add0.IN26
in_count[5] => Mux10.IN16
in_count[6] => Add0.IN25
in_count[6] => Mux9.IN16
in_count[7] => Add0.IN24
in_count[7] => Mux8.IN16
in_count[8] => Add0.IN23
in_count[8] => Mux7.IN16
in_count[9] => Add0.IN22
in_count[9] => Mux6.IN16
in_count[10] => Add0.IN21
in_count[10] => Mux5.IN16
in_count[11] => Add0.IN20
in_count[11] => Mux4.IN16
in_count[12] => Add0.IN19
in_count[12] => Mux3.IN16
in_count[13] => Add0.IN18
in_count[13] => Mux2.IN16
in_count[14] => Add0.IN17
in_count[14] => Mux1.IN16
in_count[15] => Add0.IN16
in_count[15] => Mux0.IN16
alu_count[0] => Mux15.IN17
alu_count[1] => Mux14.IN17
alu_count[2] => Mux13.IN17
alu_count[3] => Mux12.IN17
alu_count[4] => Mux11.IN17
alu_count[5] => Mux10.IN17
alu_count[6] => Mux9.IN17
alu_count[7] => Mux8.IN17
alu_count[8] => Mux7.IN17
alu_count[9] => Mux6.IN17
alu_count[10] => Mux5.IN17
alu_count[11] => Mux4.IN17
alu_count[12] => Mux3.IN17
alu_count[13] => Mux2.IN17
alu_count[14] => Mux1.IN17
alu_count[15] => Mux0.IN17
rx_count[0] => Mux15.IN18
rx_count[1] => Mux14.IN18
rx_count[2] => Mux13.IN18
rx_count[3] => Mux12.IN18
rx_count[4] => Mux11.IN18
rx_count[5] => Mux10.IN18
rx_count[6] => Mux9.IN18
rx_count[7] => Mux8.IN18
rx_count[8] => Mux7.IN18
rx_count[9] => Mux6.IN18
rx_count[10] => Mux5.IN18
rx_count[11] => Mux4.IN18
rx_count[12] => Mux3.IN18
rx_count[13] => Mux2.IN18
rx_count[14] => Mux1.IN18
rx_count[15] => Mux0.IN18
operand_count[0] => out_count.DATAB
operand_count[0] => out_count.DATAB
operand_count[0] => Mux15.IN19
operand_count[1] => out_count.DATAB
operand_count[1] => out_count.DATAB
operand_count[1] => Mux14.IN19
operand_count[2] => out_count.DATAB
operand_count[2] => out_count.DATAB
operand_count[2] => Mux13.IN19
operand_count[3] => out_count.DATAB
operand_count[3] => out_count.DATAB
operand_count[3] => Mux12.IN19
operand_count[4] => out_count.DATAB
operand_count[4] => out_count.DATAB
operand_count[4] => Mux11.IN19
operand_count[5] => out_count.DATAB
operand_count[5] => out_count.DATAB
operand_count[5] => Mux10.IN19
operand_count[6] => out_count.DATAB
operand_count[6] => out_count.DATAB
operand_count[6] => Mux9.IN19
operand_count[7] => out_count.DATAB
operand_count[7] => out_count.DATAB
operand_count[7] => Mux8.IN19
operand_count[8] => out_count.DATAB
operand_count[8] => out_count.DATAB
operand_count[8] => Mux7.IN19
operand_count[9] => out_count.DATAB
operand_count[9] => out_count.DATAB
operand_count[9] => Mux6.IN19
operand_count[10] => out_count.DATAB
operand_count[10] => out_count.DATAB
operand_count[10] => Mux5.IN19
operand_count[11] => out_count.DATAB
operand_count[11] => out_count.DATAB
operand_count[11] => Mux4.IN19
operand_count[12] => out_count.DATAB
operand_count[12] => out_count.DATAB
operand_count[12] => Mux3.IN19
operand_count[13] => out_count.DATAB
operand_count[13] => out_count.DATAB
operand_count[13] => Mux2.IN19
operand_count[14] => out_count.DATAB
operand_count[14] => out_count.DATAB
operand_count[14] => Mux1.IN19
operand_count[15] => out_count.DATAB
operand_count[15] => out_count.DATAB
operand_count[15] => Mux0.IN19
rz_data[0] => Equal1.IN31
rz_data[1] => Equal1.IN30
rz_data[2] => Equal1.IN29
rz_data[3] => Equal1.IN28
rz_data[4] => Equal1.IN27
rz_data[5] => Equal1.IN26
rz_data[6] => Equal1.IN25
rz_data[7] => Equal1.IN24
rz_data[8] => Equal1.IN23
rz_data[9] => Equal1.IN22
rz_data[10] => Equal1.IN21
rz_data[11] => Equal1.IN20
rz_data[12] => Equal1.IN19
rz_data[13] => Equal1.IN18
rz_data[14] => Equal1.IN17
rz_data[15] => Equal1.IN16
z => out_count.OUTPUTSELECT
z => out_count.OUTPUTSELECT
z => out_count.OUTPUTSELECT
z => out_count.OUTPUTSELECT
z => out_count.OUTPUTSELECT
z => out_count.OUTPUTSELECT
z => out_count.OUTPUTSELECT
z => out_count.OUTPUTSELECT
z => out_count.OUTPUTSELECT
z => out_count.OUTPUTSELECT
z => out_count.OUTPUTSELECT
z => out_count.OUTPUTSELECT
z => out_count.OUTPUTSELECT
z => out_count.OUTPUTSELECT
z => out_count.OUTPUTSELECT
z => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
reset => out_count.OUTPUTSELECT
state[0] => Equal0.IN7
state[1] => Equal0.IN6
state[2] => Equal0.IN5
state[3] => Equal0.IN4
out_count[0] <= out_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_count[1] <= out_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_count[2] <= out_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_count[3] <= out_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_count[4] <= out_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_count[5] <= out_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_count[6] <= out_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_count[7] <= out_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_count[8] <= out_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_count[9] <= out_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_count[10] <= out_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_count[11] <= out_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_count[12] <= out_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_count[13] <= out_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_count[14] <= out_count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_count[15] <= out_count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|progCounterTest|alu:inst9
clk => z_flag~reg0.CLK
clk => alu_result[0]~reg0.CLK
clk => alu_result[1]~reg0.CLK
clk => alu_result[2]~reg0.CLK
clk => alu_result[3]~reg0.CLK
clk => alu_result[4]~reg0.CLK
clk => alu_result[5]~reg0.CLK
clk => alu_result[6]~reg0.CLK
clk => alu_result[7]~reg0.CLK
clk => alu_result[8]~reg0.CLK
clk => alu_result[9]~reg0.CLK
clk => alu_result[10]~reg0.CLK
clk => alu_result[11]~reg0.CLK
clk => alu_result[12]~reg0.CLK
clk => alu_result[13]~reg0.CLK
clk => alu_result[14]~reg0.CLK
clk => alu_result[15]~reg0.CLK
clk => result[0].CLK
clk => result[1].CLK
clk => result[2].CLK
clk => result[3].CLK
clk => result[4].CLK
clk => result[5].CLK
clk => result[6].CLK
clk => result[7].CLK
clk => result[8].CLK
clk => result[9].CLK
clk => result[10].CLK
clk => result[11].CLK
clk => result[12].CLK
clk => result[13].CLK
clk => result[14].CLK
clk => result[15].CLK
z_flag <= z_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_operation[0] => Mux32.IN10
alu_operation[0] => Mux33.IN10
alu_operation[0] => Mux34.IN10
alu_operation[0] => Mux35.IN10
alu_operation[0] => Mux36.IN10
alu_operation[0] => Mux37.IN10
alu_operation[0] => Mux38.IN10
alu_operation[0] => Mux39.IN10
alu_operation[0] => Mux40.IN10
alu_operation[0] => Mux41.IN10
alu_operation[0] => Mux42.IN10
alu_operation[0] => Mux43.IN10
alu_operation[0] => Mux44.IN10
alu_operation[0] => Mux45.IN10
alu_operation[0] => Mux46.IN10
alu_operation[0] => Mux47.IN10
alu_operation[1] => Mux32.IN9
alu_operation[1] => Mux33.IN9
alu_operation[1] => Mux34.IN9
alu_operation[1] => Mux35.IN9
alu_operation[1] => Mux36.IN9
alu_operation[1] => Mux37.IN9
alu_operation[1] => Mux38.IN9
alu_operation[1] => Mux39.IN9
alu_operation[1] => Mux40.IN9
alu_operation[1] => Mux41.IN9
alu_operation[1] => Mux42.IN9
alu_operation[1] => Mux43.IN9
alu_operation[1] => Mux44.IN9
alu_operation[1] => Mux45.IN9
alu_operation[1] => Mux46.IN9
alu_operation[1] => Mux47.IN9
alu_operation[2] => Mux32.IN8
alu_operation[2] => Mux33.IN8
alu_operation[2] => Mux34.IN8
alu_operation[2] => Mux35.IN8
alu_operation[2] => Mux36.IN8
alu_operation[2] => Mux37.IN8
alu_operation[2] => Mux38.IN8
alu_operation[2] => Mux39.IN8
alu_operation[2] => Mux40.IN8
alu_operation[2] => Mux41.IN8
alu_operation[2] => Mux42.IN8
alu_operation[2] => Mux43.IN8
alu_operation[2] => Mux44.IN8
alu_operation[2] => Mux45.IN8
alu_operation[2] => Mux46.IN8
alu_operation[2] => Mux47.IN8
alu_op1_sel[0] => Mux0.IN2
alu_op1_sel[0] => Mux1.IN2
alu_op1_sel[0] => Mux2.IN2
alu_op1_sel[0] => Mux3.IN2
alu_op1_sel[0] => Mux4.IN2
alu_op1_sel[0] => Mux5.IN2
alu_op1_sel[0] => Mux6.IN2
alu_op1_sel[0] => Mux7.IN2
alu_op1_sel[0] => Mux8.IN2
alu_op1_sel[0] => Mux9.IN2
alu_op1_sel[0] => Mux10.IN2
alu_op1_sel[0] => Mux11.IN2
alu_op1_sel[0] => Mux12.IN2
alu_op1_sel[0] => Mux13.IN2
alu_op1_sel[0] => Mux14.IN2
alu_op1_sel[0] => Mux15.IN2
alu_op1_sel[1] => Mux0.IN1
alu_op1_sel[1] => Mux1.IN1
alu_op1_sel[1] => Mux2.IN1
alu_op1_sel[1] => Mux3.IN1
alu_op1_sel[1] => Mux4.IN1
alu_op1_sel[1] => Mux5.IN1
alu_op1_sel[1] => Mux6.IN1
alu_op1_sel[1] => Mux7.IN1
alu_op1_sel[1] => Mux8.IN1
alu_op1_sel[1] => Mux9.IN1
alu_op1_sel[1] => Mux10.IN1
alu_op1_sel[1] => Mux11.IN1
alu_op1_sel[1] => Mux12.IN1
alu_op1_sel[1] => Mux13.IN1
alu_op1_sel[1] => Mux14.IN1
alu_op1_sel[1] => Mux15.IN1
alu_op2_sel[0] => Mux16.IN2
alu_op2_sel[0] => Mux17.IN2
alu_op2_sel[0] => Mux18.IN2
alu_op2_sel[0] => Mux19.IN2
alu_op2_sel[0] => Mux20.IN2
alu_op2_sel[0] => Mux21.IN2
alu_op2_sel[0] => Mux22.IN2
alu_op2_sel[0] => Mux23.IN2
alu_op2_sel[0] => Mux24.IN2
alu_op2_sel[0] => Mux25.IN2
alu_op2_sel[0] => Mux26.IN2
alu_op2_sel[0] => Mux27.IN2
alu_op2_sel[0] => Mux28.IN2
alu_op2_sel[0] => Mux29.IN2
alu_op2_sel[0] => Mux30.IN2
alu_op2_sel[0] => Mux31.IN2
alu_op2_sel[1] => Mux16.IN1
alu_op2_sel[1] => Mux17.IN1
alu_op2_sel[1] => Mux18.IN1
alu_op2_sel[1] => Mux19.IN1
alu_op2_sel[1] => Mux20.IN1
alu_op2_sel[1] => Mux21.IN1
alu_op2_sel[1] => Mux22.IN1
alu_op2_sel[1] => Mux23.IN1
alu_op2_sel[1] => Mux24.IN1
alu_op2_sel[1] => Mux25.IN1
alu_op2_sel[1] => Mux26.IN1
alu_op2_sel[1] => Mux27.IN1
alu_op2_sel[1] => Mux28.IN1
alu_op2_sel[1] => Mux29.IN1
alu_op2_sel[1] => Mux30.IN1
alu_op2_sel[1] => Mux31.IN1
alu_carry => ~NO_FANOUT~
alu_result[0] <= alu_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[1] <= alu_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[2] <= alu_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[3] <= alu_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[4] <= alu_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[5] <= alu_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[6] <= alu_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[7] <= alu_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[8] <= alu_result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[9] <= alu_result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[10] <= alu_result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[11] <= alu_result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[12] <= alu_result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[13] <= alu_result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[14] <= alu_result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[15] <= alu_result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx[0] => Mux15.IN3
rx[0] => Mux31.IN3
rx[1] => Mux14.IN3
rx[1] => Mux30.IN3
rx[2] => Mux13.IN3
rx[2] => Mux29.IN3
rx[3] => Mux12.IN3
rx[3] => Mux28.IN3
rx[4] => Mux11.IN3
rx[4] => Mux27.IN3
rx[5] => Mux10.IN3
rx[5] => Mux26.IN3
rx[6] => Mux9.IN3
rx[6] => Mux25.IN3
rx[7] => Mux8.IN3
rx[7] => Mux24.IN3
rx[8] => Mux7.IN3
rx[8] => Mux23.IN3
rx[9] => Mux6.IN3
rx[9] => Mux22.IN3
rx[10] => Mux5.IN3
rx[10] => Mux21.IN3
rx[11] => Mux4.IN3
rx[11] => Mux20.IN3
rx[12] => Mux3.IN3
rx[12] => Mux19.IN3
rx[13] => Mux2.IN3
rx[13] => Mux18.IN3
rx[14] => Mux1.IN3
rx[14] => Mux17.IN3
rx[15] => Mux0.IN3
rx[15] => Mux16.IN3
rz[0] => Mux15.IN4
rz[0] => Mux31.IN4
rz[1] => Mux14.IN4
rz[1] => Mux30.IN4
rz[2] => Mux13.IN4
rz[2] => Mux29.IN4
rz[3] => Mux12.IN4
rz[3] => Mux28.IN4
rz[4] => Mux11.IN4
rz[4] => Mux27.IN4
rz[5] => Mux10.IN4
rz[5] => Mux26.IN4
rz[6] => Mux9.IN4
rz[6] => Mux25.IN4
rz[7] => Mux8.IN4
rz[7] => Mux24.IN4
rz[8] => Mux7.IN4
rz[8] => Mux23.IN4
rz[9] => Mux6.IN4
rz[9] => Mux22.IN4
rz[10] => Mux5.IN4
rz[10] => Mux21.IN4
rz[11] => Mux4.IN4
rz[11] => Mux20.IN4
rz[12] => Mux3.IN4
rz[12] => Mux19.IN4
rz[13] => Mux2.IN4
rz[13] => Mux18.IN4
rz[14] => Mux1.IN4
rz[14] => Mux17.IN4
rz[15] => Mux0.IN4
rz[15] => Mux16.IN4
ir_operand[0] => Mux15.IN5
ir_operand[0] => Mux31.IN5
ir_operand[1] => Mux14.IN5
ir_operand[1] => Mux30.IN5
ir_operand[2] => Mux13.IN5
ir_operand[2] => Mux29.IN5
ir_operand[3] => Mux12.IN5
ir_operand[3] => Mux28.IN5
ir_operand[4] => Mux11.IN5
ir_operand[4] => Mux27.IN5
ir_operand[5] => Mux10.IN5
ir_operand[5] => Mux26.IN5
ir_operand[6] => Mux9.IN5
ir_operand[6] => Mux25.IN5
ir_operand[7] => Mux8.IN5
ir_operand[7] => Mux24.IN5
ir_operand[8] => Mux7.IN5
ir_operand[8] => Mux23.IN5
ir_operand[9] => Mux6.IN5
ir_operand[9] => Mux22.IN5
ir_operand[10] => Mux5.IN5
ir_operand[10] => Mux21.IN5
ir_operand[11] => Mux4.IN5
ir_operand[11] => Mux20.IN5
ir_operand[12] => Mux3.IN5
ir_operand[12] => Mux19.IN5
ir_operand[13] => Mux2.IN5
ir_operand[13] => Mux18.IN5
ir_operand[14] => Mux1.IN5
ir_operand[14] => Mux17.IN5
ir_operand[15] => Mux0.IN5
ir_operand[15] => Mux16.IN5
clr_z_flag => ~NO_FANOUT~
reset => z_flag~reg0.ACLR


|progCounterTest|regfile:inst3
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[8][8].CLK
clk => regs[8][9].CLK
clk => regs[8][10].CLK
clk => regs[8][11].CLK
clk => regs[8][12].CLK
clk => regs[8][13].CLK
clk => regs[8][14].CLK
clk => regs[8][15].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[9][8].CLK
clk => regs[9][9].CLK
clk => regs[9][10].CLK
clk => regs[9][11].CLK
clk => regs[9][12].CLK
clk => regs[9][13].CLK
clk => regs[9][14].CLK
clk => regs[9][15].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[10][8].CLK
clk => regs[10][9].CLK
clk => regs[10][10].CLK
clk => regs[10][11].CLK
clk => regs[10][12].CLK
clk => regs[10][13].CLK
clk => regs[10][14].CLK
clk => regs[10][15].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[11][8].CLK
clk => regs[11][9].CLK
clk => regs[11][10].CLK
clk => regs[11][11].CLK
clk => regs[11][12].CLK
clk => regs[11][13].CLK
clk => regs[11][14].CLK
clk => regs[11][15].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[12][8].CLK
clk => regs[12][9].CLK
clk => regs[12][10].CLK
clk => regs[12][11].CLK
clk => regs[12][12].CLK
clk => regs[12][13].CLK
clk => regs[12][14].CLK
clk => regs[12][15].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[13][8].CLK
clk => regs[13][9].CLK
clk => regs[13][10].CLK
clk => regs[13][11].CLK
clk => regs[13][12].CLK
clk => regs[13][13].CLK
clk => regs[13][14].CLK
clk => regs[13][15].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[14][8].CLK
clk => regs[14][9].CLK
clk => regs[14][10].CLK
clk => regs[14][11].CLK
clk => regs[14][12].CLK
clk => regs[14][13].CLK
clk => regs[14][14].CLK
clk => regs[14][15].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[15][8].CLK
clk => regs[15][9].CLK
clk => regs[15][10].CLK
clk => regs[15][11].CLK
clk => regs[15][12].CLK
clk => regs[15][13].CLK
clk => regs[15][14].CLK
clk => regs[15][15].CLK
clk => data_input_z[0].CLK
clk => data_input_z[1].CLK
clk => data_input_z[2].CLK
clk => data_input_z[3].CLK
clk => data_input_z[4].CLK
clk => data_input_z[5].CLK
clk => data_input_z[6].CLK
clk => data_input_z[7].CLK
clk => data_input_z[8].CLK
clk => data_input_z[9].CLK
clk => data_input_z[10].CLK
clk => data_input_z[11].CLK
clk => data_input_z[12].CLK
clk => data_input_z[13].CLK
clk => data_input_z[14].CLK
clk => data_input_z[15].CLK
init => regs[0][0].ACLR
init => regs[0][1].ACLR
init => regs[0][2].ACLR
init => regs[0][3].ACLR
init => regs[0][4].ACLR
init => regs[0][5].ACLR
init => regs[0][6].ACLR
init => regs[0][7].ACLR
init => regs[0][8].ACLR
init => regs[0][9].ACLR
init => regs[0][10].ACLR
init => regs[0][11].ACLR
init => regs[0][12].ACLR
init => regs[0][13].ACLR
init => regs[0][14].ACLR
init => regs[0][15].ACLR
init => regs[1][0].ACLR
init => regs[1][1].ACLR
init => regs[1][2].ACLR
init => regs[1][3].ACLR
init => regs[1][4].ACLR
init => regs[1][5].ACLR
init => regs[1][6].ACLR
init => regs[1][7].ACLR
init => regs[1][8].ACLR
init => regs[1][9].ACLR
init => regs[1][10].ACLR
init => regs[1][11].ACLR
init => regs[1][12].ACLR
init => regs[1][13].ACLR
init => regs[1][14].ACLR
init => regs[1][15].ACLR
init => regs[2][0].ACLR
init => regs[2][1].ACLR
init => regs[2][2].ACLR
init => regs[2][3].ACLR
init => regs[2][4].ACLR
init => regs[2][5].ACLR
init => regs[2][6].ACLR
init => regs[2][7].ACLR
init => regs[2][8].ACLR
init => regs[2][9].ACLR
init => regs[2][10].ACLR
init => regs[2][11].ACLR
init => regs[2][12].ACLR
init => regs[2][13].ACLR
init => regs[2][14].ACLR
init => regs[2][15].ACLR
init => regs[3][0].ACLR
init => regs[3][1].ACLR
init => regs[3][2].ACLR
init => regs[3][3].ACLR
init => regs[3][4].ACLR
init => regs[3][5].ACLR
init => regs[3][6].ACLR
init => regs[3][7].ACLR
init => regs[3][8].ACLR
init => regs[3][9].ACLR
init => regs[3][10].ACLR
init => regs[3][11].ACLR
init => regs[3][12].ACLR
init => regs[3][13].ACLR
init => regs[3][14].ACLR
init => regs[3][15].ACLR
init => regs[4][0].ACLR
init => regs[4][1].ACLR
init => regs[4][2].ACLR
init => regs[4][3].ACLR
init => regs[4][4].ACLR
init => regs[4][5].ACLR
init => regs[4][6].ACLR
init => regs[4][7].ACLR
init => regs[4][8].ACLR
init => regs[4][9].ACLR
init => regs[4][10].ACLR
init => regs[4][11].ACLR
init => regs[4][12].ACLR
init => regs[4][13].ACLR
init => regs[4][14].ACLR
init => regs[4][15].ACLR
init => regs[5][0].ACLR
init => regs[5][1].ACLR
init => regs[5][2].ACLR
init => regs[5][3].ACLR
init => regs[5][4].ACLR
init => regs[5][5].ACLR
init => regs[5][6].ACLR
init => regs[5][7].ACLR
init => regs[5][8].ACLR
init => regs[5][9].ACLR
init => regs[5][10].ACLR
init => regs[5][11].ACLR
init => regs[5][12].ACLR
init => regs[5][13].ACLR
init => regs[5][14].ACLR
init => regs[5][15].ACLR
init => regs[6][0].ACLR
init => regs[6][1].ACLR
init => regs[6][2].ACLR
init => regs[6][3].ACLR
init => regs[6][4].ACLR
init => regs[6][5].ACLR
init => regs[6][6].ACLR
init => regs[6][7].ACLR
init => regs[6][8].ACLR
init => regs[6][9].ACLR
init => regs[6][10].ACLR
init => regs[6][11].ACLR
init => regs[6][12].ACLR
init => regs[6][13].ACLR
init => regs[6][14].ACLR
init => regs[6][15].ACLR
init => regs[7][0].ACLR
init => regs[7][1].ACLR
init => regs[7][2].ACLR
init => regs[7][3].ACLR
init => regs[7][4].ACLR
init => regs[7][5].ACLR
init => regs[7][6].ACLR
init => regs[7][7].ACLR
init => regs[7][8].ACLR
init => regs[7][9].ACLR
init => regs[7][10].ACLR
init => regs[7][11].ACLR
init => regs[7][12].ACLR
init => regs[7][13].ACLR
init => regs[7][14].ACLR
init => regs[7][15].ACLR
init => regs[8][0].ACLR
init => regs[8][1].ACLR
init => regs[8][2].ACLR
init => regs[8][3].ACLR
init => regs[8][4].ACLR
init => regs[8][5].ACLR
init => regs[8][6].ACLR
init => regs[8][7].ACLR
init => regs[8][8].ACLR
init => regs[8][9].ACLR
init => regs[8][10].ACLR
init => regs[8][11].ACLR
init => regs[8][12].ACLR
init => regs[8][13].ACLR
init => regs[8][14].ACLR
init => regs[8][15].ACLR
init => regs[9][0].ACLR
init => regs[9][1].ACLR
init => regs[9][2].ACLR
init => regs[9][3].ACLR
init => regs[9][4].ACLR
init => regs[9][5].ACLR
init => regs[9][6].ACLR
init => regs[9][7].ACLR
init => regs[9][8].ACLR
init => regs[9][9].ACLR
init => regs[9][10].ACLR
init => regs[9][11].ACLR
init => regs[9][12].ACLR
init => regs[9][13].ACLR
init => regs[9][14].ACLR
init => regs[9][15].ACLR
init => regs[10][0].ACLR
init => regs[10][1].ACLR
init => regs[10][2].ACLR
init => regs[10][3].ACLR
init => regs[10][4].ACLR
init => regs[10][5].ACLR
init => regs[10][6].ACLR
init => regs[10][7].ACLR
init => regs[10][8].ACLR
init => regs[10][9].ACLR
init => regs[10][10].ACLR
init => regs[10][11].ACLR
init => regs[10][12].ACLR
init => regs[10][13].ACLR
init => regs[10][14].ACLR
init => regs[10][15].ACLR
init => regs[11][0].ACLR
init => regs[11][1].ACLR
init => regs[11][2].ACLR
init => regs[11][3].ACLR
init => regs[11][4].ACLR
init => regs[11][5].ACLR
init => regs[11][6].ACLR
init => regs[11][7].ACLR
init => regs[11][8].ACLR
init => regs[11][9].ACLR
init => regs[11][10].ACLR
init => regs[11][11].ACLR
init => regs[11][12].ACLR
init => regs[11][13].ACLR
init => regs[11][14].ACLR
init => regs[11][15].ACLR
init => regs[12][0].ACLR
init => regs[12][1].ACLR
init => regs[12][2].ACLR
init => regs[12][3].ACLR
init => regs[12][4].ACLR
init => regs[12][5].ACLR
init => regs[12][6].ACLR
init => regs[12][7].ACLR
init => regs[12][8].ACLR
init => regs[12][9].ACLR
init => regs[12][10].ACLR
init => regs[12][11].ACLR
init => regs[12][12].ACLR
init => regs[12][13].ACLR
init => regs[12][14].ACLR
init => regs[12][15].ACLR
init => regs[13][0].ACLR
init => regs[13][1].ACLR
init => regs[13][2].ACLR
init => regs[13][3].ACLR
init => regs[13][4].ACLR
init => regs[13][5].ACLR
init => regs[13][6].ACLR
init => regs[13][7].ACLR
init => regs[13][8].ACLR
init => regs[13][9].ACLR
init => regs[13][10].ACLR
init => regs[13][11].ACLR
init => regs[13][12].ACLR
init => regs[13][13].ACLR
init => regs[13][14].ACLR
init => regs[13][15].ACLR
init => regs[14][0].ACLR
init => regs[14][1].ACLR
init => regs[14][2].ACLR
init => regs[14][3].ACLR
init => regs[14][4].ACLR
init => regs[14][5].ACLR
init => regs[14][6].ACLR
init => regs[14][7].ACLR
init => regs[14][8].ACLR
init => regs[14][9].ACLR
init => regs[14][10].ACLR
init => regs[14][11].ACLR
init => regs[14][12].ACLR
init => regs[14][13].ACLR
init => regs[14][14].ACLR
init => regs[14][15].ACLR
init => regs[15][0].ACLR
init => regs[15][1].ACLR
init => regs[15][2].ACLR
init => regs[15][3].ACLR
init => regs[15][4].ACLR
init => regs[15][5].ACLR
init => regs[15][6].ACLR
init => regs[15][7].ACLR
init => regs[15][8].ACLR
init => regs[15][9].ACLR
init => regs[15][10].ACLR
init => regs[15][11].ACLR
init => regs[15][12].ACLR
init => regs[15][13].ACLR
init => regs[15][14].ACLR
init => regs[15][15].ACLR
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
sel_z[0] => Decoder0.IN3
sel_z[0] => Mux32.IN3
sel_z[0] => Mux33.IN3
sel_z[0] => Mux34.IN3
sel_z[0] => Mux35.IN3
sel_z[0] => Mux36.IN3
sel_z[0] => Mux37.IN3
sel_z[0] => Mux38.IN3
sel_z[0] => Mux39.IN3
sel_z[0] => Mux40.IN3
sel_z[0] => Mux41.IN3
sel_z[0] => Mux42.IN3
sel_z[0] => Mux43.IN3
sel_z[0] => Mux44.IN3
sel_z[0] => Mux45.IN3
sel_z[0] => Mux46.IN3
sel_z[0] => Mux47.IN3
sel_z[1] => Decoder0.IN2
sel_z[1] => Mux32.IN2
sel_z[1] => Mux33.IN2
sel_z[1] => Mux34.IN2
sel_z[1] => Mux35.IN2
sel_z[1] => Mux36.IN2
sel_z[1] => Mux37.IN2
sel_z[1] => Mux38.IN2
sel_z[1] => Mux39.IN2
sel_z[1] => Mux40.IN2
sel_z[1] => Mux41.IN2
sel_z[1] => Mux42.IN2
sel_z[1] => Mux43.IN2
sel_z[1] => Mux44.IN2
sel_z[1] => Mux45.IN2
sel_z[1] => Mux46.IN2
sel_z[1] => Mux47.IN2
sel_z[2] => Decoder0.IN1
sel_z[2] => Mux32.IN1
sel_z[2] => Mux33.IN1
sel_z[2] => Mux34.IN1
sel_z[2] => Mux35.IN1
sel_z[2] => Mux36.IN1
sel_z[2] => Mux37.IN1
sel_z[2] => Mux38.IN1
sel_z[2] => Mux39.IN1
sel_z[2] => Mux40.IN1
sel_z[2] => Mux41.IN1
sel_z[2] => Mux42.IN1
sel_z[2] => Mux43.IN1
sel_z[2] => Mux44.IN1
sel_z[2] => Mux45.IN1
sel_z[2] => Mux46.IN1
sel_z[2] => Mux47.IN1
sel_z[3] => Decoder0.IN0
sel_z[3] => Mux32.IN0
sel_z[3] => Mux33.IN0
sel_z[3] => Mux34.IN0
sel_z[3] => Mux35.IN0
sel_z[3] => Mux36.IN0
sel_z[3] => Mux37.IN0
sel_z[3] => Mux38.IN0
sel_z[3] => Mux39.IN0
sel_z[3] => Mux40.IN0
sel_z[3] => Mux41.IN0
sel_z[3] => Mux42.IN0
sel_z[3] => Mux43.IN0
sel_z[3] => Mux44.IN0
sel_z[3] => Mux45.IN0
sel_z[3] => Mux46.IN0
sel_z[3] => Mux47.IN0
sel_x[0] => Mux16.IN3
sel_x[0] => Mux17.IN3
sel_x[0] => Mux18.IN3
sel_x[0] => Mux19.IN3
sel_x[0] => Mux20.IN3
sel_x[0] => Mux21.IN3
sel_x[0] => Mux22.IN3
sel_x[0] => Mux23.IN3
sel_x[0] => Mux24.IN3
sel_x[0] => Mux25.IN3
sel_x[0] => Mux26.IN3
sel_x[0] => Mux27.IN3
sel_x[0] => Mux28.IN3
sel_x[0] => Mux29.IN3
sel_x[0] => Mux30.IN3
sel_x[0] => Mux31.IN3
sel_x[1] => Mux16.IN2
sel_x[1] => Mux17.IN2
sel_x[1] => Mux18.IN2
sel_x[1] => Mux19.IN2
sel_x[1] => Mux20.IN2
sel_x[1] => Mux21.IN2
sel_x[1] => Mux22.IN2
sel_x[1] => Mux23.IN2
sel_x[1] => Mux24.IN2
sel_x[1] => Mux25.IN2
sel_x[1] => Mux26.IN2
sel_x[1] => Mux27.IN2
sel_x[1] => Mux28.IN2
sel_x[1] => Mux29.IN2
sel_x[1] => Mux30.IN2
sel_x[1] => Mux31.IN2
sel_x[2] => Mux16.IN1
sel_x[2] => Mux17.IN1
sel_x[2] => Mux18.IN1
sel_x[2] => Mux19.IN1
sel_x[2] => Mux20.IN1
sel_x[2] => Mux21.IN1
sel_x[2] => Mux22.IN1
sel_x[2] => Mux23.IN1
sel_x[2] => Mux24.IN1
sel_x[2] => Mux25.IN1
sel_x[2] => Mux26.IN1
sel_x[2] => Mux27.IN1
sel_x[2] => Mux28.IN1
sel_x[2] => Mux29.IN1
sel_x[2] => Mux30.IN1
sel_x[2] => Mux31.IN1
sel_x[3] => Mux16.IN0
sel_x[3] => Mux17.IN0
sel_x[3] => Mux18.IN0
sel_x[3] => Mux19.IN0
sel_x[3] => Mux20.IN0
sel_x[3] => Mux21.IN0
sel_x[3] => Mux22.IN0
sel_x[3] => Mux23.IN0
sel_x[3] => Mux24.IN0
sel_x[3] => Mux25.IN0
sel_x[3] => Mux26.IN0
sel_x[3] => Mux27.IN0
sel_x[3] => Mux28.IN0
sel_x[3] => Mux29.IN0
sel_x[3] => Mux30.IN0
sel_x[3] => Mux31.IN0
rx[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rx[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rx[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rx[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rx[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rx[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rx[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rx[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rx[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rx[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rx[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rx[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rx[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rx[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rx[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rx[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rz[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rz[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rz[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rz[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rz[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rz[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rz[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rz[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rz[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rz[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rz[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rz[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rz[12] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rz[13] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rz[14] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rz[15] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
rf_input_sel[0] => Mux0.IN13
rf_input_sel[0] => Mux1.IN13
rf_input_sel[0] => Mux2.IN13
rf_input_sel[0] => Mux3.IN13
rf_input_sel[0] => Mux4.IN13
rf_input_sel[0] => Mux5.IN13
rf_input_sel[0] => Mux6.IN13
rf_input_sel[0] => Mux7.IN13
rf_input_sel[0] => Mux8.IN13
rf_input_sel[0] => Mux9.IN13
rf_input_sel[0] => Mux10.IN13
rf_input_sel[0] => Mux11.IN13
rf_input_sel[0] => Mux12.IN13
rf_input_sel[0] => Mux13.IN13
rf_input_sel[0] => Mux14.IN13
rf_input_sel[0] => Mux15.IN11
rf_input_sel[1] => Mux0.IN12
rf_input_sel[1] => Mux1.IN12
rf_input_sel[1] => Mux2.IN12
rf_input_sel[1] => Mux3.IN12
rf_input_sel[1] => Mux4.IN12
rf_input_sel[1] => Mux5.IN12
rf_input_sel[1] => Mux6.IN12
rf_input_sel[1] => Mux7.IN12
rf_input_sel[1] => Mux8.IN12
rf_input_sel[1] => Mux9.IN12
rf_input_sel[1] => Mux10.IN12
rf_input_sel[1] => Mux11.IN12
rf_input_sel[1] => Mux12.IN12
rf_input_sel[1] => Mux13.IN12
rf_input_sel[1] => Mux14.IN12
rf_input_sel[1] => Mux15.IN10
rf_input_sel[2] => Mux0.IN11
rf_input_sel[2] => Mux1.IN11
rf_input_sel[2] => Mux2.IN11
rf_input_sel[2] => Mux3.IN11
rf_input_sel[2] => Mux4.IN11
rf_input_sel[2] => Mux5.IN11
rf_input_sel[2] => Mux6.IN11
rf_input_sel[2] => Mux7.IN11
rf_input_sel[2] => Mux8.IN11
rf_input_sel[2] => Mux9.IN11
rf_input_sel[2] => Mux10.IN11
rf_input_sel[2] => Mux11.IN11
rf_input_sel[2] => Mux12.IN11
rf_input_sel[2] => Mux13.IN11
rf_input_sel[2] => Mux14.IN11
rf_input_sel[2] => Mux15.IN9
rf_input_sel[3] => Mux0.IN10
rf_input_sel[3] => Mux1.IN10
rf_input_sel[3] => Mux2.IN10
rf_input_sel[3] => Mux3.IN10
rf_input_sel[3] => Mux4.IN10
rf_input_sel[3] => Mux5.IN10
rf_input_sel[3] => Mux6.IN10
rf_input_sel[3] => Mux7.IN10
rf_input_sel[3] => Mux8.IN10
rf_input_sel[3] => Mux9.IN10
rf_input_sel[3] => Mux10.IN10
rf_input_sel[3] => Mux11.IN10
rf_input_sel[3] => Mux12.IN10
rf_input_sel[3] => Mux13.IN10
rf_input_sel[3] => Mux14.IN10
rf_input_sel[3] => Mux15.IN8
ir_operand[0] => Mux15.IN12
ir_operand[1] => Mux14.IN14
ir_operand[2] => Mux13.IN14
ir_operand[3] => Mux12.IN14
ir_operand[4] => Mux11.IN14
ir_operand[5] => Mux10.IN14
ir_operand[6] => Mux9.IN14
ir_operand[7] => Mux8.IN14
ir_operand[8] => Mux7.IN14
ir_operand[9] => Mux6.IN14
ir_operand[10] => Mux5.IN14
ir_operand[11] => Mux4.IN14
ir_operand[12] => Mux3.IN14
ir_operand[13] => Mux2.IN14
ir_operand[14] => Mux1.IN14
ir_operand[15] => Mux0.IN14
dm_out[0] => Mux15.IN13
dm_out[1] => Mux14.IN15
dm_out[2] => Mux13.IN15
dm_out[3] => Mux12.IN15
dm_out[4] => Mux11.IN15
dm_out[5] => Mux10.IN15
dm_out[6] => Mux9.IN15
dm_out[7] => Mux8.IN15
dm_out[8] => Mux7.IN15
dm_out[9] => Mux6.IN15
dm_out[10] => Mux5.IN15
dm_out[11] => Mux4.IN15
dm_out[12] => Mux3.IN15
dm_out[13] => Mux2.IN15
dm_out[14] => Mux1.IN15
dm_out[15] => Mux0.IN15
aluout[0] => Mux15.IN14
aluout[1] => Mux14.IN16
aluout[2] => Mux13.IN16
aluout[3] => Mux12.IN16
aluout[4] => Mux11.IN16
aluout[5] => Mux10.IN16
aluout[6] => Mux9.IN16
aluout[7] => Mux8.IN16
aluout[8] => Mux7.IN16
aluout[9] => Mux6.IN16
aluout[10] => Mux5.IN16
aluout[11] => Mux4.IN16
aluout[12] => Mux3.IN16
aluout[13] => Mux2.IN16
aluout[14] => Mux1.IN16
aluout[15] => Mux0.IN16
rz_max[0] => Mux15.IN15
rz_max[1] => Mux14.IN17
rz_max[2] => Mux13.IN17
rz_max[3] => Mux12.IN17
rz_max[4] => Mux11.IN17
rz_max[5] => Mux10.IN17
rz_max[6] => Mux9.IN17
rz_max[7] => Mux8.IN17
rz_max[8] => Mux7.IN17
rz_max[9] => Mux6.IN17
rz_max[10] => Mux5.IN17
rz_max[11] => Mux4.IN17
rz_max[12] => Mux3.IN17
rz_max[13] => Mux2.IN17
rz_max[14] => Mux1.IN17
rz_max[15] => Mux0.IN17
sip_hold[0] => Mux15.IN16
sip_hold[1] => Mux14.IN18
sip_hold[2] => Mux13.IN18
sip_hold[3] => Mux12.IN18
sip_hold[4] => Mux11.IN18
sip_hold[5] => Mux10.IN18
sip_hold[6] => Mux9.IN18
sip_hold[7] => Mux8.IN18
sip_hold[8] => Mux7.IN18
sip_hold[9] => Mux6.IN18
sip_hold[10] => Mux5.IN18
sip_hold[11] => Mux4.IN18
sip_hold[12] => Mux3.IN18
sip_hold[13] => Mux2.IN18
sip_hold[14] => Mux1.IN18
sip_hold[15] => Mux0.IN18
er_temp => Mux15.IN17
r7[0] <= regs[7][0].DB_MAX_OUTPUT_PORT_TYPE
r7[1] <= regs[7][1].DB_MAX_OUTPUT_PORT_TYPE
r7[2] <= regs[7][2].DB_MAX_OUTPUT_PORT_TYPE
r7[3] <= regs[7][3].DB_MAX_OUTPUT_PORT_TYPE
r7[4] <= regs[7][4].DB_MAX_OUTPUT_PORT_TYPE
r7[5] <= regs[7][5].DB_MAX_OUTPUT_PORT_TYPE
r7[6] <= regs[7][6].DB_MAX_OUTPUT_PORT_TYPE
r7[7] <= regs[7][7].DB_MAX_OUTPUT_PORT_TYPE
r7[8] <= regs[7][8].DB_MAX_OUTPUT_PORT_TYPE
r7[9] <= regs[7][9].DB_MAX_OUTPUT_PORT_TYPE
r7[10] <= regs[7][10].DB_MAX_OUTPUT_PORT_TYPE
r7[11] <= regs[7][11].DB_MAX_OUTPUT_PORT_TYPE
r7[12] <= regs[7][12].DB_MAX_OUTPUT_PORT_TYPE
r7[13] <= regs[7][13].DB_MAX_OUTPUT_PORT_TYPE
r7[14] <= regs[7][14].DB_MAX_OUTPUT_PORT_TYPE
r7[15] <= regs[7][15].DB_MAX_OUTPUT_PORT_TYPE
dprr_res => regs.DATAB
dprr_res_reg => Mux15.IN18
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
mem_data[0] => Mux15.IN19
mem_data[1] => Mux14.IN19
mem_data[2] => Mux13.IN19
mem_data[3] => Mux12.IN19
mem_data[4] => Mux11.IN19
mem_data[5] => Mux10.IN19
mem_data[6] => Mux9.IN19
mem_data[7] => Mux8.IN19
mem_data[8] => Mux7.IN19
mem_data[9] => Mux6.IN19
mem_data[10] => Mux5.IN19
mem_data[11] => Mux4.IN19
mem_data[12] => Mux3.IN19
mem_data[13] => Mux2.IN19
mem_data[14] => Mux1.IN19
mem_data[15] => Mux0.IN19


|progCounterTest|data_mem:inst4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
address[15] => altsyncram:altsyncram_component.address_a[15]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component
wren_a => altsyncram_q6j1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q6j1:auto_generated.data_a[0]
data_a[1] => altsyncram_q6j1:auto_generated.data_a[1]
data_a[2] => altsyncram_q6j1:auto_generated.data_a[2]
data_a[3] => altsyncram_q6j1:auto_generated.data_a[3]
data_a[4] => altsyncram_q6j1:auto_generated.data_a[4]
data_a[5] => altsyncram_q6j1:auto_generated.data_a[5]
data_a[6] => altsyncram_q6j1:auto_generated.data_a[6]
data_a[7] => altsyncram_q6j1:auto_generated.data_a[7]
data_a[8] => altsyncram_q6j1:auto_generated.data_a[8]
data_a[9] => altsyncram_q6j1:auto_generated.data_a[9]
data_a[10] => altsyncram_q6j1:auto_generated.data_a[10]
data_a[11] => altsyncram_q6j1:auto_generated.data_a[11]
data_a[12] => altsyncram_q6j1:auto_generated.data_a[12]
data_a[13] => altsyncram_q6j1:auto_generated.data_a[13]
data_a[14] => altsyncram_q6j1:auto_generated.data_a[14]
data_a[15] => altsyncram_q6j1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q6j1:auto_generated.address_a[0]
address_a[1] => altsyncram_q6j1:auto_generated.address_a[1]
address_a[2] => altsyncram_q6j1:auto_generated.address_a[2]
address_a[3] => altsyncram_q6j1:auto_generated.address_a[3]
address_a[4] => altsyncram_q6j1:auto_generated.address_a[4]
address_a[5] => altsyncram_q6j1:auto_generated.address_a[5]
address_a[6] => altsyncram_q6j1:auto_generated.address_a[6]
address_a[7] => altsyncram_q6j1:auto_generated.address_a[7]
address_a[8] => altsyncram_q6j1:auto_generated.address_a[8]
address_a[9] => altsyncram_q6j1:auto_generated.address_a[9]
address_a[10] => altsyncram_q6j1:auto_generated.address_a[10]
address_a[11] => altsyncram_q6j1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q6j1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q6j1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q6j1:auto_generated.q_a[1]
q_a[2] <= altsyncram_q6j1:auto_generated.q_a[2]
q_a[3] <= altsyncram_q6j1:auto_generated.q_a[3]
q_a[4] <= altsyncram_q6j1:auto_generated.q_a[4]
q_a[5] <= altsyncram_q6j1:auto_generated.q_a[5]
q_a[6] <= altsyncram_q6j1:auto_generated.q_a[6]
q_a[7] <= altsyncram_q6j1:auto_generated.q_a[7]
q_a[8] <= altsyncram_q6j1:auto_generated.q_a[8]
q_a[9] <= altsyncram_q6j1:auto_generated.q_a[9]
q_a[10] <= altsyncram_q6j1:auto_generated.q_a[10]
q_a[11] <= altsyncram_q6j1:auto_generated.q_a[11]
q_a[12] <= altsyncram_q6j1:auto_generated.q_a[12]
q_a[13] <= altsyncram_q6j1:auto_generated.q_a[13]
q_a[14] <= altsyncram_q6j1:auto_generated.q_a[14]
q_a[15] <= altsyncram_q6j1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|progCounterTest|data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|progCounterTest|dataAddrMux:inst6
clk => present_sz_Jmp[0]~reg0.CLK
clk => present_sz_Jmp[1]~reg0.CLK
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
clk => addrOut[0]~reg0.CLK
clk => addrOut[1]~reg0.CLK
clk => addrOut[2]~reg0.CLK
clk => addrOut[3]~reg0.CLK
clk => addrOut[4]~reg0.CLK
clk => addrOut[5]~reg0.CLK
clk => addrOut[6]~reg0.CLK
clk => addrOut[7]~reg0.CLK
clk => addrOut[8]~reg0.CLK
clk => addrOut[9]~reg0.CLK
clk => addrOut[10]~reg0.CLK
clk => addrOut[11]~reg0.CLK
clk => addrOut[12]~reg0.CLK
clk => addrOut[13]~reg0.CLK
clk => addrOut[14]~reg0.CLK
clk => addrOut[15]~reg0.CLK
rzData[0] => Mux15.IN0
rzData[0] => LessThan0.IN32
rzData[0] => Equal0.IN15
rzData[1] => Mux14.IN0
rzData[1] => LessThan0.IN31
rzData[1] => Equal0.IN14
rzData[2] => Mux13.IN0
rzData[2] => LessThan0.IN30
rzData[2] => Equal0.IN13
rzData[3] => Mux12.IN0
rzData[3] => LessThan0.IN29
rzData[3] => Equal0.IN12
rzData[4] => Mux11.IN0
rzData[4] => LessThan0.IN28
rzData[4] => Equal0.IN11
rzData[5] => Mux10.IN0
rzData[5] => LessThan0.IN27
rzData[5] => Equal0.IN10
rzData[6] => Mux9.IN0
rzData[6] => LessThan0.IN26
rzData[6] => Equal0.IN9
rzData[7] => Mux8.IN0
rzData[7] => LessThan0.IN25
rzData[7] => Equal0.IN8
rzData[8] => Mux7.IN0
rzData[8] => LessThan0.IN24
rzData[8] => Equal0.IN7
rzData[9] => Mux6.IN0
rzData[9] => LessThan0.IN23
rzData[9] => Equal0.IN6
rzData[10] => Mux5.IN0
rzData[10] => LessThan0.IN22
rzData[10] => Equal0.IN5
rzData[11] => Mux4.IN0
rzData[11] => LessThan0.IN21
rzData[11] => Equal0.IN4
rzData[12] => Mux3.IN0
rzData[12] => LessThan0.IN20
rzData[12] => Equal0.IN3
rzData[13] => Mux2.IN0
rzData[13] => LessThan0.IN19
rzData[13] => Equal0.IN2
rzData[14] => Mux1.IN0
rzData[14] => LessThan0.IN18
rzData[14] => Equal0.IN1
rzData[15] => Mux0.IN0
rzData[15] => LessThan0.IN17
rzData[15] => Equal0.IN0
rxData[0] => Mux15.IN1
rxData[0] => Mux31.IN0
rxData[1] => Mux14.IN1
rxData[1] => Mux30.IN0
rxData[2] => Mux13.IN1
rxData[2] => Mux29.IN0
rxData[3] => Mux12.IN1
rxData[3] => Mux28.IN0
rxData[4] => Mux11.IN1
rxData[4] => Mux27.IN0
rxData[5] => Mux10.IN1
rxData[5] => Mux26.IN0
rxData[6] => Mux9.IN1
rxData[6] => Mux25.IN0
rxData[7] => Mux8.IN1
rxData[7] => Mux24.IN0
rxData[8] => Mux7.IN1
rxData[8] => Mux23.IN0
rxData[9] => Mux6.IN1
rxData[9] => Mux22.IN0
rxData[10] => Mux5.IN1
rxData[10] => Mux21.IN0
rxData[11] => Mux4.IN1
rxData[11] => Mux20.IN0
rxData[12] => Mux3.IN1
rxData[12] => Mux19.IN0
rxData[13] => Mux2.IN1
rxData[13] => Mux18.IN0
rxData[14] => Mux1.IN1
rxData[14] => Mux17.IN0
rxData[15] => Mux0.IN1
rxData[15] => Mux16.IN0
operand[0] => Mux15.IN2
operand[0] => Mux31.IN1
operand[1] => Mux14.IN2
operand[1] => Mux30.IN1
operand[2] => Mux13.IN2
operand[2] => Mux29.IN1
operand[3] => Mux12.IN2
operand[3] => Mux28.IN1
operand[4] => Mux11.IN2
operand[4] => Mux27.IN1
operand[5] => Mux10.IN2
operand[5] => Mux26.IN1
operand[6] => Mux9.IN2
operand[6] => Mux25.IN1
operand[7] => Mux8.IN2
operand[7] => Mux24.IN1
operand[8] => Mux7.IN2
operand[8] => Mux23.IN1
operand[9] => Mux6.IN2
operand[9] => Mux22.IN1
operand[10] => Mux5.IN2
operand[10] => Mux21.IN1
operand[11] => Mux4.IN2
operand[11] => Mux20.IN1
operand[12] => Mux3.IN2
operand[12] => Mux19.IN1
operand[13] => Mux2.IN2
operand[13] => Mux18.IN1
operand[14] => Mux1.IN2
operand[14] => Mux17.IN1
operand[15] => Mux0.IN2
operand[15] => Mux16.IN1
addrSel[0] => Mux0.IN4
addrSel[0] => Mux1.IN4
addrSel[0] => Mux2.IN4
addrSel[0] => Mux3.IN4
addrSel[0] => Mux4.IN4
addrSel[0] => Mux5.IN4
addrSel[0] => Mux6.IN4
addrSel[0] => Mux7.IN4
addrSel[0] => Mux8.IN4
addrSel[0] => Mux9.IN4
addrSel[0] => Mux10.IN4
addrSel[0] => Mux11.IN4
addrSel[0] => Mux12.IN4
addrSel[0] => Mux13.IN4
addrSel[0] => Mux14.IN4
addrSel[0] => Mux15.IN4
addrSel[1] => Mux0.IN3
addrSel[1] => Mux1.IN3
addrSel[1] => Mux2.IN3
addrSel[1] => Mux3.IN3
addrSel[1] => Mux4.IN3
addrSel[1] => Mux5.IN3
addrSel[1] => Mux6.IN3
addrSel[1] => Mux7.IN3
addrSel[1] => Mux8.IN3
addrSel[1] => Mux9.IN3
addrSel[1] => Mux10.IN3
addrSel[1] => Mux11.IN3
addrSel[1] => Mux12.IN3
addrSel[1] => Mux13.IN3
addrSel[1] => Mux14.IN3
addrSel[1] => Mux15.IN3
dataSel[0] => Mux16.IN3
dataSel[0] => Mux17.IN3
dataSel[0] => Mux18.IN3
dataSel[0] => Mux19.IN3
dataSel[0] => Mux20.IN3
dataSel[0] => Mux21.IN3
dataSel[0] => Mux22.IN3
dataSel[0] => Mux23.IN3
dataSel[0] => Mux24.IN3
dataSel[0] => Mux25.IN3
dataSel[0] => Mux26.IN3
dataSel[0] => Mux27.IN3
dataSel[0] => Mux28.IN3
dataSel[0] => Mux29.IN3
dataSel[0] => Mux30.IN3
dataSel[0] => Mux31.IN3
dataSel[1] => Mux16.IN2
dataSel[1] => Mux17.IN2
dataSel[1] => Mux18.IN2
dataSel[1] => Mux19.IN2
dataSel[1] => Mux20.IN2
dataSel[1] => Mux21.IN2
dataSel[1] => Mux22.IN2
dataSel[1] => Mux23.IN2
dataSel[1] => Mux24.IN2
dataSel[1] => Mux25.IN2
dataSel[1] => Mux26.IN2
dataSel[1] => Mux27.IN2
dataSel[1] => Mux28.IN2
dataSel[1] => Mux29.IN2
dataSel[1] => Mux30.IN2
dataSel[1] => Mux31.IN2
opcode[0] => Equal1.IN5
opcode[0] => Equal2.IN5
opcode[1] => Equal1.IN4
opcode[1] => Equal2.IN4
opcode[2] => Equal1.IN2
opcode[2] => Equal2.IN1
opcode[3] => Equal1.IN1
opcode[3] => Equal2.IN3
opcode[4] => Equal1.IN0
opcode[4] => Equal2.IN0
opcode[5] => Equal1.IN3
opcode[5] => Equal2.IN2
alu_z => process_0.IN1
pc_count[0] => Mux31.IN4
pc_count[1] => Mux30.IN4
pc_count[2] => Mux29.IN4
pc_count[3] => Mux28.IN4
pc_count[4] => Mux27.IN4
pc_count[5] => Mux26.IN4
pc_count[6] => Mux25.IN4
pc_count[7] => Mux24.IN4
pc_count[8] => Mux23.IN4
pc_count[9] => Mux22.IN4
pc_count[10] => Mux21.IN4
pc_count[11] => Mux20.IN4
pc_count[12] => Mux19.IN4
pc_count[13] => Mux18.IN4
pc_count[14] => Mux17.IN4
pc_count[15] => Mux16.IN4
addrOut[0] <= addrOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrOut[1] <= addrOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrOut[2] <= addrOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrOut[3] <= addrOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrOut[4] <= addrOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrOut[5] <= addrOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrOut[6] <= addrOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrOut[7] <= addrOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrOut[8] <= addrOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrOut[9] <= addrOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrOut[10] <= addrOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrOut[11] <= addrOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrOut[12] <= addrOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrOut[13] <= addrOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrOut[14] <= addrOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrOut[15] <= addrOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
present_sz_Jmp[0] <= present_sz_Jmp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
present_sz_Jmp[1] <= present_sz_Jmp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|progCounterTest|registers:inst5
clk => dprr[1]~reg0.CLK
clk => dprr[0]~reg0.CLK
clk => sop[0]~reg0.CLK
clk => sop[1]~reg0.CLK
clk => sop[2]~reg0.CLK
clk => sop[3]~reg0.CLK
clk => sop[4]~reg0.CLK
clk => sop[5]~reg0.CLK
clk => sop[6]~reg0.CLK
clk => sop[7]~reg0.CLK
clk => sop[8]~reg0.CLK
clk => sop[9]~reg0.CLK
clk => sop[10]~reg0.CLK
clk => sop[11]~reg0.CLK
clk => sop[12]~reg0.CLK
clk => sop[13]~reg0.CLK
clk => sop[14]~reg0.CLK
clk => sop[15]~reg0.CLK
clk => sip_r[0]~reg0.CLK
clk => sip_r[1]~reg0.CLK
clk => sip_r[2]~reg0.CLK
clk => sip_r[3]~reg0.CLK
clk => sip_r[4]~reg0.CLK
clk => sip_r[5]~reg0.CLK
clk => sip_r[6]~reg0.CLK
clk => sip_r[7]~reg0.CLK
clk => sip_r[8]~reg0.CLK
clk => sip_r[9]~reg0.CLK
clk => sip_r[10]~reg0.CLK
clk => sip_r[11]~reg0.CLK
clk => sip_r[12]~reg0.CLK
clk => sip_r[13]~reg0.CLK
clk => sip_r[14]~reg0.CLK
clk => sip_r[15]~reg0.CLK
clk => svop[0]~reg0.CLK
clk => svop[1]~reg0.CLK
clk => svop[2]~reg0.CLK
clk => svop[3]~reg0.CLK
clk => svop[4]~reg0.CLK
clk => svop[5]~reg0.CLK
clk => svop[6]~reg0.CLK
clk => svop[7]~reg0.CLK
clk => svop[8]~reg0.CLK
clk => svop[9]~reg0.CLK
clk => svop[10]~reg0.CLK
clk => svop[11]~reg0.CLK
clk => svop[12]~reg0.CLK
clk => svop[13]~reg0.CLK
clk => svop[14]~reg0.CLK
clk => svop[15]~reg0.CLK
clk => eot~reg0.CLK
clk => er~reg0.CLK
clk => dpcr[0]~reg0.CLK
clk => dpcr[1]~reg0.CLK
clk => dpcr[2]~reg0.CLK
clk => dpcr[3]~reg0.CLK
clk => dpcr[4]~reg0.CLK
clk => dpcr[5]~reg0.CLK
clk => dpcr[6]~reg0.CLK
clk => dpcr[7]~reg0.CLK
clk => dpcr[8]~reg0.CLK
clk => dpcr[9]~reg0.CLK
clk => dpcr[10]~reg0.CLK
clk => dpcr[11]~reg0.CLK
clk => dpcr[12]~reg0.CLK
clk => dpcr[13]~reg0.CLK
clk => dpcr[14]~reg0.CLK
clk => dpcr[15]~reg0.CLK
clk => dpcr[16]~reg0.CLK
clk => dpcr[17]~reg0.CLK
clk => dpcr[18]~reg0.CLK
clk => dpcr[19]~reg0.CLK
clk => dpcr[20]~reg0.CLK
clk => dpcr[21]~reg0.CLK
clk => dpcr[22]~reg0.CLK
clk => dpcr[23]~reg0.CLK
clk => dpcr[24]~reg0.CLK
clk => dpcr[25]~reg0.CLK
clk => dpcr[26]~reg0.CLK
clk => dpcr[27]~reg0.CLK
clk => dpcr[28]~reg0.CLK
clk => dpcr[29]~reg0.CLK
clk => dpcr[30]~reg0.CLK
clk => dpcr[31]~reg0.CLK
reset => dprr[1]~reg0.PRESET
reset => dprr[0]~reg0.ACLR
reset => sop[0]~reg0.ACLR
reset => sop[1]~reg0.ACLR
reset => sop[2]~reg0.ACLR
reset => sop[3]~reg0.ACLR
reset => sop[4]~reg0.ACLR
reset => sop[5]~reg0.ACLR
reset => sop[6]~reg0.ACLR
reset => sop[7]~reg0.ACLR
reset => sop[8]~reg0.ACLR
reset => sop[9]~reg0.ACLR
reset => sop[10]~reg0.ACLR
reset => sop[11]~reg0.ACLR
reset => sop[12]~reg0.ACLR
reset => sop[13]~reg0.ACLR
reset => sop[14]~reg0.ACLR
reset => sop[15]~reg0.ACLR
reset => sip_r[0]~reg0.ACLR
reset => sip_r[1]~reg0.ACLR
reset => sip_r[2]~reg0.ACLR
reset => sip_r[3]~reg0.ACLR
reset => sip_r[4]~reg0.ACLR
reset => sip_r[5]~reg0.ACLR
reset => sip_r[6]~reg0.ACLR
reset => sip_r[7]~reg0.ACLR
reset => sip_r[8]~reg0.ACLR
reset => sip_r[9]~reg0.ACLR
reset => sip_r[10]~reg0.ACLR
reset => sip_r[11]~reg0.ACLR
reset => sip_r[12]~reg0.ACLR
reset => sip_r[13]~reg0.ACLR
reset => sip_r[14]~reg0.ACLR
reset => sip_r[15]~reg0.ACLR
reset => svop[0]~reg0.ACLR
reset => svop[1]~reg0.ACLR
reset => svop[2]~reg0.ACLR
reset => svop[3]~reg0.ACLR
reset => svop[4]~reg0.ACLR
reset => svop[5]~reg0.ACLR
reset => svop[6]~reg0.ACLR
reset => svop[7]~reg0.ACLR
reset => svop[8]~reg0.ACLR
reset => svop[9]~reg0.ACLR
reset => svop[10]~reg0.ACLR
reset => svop[11]~reg0.ACLR
reset => svop[12]~reg0.ACLR
reset => svop[13]~reg0.ACLR
reset => svop[14]~reg0.ACLR
reset => svop[15]~reg0.ACLR
reset => eot~reg0.ACLR
reset => er~reg0.ACLR
reset => dpcr[0]~reg0.ACLR
reset => dpcr[1]~reg0.ACLR
reset => dpcr[2]~reg0.ACLR
reset => dpcr[3]~reg0.ACLR
reset => dpcr[4]~reg0.ACLR
reset => dpcr[5]~reg0.ACLR
reset => dpcr[6]~reg0.ACLR
reset => dpcr[7]~reg0.ACLR
reset => dpcr[8]~reg0.ACLR
reset => dpcr[9]~reg0.ACLR
reset => dpcr[10]~reg0.ACLR
reset => dpcr[11]~reg0.ACLR
reset => dpcr[12]~reg0.ACLR
reset => dpcr[13]~reg0.ACLR
reset => dpcr[14]~reg0.ACLR
reset => dpcr[15]~reg0.ACLR
reset => dpcr[16]~reg0.ACLR
reset => dpcr[17]~reg0.ACLR
reset => dpcr[18]~reg0.ACLR
reset => dpcr[19]~reg0.ACLR
reset => dpcr[20]~reg0.ACLR
reset => dpcr[21]~reg0.ACLR
reset => dpcr[22]~reg0.ACLR
reset => dpcr[23]~reg0.ACLR
reset => dpcr[24]~reg0.ACLR
reset => dpcr[25]~reg0.ACLR
reset => dpcr[26]~reg0.ACLR
reset => dpcr[27]~reg0.ACLR
reset => dpcr[28]~reg0.ACLR
reset => dpcr[29]~reg0.ACLR
reset => dpcr[30]~reg0.ACLR
reset => dpcr[31]~reg0.ACLR
dpcr[0] <= dpcr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[1] <= dpcr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[2] <= dpcr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[3] <= dpcr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[4] <= dpcr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[5] <= dpcr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[6] <= dpcr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[7] <= dpcr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[8] <= dpcr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[9] <= dpcr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[10] <= dpcr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[11] <= dpcr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[12] <= dpcr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[13] <= dpcr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[14] <= dpcr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[15] <= dpcr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[16] <= dpcr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[17] <= dpcr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[18] <= dpcr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[19] <= dpcr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[20] <= dpcr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[21] <= dpcr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[22] <= dpcr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[23] <= dpcr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[24] <= dpcr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[25] <= dpcr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[26] <= dpcr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[27] <= dpcr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[28] <= dpcr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[29] <= dpcr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[30] <= dpcr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[31] <= dpcr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r7[0] => dpcr.DATAB
r7[1] => dpcr.DATAB
r7[2] => dpcr.DATAB
r7[3] => dpcr.DATAB
r7[4] => dpcr.DATAB
r7[5] => dpcr.DATAB
r7[6] => dpcr.DATAB
r7[7] => dpcr.DATAB
r7[8] => dpcr.DATAB
r7[9] => dpcr.DATAB
r7[10] => dpcr.DATAB
r7[11] => dpcr.DATAB
r7[12] => dpcr.DATAB
r7[13] => dpcr.DATAB
r7[14] => dpcr.DATAB
r7[15] => dpcr.DATAB
rx[0] => dpcr[16]~reg0.DATAIN
rx[0] => svop[0]~reg0.DATAIN
rx[0] => sop[0]~reg0.DATAIN
rx[1] => dpcr[17]~reg0.DATAIN
rx[1] => svop[1]~reg0.DATAIN
rx[1] => sop[1]~reg0.DATAIN
rx[2] => dpcr[18]~reg0.DATAIN
rx[2] => svop[2]~reg0.DATAIN
rx[2] => sop[2]~reg0.DATAIN
rx[3] => dpcr[19]~reg0.DATAIN
rx[3] => svop[3]~reg0.DATAIN
rx[3] => sop[3]~reg0.DATAIN
rx[4] => dpcr[20]~reg0.DATAIN
rx[4] => svop[4]~reg0.DATAIN
rx[4] => sop[4]~reg0.DATAIN
rx[5] => dpcr[21]~reg0.DATAIN
rx[5] => svop[5]~reg0.DATAIN
rx[5] => sop[5]~reg0.DATAIN
rx[6] => dpcr[22]~reg0.DATAIN
rx[6] => svop[6]~reg0.DATAIN
rx[6] => sop[6]~reg0.DATAIN
rx[7] => dpcr[23]~reg0.DATAIN
rx[7] => svop[7]~reg0.DATAIN
rx[7] => sop[7]~reg0.DATAIN
rx[8] => dpcr[24]~reg0.DATAIN
rx[8] => svop[8]~reg0.DATAIN
rx[8] => sop[8]~reg0.DATAIN
rx[9] => dpcr[25]~reg0.DATAIN
rx[9] => svop[9]~reg0.DATAIN
rx[9] => sop[9]~reg0.DATAIN
rx[10] => dpcr[26]~reg0.DATAIN
rx[10] => svop[10]~reg0.DATAIN
rx[10] => sop[10]~reg0.DATAIN
rx[11] => dpcr[27]~reg0.DATAIN
rx[11] => svop[11]~reg0.DATAIN
rx[11] => sop[11]~reg0.DATAIN
rx[12] => dpcr[28]~reg0.DATAIN
rx[12] => svop[12]~reg0.DATAIN
rx[12] => sop[12]~reg0.DATAIN
rx[13] => dpcr[29]~reg0.DATAIN
rx[13] => svop[13]~reg0.DATAIN
rx[13] => sop[13]~reg0.DATAIN
rx[14] => dpcr[30]~reg0.DATAIN
rx[14] => svop[14]~reg0.DATAIN
rx[14] => sop[14]~reg0.DATAIN
rx[15] => dpcr[31]~reg0.DATAIN
rx[15] => svop[15]~reg0.DATAIN
rx[15] => sop[15]~reg0.DATAIN
ir_operand[0] => dpcr.DATAA
ir_operand[1] => dpcr.DATAA
ir_operand[2] => dpcr.DATAA
ir_operand[3] => dpcr.DATAA
ir_operand[4] => dpcr.DATAA
ir_operand[5] => dpcr.DATAA
ir_operand[6] => dpcr.DATAA
ir_operand[7] => dpcr.DATAA
ir_operand[8] => dpcr.DATAA
ir_operand[9] => dpcr.DATAA
ir_operand[10] => dpcr.DATAA
ir_operand[11] => dpcr.DATAA
ir_operand[12] => dpcr.DATAA
ir_operand[13] => dpcr.DATAA
ir_operand[14] => dpcr.DATAA
ir_operand[15] => dpcr.DATAA
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_wr => dpcr[31]~reg0.ENA
dpcr_wr => dpcr[30]~reg0.ENA
dpcr_wr => dpcr[29]~reg0.ENA
dpcr_wr => dpcr[28]~reg0.ENA
dpcr_wr => dpcr[27]~reg0.ENA
dpcr_wr => dpcr[26]~reg0.ENA
dpcr_wr => dpcr[25]~reg0.ENA
dpcr_wr => dpcr[24]~reg0.ENA
dpcr_wr => dpcr[23]~reg0.ENA
dpcr_wr => dpcr[22]~reg0.ENA
dpcr_wr => dpcr[21]~reg0.ENA
dpcr_wr => dpcr[20]~reg0.ENA
dpcr_wr => dpcr[19]~reg0.ENA
dpcr_wr => dpcr[18]~reg0.ENA
dpcr_wr => dpcr[17]~reg0.ENA
dpcr_wr => dpcr[16]~reg0.ENA
dpcr_wr => dpcr[15]~reg0.ENA
dpcr_wr => dpcr[14]~reg0.ENA
dpcr_wr => dpcr[13]~reg0.ENA
dpcr_wr => dpcr[12]~reg0.ENA
dpcr_wr => dpcr[11]~reg0.ENA
dpcr_wr => dpcr[10]~reg0.ENA
dpcr_wr => dpcr[9]~reg0.ENA
dpcr_wr => dpcr[8]~reg0.ENA
dpcr_wr => dpcr[7]~reg0.ENA
dpcr_wr => dpcr[6]~reg0.ENA
dpcr_wr => dpcr[5]~reg0.ENA
dpcr_wr => dpcr[4]~reg0.ENA
dpcr_wr => dpcr[3]~reg0.ENA
dpcr_wr => dpcr[2]~reg0.ENA
dpcr_wr => dpcr[1]~reg0.ENA
dpcr_wr => dpcr[0]~reg0.ENA
er <= er~reg0.DB_MAX_OUTPUT_PORT_TYPE
er_wr => er.OUTPUTSELECT
er_clr => er.OUTPUTSELECT
eot <= eot~reg0.DB_MAX_OUTPUT_PORT_TYPE
eot_wr => eot.OUTPUTSELECT
eot_clr => eot.OUTPUTSELECT
svop[0] <= svop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[1] <= svop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[2] <= svop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[3] <= svop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[4] <= svop[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[5] <= svop[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[6] <= svop[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[7] <= svop[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[8] <= svop[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[9] <= svop[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[10] <= svop[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[11] <= svop[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[12] <= svop[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[13] <= svop[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[14] <= svop[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[15] <= svop[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop_wr => svop[15]~reg0.ENA
svop_wr => svop[14]~reg0.ENA
svop_wr => svop[13]~reg0.ENA
svop_wr => svop[12]~reg0.ENA
svop_wr => svop[11]~reg0.ENA
svop_wr => svop[10]~reg0.ENA
svop_wr => svop[9]~reg0.ENA
svop_wr => svop[8]~reg0.ENA
svop_wr => svop[7]~reg0.ENA
svop_wr => svop[6]~reg0.ENA
svop_wr => svop[5]~reg0.ENA
svop_wr => svop[4]~reg0.ENA
svop_wr => svop[3]~reg0.ENA
svop_wr => svop[2]~reg0.ENA
svop_wr => svop[1]~reg0.ENA
svop_wr => svop[0]~reg0.ENA
sip_r[0] <= sip_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[1] <= sip_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[2] <= sip_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[3] <= sip_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[4] <= sip_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[5] <= sip_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[6] <= sip_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[7] <= sip_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[8] <= sip_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[9] <= sip_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[10] <= sip_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[11] <= sip_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[12] <= sip_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[13] <= sip_r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[14] <= sip_r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[15] <= sip_r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip[0] => sip_r[0]~reg0.DATAIN
sip[1] => sip_r[1]~reg0.DATAIN
sip[2] => sip_r[2]~reg0.DATAIN
sip[3] => sip_r[3]~reg0.DATAIN
sip[4] => sip_r[4]~reg0.DATAIN
sip[5] => sip_r[5]~reg0.DATAIN
sip[6] => sip_r[6]~reg0.DATAIN
sip[7] => sip_r[7]~reg0.DATAIN
sip[8] => sip_r[8]~reg0.DATAIN
sip[9] => sip_r[9]~reg0.DATAIN
sip[10] => sip_r[10]~reg0.DATAIN
sip[11] => sip_r[11]~reg0.DATAIN
sip[12] => sip_r[12]~reg0.DATAIN
sip[13] => sip_r[13]~reg0.DATAIN
sip[14] => sip_r[14]~reg0.DATAIN
sip[15] => sip_r[15]~reg0.DATAIN
sop[0] <= sop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[1] <= sop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[2] <= sop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[3] <= sop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[4] <= sop[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[5] <= sop[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[6] <= sop[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[7] <= sop[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[8] <= sop[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[9] <= sop[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[10] <= sop[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[11] <= sop[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[12] <= sop[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[13] <= sop[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[14] <= sop[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[15] <= sop[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop_wr => sop[15]~reg0.ENA
sop_wr => sop[14]~reg0.ENA
sop_wr => sop[13]~reg0.ENA
sop_wr => sop[12]~reg0.ENA
sop_wr => sop[11]~reg0.ENA
sop_wr => sop[10]~reg0.ENA
sop_wr => sop[9]~reg0.ENA
sop_wr => sop[8]~reg0.ENA
sop_wr => sop[7]~reg0.ENA
sop_wr => sop[6]~reg0.ENA
sop_wr => sop[5]~reg0.ENA
sop_wr => sop[4]~reg0.ENA
sop_wr => sop[3]~reg0.ENA
sop_wr => sop[2]~reg0.ENA
sop_wr => sop[1]~reg0.ENA
sop_wr => sop[0]~reg0.ENA
dprr[0] <= dprr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprr[1] <= dprr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq_wr => dprr.OUTPUTSELECT
irq_clr => dprr.OUTPUTSELECT
result_wen => dprr[0]~reg0.ENA
result => dprr[0]~reg0.DATAIN


