Analysis & Synthesis report for lab8
Tue Apr 23 16:33:15 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |lab8|GameLogic:game|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance
 16. Parameter Settings for Inferred Entity Instance: block_mapper:bmap|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: block_mapper:bmap|lpm_divide:Div1
 18. Parameter Settings for Inferred Entity Instance: GameLogic:game|lpm_divide:Mod0
 19. altpll Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "Block:block0"
 21. Port Connectivity Checks: "Block:block1"
 22. Port Connectivity Checks: "Block:block2"
 23. Port Connectivity Checks: "Block:block3"
 24. Port Connectivity Checks: "Block:block4"
 25. Port Connectivity Checks: "Block:block5"
 26. Port Connectivity Checks: "Block:block6"
 27. Port Connectivity Checks: "Block:block7"
 28. Port Connectivity Checks: "Block:block8"
 29. Port Connectivity Checks: "Block:block9"
 30. Port Connectivity Checks: "Block:block10"
 31. Port Connectivity Checks: "Block:block11"
 32. Port Connectivity Checks: "Block:block12"
 33. Port Connectivity Checks: "Block:block13"
 34. Port Connectivity Checks: "Block:block14"
 35. Port Connectivity Checks: "Block:block15"
 36. Port Connectivity Checks: "Block:block16"
 37. Port Connectivity Checks: "Block:block17"
 38. Port Connectivity Checks: "Block:block18"
 39. Port Connectivity Checks: "Block:block19"
 40. Port Connectivity Checks: "Block:block21"
 41. Port Connectivity Checks: "Row:row21"
 42. Port Connectivity Checks: "next_Block:block"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 23 16:33:15 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; lab8                                        ;
; Top-level Entity Name              ; lab8                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,430                                       ;
;     Total combinational functions  ; 1,304                                       ;
;     Dedicated logic registers      ; 274                                         ;
; Total registers                    ; 274                                         ;
; Total pins                         ; 128                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; lab8               ; lab8               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                            ;
+------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                         ; Library  ;
+------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+
; lab8_soc/synthesis/submodules/lab8_soc_accum.v ; yes             ; User Verilog HDL File        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_accum.v ; lab8_soc ;
; VGA_controller.sv                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/VGA_controller.sv                              ;          ;
; lab8.sv                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv                                        ;          ;
; HexDriver.sv                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/HexDriver.sv                                   ;          ;
; Color_Mapper.sv                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/Color_Mapper.sv                                ;          ;
; vga_clk.v                                      ; yes             ; User Wizard-Generated File   ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/vga_clk.v                                      ;          ;
; block.sv                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/block.sv                                       ;          ;
; Row.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/Row.sv                                         ;          ;
; GameLogic.sv                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/GameLogic.sv                                   ;          ;
; next_Block.sv                                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/next_Block.sv                                  ;          ;
; mapper.sv                                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/mapper.sv                                      ;          ;
; block_mapper.sv                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/block_mapper.sv                                ;          ;
; altpll.tdf                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                                    ;          ;
; aglobal180.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                ;          ;
; stratix_pll.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                               ;          ;
; stratixii_pll.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                             ;          ;
; cycloneii_pll.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                             ;          ;
; db/vga_clk_altpll.v                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/vga_clk_altpll.v                            ;          ;
; lpm_divide.tdf                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                ;          ;
; abs_divider.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                                               ;          ;
; sign_div_unsign.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                           ;          ;
; db/lpm_divide_tim.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/lpm_divide_tim.tdf                          ;          ;
; db/sign_div_unsign_llh.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/sign_div_unsign_llh.tdf                     ;          ;
; db/alt_u_div_u6f.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/alt_u_div_u6f.tdf                           ;          ;
; db/add_sub_7pc.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/add_sub_7pc.tdf                             ;          ;
; db/add_sub_8pc.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/add_sub_8pc.tdf                             ;          ;
; db/lpm_divide_8qo.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/lpm_divide_8qo.tdf                          ;          ;
; db/abs_divider_0dg.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/abs_divider_0dg.tdf                         ;          ;
; db/alt_u_div_u9f.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/alt_u_div_u9f.tdf                           ;          ;
; db/lpm_abs_e0a.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/lpm_abs_e0a.tdf                             ;          ;
; db/lpm_abs_i0a.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/lpm_abs_i0a.tdf                             ;          ;
+------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,430          ;
;                                             ;                ;
; Total combinational functions               ; 1304           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 389            ;
;     -- 3 input functions                    ; 356            ;
;     -- <=2 input functions                  ; 559            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 939            ;
;     -- arithmetic mode                      ; 365            ;
;                                             ;                ;
; Total registers                             ; 274            ;
;     -- Dedicated logic registers            ; 274            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 128            ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 252            ;
; Total fan-out                               ; 4650           ;
; Average fan-out                             ; 2.47           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name         ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |lab8                                       ; 1304 (2)            ; 274 (127)                 ; 0           ; 0            ; 0       ; 0         ; 128  ; 0            ; |lab8                                                                                                                   ; lab8                ; work         ;
;    |Block:block0|                           ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block0                                                                                                      ; Block               ; work         ;
;    |Block:block10|                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block10                                                                                                     ; Block               ; work         ;
;    |Block:block11|                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block11                                                                                                     ; Block               ; work         ;
;    |Block:block12|                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block12                                                                                                     ; Block               ; work         ;
;    |Block:block13|                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block13                                                                                                     ; Block               ; work         ;
;    |Block:block14|                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block14                                                                                                     ; Block               ; work         ;
;    |Block:block15|                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block15                                                                                                     ; Block               ; work         ;
;    |Block:block16|                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block16                                                                                                     ; Block               ; work         ;
;    |Block:block17|                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block17                                                                                                     ; Block               ; work         ;
;    |Block:block18|                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block18                                                                                                     ; Block               ; work         ;
;    |Block:block19|                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block19                                                                                                     ; Block               ; work         ;
;    |Block:block1|                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block1                                                                                                      ; Block               ; work         ;
;    |Block:block20|                          ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block20                                                                                                     ; Block               ; work         ;
;    |Block:block21|                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block21                                                                                                     ; Block               ; work         ;
;    |Block:block2|                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block2                                                                                                      ; Block               ; work         ;
;    |Block:block3|                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block3                                                                                                      ; Block               ; work         ;
;    |Block:block4|                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block4                                                                                                      ; Block               ; work         ;
;    |Block:block5|                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block5                                                                                                      ; Block               ; work         ;
;    |Block:block6|                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block6                                                                                                      ; Block               ; work         ;
;    |Block:block7|                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block7                                                                                                      ; Block               ; work         ;
;    |Block:block8|                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block8                                                                                                      ; Block               ; work         ;
;    |Block:block9|                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block9                                                                                                      ; Block               ; work         ;
;    |GameLogic:game|                         ; 923 (81)            ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|GameLogic:game                                                                                                    ; GameLogic           ; work         ;
;       |lpm_divide:Mod0|                     ; 842 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|GameLogic:game|lpm_divide:Mod0                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_8qo:auto_generated|    ; 842 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|GameLogic:game|lpm_divide:Mod0|lpm_divide_8qo:auto_generated                                                      ; lpm_divide_8qo      ; work         ;
;             |abs_divider_0dg:divider|       ; 842 (18)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|GameLogic:game|lpm_divide:Mod0|lpm_divide_8qo:auto_generated|abs_divider_0dg:divider                              ; abs_divider_0dg     ; work         ;
;                |alt_u_div_u9f:divider|      ; 763 (763)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|GameLogic:game|lpm_divide:Mod0|lpm_divide_8qo:auto_generated|abs_divider_0dg:divider|alt_u_div_u9f:divider        ; alt_u_div_u9f       ; work         ;
;                |lpm_abs_i0a:my_abs_num|     ; 61 (61)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|GameLogic:game|lpm_divide:Mod0|lpm_divide_8qo:auto_generated|abs_divider_0dg:divider|lpm_abs_i0a:my_abs_num       ; lpm_abs_i0a         ; work         ;
;    |Row:row00|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row00                                                                                                         ; Row                 ; work         ;
;    |Row:row01|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row01                                                                                                         ; Row                 ; work         ;
;    |Row:row02|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row02                                                                                                         ; Row                 ; work         ;
;    |Row:row03|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row03                                                                                                         ; Row                 ; work         ;
;    |Row:row04|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row04                                                                                                         ; Row                 ; work         ;
;    |Row:row05|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row05                                                                                                         ; Row                 ; work         ;
;    |Row:row06|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row06                                                                                                         ; Row                 ; work         ;
;    |Row:row07|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row07                                                                                                         ; Row                 ; work         ;
;    |Row:row08|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row08                                                                                                         ; Row                 ; work         ;
;    |Row:row09|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row09                                                                                                         ; Row                 ; work         ;
;    |Row:row10|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row10                                                                                                         ; Row                 ; work         ;
;    |Row:row11|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row11                                                                                                         ; Row                 ; work         ;
;    |Row:row12|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row12                                                                                                         ; Row                 ; work         ;
;    |Row:row13|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row13                                                                                                         ; Row                 ; work         ;
;    |Row:row14|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row14                                                                                                         ; Row                 ; work         ;
;    |Row:row15|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row15                                                                                                         ; Row                 ; work         ;
;    |Row:row16|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row16                                                                                                         ; Row                 ; work         ;
;    |Row:row17|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row17                                                                                                         ; Row                 ; work         ;
;    |Row:row18|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row18                                                                                                         ; Row                 ; work         ;
;    |Row:row19|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row19                                                                                                         ; Row                 ; work         ;
;    |Row:row20|                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row20                                                                                                         ; Row                 ; work         ;
;    |VGA_controller:vga_controller_instance| ; 60 (60)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|VGA_controller:vga_controller_instance                                                                            ; VGA_controller      ; work         ;
;    |block_mapper:bmap|                      ; 222 (60)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|block_mapper:bmap                                                                                                 ; block_mapper        ; work         ;
;       |lpm_divide:Div0|                     ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|block_mapper:bmap|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_tim:auto_generated|    ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|block_mapper:bmap|lpm_divide:Div0|lpm_divide_tim:auto_generated                                                   ; lpm_divide_tim      ; work         ;
;             |sign_div_unsign_llh:divider|   ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|block_mapper:bmap|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_u6f:divider|      ; 81 (81)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|block_mapper:bmap|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider ; alt_u_div_u6f       ; work         ;
;       |lpm_divide:Div1|                     ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|block_mapper:bmap|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_tim:auto_generated|    ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|block_mapper:bmap|lpm_divide:Div1|lpm_divide_tim:auto_generated                                                   ; lpm_divide_tim      ; work         ;
;             |sign_div_unsign_llh:divider|   ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|block_mapper:bmap|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_u6f:divider|      ; 81 (81)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|block_mapper:bmap|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider ; alt_u_div_u6f       ; work         ;
;    |color_mapper:color_instance|            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance                                                                                       ; color_mapper        ; work         ;
;    |mapper:mapp|                            ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|mapper:mapp                                                                                                       ; mapper              ; work         ;
;    |vga_clk:vga_clk_instance|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_clk:vga_clk_instance                                                                                          ; vga_clk             ; work         ;
;       |altpll:altpll_component|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_clk:vga_clk_instance|altpll:altpll_component                                                                  ; altpll              ; work         ;
;          |vga_clk_altpll:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated                                    ; vga_clk_altpll      ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |lab8|vga_clk:vga_clk_instance ; vga_clk.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab8|GameLogic:game|state                                                                                                                                                              ;
+-----------------------------+------------+-------------------+-----------------+-----------------------+-----------------------------+---------------------------+------------------+-------------------+
; Name                        ; state.HALT ; state.add_block_2 ; state.add_block ; state.shift_down_rows ; state.write_block_to_rows_2 ; state.write_block_to_rows ; state.move_block ; state.check_block ;
+-----------------------------+------------+-------------------+-----------------+-----------------------+-----------------------------+---------------------------+------------------+-------------------+
; state.check_block           ; 0          ; 0                 ; 0               ; 0                     ; 0                           ; 0                         ; 0                ; 0                 ;
; state.move_block            ; 0          ; 0                 ; 0               ; 0                     ; 0                           ; 0                         ; 1                ; 1                 ;
; state.write_block_to_rows   ; 0          ; 0                 ; 0               ; 0                     ; 0                           ; 1                         ; 0                ; 1                 ;
; state.write_block_to_rows_2 ; 0          ; 0                 ; 0               ; 0                     ; 1                           ; 0                         ; 0                ; 1                 ;
; state.shift_down_rows       ; 0          ; 0                 ; 0               ; 1                     ; 0                           ; 0                         ; 0                ; 1                 ;
; state.add_block             ; 0          ; 0                 ; 1               ; 0                     ; 0                           ; 0                         ; 0                ; 1                 ;
; state.add_block_2           ; 0          ; 1                 ; 0               ; 0                     ; 0                           ; 0                         ; 0                ; 1                 ;
; state.HALT                  ; 1          ; 0                 ; 0               ; 0                     ; 0                           ; 0                         ; 0                ; 1                 ;
+-----------------------------+------------+-------------------+-----------------+-----------------------+-----------------------------+---------------------------+------------------+-------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; Block:block21|row[0..4,6..8]            ; Merged with Block:block21|row[9]       ;
; blocks[21][9]                           ; Merged with blocks[21][0]              ;
; blocks[21][8]                           ; Merged with blocks[21][0]              ;
; blocks[21][7]                           ; Merged with blocks[21][0]              ;
; blocks[21][6]                           ; Merged with blocks[21][0]              ;
; blocks[21][4]                           ; Merged with blocks[21][0]              ;
; blocks[21][3]                           ; Merged with blocks[21][0]              ;
; blocks[21][2]                           ; Merged with blocks[21][0]              ;
; blocks[21][1]                           ; Merged with blocks[21][0]              ;
; Block:block20|row[0..3,7,8]             ; Merged with Block:block20|row[9]       ;
; Block:block20|row[4]                    ; Merged with Block:block20|row[6]       ;
; blocks[20][9]                           ; Merged with blocks[20][0]              ;
; blocks[20][8]                           ; Merged with blocks[20][0]              ;
; blocks[20][7]                           ; Merged with blocks[20][0]              ;
; blocks[20][3]                           ; Merged with blocks[20][0]              ;
; blocks[20][2]                           ; Merged with blocks[20][0]              ;
; blocks[20][1]                           ; Merged with blocks[20][0]              ;
; blocks[20][6]                           ; Merged with blocks[20][4]              ;
; Block:block19|row[0..3,7,8]             ; Merged with Block:block19|row[9]       ;
; Block:block19|row[4]                    ; Merged with Block:block19|row[6]       ;
; blocks[19][9]                           ; Merged with blocks[19][0]              ;
; blocks[19][8]                           ; Merged with blocks[19][0]              ;
; blocks[19][7]                           ; Merged with blocks[19][0]              ;
; blocks[19][3]                           ; Merged with blocks[19][0]              ;
; blocks[19][2]                           ; Merged with blocks[19][0]              ;
; blocks[19][1]                           ; Merged with blocks[19][0]              ;
; blocks[19][6]                           ; Merged with blocks[19][4]              ;
; Block:block18|row[0..3,7,8]             ; Merged with Block:block18|row[9]       ;
; Block:block18|row[4]                    ; Merged with Block:block18|row[6]       ;
; blocks[18][9]                           ; Merged with blocks[18][0]              ;
; blocks[18][8]                           ; Merged with blocks[18][0]              ;
; blocks[18][7]                           ; Merged with blocks[18][0]              ;
; blocks[18][3]                           ; Merged with blocks[18][0]              ;
; blocks[18][2]                           ; Merged with blocks[18][0]              ;
; blocks[18][1]                           ; Merged with blocks[18][0]              ;
; blocks[18][6]                           ; Merged with blocks[18][4]              ;
; Block:block17|row[0..3,7,8]             ; Merged with Block:block17|row[9]       ;
; Block:block17|row[4]                    ; Merged with Block:block17|row[6]       ;
; blocks[17][9]                           ; Merged with blocks[17][0]              ;
; blocks[17][8]                           ; Merged with blocks[17][0]              ;
; blocks[17][7]                           ; Merged with blocks[17][0]              ;
; blocks[17][3]                           ; Merged with blocks[17][0]              ;
; blocks[17][2]                           ; Merged with blocks[17][0]              ;
; blocks[17][1]                           ; Merged with blocks[17][0]              ;
; blocks[17][6]                           ; Merged with blocks[17][4]              ;
; Block:block16|row[0..3,7,8]             ; Merged with Block:block16|row[9]       ;
; Block:block16|row[4]                    ; Merged with Block:block16|row[6]       ;
; blocks[16][9]                           ; Merged with blocks[16][0]              ;
; blocks[16][8]                           ; Merged with blocks[16][0]              ;
; blocks[16][7]                           ; Merged with blocks[16][0]              ;
; blocks[16][3]                           ; Merged with blocks[16][0]              ;
; blocks[16][2]                           ; Merged with blocks[16][0]              ;
; blocks[16][1]                           ; Merged with blocks[16][0]              ;
; blocks[16][6]                           ; Merged with blocks[16][4]              ;
; Block:block15|row[0..3,7,8]             ; Merged with Block:block15|row[9]       ;
; Block:block15|row[4]                    ; Merged with Block:block15|row[6]       ;
; blocks[15][9]                           ; Merged with blocks[15][0]              ;
; blocks[15][8]                           ; Merged with blocks[15][0]              ;
; blocks[15][7]                           ; Merged with blocks[15][0]              ;
; blocks[15][3]                           ; Merged with blocks[15][0]              ;
; blocks[15][2]                           ; Merged with blocks[15][0]              ;
; blocks[15][1]                           ; Merged with blocks[15][0]              ;
; blocks[15][6]                           ; Merged with blocks[15][4]              ;
; Block:block14|row[0..3,7,8]             ; Merged with Block:block14|row[9]       ;
; Block:block14|row[4]                    ; Merged with Block:block14|row[6]       ;
; blocks[14][9]                           ; Merged with blocks[14][0]              ;
; blocks[14][8]                           ; Merged with blocks[14][0]              ;
; blocks[14][7]                           ; Merged with blocks[14][0]              ;
; blocks[14][3]                           ; Merged with blocks[14][0]              ;
; blocks[14][2]                           ; Merged with blocks[14][0]              ;
; blocks[14][1]                           ; Merged with blocks[14][0]              ;
; blocks[14][6]                           ; Merged with blocks[14][4]              ;
; Block:block13|row[0..3,7,8]             ; Merged with Block:block13|row[9]       ;
; Block:block13|row[4]                    ; Merged with Block:block13|row[6]       ;
; blocks[13][9]                           ; Merged with blocks[13][0]              ;
; blocks[13][8]                           ; Merged with blocks[13][0]              ;
; blocks[13][7]                           ; Merged with blocks[13][0]              ;
; blocks[13][3]                           ; Merged with blocks[13][0]              ;
; blocks[13][2]                           ; Merged with blocks[13][0]              ;
; blocks[13][1]                           ; Merged with blocks[13][0]              ;
; blocks[13][6]                           ; Merged with blocks[13][4]              ;
; Block:block12|row[0..3,7,8]             ; Merged with Block:block12|row[9]       ;
; Block:block12|row[4]                    ; Merged with Block:block12|row[6]       ;
; blocks[12][9]                           ; Merged with blocks[12][0]              ;
; blocks[12][2]                           ; Merged with blocks[12][0]              ;
; blocks[12][1]                           ; Merged with blocks[12][0]              ;
; blocks[12][8]                           ; Merged with blocks[12][0]              ;
; blocks[12][7]                           ; Merged with blocks[12][0]              ;
; blocks[12][3]                           ; Merged with blocks[12][0]              ;
; blocks[12][6]                           ; Merged with blocks[12][4]              ;
; map[20][1]                              ; Merged with map[20][0]                 ;
; map[20][2]                              ; Merged with map[20][0]                 ;
; map[20][3]                              ; Merged with map[20][0]                 ;
; map[20][7]                              ; Merged with map[20][0]                 ;
; map[20][8]                              ; Merged with map[20][0]                 ;
; map[20][9]                              ; Merged with map[20][0]                 ;
; map[20][6]                              ; Merged with map[20][4]                 ;
; map[21][1]                              ; Merged with map[21][0]                 ;
; map[21][2]                              ; Merged with map[21][0]                 ;
; map[21][3]                              ; Merged with map[21][0]                 ;
; map[21][4]                              ; Merged with map[21][0]                 ;
; map[21][6]                              ; Merged with map[21][0]                 ;
; map[21][7]                              ; Merged with map[21][0]                 ;
; map[21][8]                              ; Merged with map[21][0]                 ;
; map[21][9]                              ; Merged with map[21][0]                 ;
; map[18][1]                              ; Merged with map[18][0]                 ;
; map[18][2]                              ; Merged with map[18][0]                 ;
; map[18][3]                              ; Merged with map[18][0]                 ;
; map[18][7]                              ; Merged with map[18][0]                 ;
; map[18][8]                              ; Merged with map[18][0]                 ;
; map[18][9]                              ; Merged with map[18][0]                 ;
; map[18][6]                              ; Merged with map[18][4]                 ;
; map[19][1]                              ; Merged with map[19][0]                 ;
; map[19][2]                              ; Merged with map[19][0]                 ;
; map[19][3]                              ; Merged with map[19][0]                 ;
; map[19][7]                              ; Merged with map[19][0]                 ;
; map[19][8]                              ; Merged with map[19][0]                 ;
; map[19][9]                              ; Merged with map[19][0]                 ;
; map[19][6]                              ; Merged with map[19][4]                 ;
; map[16][1]                              ; Merged with map[16][0]                 ;
; map[16][2]                              ; Merged with map[16][0]                 ;
; map[16][3]                              ; Merged with map[16][0]                 ;
; map[16][7]                              ; Merged with map[16][0]                 ;
; map[16][8]                              ; Merged with map[16][0]                 ;
; map[16][9]                              ; Merged with map[16][0]                 ;
; map[16][6]                              ; Merged with map[16][4]                 ;
; map[17][1]                              ; Merged with map[17][0]                 ;
; map[17][2]                              ; Merged with map[17][0]                 ;
; map[17][3]                              ; Merged with map[17][0]                 ;
; map[17][7]                              ; Merged with map[17][0]                 ;
; map[17][8]                              ; Merged with map[17][0]                 ;
; map[17][9]                              ; Merged with map[17][0]                 ;
; map[17][6]                              ; Merged with map[17][4]                 ;
; rows[20][1]                             ; Merged with rows[20][0]                ;
; rows[20][2]                             ; Merged with rows[20][0]                ;
; rows[20][3]                             ; Merged with rows[20][0]                ;
; rows[20][7]                             ; Merged with rows[20][0]                ;
; rows[20][8]                             ; Merged with rows[20][0]                ;
; rows[20][9]                             ; Merged with rows[20][0]                ;
; rows[20][6]                             ; Merged with rows[20][4]                ;
; rows[19][1]                             ; Merged with rows[19][0]                ;
; rows[19][2]                             ; Merged with rows[19][0]                ;
; rows[19][3]                             ; Merged with rows[19][0]                ;
; rows[19][7]                             ; Merged with rows[19][0]                ;
; rows[19][8]                             ; Merged with rows[19][0]                ;
; rows[19][9]                             ; Merged with rows[19][0]                ;
; rows[19][6]                             ; Merged with rows[19][4]                ;
; rows[18][1]                             ; Merged with rows[18][0]                ;
; rows[18][2]                             ; Merged with rows[18][0]                ;
; rows[18][3]                             ; Merged with rows[18][0]                ;
; rows[18][7]                             ; Merged with rows[18][0]                ;
; rows[18][8]                             ; Merged with rows[18][0]                ;
; rows[18][9]                             ; Merged with rows[18][0]                ;
; rows[18][6]                             ; Merged with rows[18][4]                ;
; rows[17][1]                             ; Merged with rows[17][0]                ;
; rows[17][2]                             ; Merged with rows[17][0]                ;
; rows[17][3]                             ; Merged with rows[17][0]                ;
; rows[17][7]                             ; Merged with rows[17][0]                ;
; rows[17][8]                             ; Merged with rows[17][0]                ;
; rows[17][9]                             ; Merged with rows[17][0]                ;
; rows[17][6]                             ; Merged with rows[17][4]                ;
; rows[21][1]                             ; Merged with rows[21][0]                ;
; rows[21][2]                             ; Merged with rows[21][0]                ;
; rows[21][3]                             ; Merged with rows[21][0]                ;
; rows[21][4]                             ; Merged with rows[21][0]                ;
; rows[21][6]                             ; Merged with rows[21][0]                ;
; rows[21][7]                             ; Merged with rows[21][0]                ;
; rows[21][8]                             ; Merged with rows[21][0]                ;
; rows[21][9]                             ; Merged with rows[21][0]                ;
; Row:row20|row[1..3,7..9]                ; Merged with Row:row20|row[0]           ;
; Row:row20|row[6]                        ; Merged with Row:row20|row[4]           ;
; Row:row19|row[1..3,7..9]                ; Merged with Row:row19|row[0]           ;
; Row:row19|row[6]                        ; Merged with Row:row19|row[4]           ;
; Row:row18|row[1..3,7..9]                ; Merged with Row:row18|row[0]           ;
; Row:row18|row[6]                        ; Merged with Row:row18|row[4]           ;
; Row:row17|row[1..3,7..9]                ; Merged with Row:row17|row[0]           ;
; Row:row17|row[6]                        ; Merged with Row:row17|row[4]           ;
; Row:row21|row[1..4,6..9]                ; Merged with Row:row21|row[0]           ;
; map[14][1]                              ; Merged with map[14][0]                 ;
; map[14][2]                              ; Merged with map[14][0]                 ;
; map[14][3]                              ; Merged with map[14][0]                 ;
; map[14][7]                              ; Merged with map[14][0]                 ;
; map[14][8]                              ; Merged with map[14][0]                 ;
; map[14][9]                              ; Merged with map[14][0]                 ;
; map[15][6]                              ; Merged with map[15][4]                 ;
; Row:row16|row[1..3,7..9]                ; Merged with Row:row16|row[0]           ;
; Row:row16|row[6]                        ; Merged with Row:row16|row[4]           ;
; Row:row14|row[1..3,7..9]                ; Merged with Row:row14|row[0]           ;
; Row:row15|row[6]                        ; Merged with Row:row15|row[4]           ;
; rows[16][1]                             ; Merged with rows[16][0]                ;
; rows[16][2]                             ; Merged with rows[16][0]                ;
; rows[16][3]                             ; Merged with rows[16][0]                ;
; rows[16][7]                             ; Merged with rows[16][0]                ;
; rows[16][8]                             ; Merged with rows[16][0]                ;
; rows[16][9]                             ; Merged with rows[16][0]                ;
; rows[16][6]                             ; Merged with rows[16][4]                ;
; rows[14][1]                             ; Merged with rows[14][0]                ;
; rows[14][2]                             ; Merged with rows[14][0]                ;
; rows[14][3]                             ; Merged with rows[14][0]                ;
; rows[14][7]                             ; Merged with rows[14][0]                ;
; rows[14][8]                             ; Merged with rows[14][0]                ;
; rows[14][9]                             ; Merged with rows[14][0]                ;
; Row:row15|row[1..3,7..9]                ; Merged with Row:row15|row[0]           ;
; rows[15][6]                             ; Merged with rows[15][4]                ;
; map[14][6]                              ; Merged with map[14][4]                 ;
; map[15][1]                              ; Merged with map[15][0]                 ;
; map[15][2]                              ; Merged with map[15][0]                 ;
; map[15][3]                              ; Merged with map[15][0]                 ;
; map[15][7]                              ; Merged with map[15][0]                 ;
; map[15][8]                              ; Merged with map[15][0]                 ;
; map[15][9]                              ; Merged with map[15][0]                 ;
; rows[15][1]                             ; Merged with rows[15][0]                ;
; rows[15][2]                             ; Merged with rows[15][0]                ;
; rows[15][3]                             ; Merged with rows[15][0]                ;
; rows[15][7]                             ; Merged with rows[15][0]                ;
; rows[15][8]                             ; Merged with rows[15][0]                ;
; rows[15][9]                             ; Merged with rows[15][0]                ;
; Row:row14|row[6]                        ; Merged with Row:row14|row[4]           ;
; rows[14][6]                             ; Merged with rows[14][4]                ;
; Row:row13|row[1..3,7..9]                ; Merged with Row:row13|row[0]           ;
; map[13][6]                              ; Merged with map[13][4]                 ;
; map[13][1]                              ; Merged with map[13][0]                 ;
; map[13][2]                              ; Merged with map[13][0]                 ;
; map[13][3]                              ; Merged with map[13][0]                 ;
; map[13][7]                              ; Merged with map[13][0]                 ;
; map[13][8]                              ; Merged with map[13][0]                 ;
; map[13][9]                              ; Merged with map[13][0]                 ;
; rows[13][1]                             ; Merged with rows[13][0]                ;
; rows[13][2]                             ; Merged with rows[13][0]                ;
; rows[13][3]                             ; Merged with rows[13][0]                ;
; rows[13][7]                             ; Merged with rows[13][0]                ;
; rows[13][8]                             ; Merged with rows[13][0]                ;
; rows[13][9]                             ; Merged with rows[13][0]                ;
; Row:row13|row[6]                        ; Merged with Row:row13|row[4]           ;
; map[12][1]                              ; Merged with map[12][0]                 ;
; map[12][2]                              ; Merged with map[12][0]                 ;
; map[12][3]                              ; Merged with map[12][0]                 ;
; map[12][7]                              ; Merged with map[12][0]                 ;
; map[12][8]                              ; Merged with map[12][0]                 ;
; map[12][9]                              ; Merged with map[12][0]                 ;
; map[12][6]                              ; Merged with map[12][4]                 ;
; rows[13][6]                             ; Merged with rows[13][4]                ;
; Row:row12|row[1..3,7..9]                ; Merged with Row:row12|row[0]           ;
; Block:block11|row[6]                    ; Merged with Block:block11|row[4]       ;
; Block:block11|row[1..3,7..9]            ; Merged with Block:block11|row[0]       ;
; Row:row12|row[6]                        ; Merged with Row:row12|row[4]           ;
; rows[12][1]                             ; Merged with rows[12][0]                ;
; rows[12][2]                             ; Merged with rows[12][0]                ;
; rows[12][3]                             ; Merged with rows[12][0]                ;
; rows[12][7]                             ; Merged with rows[12][0]                ;
; rows[12][8]                             ; Merged with rows[12][0]                ;
; rows[12][9]                             ; Merged with rows[12][0]                ;
; blocks[11][6]                           ; Merged with blocks[11][4]              ;
; blocks[11][1]                           ; Merged with blocks[11][0]              ;
; blocks[11][2]                           ; Merged with blocks[11][0]              ;
; blocks[11][3]                           ; Merged with blocks[11][0]              ;
; blocks[11][7]                           ; Merged with blocks[11][0]              ;
; blocks[11][8]                           ; Merged with blocks[11][0]              ;
; blocks[11][9]                           ; Merged with blocks[11][0]              ;
; rows[12][6]                             ; Merged with rows[12][4]                ;
; Row:row11|row[1..3,7..9]                ; Merged with Row:row11|row[0]           ;
; map[10][1]                              ; Merged with map[10][0]                 ;
; map[10][2]                              ; Merged with map[10][0]                 ;
; map[10][3]                              ; Merged with map[10][0]                 ;
; map[10][7]                              ; Merged with map[10][0]                 ;
; map[10][8]                              ; Merged with map[10][0]                 ;
; map[10][9]                              ; Merged with map[10][0]                 ;
; map[11][6]                              ; Merged with map[11][4]                 ;
; Block:block10|row[6]                    ; Merged with Block:block10|row[4]       ;
; Block:block10|row[1..3,7..9]            ; Merged with Block:block10|row[0]       ;
; rows[11][1]                             ; Merged with rows[11][0]                ;
; rows[11][2]                             ; Merged with rows[11][0]                ;
; rows[11][3]                             ; Merged with rows[11][0]                ;
; rows[11][7]                             ; Merged with rows[11][0]                ;
; rows[11][8]                             ; Merged with rows[11][0]                ;
; rows[11][9]                             ; Merged with rows[11][0]                ;
; Row:row11|row[6]                        ; Merged with Row:row11|row[4]           ;
; blocks[10][6]                           ; Merged with blocks[10][4]              ;
; blocks[10][1]                           ; Merged with blocks[10][0]              ;
; blocks[10][2]                           ; Merged with blocks[10][0]              ;
; blocks[10][3]                           ; Merged with blocks[10][0]              ;
; blocks[10][7]                           ; Merged with blocks[10][0]              ;
; blocks[10][8]                           ; Merged with blocks[10][0]              ;
; blocks[10][9]                           ; Merged with blocks[10][0]              ;
; map[11][1]                              ; Merged with map[11][0]                 ;
; map[11][2]                              ; Merged with map[11][0]                 ;
; map[11][3]                              ; Merged with map[11][0]                 ;
; map[11][7]                              ; Merged with map[11][0]                 ;
; map[11][8]                              ; Merged with map[11][0]                 ;
; map[11][9]                              ; Merged with map[11][0]                 ;
; rows[11][6]                             ; Merged with rows[11][4]                ;
; Row:row10|row[1..3,7..9]                ; Merged with Row:row10|row[0]           ;
; map[10][6]                              ; Merged with map[10][4]                 ;
; Block:block9|row[6]                     ; Merged with Block:block9|row[4]        ;
; Block:block9|row[1..3,7..9]             ; Merged with Block:block9|row[0]        ;
; rows[10][1]                             ; Merged with rows[10][0]                ;
; rows[10][2]                             ; Merged with rows[10][0]                ;
; rows[10][3]                             ; Merged with rows[10][0]                ;
; rows[10][7]                             ; Merged with rows[10][0]                ;
; rows[10][8]                             ; Merged with rows[10][0]                ;
; rows[10][9]                             ; Merged with rows[10][0]                ;
; Row:row10|row[6]                        ; Merged with Row:row10|row[4]           ;
; blocks[9][6]                            ; Merged with blocks[9][4]               ;
; blocks[9][1]                            ; Merged with blocks[9][0]               ;
; blocks[9][2]                            ; Merged with blocks[9][0]               ;
; blocks[9][3]                            ; Merged with blocks[9][0]               ;
; blocks[9][7]                            ; Merged with blocks[9][0]               ;
; blocks[9][8]                            ; Merged with blocks[9][0]               ;
; blocks[9][9]                            ; Merged with blocks[9][0]               ;
; map[8][1]                               ; Merged with map[8][0]                  ;
; map[8][2]                               ; Merged with map[8][0]                  ;
; map[8][3]                               ; Merged with map[8][0]                  ;
; map[8][7]                               ; Merged with map[8][0]                  ;
; map[8][8]                               ; Merged with map[8][0]                  ;
; map[8][9]                               ; Merged with map[8][0]                  ;
; map[9][6]                               ; Merged with map[9][4]                  ;
; rows[10][6]                             ; Merged with rows[10][4]                ;
; Row:row09|row[1..3,7..9]                ; Merged with Row:row09|row[0]           ;
; Block:block8|row[6]                     ; Merged with Block:block8|row[4]        ;
; Block:block8|row[1..3,7..9]             ; Merged with Block:block8|row[0]        ;
; Row:row09|row[6]                        ; Merged with Row:row09|row[4]           ;
; rows[9][1]                              ; Merged with rows[9][0]                 ;
; rows[9][2]                              ; Merged with rows[9][0]                 ;
; rows[9][3]                              ; Merged with rows[9][0]                 ;
; rows[9][7]                              ; Merged with rows[9][0]                 ;
; rows[9][8]                              ; Merged with rows[9][0]                 ;
; rows[9][9]                              ; Merged with rows[9][0]                 ;
; blocks[8][6]                            ; Merged with blocks[8][4]               ;
; blocks[8][1]                            ; Merged with blocks[8][0]               ;
; blocks[8][2]                            ; Merged with blocks[8][0]               ;
; blocks[8][3]                            ; Merged with blocks[8][0]               ;
; blocks[8][7]                            ; Merged with blocks[8][0]               ;
; blocks[8][8]                            ; Merged with blocks[8][0]               ;
; blocks[8][9]                            ; Merged with blocks[8][0]               ;
; rows[9][6]                              ; Merged with rows[9][4]                 ;
; Row:row08|row[1..3,7..9]                ; Merged with Row:row08|row[0]           ;
; map[9][1]                               ; Merged with map[9][0]                  ;
; map[9][2]                               ; Merged with map[9][0]                  ;
; map[9][3]                               ; Merged with map[9][0]                  ;
; map[9][7]                               ; Merged with map[9][0]                  ;
; map[9][8]                               ; Merged with map[9][0]                  ;
; map[9][9]                               ; Merged with map[9][0]                  ;
; map[8][6]                               ; Merged with map[8][4]                  ;
; Block:block7|row[6]                     ; Merged with Block:block7|row[4]        ;
; Block:block7|row[1..3,7..9]             ; Merged with Block:block7|row[0]        ;
; rows[8][1]                              ; Merged with rows[8][0]                 ;
; rows[8][2]                              ; Merged with rows[8][0]                 ;
; rows[8][3]                              ; Merged with rows[8][0]                 ;
; rows[8][7]                              ; Merged with rows[8][0]                 ;
; rows[8][8]                              ; Merged with rows[8][0]                 ;
; rows[8][9]                              ; Merged with rows[8][0]                 ;
; Row:row08|row[6]                        ; Merged with Row:row08|row[4]           ;
; blocks[7][6]                            ; Merged with blocks[7][4]               ;
; blocks[7][1]                            ; Merged with blocks[7][0]               ;
; blocks[7][2]                            ; Merged with blocks[7][0]               ;
; blocks[7][3]                            ; Merged with blocks[7][0]               ;
; blocks[7][7]                            ; Merged with blocks[7][0]               ;
; blocks[7][8]                            ; Merged with blocks[7][0]               ;
; blocks[7][9]                            ; Merged with blocks[7][0]               ;
; map[6][1]                               ; Merged with map[6][0]                  ;
; map[6][2]                               ; Merged with map[6][0]                  ;
; map[6][3]                               ; Merged with map[6][0]                  ;
; map[6][7]                               ; Merged with map[6][0]                  ;
; map[6][8]                               ; Merged with map[6][0]                  ;
; map[6][9]                               ; Merged with map[6][0]                  ;
; map[7][6]                               ; Merged with map[7][4]                  ;
; rows[8][6]                              ; Merged with rows[8][4]                 ;
; Row:row07|row[1..3,7..9]                ; Merged with Row:row07|row[0]           ;
; Block:block6|row[6]                     ; Merged with Block:block6|row[4]        ;
; Block:block6|row[1..3,7..9]             ; Merged with Block:block6|row[0]        ;
; Row:row07|row[6]                        ; Merged with Row:row07|row[4]           ;
; rows[7][1]                              ; Merged with rows[7][0]                 ;
; rows[7][2]                              ; Merged with rows[7][0]                 ;
; rows[7][3]                              ; Merged with rows[7][0]                 ;
; rows[7][7]                              ; Merged with rows[7][0]                 ;
; rows[7][8]                              ; Merged with rows[7][0]                 ;
; rows[7][9]                              ; Merged with rows[7][0]                 ;
; blocks[6][6]                            ; Merged with blocks[6][4]               ;
; blocks[6][1]                            ; Merged with blocks[6][0]               ;
; blocks[6][2]                            ; Merged with blocks[6][0]               ;
; blocks[6][3]                            ; Merged with blocks[6][0]               ;
; blocks[6][7]                            ; Merged with blocks[6][0]               ;
; blocks[6][8]                            ; Merged with blocks[6][0]               ;
; blocks[6][9]                            ; Merged with blocks[6][0]               ;
; rows[7][6]                              ; Merged with rows[7][4]                 ;
; Row:row06|row[1..3,7..9]                ; Merged with Row:row06|row[0]           ;
; map[7][1]                               ; Merged with map[7][0]                  ;
; map[7][2]                               ; Merged with map[7][0]                  ;
; map[7][3]                               ; Merged with map[7][0]                  ;
; map[7][7]                               ; Merged with map[7][0]                  ;
; map[7][8]                               ; Merged with map[7][0]                  ;
; map[7][9]                               ; Merged with map[7][0]                  ;
; map[6][6]                               ; Merged with map[6][4]                  ;
; Block:block5|row[6]                     ; Merged with Block:block5|row[4]        ;
; Block:block5|row[1..3,7..9]             ; Merged with Block:block5|row[0]        ;
; rows[6][1]                              ; Merged with rows[6][0]                 ;
; rows[6][2]                              ; Merged with rows[6][0]                 ;
; rows[6][3]                              ; Merged with rows[6][0]                 ;
; rows[6][7]                              ; Merged with rows[6][0]                 ;
; rows[6][8]                              ; Merged with rows[6][0]                 ;
; rows[6][9]                              ; Merged with rows[6][0]                 ;
; Row:row06|row[6]                        ; Merged with Row:row06|row[4]           ;
; blocks[5][6]                            ; Merged with blocks[5][4]               ;
; blocks[5][1]                            ; Merged with blocks[5][0]               ;
; blocks[5][2]                            ; Merged with blocks[5][0]               ;
; blocks[5][3]                            ; Merged with blocks[5][0]               ;
; blocks[5][7]                            ; Merged with blocks[5][0]               ;
; blocks[5][8]                            ; Merged with blocks[5][0]               ;
; blocks[5][9]                            ; Merged with blocks[5][0]               ;
; map[4][1]                               ; Merged with map[4][0]                  ;
; map[4][2]                               ; Merged with map[4][0]                  ;
; map[4][3]                               ; Merged with map[4][0]                  ;
; map[4][7]                               ; Merged with map[4][0]                  ;
; map[4][8]                               ; Merged with map[4][0]                  ;
; map[4][9]                               ; Merged with map[4][0]                  ;
; map[5][6]                               ; Merged with map[5][4]                  ;
; rows[6][6]                              ; Merged with rows[6][4]                 ;
; Row:row05|row[1..3,7..9]                ; Merged with Row:row05|row[0]           ;
; Block:block4|row[6]                     ; Merged with Block:block4|row[4]        ;
; Block:block4|row[1..3,7..9]             ; Merged with Block:block4|row[0]        ;
; Row:row05|row[6]                        ; Merged with Row:row05|row[4]           ;
; rows[5][1]                              ; Merged with rows[5][0]                 ;
; rows[5][2]                              ; Merged with rows[5][0]                 ;
; rows[5][3]                              ; Merged with rows[5][0]                 ;
; rows[5][7]                              ; Merged with rows[5][0]                 ;
; rows[5][8]                              ; Merged with rows[5][0]                 ;
; rows[5][9]                              ; Merged with rows[5][0]                 ;
; blocks[4][6]                            ; Merged with blocks[4][4]               ;
; blocks[4][1]                            ; Merged with blocks[4][0]               ;
; blocks[4][2]                            ; Merged with blocks[4][0]               ;
; blocks[4][3]                            ; Merged with blocks[4][0]               ;
; blocks[4][7]                            ; Merged with blocks[4][0]               ;
; blocks[4][8]                            ; Merged with blocks[4][0]               ;
; blocks[4][9]                            ; Merged with blocks[4][0]               ;
; rows[5][6]                              ; Merged with rows[5][4]                 ;
; Row:row04|row[1..3,7..9]                ; Merged with Row:row04|row[0]           ;
; map[5][1]                               ; Merged with map[5][0]                  ;
; map[5][2]                               ; Merged with map[5][0]                  ;
; map[5][3]                               ; Merged with map[5][0]                  ;
; map[5][7]                               ; Merged with map[5][0]                  ;
; map[5][8]                               ; Merged with map[5][0]                  ;
; map[5][9]                               ; Merged with map[5][0]                  ;
; map[4][6]                               ; Merged with map[4][4]                  ;
; Block:block3|row[6]                     ; Merged with Block:block3|row[4]        ;
; Block:block3|row[1..3,7..9]             ; Merged with Block:block3|row[0]        ;
; rows[4][1]                              ; Merged with rows[4][0]                 ;
; rows[4][2]                              ; Merged with rows[4][0]                 ;
; rows[4][3]                              ; Merged with rows[4][0]                 ;
; rows[4][7]                              ; Merged with rows[4][0]                 ;
; rows[4][8]                              ; Merged with rows[4][0]                 ;
; rows[4][9]                              ; Merged with rows[4][0]                 ;
; Row:row04|row[6]                        ; Merged with Row:row04|row[4]           ;
; blocks[3][6]                            ; Merged with blocks[3][4]               ;
; blocks[3][1]                            ; Merged with blocks[3][0]               ;
; blocks[3][2]                            ; Merged with blocks[3][0]               ;
; blocks[3][3]                            ; Merged with blocks[3][0]               ;
; blocks[3][7]                            ; Merged with blocks[3][0]               ;
; blocks[3][8]                            ; Merged with blocks[3][0]               ;
; blocks[3][9]                            ; Merged with blocks[3][0]               ;
; map[2][1]                               ; Merged with map[2][0]                  ;
; map[2][2]                               ; Merged with map[2][0]                  ;
; map[2][3]                               ; Merged with map[2][0]                  ;
; map[2][7]                               ; Merged with map[2][0]                  ;
; map[2][8]                               ; Merged with map[2][0]                  ;
; map[2][9]                               ; Merged with map[2][0]                  ;
; map[3][6]                               ; Merged with map[3][4]                  ;
; rows[4][6]                              ; Merged with rows[4][4]                 ;
; Row:row03|row[1..3,7..9]                ; Merged with Row:row03|row[0]           ;
; Block:block2|row[6]                     ; Merged with Block:block2|row[4]        ;
; Block:block2|row[1..3,7..9]             ; Merged with Block:block2|row[0]        ;
; Row:row03|row[6]                        ; Merged with Row:row03|row[4]           ;
; rows[3][1]                              ; Merged with rows[3][0]                 ;
; rows[3][2]                              ; Merged with rows[3][0]                 ;
; rows[3][3]                              ; Merged with rows[3][0]                 ;
; rows[3][7]                              ; Merged with rows[3][0]                 ;
; rows[3][8]                              ; Merged with rows[3][0]                 ;
; rows[3][9]                              ; Merged with rows[3][0]                 ;
; blocks[2][6]                            ; Merged with blocks[2][4]               ;
; blocks[2][1]                            ; Merged with blocks[2][0]               ;
; blocks[2][2]                            ; Merged with blocks[2][0]               ;
; blocks[2][3]                            ; Merged with blocks[2][0]               ;
; blocks[2][7]                            ; Merged with blocks[2][0]               ;
; blocks[2][8]                            ; Merged with blocks[2][0]               ;
; blocks[2][9]                            ; Merged with blocks[2][0]               ;
; rows[3][6]                              ; Merged with rows[3][4]                 ;
; Row:row02|row[1..3,7..9]                ; Merged with Row:row02|row[0]           ;
; map[3][1]                               ; Merged with map[3][0]                  ;
; map[3][2]                               ; Merged with map[3][0]                  ;
; map[3][3]                               ; Merged with map[3][0]                  ;
; map[3][7]                               ; Merged with map[3][0]                  ;
; map[3][8]                               ; Merged with map[3][0]                  ;
; map[3][9]                               ; Merged with map[3][0]                  ;
; map[2][6]                               ; Merged with map[2][4]                  ;
; Block:block1|row[6]                     ; Merged with Block:block1|row[4]        ;
; Block:block1|row[1..3,7..9]             ; Merged with Block:block1|row[0]        ;
; rows[2][1]                              ; Merged with rows[2][0]                 ;
; rows[2][2]                              ; Merged with rows[2][0]                 ;
; rows[2][3]                              ; Merged with rows[2][0]                 ;
; rows[2][7]                              ; Merged with rows[2][0]                 ;
; rows[2][8]                              ; Merged with rows[2][0]                 ;
; rows[2][9]                              ; Merged with rows[2][0]                 ;
; Row:row02|row[6]                        ; Merged with Row:row02|row[4]           ;
; blocks[1][6]                            ; Merged with blocks[1][4]               ;
; blocks[1][1]                            ; Merged with blocks[1][0]               ;
; blocks[1][2]                            ; Merged with blocks[1][0]               ;
; blocks[1][3]                            ; Merged with blocks[1][0]               ;
; blocks[1][7]                            ; Merged with blocks[1][0]               ;
; blocks[1][8]                            ; Merged with blocks[1][0]               ;
; blocks[1][9]                            ; Merged with blocks[1][0]               ;
; map[0][1]                               ; Merged with map[0][0]                  ;
; map[0][2]                               ; Merged with map[0][0]                  ;
; map[0][3]                               ; Merged with map[0][0]                  ;
; map[0][7]                               ; Merged with map[0][0]                  ;
; map[0][8]                               ; Merged with map[0][0]                  ;
; map[0][9]                               ; Merged with map[0][0]                  ;
; map[1][6]                               ; Merged with map[1][4]                  ;
; rows[2][6]                              ; Merged with rows[2][4]                 ;
; Row:row01|row[1..3,7..9]                ; Merged with Row:row01|row[0]           ;
; Block:block0|row[6]                     ; Merged with Block:block0|row[4]        ;
; Block:block0|row[1..3,7..9]             ; Merged with Block:block0|row[0]        ;
; Row:row01|row[6]                        ; Merged with Row:row01|row[4]           ;
; rows[1][1]                              ; Merged with rows[1][0]                 ;
; rows[1][2]                              ; Merged with rows[1][0]                 ;
; rows[1][3]                              ; Merged with rows[1][0]                 ;
; rows[1][7]                              ; Merged with rows[1][0]                 ;
; rows[1][8]                              ; Merged with rows[1][0]                 ;
; rows[1][9]                              ; Merged with rows[1][0]                 ;
; blocks[0][6]                            ; Merged with blocks[0][4]               ;
; blocks[0][1]                            ; Merged with blocks[0][0]               ;
; blocks[0][2]                            ; Merged with blocks[0][0]               ;
; blocks[0][3]                            ; Merged with blocks[0][0]               ;
; blocks[0][7]                            ; Merged with blocks[0][0]               ;
; blocks[0][8]                            ; Merged with blocks[0][0]               ;
; blocks[0][9]                            ; Merged with blocks[0][0]               ;
; rows[1][6]                              ; Merged with rows[1][4]                 ;
; Row:row00|row[1..3,7..9]                ; Merged with Row:row00|row[0]           ;
; map[1][1]                               ; Merged with map[1][0]                  ;
; map[1][2]                               ; Merged with map[1][0]                  ;
; map[1][3]                               ; Merged with map[1][0]                  ;
; map[1][7]                               ; Merged with map[1][0]                  ;
; map[1][8]                               ; Merged with map[1][0]                  ;
; map[1][9]                               ; Merged with map[1][0]                  ;
; map[0][6]                               ; Merged with map[0][4]                  ;
; rows[0][1]                              ; Merged with rows[0][0]                 ;
; rows[0][2]                              ; Merged with rows[0][0]                 ;
; rows[0][3]                              ; Merged with rows[0][0]                 ;
; rows[0][7]                              ; Merged with rows[0][0]                 ;
; rows[0][8]                              ; Merged with rows[0][0]                 ;
; rows[0][9]                              ; Merged with rows[0][0]                 ;
; Row:row00|row[6]                        ; Merged with Row:row00|row[4]           ;
; rows[0][6]                              ; Merged with rows[0][4]                 ;
; Block:block21|row[9]                    ; Stuck at GND due to stuck port data_in ;
; blocks[21][0]                           ; Stuck at GND due to stuck port data_in ;
; Block:block20|row[9]                    ; Stuck at GND due to stuck port data_in ;
; blocks[20][0]                           ; Stuck at GND due to stuck port data_in ;
; Block:block19|row[9]                    ; Stuck at GND due to stuck port data_in ;
; blocks[19][0]                           ; Stuck at GND due to stuck port data_in ;
; Block:block18|row[9]                    ; Stuck at GND due to stuck port data_in ;
; blocks[18][0]                           ; Stuck at GND due to stuck port data_in ;
; Block:block17|row[9]                    ; Stuck at GND due to stuck port data_in ;
; blocks[17][0]                           ; Stuck at GND due to stuck port data_in ;
; Block:block16|row[9]                    ; Stuck at GND due to stuck port data_in ;
; blocks[16][0]                           ; Stuck at GND due to stuck port data_in ;
; Block:block15|row[9]                    ; Stuck at GND due to stuck port data_in ;
; blocks[15][0]                           ; Stuck at GND due to stuck port data_in ;
; Block:block14|row[9]                    ; Stuck at GND due to stuck port data_in ;
; blocks[14][0]                           ; Stuck at GND due to stuck port data_in ;
; Block:block13|row[9]                    ; Stuck at GND due to stuck port data_in ;
; blocks[13][0]                           ; Stuck at GND due to stuck port data_in ;
; Block:block12|row[9]                    ; Stuck at GND due to stuck port data_in ;
; blocks[12][0]                           ; Stuck at GND due to stuck port data_in ;
; Block:block11|row[0]                    ; Stuck at GND due to stuck port data_in ;
; blocks[11][0]                           ; Stuck at GND due to stuck port data_in ;
; Block:block10|row[0]                    ; Stuck at GND due to stuck port data_in ;
; blocks[10][0]                           ; Stuck at GND due to stuck port data_in ;
; Block:block9|row[0]                     ; Stuck at GND due to stuck port data_in ;
; blocks[9][0]                            ; Stuck at GND due to stuck port data_in ;
; Block:block8|row[0]                     ; Stuck at GND due to stuck port data_in ;
; blocks[8][0]                            ; Stuck at GND due to stuck port data_in ;
; Block:block7|row[0]                     ; Stuck at GND due to stuck port data_in ;
; blocks[7][0]                            ; Stuck at GND due to stuck port data_in ;
; Block:block6|row[0]                     ; Stuck at GND due to stuck port data_in ;
; blocks[6][0]                            ; Stuck at GND due to stuck port data_in ;
; Block:block5|row[0]                     ; Stuck at GND due to stuck port data_in ;
; blocks[5][0]                            ; Stuck at GND due to stuck port data_in ;
; Block:block4|row[0]                     ; Stuck at GND due to stuck port data_in ;
; blocks[4][0]                            ; Stuck at GND due to stuck port data_in ;
; Block:block3|row[0]                     ; Stuck at GND due to stuck port data_in ;
; blocks[3][0]                            ; Stuck at GND due to stuck port data_in ;
; Block:block2|row[0]                     ; Stuck at GND due to stuck port data_in ;
; blocks[2][0]                            ; Stuck at GND due to stuck port data_in ;
; Block:block1|row[0]                     ; Stuck at GND due to stuck port data_in ;
; blocks[1][0]                            ; Stuck at GND due to stuck port data_in ;
; Block:block0|row[0]                     ; Stuck at GND due to stuck port data_in ;
; blocks[0][0]                            ; Stuck at GND due to stuck port data_in ;
; Block:block21|row[5]                    ; Merged with Block:block20|row[6]       ;
; blocks[21][5]                           ; Merged with blocks[20][4]              ;
; Row:row21|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row20|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row19|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row18|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row17|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row16|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row15|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row14|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row13|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row12|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row11|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row10|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row09|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row08|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row07|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row06|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row05|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row04|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row03|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row02|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row01|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row00|row[0]                        ; Stuck at GND due to stuck port data_in ;
; Row:row21|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row20|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row19|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row18|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row17|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row16|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row15|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row14|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row13|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row12|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row11|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row10|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row09|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row08|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row07|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row06|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row05|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row04|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row03|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row02|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row01|shift                         ; Stuck at GND due to stuck port data_in ;
; Row:row00|shift                         ; Stuck at GND due to stuck port data_in ;
; rows[0][0]                              ; Stuck at GND due to stuck port data_in ;
; rows[1][0]                              ; Stuck at GND due to stuck port data_in ;
; rows[2][0]                              ; Stuck at GND due to stuck port data_in ;
; rows[3][0]                              ; Stuck at GND due to stuck port data_in ;
; rows[4][0]                              ; Stuck at GND due to stuck port data_in ;
; rows[5][0]                              ; Stuck at GND due to stuck port data_in ;
; rows[6][0]                              ; Stuck at GND due to stuck port data_in ;
; rows[7][0]                              ; Stuck at GND due to stuck port data_in ;
; rows[8][0]                              ; Stuck at GND due to stuck port data_in ;
; rows[9][0]                              ; Stuck at GND due to stuck port data_in ;
; rows[10][0]                             ; Stuck at GND due to stuck port data_in ;
; rows[11][0]                             ; Stuck at GND due to stuck port data_in ;
; rows[12][0]                             ; Stuck at GND due to stuck port data_in ;
; rows[13][0]                             ; Stuck at GND due to stuck port data_in ;
; rows[14][0]                             ; Stuck at GND due to stuck port data_in ;
; rows[15][0]                             ; Stuck at GND due to stuck port data_in ;
; rows[16][0]                             ; Stuck at GND due to stuck port data_in ;
; rows[17][0]                             ; Stuck at GND due to stuck port data_in ;
; rows[18][0]                             ; Stuck at GND due to stuck port data_in ;
; rows[19][0]                             ; Stuck at GND due to stuck port data_in ;
; rows[20][0]                             ; Stuck at GND due to stuck port data_in ;
; rows[21][0]                             ; Stuck at GND due to stuck port data_in ;
; map[0][0]                               ; Stuck at GND due to stuck port data_in ;
; map[1][0]                               ; Stuck at GND due to stuck port data_in ;
; map[2][0]                               ; Stuck at GND due to stuck port data_in ;
; map[3][0]                               ; Stuck at GND due to stuck port data_in ;
; map[4][0]                               ; Stuck at GND due to stuck port data_in ;
; map[5][0]                               ; Stuck at GND due to stuck port data_in ;
; map[6][0]                               ; Stuck at GND due to stuck port data_in ;
; map[7][0]                               ; Stuck at GND due to stuck port data_in ;
; map[8][0]                               ; Stuck at GND due to stuck port data_in ;
; map[9][0]                               ; Stuck at GND due to stuck port data_in ;
; map[10][0]                              ; Stuck at GND due to stuck port data_in ;
; map[11][0]                              ; Stuck at GND due to stuck port data_in ;
; map[12][0]                              ; Stuck at GND due to stuck port data_in ;
; map[13][0]                              ; Stuck at GND due to stuck port data_in ;
; map[14][0]                              ; Stuck at GND due to stuck port data_in ;
; map[15][0]                              ; Stuck at GND due to stuck port data_in ;
; map[16][0]                              ; Stuck at GND due to stuck port data_in ;
; map[17][0]                              ; Stuck at GND due to stuck port data_in ;
; map[18][0]                              ; Stuck at GND due to stuck port data_in ;
; map[19][0]                              ; Stuck at GND due to stuck port data_in ;
; map[20][0]                              ; Stuck at GND due to stuck port data_in ;
; map[21][0]                              ; Stuck at GND due to stuck port data_in ;
; GameLogic:game|state~2                  ; Lost fanout                            ;
; GameLogic:game|state~3                  ; Lost fanout                            ;
; GameLogic:game|state~4                  ; Lost fanout                            ;
; GameLogic:game|state.shift_down_rows    ; Stuck at GND due to stuck port data_in ;
; GameLogic:game|state.HALT               ; Lost fanout                            ;
; map[21][5]                              ; Merged with map[20][4]                 ;
; rows[21][5]                             ; Merged with rows[20][4]                ;
; Row:row21|row[5]                        ; Merged with Row:row20|row[4]           ;
; Total Number of Removed Registers = 917 ;                                        ;
+-----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+----------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; Register name        ; Reason for Removal        ; Registers Removed due to This Register                                                          ;
+----------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; Block:block21|row[9] ; Stuck at GND              ; blocks[21][0], Block:block20|row[9], blocks[20][0], Block:block19|row[9], blocks[19][0],        ;
;                      ; due to stuck port data_in ; Block:block18|row[9], blocks[18][0], Block:block17|row[9], blocks[17][0],                       ;
;                      ;                           ; Block:block16|row[9], blocks[16][0], Block:block15|row[9], blocks[15][0],                       ;
;                      ;                           ; Block:block14|row[9], blocks[14][0], Block:block13|row[9], blocks[13][0],                       ;
;                      ;                           ; Block:block12|row[9], blocks[12][0], Block:block11|row[0], blocks[11][0],                       ;
;                      ;                           ; Block:block10|row[0], blocks[10][0], Block:block9|row[0], blocks[9][0],                         ;
;                      ;                           ; Block:block8|row[0], blocks[8][0], Block:block7|row[0], blocks[7][0],                           ;
;                      ;                           ; Block:block6|row[0], blocks[6][0], Block:block5|row[0], blocks[5][0],                           ;
;                      ;                           ; Block:block4|row[0], blocks[4][0], Block:block3|row[0], blocks[3][0],                           ;
;                      ;                           ; Block:block2|row[0], blocks[2][0], Block:block1|row[0], blocks[1][0],                           ;
;                      ;                           ; Block:block0|row[0], blocks[0][0], map[0][0], map[1][0], map[2][0], map[3][0], map[4][0],       ;
;                      ;                           ; map[5][0], map[6][0], map[7][0], map[8][0], map[9][0], map[10][0], map[11][0], map[12][0],      ;
;                      ;                           ; map[13][0], map[14][0], map[15][0], map[16][0], map[17][0], map[18][0], map[19][0], map[20][0], ;
;                      ;                           ; map[21][0]                                                                                      ;
; Row:row21|row[0]     ; Stuck at GND              ; rows[21][0]                                                                                     ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row20|row[0]     ; Stuck at GND              ; rows[20][0]                                                                                     ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row19|row[0]     ; Stuck at GND              ; rows[19][0]                                                                                     ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row18|row[0]     ; Stuck at GND              ; rows[18][0]                                                                                     ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row17|row[0]     ; Stuck at GND              ; rows[17][0]                                                                                     ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row16|row[0]     ; Stuck at GND              ; rows[16][0]                                                                                     ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row15|row[0]     ; Stuck at GND              ; rows[15][0]                                                                                     ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row14|row[0]     ; Stuck at GND              ; rows[14][0]                                                                                     ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row13|row[0]     ; Stuck at GND              ; rows[13][0]                                                                                     ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row12|row[0]     ; Stuck at GND              ; rows[12][0]                                                                                     ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row11|row[0]     ; Stuck at GND              ; rows[11][0]                                                                                     ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row10|row[0]     ; Stuck at GND              ; rows[10][0]                                                                                     ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row09|row[0]     ; Stuck at GND              ; rows[9][0]                                                                                      ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row08|row[0]     ; Stuck at GND              ; rows[8][0]                                                                                      ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row07|row[0]     ; Stuck at GND              ; rows[7][0]                                                                                      ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row06|row[0]     ; Stuck at GND              ; rows[6][0]                                                                                      ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row05|row[0]     ; Stuck at GND              ; rows[5][0]                                                                                      ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row04|row[0]     ; Stuck at GND              ; rows[4][0]                                                                                      ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row03|row[0]     ; Stuck at GND              ; rows[3][0]                                                                                      ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row02|row[0]     ; Stuck at GND              ; rows[2][0]                                                                                      ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row01|row[0]     ; Stuck at GND              ; rows[1][0]                                                                                      ;
;                      ; due to stuck port data_in ;                                                                                                 ;
; Row:row00|row[0]     ; Stuck at GND              ; rows[0][0]                                                                                      ;
;                      ; due to stuck port data_in ;                                                                                                 ;
+----------------------+---------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 274   ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 86    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 83    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab8|VGA_controller:vga_controller_instance|h_counter[0]    ;
; 3:1                ; 41 bits   ; 82 LEs        ; 41 LEs               ; 41 LEs                 ; Yes        ; |lab8|Block:block7|row[5]                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row20|row[4]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row19|row[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row18|row[5]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row17|row[5]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row16|row[5]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row15|row[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row14|row[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row13|row[5]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row12|row[5]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row11|row[5]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row10|row[5]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row09|row[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row08|row[5]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row07|row[5]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row06|row[5]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row05|row[4]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row04|row[5]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row03|row[4]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row02|row[4]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row01|row[4]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|Row:row00|row[0]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|Row:row21|row[5]                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |lab8|VGA_controller:vga_controller_instance|v_counter_in[8] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------+
; Parameter Name                ; Value                     ; Type                              ;
+-------------------------------+---------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_clk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                           ;
; LOCK_LOW                      ; 1                         ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                           ;
; BANDWIDTH                     ; 0                         ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; VCO_MIN                       ; 0                         ; Untyped                           ;
; VCO_MAX                       ; 0                         ; Untyped                           ;
; VCO_CENTER                    ; 0                         ; Untyped                           ;
; PFD_MIN                       ; 0                         ; Untyped                           ;
; PFD_MAX                       ; 0                         ; Untyped                           ;
; M_INITIAL                     ; 0                         ; Untyped                           ;
; M                             ; 0                         ; Untyped                           ;
; N                             ; 1                         ; Untyped                           ;
; M2                            ; 1                         ; Untyped                           ;
; N2                            ; 1                         ; Untyped                           ;
; SS                            ; 1                         ; Untyped                           ;
; C0_HIGH                       ; 0                         ; Untyped                           ;
; C1_HIGH                       ; 0                         ; Untyped                           ;
; C2_HIGH                       ; 0                         ; Untyped                           ;
; C3_HIGH                       ; 0                         ; Untyped                           ;
; C4_HIGH                       ; 0                         ; Untyped                           ;
; C5_HIGH                       ; 0                         ; Untyped                           ;
; C6_HIGH                       ; 0                         ; Untyped                           ;
; C7_HIGH                       ; 0                         ; Untyped                           ;
; C8_HIGH                       ; 0                         ; Untyped                           ;
; C9_HIGH                       ; 0                         ; Untyped                           ;
; C0_LOW                        ; 0                         ; Untyped                           ;
; C1_LOW                        ; 0                         ; Untyped                           ;
; C2_LOW                        ; 0                         ; Untyped                           ;
; C3_LOW                        ; 0                         ; Untyped                           ;
; C4_LOW                        ; 0                         ; Untyped                           ;
; C5_LOW                        ; 0                         ; Untyped                           ;
; C6_LOW                        ; 0                         ; Untyped                           ;
; C7_LOW                        ; 0                         ; Untyped                           ;
; C8_LOW                        ; 0                         ; Untyped                           ;
; C9_LOW                        ; 0                         ; Untyped                           ;
; C0_INITIAL                    ; 0                         ; Untyped                           ;
; C1_INITIAL                    ; 0                         ; Untyped                           ;
; C2_INITIAL                    ; 0                         ; Untyped                           ;
; C3_INITIAL                    ; 0                         ; Untyped                           ;
; C4_INITIAL                    ; 0                         ; Untyped                           ;
; C5_INITIAL                    ; 0                         ; Untyped                           ;
; C6_INITIAL                    ; 0                         ; Untyped                           ;
; C7_INITIAL                    ; 0                         ; Untyped                           ;
; C8_INITIAL                    ; 0                         ; Untyped                           ;
; C9_INITIAL                    ; 0                         ; Untyped                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                           ;
; C0_PH                         ; 0                         ; Untyped                           ;
; C1_PH                         ; 0                         ; Untyped                           ;
; C2_PH                         ; 0                         ; Untyped                           ;
; C3_PH                         ; 0                         ; Untyped                           ;
; C4_PH                         ; 0                         ; Untyped                           ;
; C5_PH                         ; 0                         ; Untyped                           ;
; C6_PH                         ; 0                         ; Untyped                           ;
; C7_PH                         ; 0                         ; Untyped                           ;
; C8_PH                         ; 0                         ; Untyped                           ;
; C9_PH                         ; 0                         ; Untyped                           ;
; L0_HIGH                       ; 1                         ; Untyped                           ;
; L1_HIGH                       ; 1                         ; Untyped                           ;
; G0_HIGH                       ; 1                         ; Untyped                           ;
; G1_HIGH                       ; 1                         ; Untyped                           ;
; G2_HIGH                       ; 1                         ; Untyped                           ;
; G3_HIGH                       ; 1                         ; Untyped                           ;
; E0_HIGH                       ; 1                         ; Untyped                           ;
; E1_HIGH                       ; 1                         ; Untyped                           ;
; E2_HIGH                       ; 1                         ; Untyped                           ;
; E3_HIGH                       ; 1                         ; Untyped                           ;
; L0_LOW                        ; 1                         ; Untyped                           ;
; L1_LOW                        ; 1                         ; Untyped                           ;
; G0_LOW                        ; 1                         ; Untyped                           ;
; G1_LOW                        ; 1                         ; Untyped                           ;
; G2_LOW                        ; 1                         ; Untyped                           ;
; G3_LOW                        ; 1                         ; Untyped                           ;
; E0_LOW                        ; 1                         ; Untyped                           ;
; E1_LOW                        ; 1                         ; Untyped                           ;
; E2_LOW                        ; 1                         ; Untyped                           ;
; E3_LOW                        ; 1                         ; Untyped                           ;
; L0_INITIAL                    ; 1                         ; Untyped                           ;
; L1_INITIAL                    ; 1                         ; Untyped                           ;
; G0_INITIAL                    ; 1                         ; Untyped                           ;
; G1_INITIAL                    ; 1                         ; Untyped                           ;
; G2_INITIAL                    ; 1                         ; Untyped                           ;
; G3_INITIAL                    ; 1                         ; Untyped                           ;
; E0_INITIAL                    ; 1                         ; Untyped                           ;
; E1_INITIAL                    ; 1                         ; Untyped                           ;
; E2_INITIAL                    ; 1                         ; Untyped                           ;
; E3_INITIAL                    ; 1                         ; Untyped                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                           ;
; L0_PH                         ; 0                         ; Untyped                           ;
; L1_PH                         ; 0                         ; Untyped                           ;
; G0_PH                         ; 0                         ; Untyped                           ;
; G1_PH                         ; 0                         ; Untyped                           ;
; G2_PH                         ; 0                         ; Untyped                           ;
; G3_PH                         ; 0                         ; Untyped                           ;
; E0_PH                         ; 0                         ; Untyped                           ;
; E1_PH                         ; 0                         ; Untyped                           ;
; E2_PH                         ; 0                         ; Untyped                           ;
; E3_PH                         ; 0                         ; Untyped                           ;
; M_PH                          ; 0                         ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                           ;
; CBXI_PARAMETER                ; vga_clk_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                                       ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: block_mapper:bmap|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: block_mapper:bmap|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: GameLogic:game|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 10             ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_8qo ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 1                                                ;
; Entity Instance               ; vga_clk:vga_clk_instance|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block0"                                                                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; collision ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; endgame   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block1"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block2"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block3"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block4"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block5"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block6"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block7"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block8"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block9"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block10"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block11"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block12"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block13"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block14"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block15"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block16"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block17"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block18"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block19"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "Block:block21" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; prev ; Input ; Info     ; Stuck at GND    ;
+------+-------+----------+-----------------+


+----------------------------------------+
; Port Connectivity Checks: "Row:row21"  ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; prev ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "next_Block:block" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; block ; Input ; Info     ; Stuck at GND      ;
+-------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 128                         ;
; cycloneiii_ff         ; 274                         ;
;     CLR               ; 3                           ;
;     ENA CLR           ; 83                          ;
;     SCLR              ; 6                           ;
;     SLD               ; 32                          ;
;     plain             ; 150                         ;
; cycloneiii_io_obuf    ; 48                          ;
; cycloneiii_lcell_comb ; 1305                        ;
;     arith             ; 365                         ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 309                         ;
;     normal            ; 940                         ;
;         0 data inputs ; 38                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 462                         ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 389                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 90.40                       ;
; Average LUT depth     ; 56.53                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Apr 23 16:32:49 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/lab8_soc.v
    Info (12023): Found entity 1: lab8_soc File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/lab8_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv
    Info (12023): Found entity 1: lab8_soc_irq_mapper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux_001 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux_001 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux_001 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux_001 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_003_default_decode File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router_003 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_002_default_decode File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router_002 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_001_default_decode File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router_001 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_default_decode File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab8_soc_sysid_qsys_0 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v
    Info (12023): Found entity 1: lab8_soc_sdram_pll_dffpipe_l2c File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab8_soc_sdram_pll_stdsync_sv6 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab8_soc_sdram_pll_altpll_lqa2 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab8_soc_sdram_pll File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram.v
    Info (12023): Found entity 1: lab8_soc_sdram_input_efifo_module File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab8_soc_sdram File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v
    Info (12023): Found entity 1: lab8_soc_otg_hpi_data File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v
    Info (12023): Found entity 1: lab8_soc_otg_hpi_cs File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v
    Info (12023): Found entity 1: lab8_soc_otg_hpi_address File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab8_soc_onchip_memory2_0 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab8_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab8_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab8_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab8_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab8_soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab8_soc_nios2_gen2_0_cpu File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_test_bench File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_keycode.v
    Info (12023): Found entity 1: lab8_soc_keycode File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_keycode.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab8_soc_jtag_uart_0_sim_scfifo_w File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab8_soc_jtag_uart_0_scfifo_w File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab8_soc_jtag_uart_0_sim_scfifo_r File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab8_soc_jtag_uart_0_scfifo_r File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab8_soc_jtag_uart_0 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_accum.v
    Info (12023): Found entity 1: lab8_soc_accum File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_accum.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/hpi_io_intf.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/VGA_controller.sv Line: 26
Warning (10229): Verilog HDL Expression warning at lab8.sv(221): truncated literal to match 10 bits File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 221
Info (12021): Found 1 design units, including 1 entities, in source file lab8.sv
    Info (12023): Found entity 1: lab8 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/Color_Mapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/vga_clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file block.sv
    Info (12023): Found entity 1: Block File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/block.sv Line: 1
Warning (10229): Verilog HDL Expression warning at Row.sv(30): truncated literal to match 10 bits File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/Row.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file row.sv
    Info (12023): Found entity 1: Row File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/Row.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gamelogic.sv
    Info (12023): Found entity 1: GameLogic File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/GameLogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file next_block.sv
    Info (12023): Found entity 1: next_Block File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/next_Block.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mapper.sv
    Info (12023): Found entity 1: mapper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/mapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file block_mapper.sv
    Info (12023): Found entity 1: block_mapper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/block_mapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/testbench.sv Line: 1
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 682
Info (12127): Elaborating entity "lab8" for the top level hierarchy
Warning (10034): Output port "OTG_ADDR" at lab8.sv(30) has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 30
Warning (10034): Output port "DRAM_ADDR" at lab8.sv(37) has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 37
Warning (10034): Output port "DRAM_BA" at lab8.sv(39) has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 39
Warning (10034): Output port "DRAM_DQM" at lab8.sv(40) has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 40
Warning (10034): Output port "OTG_CS_N" at lab8.sv(31) has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 31
Warning (10034): Output port "OTG_RD_N" at lab8.sv(32) has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 32
Warning (10034): Output port "OTG_WR_N" at lab8.sv(33) has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 33
Warning (10034): Output port "OTG_RST_N" at lab8.sv(34) has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 34
Warning (10034): Output port "DRAM_RAS_N" at lab8.sv(41) has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 41
Warning (10034): Output port "DRAM_CAS_N" at lab8.sv(42) has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 42
Warning (10034): Output port "DRAM_CKE" at lab8.sv(43) has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 43
Warning (10034): Output port "DRAM_WE_N" at lab8.sv(44) has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 44
Warning (10034): Output port "DRAM_CS_N" at lab8.sv(45) has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 45
Warning (10034): Output port "DRAM_CLK" at lab8.sv(47) has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 47
Info (12128): Elaborating entity "vga_clk" for hierarchy "vga_clk:vga_clk_instance" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 146
Info (12128): Elaborating entity "altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/vga_clk.v Line: 90
Info (12130): Elaborated megafunction instantiation "vga_clk:vga_clk_instance|altpll:altpll_component" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/vga_clk.v Line: 90
Info (12133): Instantiated megafunction "vga_clk:vga_clk_instance|altpll:altpll_component" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/vga_clk.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v
    Info (12023): Found entity 1: vga_clk_altpll File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/vga_clk_altpll.v Line: 29
Info (12128): Elaborating entity "vga_clk_altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga_controller_instance" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 155
Info (12128): Elaborating entity "GameLogic" for hierarchy "GameLogic:game" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 157
Info (12128): Elaborating entity "next_Block" for hierarchy "next_Block:block" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 159
Info (12128): Elaborating entity "mapper" for hierarchy "mapper:mapp" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 162
Info (12128): Elaborating entity "block_mapper" for hierarchy "block_mapper:bmap" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 168
Info (12128): Elaborating entity "Row" for hierarchy "Row:row21" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 176
Info (12128): Elaborating entity "Block" for hierarchy "Block:block21" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 200
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:color_instance" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 232
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_inst_0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 235
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "block_mapper:bmap|Div0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/block_mapper.sv Line: 11
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "block_mapper:bmap|Div1" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/block_mapper.sv Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "GameLogic:game|Mod0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/GameLogic.sv Line: 162
Info (12130): Elaborated megafunction instantiation "block_mapper:bmap|lpm_divide:Div0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/block_mapper.sv Line: 11
Info (12133): Instantiated megafunction "block_mapper:bmap|lpm_divide:Div0" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/block_mapper.sv Line: 11
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf
    Info (12023): Found entity 1: lpm_divide_tim File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/lpm_divide_tim.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/sign_div_unsign_llh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf
    Info (12023): Found entity 1: alt_u_div_u6f File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/alt_u_div_u6f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "GameLogic:game|lpm_divide:Mod0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/GameLogic.sv Line: 162
Info (12133): Instantiated megafunction "GameLogic:game|lpm_divide:Mod0" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/GameLogic.sv Line: 162
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8qo.tdf
    Info (12023): Found entity 1: lpm_divide_8qo File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/lpm_divide_8qo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_0dg.tdf
    Info (12023): Found entity 1: abs_divider_0dg File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/abs_divider_0dg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/alt_u_div_u9f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_e0a.tdf
    Info (12023): Found entity 1: lpm_abs_e0a File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/lpm_abs_e0a.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/db/lpm_abs_i0a.tdf Line: 24
Warning (12241): 20 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 31 buffer(s)
    Info (13016): Ignored 31 CARRY_SUM buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 29
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 38
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 18
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 18
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 18
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 18
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 18
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 18
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 18
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 18
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 18
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 18
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 18
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 18
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 18
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 18
    Warning (13410): Pin "VGA_R[0]" is stuck at VCC File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 20
    Warning (13410): Pin "VGA_R[1]" is stuck at VCC File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 20
    Warning (13410): Pin "VGA_R[2]" is stuck at VCC File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 20
    Warning (13410): Pin "VGA_R[3]" is stuck at VCC File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 20
    Warning (13410): Pin "VGA_R[4]" is stuck at VCC File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 20
    Warning (13410): Pin "VGA_R[5]" is stuck at VCC File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 20
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 24
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 30
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 30
    Warning (13410): Pin "OTG_CS_N" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 31
    Warning (13410): Pin "OTG_RD_N" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 32
    Warning (13410): Pin "OTG_WR_N" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 33
    Warning (13410): Pin "OTG_RST_N" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 34
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 37
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 37
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 37
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 37
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 37
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 37
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 37
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 37
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 37
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 37
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 37
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 37
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 37
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 39
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 39
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 40
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 40
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 40
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 40
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 41
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 42
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 43
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 44
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 45
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 47
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_st_handshake_clock_crosser" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "lab8_soc" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "lab8_soc_accum" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "lab8_soc_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "lab8_soc_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "lab8_soc_keycode" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "lab8_soc_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "lab8_soc_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "lab8_soc_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "lab8_soc_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "lab8_soc_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "lab8_soc_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "lab8_soc_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "lab8_soc_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "lab8_soc_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "lab8_soc_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "lab8_soc_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "lab8_soc_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "lab8_soc_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "lab8_soc_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 149 assignments for entity "lab8_soc_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "lab8_soc_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "lab8_soc_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "lab8_soc_otg_hpi_address" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "lab8_soc_otg_hpi_cs" -- entity does not exist in design
Warning (20013): Ignored 25 assignments for entity "lab8_soc_otg_hpi_data" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "lab8_soc_sdram" -- entity does not exist in design
Warning (20013): Ignored 78 assignments for entity "lab8_soc_sdram_pll" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "lab8_soc_sysid_qsys_0" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 17
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 17
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 17
    Warning (15610): No output dependent on input pin "OTG_INT" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sv Line: 35
Info (21057): Implemented 1559 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 74 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 1430 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 193 warnings
    Info: Peak virtual memory: 4837 megabytes
    Info: Processing ended: Tue Apr 23 16:33:15 2019
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.map.smsg.


