
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_7552:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x8780000; valaddr_reg:x3; val_offset:22656*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22656*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7553:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87c0000; valaddr_reg:x3; val_offset:22659*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22659*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7554:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87e0000; valaddr_reg:x3; val_offset:22662*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22662*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7555:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87f0000; valaddr_reg:x3; val_offset:22665*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22665*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7556:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87f8000; valaddr_reg:x3; val_offset:22668*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22668*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7557:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87fc000; valaddr_reg:x3; val_offset:22671*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22671*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7558:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87fe000; valaddr_reg:x3; val_offset:22674*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22674*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7559:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87ff000; valaddr_reg:x3; val_offset:22677*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22677*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7560:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87ff800; valaddr_reg:x3; val_offset:22680*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22680*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7561:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87ffc00; valaddr_reg:x3; val_offset:22683*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22683*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7562:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87ffe00; valaddr_reg:x3; val_offset:22686*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22686*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7563:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87fff00; valaddr_reg:x3; val_offset:22689*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22689*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7564:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87fff80; valaddr_reg:x3; val_offset:22692*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22692*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7565:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87fffc0; valaddr_reg:x3; val_offset:22695*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22695*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7566:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87fffe0; valaddr_reg:x3; val_offset:22698*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22698*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7567:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87ffff0; valaddr_reg:x3; val_offset:22701*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22701*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7568:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87ffff8; valaddr_reg:x3; val_offset:22704*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22704*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7569:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87ffffc; valaddr_reg:x3; val_offset:22707*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22707*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7570:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87ffffe; valaddr_reg:x3; val_offset:22710*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22710*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7571:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2544b7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2544b7; op2val:0x0;
op3val:0x87fffff; valaddr_reg:x3; val_offset:22713*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22713*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7572:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2800000; valaddr_reg:x3; val_offset:22716*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22716*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7573:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2800001; valaddr_reg:x3; val_offset:22719*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22719*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7574:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2800003; valaddr_reg:x3; val_offset:22722*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22722*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7575:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2800007; valaddr_reg:x3; val_offset:22725*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22725*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7576:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa280000f; valaddr_reg:x3; val_offset:22728*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22728*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7577:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa280001f; valaddr_reg:x3; val_offset:22731*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22731*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7578:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa280003f; valaddr_reg:x3; val_offset:22734*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22734*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7579:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa280007f; valaddr_reg:x3; val_offset:22737*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22737*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7580:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa28000ff; valaddr_reg:x3; val_offset:22740*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22740*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7581:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa28001ff; valaddr_reg:x3; val_offset:22743*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22743*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7582:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa28003ff; valaddr_reg:x3; val_offset:22746*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22746*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7583:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa28007ff; valaddr_reg:x3; val_offset:22749*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22749*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7584:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2800fff; valaddr_reg:x3; val_offset:22752*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22752*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7585:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2801fff; valaddr_reg:x3; val_offset:22755*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22755*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7586:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2803fff; valaddr_reg:x3; val_offset:22758*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22758*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7587:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2807fff; valaddr_reg:x3; val_offset:22761*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22761*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7588:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa280ffff; valaddr_reg:x3; val_offset:22764*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22764*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7589:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa281ffff; valaddr_reg:x3; val_offset:22767*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22767*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7590:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa283ffff; valaddr_reg:x3; val_offset:22770*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22770*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7591:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa287ffff; valaddr_reg:x3; val_offset:22773*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22773*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7592:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa28fffff; valaddr_reg:x3; val_offset:22776*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22776*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7593:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa29fffff; valaddr_reg:x3; val_offset:22779*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22779*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7594:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2bfffff; valaddr_reg:x3; val_offset:22782*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22782*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7595:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2c00000; valaddr_reg:x3; val_offset:22785*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22785*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7596:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2e00000; valaddr_reg:x3; val_offset:22788*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22788*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7597:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2f00000; valaddr_reg:x3; val_offset:22791*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22791*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7598:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2f80000; valaddr_reg:x3; val_offset:22794*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22794*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7599:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2fc0000; valaddr_reg:x3; val_offset:22797*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22797*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7600:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2fe0000; valaddr_reg:x3; val_offset:22800*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22800*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7601:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2ff0000; valaddr_reg:x3; val_offset:22803*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22803*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7602:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2ff8000; valaddr_reg:x3; val_offset:22806*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22806*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7603:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2ffc000; valaddr_reg:x3; val_offset:22809*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22809*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7604:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2ffe000; valaddr_reg:x3; val_offset:22812*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22812*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7605:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2fff000; valaddr_reg:x3; val_offset:22815*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22815*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7606:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2fff800; valaddr_reg:x3; val_offset:22818*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22818*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7607:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2fffc00; valaddr_reg:x3; val_offset:22821*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22821*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7608:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2fffe00; valaddr_reg:x3; val_offset:22824*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22824*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7609:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2ffff00; valaddr_reg:x3; val_offset:22827*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22827*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7610:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2ffff80; valaddr_reg:x3; val_offset:22830*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22830*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7611:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2ffffc0; valaddr_reg:x3; val_offset:22833*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22833*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7612:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2ffffe0; valaddr_reg:x3; val_offset:22836*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22836*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7613:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2fffff0; valaddr_reg:x3; val_offset:22839*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22839*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7614:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2fffff8; valaddr_reg:x3; val_offset:22842*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22842*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7615:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2fffffc; valaddr_reg:x3; val_offset:22845*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22845*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7616:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2fffffe; valaddr_reg:x3; val_offset:22848*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22848*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7617:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xa2ffffff; valaddr_reg:x3; val_offset:22851*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22851*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7618:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbf800001; valaddr_reg:x3; val_offset:22854*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22854*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7619:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbf800003; valaddr_reg:x3; val_offset:22857*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22857*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7620:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbf800007; valaddr_reg:x3; val_offset:22860*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22860*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7621:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbf999999; valaddr_reg:x3; val_offset:22863*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22863*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7622:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:22866*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22866*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7623:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:22869*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22869*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7624:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:22872*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22872*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7625:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:22875*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22875*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7626:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:22878*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22878*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7627:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:22881*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22881*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7628:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:22884*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22884*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7629:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:22887*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22887*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7630:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:22890*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22890*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7631:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:22893*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22893*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7632:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:22896*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22896*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7633:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x271bff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x44164f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e271bff; op2val:0x80c4164f;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:22899*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22899*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7634:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:22902*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22902*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7635:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:22905*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22905*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7636:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:22908*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22908*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7637:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:22911*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22911*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7638:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:22914*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22914*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7639:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:22917*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22917*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7640:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:22920*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22920*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7641:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:22923*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22923*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7642:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:22926*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22926*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7643:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:22929*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22929*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7644:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:22932*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22932*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7645:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:22935*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22935*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7646:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:22938*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22938*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7647:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:22941*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22941*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7648:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:22944*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22944*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7649:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:22947*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22947*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7650:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x3000000; valaddr_reg:x3; val_offset:22950*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22950*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7651:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x3000001; valaddr_reg:x3; val_offset:22953*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22953*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7652:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x3000003; valaddr_reg:x3; val_offset:22956*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22956*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7653:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x3000007; valaddr_reg:x3; val_offset:22959*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22959*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7654:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x300000f; valaddr_reg:x3; val_offset:22962*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22962*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7655:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x300001f; valaddr_reg:x3; val_offset:22965*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22965*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7656:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x300003f; valaddr_reg:x3; val_offset:22968*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22968*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7657:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x300007f; valaddr_reg:x3; val_offset:22971*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22971*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7658:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x30000ff; valaddr_reg:x3; val_offset:22974*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22974*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7659:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x30001ff; valaddr_reg:x3; val_offset:22977*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22977*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7660:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x30003ff; valaddr_reg:x3; val_offset:22980*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22980*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7661:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x30007ff; valaddr_reg:x3; val_offset:22983*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22983*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7662:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x3000fff; valaddr_reg:x3; val_offset:22986*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22986*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7663:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x3001fff; valaddr_reg:x3; val_offset:22989*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22989*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7664:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x3003fff; valaddr_reg:x3; val_offset:22992*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22992*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7665:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x3007fff; valaddr_reg:x3; val_offset:22995*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22995*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7666:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x300ffff; valaddr_reg:x3; val_offset:22998*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 22998*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7667:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x301ffff; valaddr_reg:x3; val_offset:23001*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23001*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7668:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x303ffff; valaddr_reg:x3; val_offset:23004*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23004*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7669:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x307ffff; valaddr_reg:x3; val_offset:23007*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23007*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7670:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x30fffff; valaddr_reg:x3; val_offset:23010*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23010*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7671:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x31fffff; valaddr_reg:x3; val_offset:23013*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23013*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7672:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x33fffff; valaddr_reg:x3; val_offset:23016*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23016*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7673:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x3400000; valaddr_reg:x3; val_offset:23019*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23019*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7674:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x3600000; valaddr_reg:x3; val_offset:23022*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23022*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7675:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x3700000; valaddr_reg:x3; val_offset:23025*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23025*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7676:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x3780000; valaddr_reg:x3; val_offset:23028*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23028*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7677:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x37c0000; valaddr_reg:x3; val_offset:23031*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23031*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7678:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x37e0000; valaddr_reg:x3; val_offset:23034*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23034*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7679:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x272192 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e272192; op2val:0x0;
op3val:0x37f0000; valaddr_reg:x3; val_offset:23037*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23037*0 + 3*59*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142082048,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142344192,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142475264,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142540800,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142573568,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142589952,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142598144,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142602240,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142604288,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142605312,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142605824,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606080,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606208,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606272,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606304,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606320,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606328,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606332,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606334,32,FLEN)
NAN_BOXED(2116371639,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606335,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726297600,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726297601,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726297603,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726297607,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726297615,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726297631,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726297663,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726297727,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726297855,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726298111,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726298623,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726299647,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726301695,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726305791,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726313983,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726330367,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726363135,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726428671,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726559743,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2726821887,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2727346175,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2728394751,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2730491903,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2730491904,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2732589056,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2733637632,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734161920,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734424064,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734555136,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734620672,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734653440,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734669824,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734678016,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734682112,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734684160,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734685184,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734685696,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734685952,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734686080,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734686144,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734686176,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734686192,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734686200,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734686204,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734686206,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(2734686207,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2116492287,32,FLEN)
NAN_BOXED(2160334415,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14380470,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15099494,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15578843,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331648,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331649,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331651,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331655,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331663,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331679,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331711,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331775,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331903,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50332159,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50332671,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50333695,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50335743,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50339839,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50348031,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50364415,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50397183,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50462719,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50593791,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50855935,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(51380223,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(52428799,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(54525951,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(54525952,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(56623104,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(57671680,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58195968,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58458112,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58589184,32,FLEN)
NAN_BOXED(2116493714,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58654720,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
