#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 30 16:03:56 2021
# Process ID: 35320
# Current directory: D:/shixi/fpga_prj/vivado/detector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent57528 D:\shixi\fpga_prj\vivado\detector\detector.xpr
# Log file: D:/shixi/fpga_prj/vivado/detector/vivado.log
# Journal file: D:/shixi/fpga_prj/vivado/detector\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/shixi/fpga_prj/vivado/detector/detector.xpr
update_compile_order -fileset sources_1
add_files -norecurse D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
launch_simulation
source tb_topmodule.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_topmodule/u_top_module/send_packdata/avg_result}} 
current_wave_config {Untitled 1}
add_wave {{/tb_topmodule/u_top_module/send_packdata/count}} 
current_wave_config {Untitled 1}
add_wave {{/tb_topmodule/u_top_module/send_packdata/avg_done}} 
current_wave_config {Untitled 1}
add_wave {{/tb_topmodule/u_top_module/send_packdata/uart_en}} 
current_wave_config {Untitled 1}
add_wave {{/tb_topmodule/u_top_module/send_packdata/uart_tx_busy}} 
restart
current_wave_config {Untitled 1}
add_wave {{/tb_topmodule/u_top_module/send_packdata/uart_din}} 
run 1 s
relaunch_sim
restart
run 1 s
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 72
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 72
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 71
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 72
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 73
run all
relaunch_sim
run 1 s
run 1 s
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 71
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 72
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 73
run 1 s
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 87
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 88
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 89
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 88
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 87
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 88
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 87
run all
current_wave_config {Untitled 1}
add_wave {{/tb_topmodule/u_top_module/send_packdata/avg_finish}} 
relaunch_sim
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 80
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 81
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 82
restart
run 1 s
run all
relaunch_sim
run 1 s
run 1 s
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 80
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 81
run 1 s
relaunch_sim
run 1 s
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 82
restart
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 91
run 1 s
relaunch_sim
run 1 s
relaunch_sim
restart
run 1 s
relaunch_sim
restart
run 1 s
current_wave_config {Untitled 1}
add_wave {{/tb_topmodule/u_top_module/send_packdata/send_data}} 
run 1 s
restart
run 1 s
relaunch_sim
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 91
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 108
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 108
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 108
run 1 s
current_wave_config {Untitled 1}
add_wave {{/tb_topmodule/u_top_module/send_packdata/avg_rising}} 
restart
run 1 s
relaunch_sim
run 1 s
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 108
run 1 s
run 1 s
relaunch_sim
run 1 s
run 1 s
relaunch_sim
run 1 s
relaunch_sim
run 1 s
run all
relaunch_sim
run 1 s
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v} 99
run all
close_sim
