/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [7:0] _02_;
  wire [17:0] _03_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [28:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [17:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~((in_data[122] | celloutsig_1_0z[2]) & (celloutsig_1_0z[2] | celloutsig_1_0z[3]));
  assign celloutsig_0_0z = in_data[5] | in_data[15];
  assign celloutsig_0_5z = _00_ | _01_;
  assign celloutsig_0_19z = celloutsig_0_3z[0] | celloutsig_0_7z[3];
  assign celloutsig_1_18z = celloutsig_1_13z[0] ^ celloutsig_1_0z[2];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 8'h00;
    else _02_ <= in_data[70:63];
  reg [17:0] _10_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 18'h00000;
    else _10_ <= in_data[23:6];
  assign { _03_[17:16], _01_, _03_[14:6], _00_, _03_[4:0] } = _10_;
  assign celloutsig_0_12z = { _03_[14:6], _00_, _03_[4:0], celloutsig_0_4z } / { 1'h1, celloutsig_0_11z[13:7], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_8z = { in_data[128:115], celloutsig_1_0z } / { 1'h1, celloutsig_1_0z[1], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_7z = { in_data[132:131], celloutsig_1_5z } == { celloutsig_1_0z[2], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_11z[3:0] > { celloutsig_1_10z[4:2], celloutsig_1_2z };
  assign celloutsig_0_17z = _02_[3:0] && { celloutsig_0_15z[7:5], celloutsig_0_2z };
  assign celloutsig_0_18z = in_data[91:38] && { _03_[7:6], _00_, _03_[4:0], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_17z, _02_, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_1_2z = { in_data[142:136], celloutsig_1_1z, celloutsig_1_1z } && in_data[162:154];
  assign celloutsig_1_4z = { in_data[190], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, in_data[111:109], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_13z = celloutsig_1_0z[1] ? { celloutsig_1_0z[2], 1'h1, celloutsig_1_0z[0], celloutsig_1_1z } : celloutsig_1_8z[15:12];
  assign celloutsig_0_3z = - _03_[12:7];
  assign celloutsig_0_7z = - { in_data[41], celloutsig_0_3z };
  assign celloutsig_0_11z = - in_data[42:27];
  assign celloutsig_0_4z = | celloutsig_0_3z[4:0];
  assign celloutsig_0_9z = | { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_5z = | { in_data[187:172], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_8z = | celloutsig_0_6z[4:1];
  assign celloutsig_1_6z = | { celloutsig_1_5z, in_data[163:161] };
  assign celloutsig_0_10z = { celloutsig_0_3z[4:0], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z } >> { celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_14z = in_data[94:87] >> { _03_[8:6], _00_, _03_[4:1] };
  assign celloutsig_1_10z = { celloutsig_1_8z[15:5], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } >> { in_data[166:157], celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_6z = { _03_[14:6], celloutsig_0_4z, celloutsig_0_0z } << { celloutsig_0_3z[4:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_11z[8:3], celloutsig_0_2z, celloutsig_0_4z } - _02_;
  assign celloutsig_1_0z = in_data[112:109] - in_data[133:130];
  assign celloutsig_1_11z = { celloutsig_1_4z[6:3], celloutsig_1_5z, celloutsig_1_2z } ~^ celloutsig_1_8z[7:2];
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_0z) | _03_[11]);
  assign celloutsig_1_3z = ~((in_data[108] & celloutsig_1_1z) | (celloutsig_1_0z[1] & celloutsig_1_1z));
  assign { _03_[15], _03_[5] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
