

================================================================
== Vitis HLS Report for 'kernel_syrk_L_0_para_sub'
================================================================
* Date:           Sun Apr 21 14:27:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_syrk
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.494 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    24148|    24148|  96.592 us|  96.592 us|  24148|  24148|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                |                                                     |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_syrk_L_0_para_sub_Pipeline_merlinL5_fu_74            |kernel_syrk_L_0_para_sub_Pipeline_merlinL5           |      127|      127|   0.508 us|   0.508 us|    127|    127|       no|
        |grp_kernel_syrk_L_0_para_sub_Pipeline_merlinL3_merlinL2_fu_112  |kernel_syrk_L_0_para_sub_Pipeline_merlinL3_merlinL2  |    24018|    24018|  96.072 us|  96.072 us|  24018|  24018|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    14|     4058|     2247|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1454|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    14|     4064|     3701|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U6329                             |fmul_32ns_32ns_32_4_max_dsp_1                        |        0|   3|   143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6330                             |fmul_32ns_32ns_32_4_max_dsp_1                        |        0|   3|   143|    78|    0|
    |grp_kernel_syrk_L_0_para_sub_Pipeline_merlinL3_merlinL2_fu_112  |kernel_syrk_L_0_para_sub_Pipeline_merlinL3_merlinL2  |        0|   8|  2469|  1395|    0|
    |grp_kernel_syrk_L_0_para_sub_Pipeline_merlinL5_fu_74            |kernel_syrk_L_0_para_sub_Pipeline_merlinL5           |        0|   0|  1303|   696|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                     |        0|  14|  4058|  2247|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |C_buf_0_0_address0  |  14|          3|    4|         12|
    |C_buf_0_0_address1  |  14|          3|    4|         12|
    |C_buf_0_0_ce0       |  14|          3|    1|          3|
    |C_buf_0_0_ce1       |  14|          3|    1|          3|
    |C_buf_0_0_d0        |  14|          3|   32|         96|
    |C_buf_0_0_we0       |  14|          3|    1|          3|
    |C_buf_0_1_address0  |  14|          3|    4|         12|
    |C_buf_0_1_address1  |  14|          3|    4|         12|
    |C_buf_0_1_ce0       |  14|          3|    1|          3|
    |C_buf_0_1_ce1       |  14|          3|    1|          3|
    |C_buf_0_1_d0        |  14|          3|   32|         96|
    |C_buf_0_1_we0       |  14|          3|    1|          3|
    |C_buf_1_0_address0  |  14|          3|    4|         12|
    |C_buf_1_0_address1  |  14|          3|    4|         12|
    |C_buf_1_0_ce0       |  14|          3|    1|          3|
    |C_buf_1_0_ce1       |  14|          3|    1|          3|
    |C_buf_1_0_d0        |  14|          3|   32|         96|
    |C_buf_1_0_we0       |  14|          3|    1|          3|
    |C_buf_1_1_address0  |  14|          3|    4|         12|
    |C_buf_1_1_address1  |  14|          3|    4|         12|
    |C_buf_1_1_ce0       |  14|          3|    1|          3|
    |C_buf_1_1_ce1       |  14|          3|    1|          3|
    |C_buf_1_1_d0        |  14|          3|   32|         96|
    |C_buf_1_1_we0       |  14|          3|    1|          3|
    |C_buf_2_0_address0  |  14|          3|    4|         12|
    |C_buf_2_0_address1  |  14|          3|    4|         12|
    |C_buf_2_0_ce0       |  14|          3|    1|          3|
    |C_buf_2_0_ce1       |  14|          3|    1|          3|
    |C_buf_2_0_d0        |  14|          3|   32|         96|
    |C_buf_2_0_we0       |  14|          3|    1|          3|
    |C_buf_2_1_address0  |  14|          3|    4|         12|
    |C_buf_2_1_address1  |  14|          3|    4|         12|
    |C_buf_2_1_ce0       |  14|          3|    1|          3|
    |C_buf_2_1_ce1       |  14|          3|    1|          3|
    |C_buf_2_1_d0        |  14|          3|   32|         96|
    |C_buf_2_1_we0       |  14|          3|    1|          3|
    |C_buf_3_0_address0  |  14|          3|    4|         12|
    |C_buf_3_0_address1  |  14|          3|    4|         12|
    |C_buf_3_0_ce0       |  14|          3|    1|          3|
    |C_buf_3_0_ce1       |  14|          3|    1|          3|
    |C_buf_3_0_d0        |  14|          3|   32|         96|
    |C_buf_3_0_we0       |  14|          3|    1|          3|
    |C_buf_3_1_address0  |  14|          3|    4|         12|
    |C_buf_3_1_address1  |  14|          3|    4|         12|
    |C_buf_3_1_ce0       |  14|          3|    1|          3|
    |C_buf_3_1_ce1       |  14|          3|    1|          3|
    |C_buf_3_1_d0        |  14|          3|   32|         96|
    |C_buf_3_1_we0       |  14|          3|    1|          3|
    |C_buf_4_0_address0  |  14|          3|    4|         12|
    |C_buf_4_0_address1  |  14|          3|    4|         12|
    |C_buf_4_0_ce0       |  14|          3|    1|          3|
    |C_buf_4_0_ce1       |  14|          3|    1|          3|
    |C_buf_4_0_d0        |  14|          3|   32|         96|
    |C_buf_4_0_we0       |  14|          3|    1|          3|
    |C_buf_4_1_address0  |  14|          3|    4|         12|
    |C_buf_4_1_address1  |  14|          3|    4|         12|
    |C_buf_4_1_ce0       |  14|          3|    1|          3|
    |C_buf_4_1_ce1       |  14|          3|    1|          3|
    |C_buf_4_1_d0        |  14|          3|   32|         96|
    |C_buf_4_1_we0       |  14|          3|    1|          3|
    |C_buf_5_0_address0  |  14|          3|    4|         12|
    |C_buf_5_0_address1  |  14|          3|    4|         12|
    |C_buf_5_0_ce0       |  14|          3|    1|          3|
    |C_buf_5_0_ce1       |  14|          3|    1|          3|
    |C_buf_5_0_d0        |  14|          3|   32|         96|
    |C_buf_5_0_we0       |  14|          3|    1|          3|
    |C_buf_5_1_address0  |  14|          3|    4|         12|
    |C_buf_5_1_address1  |  14|          3|    4|         12|
    |C_buf_5_1_ce0       |  14|          3|    1|          3|
    |C_buf_5_1_ce1       |  14|          3|    1|          3|
    |C_buf_5_1_d0        |  14|          3|   32|         96|
    |C_buf_5_1_we0       |  14|          3|    1|          3|
    |C_buf_6_0_address0  |  14|          3|    4|         12|
    |C_buf_6_0_address1  |  14|          3|    4|         12|
    |C_buf_6_0_ce0       |  14|          3|    1|          3|
    |C_buf_6_0_ce1       |  14|          3|    1|          3|
    |C_buf_6_0_d0        |  14|          3|   32|         96|
    |C_buf_6_0_we0       |  14|          3|    1|          3|
    |C_buf_6_1_address0  |  14|          3|    4|         12|
    |C_buf_6_1_address1  |  14|          3|    4|         12|
    |C_buf_6_1_ce0       |  14|          3|    1|          3|
    |C_buf_6_1_ce1       |  14|          3|    1|          3|
    |C_buf_6_1_d0        |  14|          3|   32|         96|
    |C_buf_6_1_we0       |  14|          3|    1|          3|
    |C_buf_7_0_address0  |  14|          3|    4|         12|
    |C_buf_7_0_address1  |  14|          3|    4|         12|
    |C_buf_7_0_ce0       |  14|          3|    1|          3|
    |C_buf_7_0_ce1       |  14|          3|    1|          3|
    |C_buf_7_0_d0        |  14|          3|   32|         96|
    |C_buf_7_0_we0       |  14|          3|    1|          3|
    |C_buf_7_1_address0  |  14|          3|    4|         12|
    |C_buf_7_1_address1  |  14|          3|    4|         12|
    |C_buf_7_1_ce0       |  14|          3|    1|          3|
    |C_buf_7_1_ce1       |  14|          3|    1|          3|
    |C_buf_7_1_d0        |  14|          3|   32|         96|
    |C_buf_7_1_we0       |  14|          3|    1|          3|
    |ap_NS_fsm           |  26|          5|    1|          5|
    |grp_fu_180_ce       |  14|          3|    1|          3|
    |grp_fu_180_p0       |  14|          3|   32|         96|
    |grp_fu_180_p1       |  14|          3|   32|         96|
    |grp_fu_184_ce       |  14|          3|    1|          3|
    |grp_fu_184_p0       |  14|          3|   32|         96|
    |grp_fu_184_p1       |  14|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               |1454|        311|  819|       2459|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                    | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                    |  4|   0|    4|          0|
    |grp_kernel_syrk_L_0_para_sub_Pipeline_merlinL3_merlinL2_fu_112_ap_start_reg  |  1|   0|    1|          0|
    |grp_kernel_syrk_L_0_para_sub_Pipeline_merlinL5_fu_74_ap_start_reg            |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                        |  6|   0|    6|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  kernel_syrk_L_0_para_sub|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  kernel_syrk_L_0_para_sub|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  kernel_syrk_L_0_para_sub|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  kernel_syrk_L_0_para_sub|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  kernel_syrk_L_0_para_sub|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  kernel_syrk_L_0_para_sub|  return value|
|alpha                     |   in|   32|     ap_none|                     alpha|        scalar|
|beta                      |   in|   32|     ap_none|                      beta|        scalar|
|A_7_1_buf_0_address0      |  out|    5|   ap_memory|               A_7_1_buf_0|         array|
|A_7_1_buf_0_ce0           |  out|    1|   ap_memory|               A_7_1_buf_0|         array|
|A_7_1_buf_0_q0            |   in|   32|   ap_memory|               A_7_1_buf_0|         array|
|A_7_1_buf_1_address0      |  out|    5|   ap_memory|               A_7_1_buf_1|         array|
|A_7_1_buf_1_ce0           |  out|    1|   ap_memory|               A_7_1_buf_1|         array|
|A_7_1_buf_1_q0            |   in|   32|   ap_memory|               A_7_1_buf_1|         array|
|A_7_1_buf_2_address0      |  out|    5|   ap_memory|               A_7_1_buf_2|         array|
|A_7_1_buf_2_ce0           |  out|    1|   ap_memory|               A_7_1_buf_2|         array|
|A_7_1_buf_2_q0            |   in|   32|   ap_memory|               A_7_1_buf_2|         array|
|A_7_1_buf_3_address0      |  out|    5|   ap_memory|               A_7_1_buf_3|         array|
|A_7_1_buf_3_ce0           |  out|    1|   ap_memory|               A_7_1_buf_3|         array|
|A_7_1_buf_3_q0            |   in|   32|   ap_memory|               A_7_1_buf_3|         array|
|A_7_1_buf_4_address0      |  out|    5|   ap_memory|               A_7_1_buf_4|         array|
|A_7_1_buf_4_ce0           |  out|    1|   ap_memory|               A_7_1_buf_4|         array|
|A_7_1_buf_4_q0            |   in|   32|   ap_memory|               A_7_1_buf_4|         array|
|A_7_1_buf_5_address0      |  out|    5|   ap_memory|               A_7_1_buf_5|         array|
|A_7_1_buf_5_ce0           |  out|    1|   ap_memory|               A_7_1_buf_5|         array|
|A_7_1_buf_5_q0            |   in|   32|   ap_memory|               A_7_1_buf_5|         array|
|A_7_1_buf_6_address0      |  out|    5|   ap_memory|               A_7_1_buf_6|         array|
|A_7_1_buf_6_ce0           |  out|    1|   ap_memory|               A_7_1_buf_6|         array|
|A_7_1_buf_6_q0            |   in|   32|   ap_memory|               A_7_1_buf_6|         array|
|A_7_1_buf_7_address0      |  out|    5|   ap_memory|               A_7_1_buf_7|         array|
|A_7_1_buf_7_ce0           |  out|    1|   ap_memory|               A_7_1_buf_7|         array|
|A_7_1_buf_7_q0            |   in|   32|   ap_memory|               A_7_1_buf_7|         array|
|C_buf_0_0_address0        |  out|    4|   ap_memory|                 C_buf_0_0|         array|
|C_buf_0_0_ce0             |  out|    1|   ap_memory|                 C_buf_0_0|         array|
|C_buf_0_0_we0             |  out|    1|   ap_memory|                 C_buf_0_0|         array|
|C_buf_0_0_d0              |  out|   32|   ap_memory|                 C_buf_0_0|         array|
|C_buf_0_0_address1        |  out|    4|   ap_memory|                 C_buf_0_0|         array|
|C_buf_0_0_ce1             |  out|    1|   ap_memory|                 C_buf_0_0|         array|
|C_buf_0_0_q1              |   in|   32|   ap_memory|                 C_buf_0_0|         array|
|C_buf_0_1_address0        |  out|    4|   ap_memory|                 C_buf_0_1|         array|
|C_buf_0_1_ce0             |  out|    1|   ap_memory|                 C_buf_0_1|         array|
|C_buf_0_1_we0             |  out|    1|   ap_memory|                 C_buf_0_1|         array|
|C_buf_0_1_d0              |  out|   32|   ap_memory|                 C_buf_0_1|         array|
|C_buf_0_1_address1        |  out|    4|   ap_memory|                 C_buf_0_1|         array|
|C_buf_0_1_ce1             |  out|    1|   ap_memory|                 C_buf_0_1|         array|
|C_buf_0_1_q1              |   in|   32|   ap_memory|                 C_buf_0_1|         array|
|C_buf_1_0_address0        |  out|    4|   ap_memory|                 C_buf_1_0|         array|
|C_buf_1_0_ce0             |  out|    1|   ap_memory|                 C_buf_1_0|         array|
|C_buf_1_0_we0             |  out|    1|   ap_memory|                 C_buf_1_0|         array|
|C_buf_1_0_d0              |  out|   32|   ap_memory|                 C_buf_1_0|         array|
|C_buf_1_0_address1        |  out|    4|   ap_memory|                 C_buf_1_0|         array|
|C_buf_1_0_ce1             |  out|    1|   ap_memory|                 C_buf_1_0|         array|
|C_buf_1_0_q1              |   in|   32|   ap_memory|                 C_buf_1_0|         array|
|C_buf_1_1_address0        |  out|    4|   ap_memory|                 C_buf_1_1|         array|
|C_buf_1_1_ce0             |  out|    1|   ap_memory|                 C_buf_1_1|         array|
|C_buf_1_1_we0             |  out|    1|   ap_memory|                 C_buf_1_1|         array|
|C_buf_1_1_d0              |  out|   32|   ap_memory|                 C_buf_1_1|         array|
|C_buf_1_1_address1        |  out|    4|   ap_memory|                 C_buf_1_1|         array|
|C_buf_1_1_ce1             |  out|    1|   ap_memory|                 C_buf_1_1|         array|
|C_buf_1_1_q1              |   in|   32|   ap_memory|                 C_buf_1_1|         array|
|C_buf_2_0_address0        |  out|    4|   ap_memory|                 C_buf_2_0|         array|
|C_buf_2_0_ce0             |  out|    1|   ap_memory|                 C_buf_2_0|         array|
|C_buf_2_0_we0             |  out|    1|   ap_memory|                 C_buf_2_0|         array|
|C_buf_2_0_d0              |  out|   32|   ap_memory|                 C_buf_2_0|         array|
|C_buf_2_0_address1        |  out|    4|   ap_memory|                 C_buf_2_0|         array|
|C_buf_2_0_ce1             |  out|    1|   ap_memory|                 C_buf_2_0|         array|
|C_buf_2_0_q1              |   in|   32|   ap_memory|                 C_buf_2_0|         array|
|C_buf_2_1_address0        |  out|    4|   ap_memory|                 C_buf_2_1|         array|
|C_buf_2_1_ce0             |  out|    1|   ap_memory|                 C_buf_2_1|         array|
|C_buf_2_1_we0             |  out|    1|   ap_memory|                 C_buf_2_1|         array|
|C_buf_2_1_d0              |  out|   32|   ap_memory|                 C_buf_2_1|         array|
|C_buf_2_1_address1        |  out|    4|   ap_memory|                 C_buf_2_1|         array|
|C_buf_2_1_ce1             |  out|    1|   ap_memory|                 C_buf_2_1|         array|
|C_buf_2_1_q1              |   in|   32|   ap_memory|                 C_buf_2_1|         array|
|C_buf_3_0_address0        |  out|    4|   ap_memory|                 C_buf_3_0|         array|
|C_buf_3_0_ce0             |  out|    1|   ap_memory|                 C_buf_3_0|         array|
|C_buf_3_0_we0             |  out|    1|   ap_memory|                 C_buf_3_0|         array|
|C_buf_3_0_d0              |  out|   32|   ap_memory|                 C_buf_3_0|         array|
|C_buf_3_0_address1        |  out|    4|   ap_memory|                 C_buf_3_0|         array|
|C_buf_3_0_ce1             |  out|    1|   ap_memory|                 C_buf_3_0|         array|
|C_buf_3_0_q1              |   in|   32|   ap_memory|                 C_buf_3_0|         array|
|C_buf_3_1_address0        |  out|    4|   ap_memory|                 C_buf_3_1|         array|
|C_buf_3_1_ce0             |  out|    1|   ap_memory|                 C_buf_3_1|         array|
|C_buf_3_1_we0             |  out|    1|   ap_memory|                 C_buf_3_1|         array|
|C_buf_3_1_d0              |  out|   32|   ap_memory|                 C_buf_3_1|         array|
|C_buf_3_1_address1        |  out|    4|   ap_memory|                 C_buf_3_1|         array|
|C_buf_3_1_ce1             |  out|    1|   ap_memory|                 C_buf_3_1|         array|
|C_buf_3_1_q1              |   in|   32|   ap_memory|                 C_buf_3_1|         array|
|C_buf_4_0_address0        |  out|    4|   ap_memory|                 C_buf_4_0|         array|
|C_buf_4_0_ce0             |  out|    1|   ap_memory|                 C_buf_4_0|         array|
|C_buf_4_0_we0             |  out|    1|   ap_memory|                 C_buf_4_0|         array|
|C_buf_4_0_d0              |  out|   32|   ap_memory|                 C_buf_4_0|         array|
|C_buf_4_0_address1        |  out|    4|   ap_memory|                 C_buf_4_0|         array|
|C_buf_4_0_ce1             |  out|    1|   ap_memory|                 C_buf_4_0|         array|
|C_buf_4_0_q1              |   in|   32|   ap_memory|                 C_buf_4_0|         array|
|C_buf_4_1_address0        |  out|    4|   ap_memory|                 C_buf_4_1|         array|
|C_buf_4_1_ce0             |  out|    1|   ap_memory|                 C_buf_4_1|         array|
|C_buf_4_1_we0             |  out|    1|   ap_memory|                 C_buf_4_1|         array|
|C_buf_4_1_d0              |  out|   32|   ap_memory|                 C_buf_4_1|         array|
|C_buf_4_1_address1        |  out|    4|   ap_memory|                 C_buf_4_1|         array|
|C_buf_4_1_ce1             |  out|    1|   ap_memory|                 C_buf_4_1|         array|
|C_buf_4_1_q1              |   in|   32|   ap_memory|                 C_buf_4_1|         array|
|C_buf_5_0_address0        |  out|    4|   ap_memory|                 C_buf_5_0|         array|
|C_buf_5_0_ce0             |  out|    1|   ap_memory|                 C_buf_5_0|         array|
|C_buf_5_0_we0             |  out|    1|   ap_memory|                 C_buf_5_0|         array|
|C_buf_5_0_d0              |  out|   32|   ap_memory|                 C_buf_5_0|         array|
|C_buf_5_0_address1        |  out|    4|   ap_memory|                 C_buf_5_0|         array|
|C_buf_5_0_ce1             |  out|    1|   ap_memory|                 C_buf_5_0|         array|
|C_buf_5_0_q1              |   in|   32|   ap_memory|                 C_buf_5_0|         array|
|C_buf_5_1_address0        |  out|    4|   ap_memory|                 C_buf_5_1|         array|
|C_buf_5_1_ce0             |  out|    1|   ap_memory|                 C_buf_5_1|         array|
|C_buf_5_1_we0             |  out|    1|   ap_memory|                 C_buf_5_1|         array|
|C_buf_5_1_d0              |  out|   32|   ap_memory|                 C_buf_5_1|         array|
|C_buf_5_1_address1        |  out|    4|   ap_memory|                 C_buf_5_1|         array|
|C_buf_5_1_ce1             |  out|    1|   ap_memory|                 C_buf_5_1|         array|
|C_buf_5_1_q1              |   in|   32|   ap_memory|                 C_buf_5_1|         array|
|C_buf_6_0_address0        |  out|    4|   ap_memory|                 C_buf_6_0|         array|
|C_buf_6_0_ce0             |  out|    1|   ap_memory|                 C_buf_6_0|         array|
|C_buf_6_0_we0             |  out|    1|   ap_memory|                 C_buf_6_0|         array|
|C_buf_6_0_d0              |  out|   32|   ap_memory|                 C_buf_6_0|         array|
|C_buf_6_0_address1        |  out|    4|   ap_memory|                 C_buf_6_0|         array|
|C_buf_6_0_ce1             |  out|    1|   ap_memory|                 C_buf_6_0|         array|
|C_buf_6_0_q1              |   in|   32|   ap_memory|                 C_buf_6_0|         array|
|C_buf_6_1_address0        |  out|    4|   ap_memory|                 C_buf_6_1|         array|
|C_buf_6_1_ce0             |  out|    1|   ap_memory|                 C_buf_6_1|         array|
|C_buf_6_1_we0             |  out|    1|   ap_memory|                 C_buf_6_1|         array|
|C_buf_6_1_d0              |  out|   32|   ap_memory|                 C_buf_6_1|         array|
|C_buf_6_1_address1        |  out|    4|   ap_memory|                 C_buf_6_1|         array|
|C_buf_6_1_ce1             |  out|    1|   ap_memory|                 C_buf_6_1|         array|
|C_buf_6_1_q1              |   in|   32|   ap_memory|                 C_buf_6_1|         array|
|C_buf_7_0_address0        |  out|    4|   ap_memory|                 C_buf_7_0|         array|
|C_buf_7_0_ce0             |  out|    1|   ap_memory|                 C_buf_7_0|         array|
|C_buf_7_0_we0             |  out|    1|   ap_memory|                 C_buf_7_0|         array|
|C_buf_7_0_d0              |  out|   32|   ap_memory|                 C_buf_7_0|         array|
|C_buf_7_0_address1        |  out|    4|   ap_memory|                 C_buf_7_0|         array|
|C_buf_7_0_ce1             |  out|    1|   ap_memory|                 C_buf_7_0|         array|
|C_buf_7_0_q1              |   in|   32|   ap_memory|                 C_buf_7_0|         array|
|C_buf_7_1_address0        |  out|    4|   ap_memory|                 C_buf_7_1|         array|
|C_buf_7_1_ce0             |  out|    1|   ap_memory|                 C_buf_7_1|         array|
|C_buf_7_1_we0             |  out|    1|   ap_memory|                 C_buf_7_1|         array|
|C_buf_7_1_d0              |  out|   32|   ap_memory|                 C_buf_7_1|         array|
|C_buf_7_1_address1        |  out|    4|   ap_memory|                 C_buf_7_1|         array|
|C_buf_7_1_ce1             |  out|    1|   ap_memory|                 C_buf_7_1|         array|
|C_buf_7_1_q1              |   in|   32|   ap_memory|                 C_buf_7_1|         array|
|A_7_0_buf_dup_0_address0  |  out|   15|   ap_memory|           A_7_0_buf_dup_0|         array|
|A_7_0_buf_dup_0_ce0       |  out|    1|   ap_memory|           A_7_0_buf_dup_0|         array|
|A_7_0_buf_dup_0_q0        |   in|   32|   ap_memory|           A_7_0_buf_dup_0|         array|
|A_7_0_buf_dup_1_address0  |  out|   15|   ap_memory|           A_7_0_buf_dup_1|         array|
|A_7_0_buf_dup_1_ce0       |  out|    1|   ap_memory|           A_7_0_buf_dup_1|         array|
|A_7_0_buf_dup_1_q0        |   in|   32|   ap_memory|           A_7_0_buf_dup_1|         array|
+--------------------------+-----+-----+------------+--------------------------+--------------+

