|FFT64
clock => clock.IN3
reset => reset.IN3
di_en => di_en.IN1
di_re[0] => di_re[0].IN1
di_re[1] => di_re[1].IN1
di_re[2] => di_re[2].IN1
di_re[3] => di_re[3].IN1
di_re[4] => di_re[4].IN1
di_re[5] => di_re[5].IN1
di_re[6] => di_re[6].IN1
di_re[7] => di_re[7].IN1
di_re[8] => di_re[8].IN1
di_re[9] => di_re[9].IN1
di_re[10] => di_re[10].IN1
di_re[11] => di_re[11].IN1
di_re[12] => di_re[12].IN1
di_re[13] => di_re[13].IN1
di_re[14] => di_re[14].IN1
di_re[15] => di_re[15].IN1
di_im[0] => di_im[0].IN1
di_im[1] => di_im[1].IN1
di_im[2] => di_im[2].IN1
di_im[3] => di_im[3].IN1
di_im[4] => di_im[4].IN1
di_im[5] => di_im[5].IN1
di_im[6] => di_im[6].IN1
di_im[7] => di_im[7].IN1
di_im[8] => di_im[8].IN1
di_im[9] => di_im[9].IN1
di_im[10] => di_im[10].IN1
di_im[11] => di_im[11].IN1
di_im[12] => di_im[12].IN1
di_im[13] => di_im[13].IN1
di_im[14] => di_im[14].IN1
di_im[15] => di_im[15].IN1
do_en << SdfUnit:SU3.do_en
do_re[0] << SdfUnit:SU3.do_re
do_re[1] << SdfUnit:SU3.do_re
do_re[2] << SdfUnit:SU3.do_re
do_re[3] << SdfUnit:SU3.do_re
do_re[4] << SdfUnit:SU3.do_re
do_re[5] << SdfUnit:SU3.do_re
do_re[6] << SdfUnit:SU3.do_re
do_re[7] << SdfUnit:SU3.do_re
do_re[8] << SdfUnit:SU3.do_re
do_re[9] << SdfUnit:SU3.do_re
do_re[10] << SdfUnit:SU3.do_re
do_re[11] << SdfUnit:SU3.do_re
do_re[12] << SdfUnit:SU3.do_re
do_re[13] << SdfUnit:SU3.do_re
do_re[14] << SdfUnit:SU3.do_re
do_re[15] << SdfUnit:SU3.do_re
do_im[0] << SdfUnit:SU3.do_im
do_im[1] << SdfUnit:SU3.do_im
do_im[2] << SdfUnit:SU3.do_im
do_im[3] << SdfUnit:SU3.do_im
do_im[4] << SdfUnit:SU3.do_im
do_im[5] << SdfUnit:SU3.do_im
do_im[6] << SdfUnit:SU3.do_im
do_im[7] << SdfUnit:SU3.do_im
do_im[8] << SdfUnit:SU3.do_im
do_im[9] << SdfUnit:SU3.do_im
do_im[10] << SdfUnit:SU3.do_im
do_im[11] << SdfUnit:SU3.do_im
do_im[12] << SdfUnit:SU3.do_im
do_im[13] << SdfUnit:SU3.do_im
do_im[14] << SdfUnit:SU3.do_im
do_im[15] << SdfUnit:SU3.do_im


|FFT64|SdfUnit:SU1
clock => clock.IN3
reset => mu_do_en.ACLR
reset => bf2_do_en.ACLR
reset => bf2_count[0].ACLR
reset => bf2_count[1].ACLR
reset => bf2_count[2].ACLR
reset => bf2_count[3].ACLR
reset => bf2_count[4].ACLR
reset => bf2_count[5].ACLR
reset => bf2_sp_en.ACLR
reset => bf1_count[0].ACLR
reset => bf1_count[1].ACLR
reset => bf1_count[2].ACLR
reset => bf1_count[3].ACLR
reset => bf1_count[4].ACLR
reset => bf1_count[5].ACLR
reset => bf1_sp_en.ACLR
reset => di_count[0].ACLR
reset => di_count[1].ACLR
reset => di_count[2].ACLR
reset => di_count[3].ACLR
reset => di_count[4].ACLR
reset => di_count[5].ACLR
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_re[0] => bf1_x1_re[0].IN1
di_re[1] => bf1_x1_re[1].IN1
di_re[2] => bf1_x1_re[2].IN1
di_re[3] => bf1_x1_re[3].IN1
di_re[4] => bf1_x1_re[4].IN1
di_re[5] => bf1_x1_re[5].IN1
di_re[6] => bf1_x1_re[6].IN1
di_re[7] => bf1_x1_re[7].IN1
di_re[8] => bf1_x1_re[8].IN1
di_re[9] => bf1_x1_re[9].IN1
di_re[10] => bf1_x1_re[10].IN1
di_re[11] => bf1_x1_re[11].IN1
di_re[12] => bf1_x1_re[12].IN1
di_re[13] => bf1_x1_re[13].IN1
di_re[14] => bf1_x1_re[14].IN1
di_re[15] => bf1_x1_re[15].IN1
di_im[0] => bf1_x1_im[0].IN1
di_im[1] => bf1_x1_im[1].IN1
di_im[2] => bf1_x1_im[2].IN1
di_im[3] => bf1_x1_im[3].IN1
di_im[4] => bf1_x1_im[4].IN1
di_im[5] => bf1_x1_im[5].IN1
di_im[6] => bf1_x1_im[6].IN1
di_im[7] => bf1_x1_im[7].IN1
di_im[8] => bf1_x1_im[8].IN1
di_im[9] => bf1_x1_im[9].IN1
di_im[10] => bf1_x1_im[10].IN1
di_im[11] => bf1_x1_im[11].IN1
di_im[12] => bf1_x1_im[12].IN1
di_im[13] => bf1_x1_im[13].IN1
di_im[14] => bf1_x1_im[14].IN1
di_im[15] => bf1_x1_im[15].IN1
do_en <= mu_do_en.DB_MAX_OUTPUT_PORT_TYPE
do_re[0] <= mu_do_re[0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= mu_do_re[1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= mu_do_re[2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= mu_do_re[3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= mu_do_re[4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= mu_do_re[5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= mu_do_re[6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= mu_do_re[7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= mu_do_re[8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= mu_do_re[9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= mu_do_re[10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= mu_do_re[11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= mu_do_re[12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= mu_do_re[13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= mu_do_re[14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= mu_do_re[15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= mu_do_im[0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= mu_do_im[1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= mu_do_im[2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= mu_do_im[3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= mu_do_im[4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= mu_do_im[5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= mu_do_im[6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= mu_do_im[7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= mu_do_im[8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= mu_do_im[9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= mu_do_im[10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= mu_do_im[11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= mu_do_im[12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= mu_do_im[13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= mu_do_im[14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= mu_do_im[15].DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU1|Butterfly:BF1
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU1|DelayBuffer:DB1
clock => buf_im[31][0].CLK
clock => buf_im[31][1].CLK
clock => buf_im[31][2].CLK
clock => buf_im[31][3].CLK
clock => buf_im[31][4].CLK
clock => buf_im[31][5].CLK
clock => buf_im[31][6].CLK
clock => buf_im[31][7].CLK
clock => buf_im[31][8].CLK
clock => buf_im[31][9].CLK
clock => buf_im[31][10].CLK
clock => buf_im[31][11].CLK
clock => buf_im[31][12].CLK
clock => buf_im[31][13].CLK
clock => buf_im[31][14].CLK
clock => buf_im[31][15].CLK
clock => buf_im[30][0].CLK
clock => buf_im[30][1].CLK
clock => buf_im[30][2].CLK
clock => buf_im[30][3].CLK
clock => buf_im[30][4].CLK
clock => buf_im[30][5].CLK
clock => buf_im[30][6].CLK
clock => buf_im[30][7].CLK
clock => buf_im[30][8].CLK
clock => buf_im[30][9].CLK
clock => buf_im[30][10].CLK
clock => buf_im[30][11].CLK
clock => buf_im[30][12].CLK
clock => buf_im[30][13].CLK
clock => buf_im[30][14].CLK
clock => buf_im[30][15].CLK
clock => buf_im[29][0].CLK
clock => buf_im[29][1].CLK
clock => buf_im[29][2].CLK
clock => buf_im[29][3].CLK
clock => buf_im[29][4].CLK
clock => buf_im[29][5].CLK
clock => buf_im[29][6].CLK
clock => buf_im[29][7].CLK
clock => buf_im[29][8].CLK
clock => buf_im[29][9].CLK
clock => buf_im[29][10].CLK
clock => buf_im[29][11].CLK
clock => buf_im[29][12].CLK
clock => buf_im[29][13].CLK
clock => buf_im[29][14].CLK
clock => buf_im[29][15].CLK
clock => buf_im[28][0].CLK
clock => buf_im[28][1].CLK
clock => buf_im[28][2].CLK
clock => buf_im[28][3].CLK
clock => buf_im[28][4].CLK
clock => buf_im[28][5].CLK
clock => buf_im[28][6].CLK
clock => buf_im[28][7].CLK
clock => buf_im[28][8].CLK
clock => buf_im[28][9].CLK
clock => buf_im[28][10].CLK
clock => buf_im[28][11].CLK
clock => buf_im[28][12].CLK
clock => buf_im[28][13].CLK
clock => buf_im[28][14].CLK
clock => buf_im[28][15].CLK
clock => buf_im[27][0].CLK
clock => buf_im[27][1].CLK
clock => buf_im[27][2].CLK
clock => buf_im[27][3].CLK
clock => buf_im[27][4].CLK
clock => buf_im[27][5].CLK
clock => buf_im[27][6].CLK
clock => buf_im[27][7].CLK
clock => buf_im[27][8].CLK
clock => buf_im[27][9].CLK
clock => buf_im[27][10].CLK
clock => buf_im[27][11].CLK
clock => buf_im[27][12].CLK
clock => buf_im[27][13].CLK
clock => buf_im[27][14].CLK
clock => buf_im[27][15].CLK
clock => buf_im[26][0].CLK
clock => buf_im[26][1].CLK
clock => buf_im[26][2].CLK
clock => buf_im[26][3].CLK
clock => buf_im[26][4].CLK
clock => buf_im[26][5].CLK
clock => buf_im[26][6].CLK
clock => buf_im[26][7].CLK
clock => buf_im[26][8].CLK
clock => buf_im[26][9].CLK
clock => buf_im[26][10].CLK
clock => buf_im[26][11].CLK
clock => buf_im[26][12].CLK
clock => buf_im[26][13].CLK
clock => buf_im[26][14].CLK
clock => buf_im[26][15].CLK
clock => buf_im[25][0].CLK
clock => buf_im[25][1].CLK
clock => buf_im[25][2].CLK
clock => buf_im[25][3].CLK
clock => buf_im[25][4].CLK
clock => buf_im[25][5].CLK
clock => buf_im[25][6].CLK
clock => buf_im[25][7].CLK
clock => buf_im[25][8].CLK
clock => buf_im[25][9].CLK
clock => buf_im[25][10].CLK
clock => buf_im[25][11].CLK
clock => buf_im[25][12].CLK
clock => buf_im[25][13].CLK
clock => buf_im[25][14].CLK
clock => buf_im[25][15].CLK
clock => buf_im[24][0].CLK
clock => buf_im[24][1].CLK
clock => buf_im[24][2].CLK
clock => buf_im[24][3].CLK
clock => buf_im[24][4].CLK
clock => buf_im[24][5].CLK
clock => buf_im[24][6].CLK
clock => buf_im[24][7].CLK
clock => buf_im[24][8].CLK
clock => buf_im[24][9].CLK
clock => buf_im[24][10].CLK
clock => buf_im[24][11].CLK
clock => buf_im[24][12].CLK
clock => buf_im[24][13].CLK
clock => buf_im[24][14].CLK
clock => buf_im[24][15].CLK
clock => buf_im[23][0].CLK
clock => buf_im[23][1].CLK
clock => buf_im[23][2].CLK
clock => buf_im[23][3].CLK
clock => buf_im[23][4].CLK
clock => buf_im[23][5].CLK
clock => buf_im[23][6].CLK
clock => buf_im[23][7].CLK
clock => buf_im[23][8].CLK
clock => buf_im[23][9].CLK
clock => buf_im[23][10].CLK
clock => buf_im[23][11].CLK
clock => buf_im[23][12].CLK
clock => buf_im[23][13].CLK
clock => buf_im[23][14].CLK
clock => buf_im[23][15].CLK
clock => buf_im[22][0].CLK
clock => buf_im[22][1].CLK
clock => buf_im[22][2].CLK
clock => buf_im[22][3].CLK
clock => buf_im[22][4].CLK
clock => buf_im[22][5].CLK
clock => buf_im[22][6].CLK
clock => buf_im[22][7].CLK
clock => buf_im[22][8].CLK
clock => buf_im[22][9].CLK
clock => buf_im[22][10].CLK
clock => buf_im[22][11].CLK
clock => buf_im[22][12].CLK
clock => buf_im[22][13].CLK
clock => buf_im[22][14].CLK
clock => buf_im[22][15].CLK
clock => buf_im[21][0].CLK
clock => buf_im[21][1].CLK
clock => buf_im[21][2].CLK
clock => buf_im[21][3].CLK
clock => buf_im[21][4].CLK
clock => buf_im[21][5].CLK
clock => buf_im[21][6].CLK
clock => buf_im[21][7].CLK
clock => buf_im[21][8].CLK
clock => buf_im[21][9].CLK
clock => buf_im[21][10].CLK
clock => buf_im[21][11].CLK
clock => buf_im[21][12].CLK
clock => buf_im[21][13].CLK
clock => buf_im[21][14].CLK
clock => buf_im[21][15].CLK
clock => buf_im[20][0].CLK
clock => buf_im[20][1].CLK
clock => buf_im[20][2].CLK
clock => buf_im[20][3].CLK
clock => buf_im[20][4].CLK
clock => buf_im[20][5].CLK
clock => buf_im[20][6].CLK
clock => buf_im[20][7].CLK
clock => buf_im[20][8].CLK
clock => buf_im[20][9].CLK
clock => buf_im[20][10].CLK
clock => buf_im[20][11].CLK
clock => buf_im[20][12].CLK
clock => buf_im[20][13].CLK
clock => buf_im[20][14].CLK
clock => buf_im[20][15].CLK
clock => buf_im[19][0].CLK
clock => buf_im[19][1].CLK
clock => buf_im[19][2].CLK
clock => buf_im[19][3].CLK
clock => buf_im[19][4].CLK
clock => buf_im[19][5].CLK
clock => buf_im[19][6].CLK
clock => buf_im[19][7].CLK
clock => buf_im[19][8].CLK
clock => buf_im[19][9].CLK
clock => buf_im[19][10].CLK
clock => buf_im[19][11].CLK
clock => buf_im[19][12].CLK
clock => buf_im[19][13].CLK
clock => buf_im[19][14].CLK
clock => buf_im[19][15].CLK
clock => buf_im[18][0].CLK
clock => buf_im[18][1].CLK
clock => buf_im[18][2].CLK
clock => buf_im[18][3].CLK
clock => buf_im[18][4].CLK
clock => buf_im[18][5].CLK
clock => buf_im[18][6].CLK
clock => buf_im[18][7].CLK
clock => buf_im[18][8].CLK
clock => buf_im[18][9].CLK
clock => buf_im[18][10].CLK
clock => buf_im[18][11].CLK
clock => buf_im[18][12].CLK
clock => buf_im[18][13].CLK
clock => buf_im[18][14].CLK
clock => buf_im[18][15].CLK
clock => buf_im[17][0].CLK
clock => buf_im[17][1].CLK
clock => buf_im[17][2].CLK
clock => buf_im[17][3].CLK
clock => buf_im[17][4].CLK
clock => buf_im[17][5].CLK
clock => buf_im[17][6].CLK
clock => buf_im[17][7].CLK
clock => buf_im[17][8].CLK
clock => buf_im[17][9].CLK
clock => buf_im[17][10].CLK
clock => buf_im[17][11].CLK
clock => buf_im[17][12].CLK
clock => buf_im[17][13].CLK
clock => buf_im[17][14].CLK
clock => buf_im[17][15].CLK
clock => buf_im[16][0].CLK
clock => buf_im[16][1].CLK
clock => buf_im[16][2].CLK
clock => buf_im[16][3].CLK
clock => buf_im[16][4].CLK
clock => buf_im[16][5].CLK
clock => buf_im[16][6].CLK
clock => buf_im[16][7].CLK
clock => buf_im[16][8].CLK
clock => buf_im[16][9].CLK
clock => buf_im[16][10].CLK
clock => buf_im[16][11].CLK
clock => buf_im[16][12].CLK
clock => buf_im[16][13].CLK
clock => buf_im[16][14].CLK
clock => buf_im[16][15].CLK
clock => buf_im[15][0].CLK
clock => buf_im[15][1].CLK
clock => buf_im[15][2].CLK
clock => buf_im[15][3].CLK
clock => buf_im[15][4].CLK
clock => buf_im[15][5].CLK
clock => buf_im[15][6].CLK
clock => buf_im[15][7].CLK
clock => buf_im[15][8].CLK
clock => buf_im[15][9].CLK
clock => buf_im[15][10].CLK
clock => buf_im[15][11].CLK
clock => buf_im[15][12].CLK
clock => buf_im[15][13].CLK
clock => buf_im[15][14].CLK
clock => buf_im[15][15].CLK
clock => buf_im[14][0].CLK
clock => buf_im[14][1].CLK
clock => buf_im[14][2].CLK
clock => buf_im[14][3].CLK
clock => buf_im[14][4].CLK
clock => buf_im[14][5].CLK
clock => buf_im[14][6].CLK
clock => buf_im[14][7].CLK
clock => buf_im[14][8].CLK
clock => buf_im[14][9].CLK
clock => buf_im[14][10].CLK
clock => buf_im[14][11].CLK
clock => buf_im[14][12].CLK
clock => buf_im[14][13].CLK
clock => buf_im[14][14].CLK
clock => buf_im[14][15].CLK
clock => buf_im[13][0].CLK
clock => buf_im[13][1].CLK
clock => buf_im[13][2].CLK
clock => buf_im[13][3].CLK
clock => buf_im[13][4].CLK
clock => buf_im[13][5].CLK
clock => buf_im[13][6].CLK
clock => buf_im[13][7].CLK
clock => buf_im[13][8].CLK
clock => buf_im[13][9].CLK
clock => buf_im[13][10].CLK
clock => buf_im[13][11].CLK
clock => buf_im[13][12].CLK
clock => buf_im[13][13].CLK
clock => buf_im[13][14].CLK
clock => buf_im[13][15].CLK
clock => buf_im[12][0].CLK
clock => buf_im[12][1].CLK
clock => buf_im[12][2].CLK
clock => buf_im[12][3].CLK
clock => buf_im[12][4].CLK
clock => buf_im[12][5].CLK
clock => buf_im[12][6].CLK
clock => buf_im[12][7].CLK
clock => buf_im[12][8].CLK
clock => buf_im[12][9].CLK
clock => buf_im[12][10].CLK
clock => buf_im[12][11].CLK
clock => buf_im[12][12].CLK
clock => buf_im[12][13].CLK
clock => buf_im[12][14].CLK
clock => buf_im[12][15].CLK
clock => buf_im[11][0].CLK
clock => buf_im[11][1].CLK
clock => buf_im[11][2].CLK
clock => buf_im[11][3].CLK
clock => buf_im[11][4].CLK
clock => buf_im[11][5].CLK
clock => buf_im[11][6].CLK
clock => buf_im[11][7].CLK
clock => buf_im[11][8].CLK
clock => buf_im[11][9].CLK
clock => buf_im[11][10].CLK
clock => buf_im[11][11].CLK
clock => buf_im[11][12].CLK
clock => buf_im[11][13].CLK
clock => buf_im[11][14].CLK
clock => buf_im[11][15].CLK
clock => buf_im[10][0].CLK
clock => buf_im[10][1].CLK
clock => buf_im[10][2].CLK
clock => buf_im[10][3].CLK
clock => buf_im[10][4].CLK
clock => buf_im[10][5].CLK
clock => buf_im[10][6].CLK
clock => buf_im[10][7].CLK
clock => buf_im[10][8].CLK
clock => buf_im[10][9].CLK
clock => buf_im[10][10].CLK
clock => buf_im[10][11].CLK
clock => buf_im[10][12].CLK
clock => buf_im[10][13].CLK
clock => buf_im[10][14].CLK
clock => buf_im[10][15].CLK
clock => buf_im[9][0].CLK
clock => buf_im[9][1].CLK
clock => buf_im[9][2].CLK
clock => buf_im[9][3].CLK
clock => buf_im[9][4].CLK
clock => buf_im[9][5].CLK
clock => buf_im[9][6].CLK
clock => buf_im[9][7].CLK
clock => buf_im[9][8].CLK
clock => buf_im[9][9].CLK
clock => buf_im[9][10].CLK
clock => buf_im[9][11].CLK
clock => buf_im[9][12].CLK
clock => buf_im[9][13].CLK
clock => buf_im[9][14].CLK
clock => buf_im[9][15].CLK
clock => buf_im[8][0].CLK
clock => buf_im[8][1].CLK
clock => buf_im[8][2].CLK
clock => buf_im[8][3].CLK
clock => buf_im[8][4].CLK
clock => buf_im[8][5].CLK
clock => buf_im[8][6].CLK
clock => buf_im[8][7].CLK
clock => buf_im[8][8].CLK
clock => buf_im[8][9].CLK
clock => buf_im[8][10].CLK
clock => buf_im[8][11].CLK
clock => buf_im[8][12].CLK
clock => buf_im[8][13].CLK
clock => buf_im[8][14].CLK
clock => buf_im[8][15].CLK
clock => buf_im[7][0].CLK
clock => buf_im[7][1].CLK
clock => buf_im[7][2].CLK
clock => buf_im[7][3].CLK
clock => buf_im[7][4].CLK
clock => buf_im[7][5].CLK
clock => buf_im[7][6].CLK
clock => buf_im[7][7].CLK
clock => buf_im[7][8].CLK
clock => buf_im[7][9].CLK
clock => buf_im[7][10].CLK
clock => buf_im[7][11].CLK
clock => buf_im[7][12].CLK
clock => buf_im[7][13].CLK
clock => buf_im[7][14].CLK
clock => buf_im[7][15].CLK
clock => buf_im[6][0].CLK
clock => buf_im[6][1].CLK
clock => buf_im[6][2].CLK
clock => buf_im[6][3].CLK
clock => buf_im[6][4].CLK
clock => buf_im[6][5].CLK
clock => buf_im[6][6].CLK
clock => buf_im[6][7].CLK
clock => buf_im[6][8].CLK
clock => buf_im[6][9].CLK
clock => buf_im[6][10].CLK
clock => buf_im[6][11].CLK
clock => buf_im[6][12].CLK
clock => buf_im[6][13].CLK
clock => buf_im[6][14].CLK
clock => buf_im[6][15].CLK
clock => buf_im[5][0].CLK
clock => buf_im[5][1].CLK
clock => buf_im[5][2].CLK
clock => buf_im[5][3].CLK
clock => buf_im[5][4].CLK
clock => buf_im[5][5].CLK
clock => buf_im[5][6].CLK
clock => buf_im[5][7].CLK
clock => buf_im[5][8].CLK
clock => buf_im[5][9].CLK
clock => buf_im[5][10].CLK
clock => buf_im[5][11].CLK
clock => buf_im[5][12].CLK
clock => buf_im[5][13].CLK
clock => buf_im[5][14].CLK
clock => buf_im[5][15].CLK
clock => buf_im[4][0].CLK
clock => buf_im[4][1].CLK
clock => buf_im[4][2].CLK
clock => buf_im[4][3].CLK
clock => buf_im[4][4].CLK
clock => buf_im[4][5].CLK
clock => buf_im[4][6].CLK
clock => buf_im[4][7].CLK
clock => buf_im[4][8].CLK
clock => buf_im[4][9].CLK
clock => buf_im[4][10].CLK
clock => buf_im[4][11].CLK
clock => buf_im[4][12].CLK
clock => buf_im[4][13].CLK
clock => buf_im[4][14].CLK
clock => buf_im[4][15].CLK
clock => buf_im[3][0].CLK
clock => buf_im[3][1].CLK
clock => buf_im[3][2].CLK
clock => buf_im[3][3].CLK
clock => buf_im[3][4].CLK
clock => buf_im[3][5].CLK
clock => buf_im[3][6].CLK
clock => buf_im[3][7].CLK
clock => buf_im[3][8].CLK
clock => buf_im[3][9].CLK
clock => buf_im[3][10].CLK
clock => buf_im[3][11].CLK
clock => buf_im[3][12].CLK
clock => buf_im[3][13].CLK
clock => buf_im[3][14].CLK
clock => buf_im[3][15].CLK
clock => buf_im[2][0].CLK
clock => buf_im[2][1].CLK
clock => buf_im[2][2].CLK
clock => buf_im[2][3].CLK
clock => buf_im[2][4].CLK
clock => buf_im[2][5].CLK
clock => buf_im[2][6].CLK
clock => buf_im[2][7].CLK
clock => buf_im[2][8].CLK
clock => buf_im[2][9].CLK
clock => buf_im[2][10].CLK
clock => buf_im[2][11].CLK
clock => buf_im[2][12].CLK
clock => buf_im[2][13].CLK
clock => buf_im[2][14].CLK
clock => buf_im[2][15].CLK
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[31][0].CLK
clock => buf_re[31][1].CLK
clock => buf_re[31][2].CLK
clock => buf_re[31][3].CLK
clock => buf_re[31][4].CLK
clock => buf_re[31][5].CLK
clock => buf_re[31][6].CLK
clock => buf_re[31][7].CLK
clock => buf_re[31][8].CLK
clock => buf_re[31][9].CLK
clock => buf_re[31][10].CLK
clock => buf_re[31][11].CLK
clock => buf_re[31][12].CLK
clock => buf_re[31][13].CLK
clock => buf_re[31][14].CLK
clock => buf_re[31][15].CLK
clock => buf_re[30][0].CLK
clock => buf_re[30][1].CLK
clock => buf_re[30][2].CLK
clock => buf_re[30][3].CLK
clock => buf_re[30][4].CLK
clock => buf_re[30][5].CLK
clock => buf_re[30][6].CLK
clock => buf_re[30][7].CLK
clock => buf_re[30][8].CLK
clock => buf_re[30][9].CLK
clock => buf_re[30][10].CLK
clock => buf_re[30][11].CLK
clock => buf_re[30][12].CLK
clock => buf_re[30][13].CLK
clock => buf_re[30][14].CLK
clock => buf_re[30][15].CLK
clock => buf_re[29][0].CLK
clock => buf_re[29][1].CLK
clock => buf_re[29][2].CLK
clock => buf_re[29][3].CLK
clock => buf_re[29][4].CLK
clock => buf_re[29][5].CLK
clock => buf_re[29][6].CLK
clock => buf_re[29][7].CLK
clock => buf_re[29][8].CLK
clock => buf_re[29][9].CLK
clock => buf_re[29][10].CLK
clock => buf_re[29][11].CLK
clock => buf_re[29][12].CLK
clock => buf_re[29][13].CLK
clock => buf_re[29][14].CLK
clock => buf_re[29][15].CLK
clock => buf_re[28][0].CLK
clock => buf_re[28][1].CLK
clock => buf_re[28][2].CLK
clock => buf_re[28][3].CLK
clock => buf_re[28][4].CLK
clock => buf_re[28][5].CLK
clock => buf_re[28][6].CLK
clock => buf_re[28][7].CLK
clock => buf_re[28][8].CLK
clock => buf_re[28][9].CLK
clock => buf_re[28][10].CLK
clock => buf_re[28][11].CLK
clock => buf_re[28][12].CLK
clock => buf_re[28][13].CLK
clock => buf_re[28][14].CLK
clock => buf_re[28][15].CLK
clock => buf_re[27][0].CLK
clock => buf_re[27][1].CLK
clock => buf_re[27][2].CLK
clock => buf_re[27][3].CLK
clock => buf_re[27][4].CLK
clock => buf_re[27][5].CLK
clock => buf_re[27][6].CLK
clock => buf_re[27][7].CLK
clock => buf_re[27][8].CLK
clock => buf_re[27][9].CLK
clock => buf_re[27][10].CLK
clock => buf_re[27][11].CLK
clock => buf_re[27][12].CLK
clock => buf_re[27][13].CLK
clock => buf_re[27][14].CLK
clock => buf_re[27][15].CLK
clock => buf_re[26][0].CLK
clock => buf_re[26][1].CLK
clock => buf_re[26][2].CLK
clock => buf_re[26][3].CLK
clock => buf_re[26][4].CLK
clock => buf_re[26][5].CLK
clock => buf_re[26][6].CLK
clock => buf_re[26][7].CLK
clock => buf_re[26][8].CLK
clock => buf_re[26][9].CLK
clock => buf_re[26][10].CLK
clock => buf_re[26][11].CLK
clock => buf_re[26][12].CLK
clock => buf_re[26][13].CLK
clock => buf_re[26][14].CLK
clock => buf_re[26][15].CLK
clock => buf_re[25][0].CLK
clock => buf_re[25][1].CLK
clock => buf_re[25][2].CLK
clock => buf_re[25][3].CLK
clock => buf_re[25][4].CLK
clock => buf_re[25][5].CLK
clock => buf_re[25][6].CLK
clock => buf_re[25][7].CLK
clock => buf_re[25][8].CLK
clock => buf_re[25][9].CLK
clock => buf_re[25][10].CLK
clock => buf_re[25][11].CLK
clock => buf_re[25][12].CLK
clock => buf_re[25][13].CLK
clock => buf_re[25][14].CLK
clock => buf_re[25][15].CLK
clock => buf_re[24][0].CLK
clock => buf_re[24][1].CLK
clock => buf_re[24][2].CLK
clock => buf_re[24][3].CLK
clock => buf_re[24][4].CLK
clock => buf_re[24][5].CLK
clock => buf_re[24][6].CLK
clock => buf_re[24][7].CLK
clock => buf_re[24][8].CLK
clock => buf_re[24][9].CLK
clock => buf_re[24][10].CLK
clock => buf_re[24][11].CLK
clock => buf_re[24][12].CLK
clock => buf_re[24][13].CLK
clock => buf_re[24][14].CLK
clock => buf_re[24][15].CLK
clock => buf_re[23][0].CLK
clock => buf_re[23][1].CLK
clock => buf_re[23][2].CLK
clock => buf_re[23][3].CLK
clock => buf_re[23][4].CLK
clock => buf_re[23][5].CLK
clock => buf_re[23][6].CLK
clock => buf_re[23][7].CLK
clock => buf_re[23][8].CLK
clock => buf_re[23][9].CLK
clock => buf_re[23][10].CLK
clock => buf_re[23][11].CLK
clock => buf_re[23][12].CLK
clock => buf_re[23][13].CLK
clock => buf_re[23][14].CLK
clock => buf_re[23][15].CLK
clock => buf_re[22][0].CLK
clock => buf_re[22][1].CLK
clock => buf_re[22][2].CLK
clock => buf_re[22][3].CLK
clock => buf_re[22][4].CLK
clock => buf_re[22][5].CLK
clock => buf_re[22][6].CLK
clock => buf_re[22][7].CLK
clock => buf_re[22][8].CLK
clock => buf_re[22][9].CLK
clock => buf_re[22][10].CLK
clock => buf_re[22][11].CLK
clock => buf_re[22][12].CLK
clock => buf_re[22][13].CLK
clock => buf_re[22][14].CLK
clock => buf_re[22][15].CLK
clock => buf_re[21][0].CLK
clock => buf_re[21][1].CLK
clock => buf_re[21][2].CLK
clock => buf_re[21][3].CLK
clock => buf_re[21][4].CLK
clock => buf_re[21][5].CLK
clock => buf_re[21][6].CLK
clock => buf_re[21][7].CLK
clock => buf_re[21][8].CLK
clock => buf_re[21][9].CLK
clock => buf_re[21][10].CLK
clock => buf_re[21][11].CLK
clock => buf_re[21][12].CLK
clock => buf_re[21][13].CLK
clock => buf_re[21][14].CLK
clock => buf_re[21][15].CLK
clock => buf_re[20][0].CLK
clock => buf_re[20][1].CLK
clock => buf_re[20][2].CLK
clock => buf_re[20][3].CLK
clock => buf_re[20][4].CLK
clock => buf_re[20][5].CLK
clock => buf_re[20][6].CLK
clock => buf_re[20][7].CLK
clock => buf_re[20][8].CLK
clock => buf_re[20][9].CLK
clock => buf_re[20][10].CLK
clock => buf_re[20][11].CLK
clock => buf_re[20][12].CLK
clock => buf_re[20][13].CLK
clock => buf_re[20][14].CLK
clock => buf_re[20][15].CLK
clock => buf_re[19][0].CLK
clock => buf_re[19][1].CLK
clock => buf_re[19][2].CLK
clock => buf_re[19][3].CLK
clock => buf_re[19][4].CLK
clock => buf_re[19][5].CLK
clock => buf_re[19][6].CLK
clock => buf_re[19][7].CLK
clock => buf_re[19][8].CLK
clock => buf_re[19][9].CLK
clock => buf_re[19][10].CLK
clock => buf_re[19][11].CLK
clock => buf_re[19][12].CLK
clock => buf_re[19][13].CLK
clock => buf_re[19][14].CLK
clock => buf_re[19][15].CLK
clock => buf_re[18][0].CLK
clock => buf_re[18][1].CLK
clock => buf_re[18][2].CLK
clock => buf_re[18][3].CLK
clock => buf_re[18][4].CLK
clock => buf_re[18][5].CLK
clock => buf_re[18][6].CLK
clock => buf_re[18][7].CLK
clock => buf_re[18][8].CLK
clock => buf_re[18][9].CLK
clock => buf_re[18][10].CLK
clock => buf_re[18][11].CLK
clock => buf_re[18][12].CLK
clock => buf_re[18][13].CLK
clock => buf_re[18][14].CLK
clock => buf_re[18][15].CLK
clock => buf_re[17][0].CLK
clock => buf_re[17][1].CLK
clock => buf_re[17][2].CLK
clock => buf_re[17][3].CLK
clock => buf_re[17][4].CLK
clock => buf_re[17][5].CLK
clock => buf_re[17][6].CLK
clock => buf_re[17][7].CLK
clock => buf_re[17][8].CLK
clock => buf_re[17][9].CLK
clock => buf_re[17][10].CLK
clock => buf_re[17][11].CLK
clock => buf_re[17][12].CLK
clock => buf_re[17][13].CLK
clock => buf_re[17][14].CLK
clock => buf_re[17][15].CLK
clock => buf_re[16][0].CLK
clock => buf_re[16][1].CLK
clock => buf_re[16][2].CLK
clock => buf_re[16][3].CLK
clock => buf_re[16][4].CLK
clock => buf_re[16][5].CLK
clock => buf_re[16][6].CLK
clock => buf_re[16][7].CLK
clock => buf_re[16][8].CLK
clock => buf_re[16][9].CLK
clock => buf_re[16][10].CLK
clock => buf_re[16][11].CLK
clock => buf_re[16][12].CLK
clock => buf_re[16][13].CLK
clock => buf_re[16][14].CLK
clock => buf_re[16][15].CLK
clock => buf_re[15][0].CLK
clock => buf_re[15][1].CLK
clock => buf_re[15][2].CLK
clock => buf_re[15][3].CLK
clock => buf_re[15][4].CLK
clock => buf_re[15][5].CLK
clock => buf_re[15][6].CLK
clock => buf_re[15][7].CLK
clock => buf_re[15][8].CLK
clock => buf_re[15][9].CLK
clock => buf_re[15][10].CLK
clock => buf_re[15][11].CLK
clock => buf_re[15][12].CLK
clock => buf_re[15][13].CLK
clock => buf_re[15][14].CLK
clock => buf_re[15][15].CLK
clock => buf_re[14][0].CLK
clock => buf_re[14][1].CLK
clock => buf_re[14][2].CLK
clock => buf_re[14][3].CLK
clock => buf_re[14][4].CLK
clock => buf_re[14][5].CLK
clock => buf_re[14][6].CLK
clock => buf_re[14][7].CLK
clock => buf_re[14][8].CLK
clock => buf_re[14][9].CLK
clock => buf_re[14][10].CLK
clock => buf_re[14][11].CLK
clock => buf_re[14][12].CLK
clock => buf_re[14][13].CLK
clock => buf_re[14][14].CLK
clock => buf_re[14][15].CLK
clock => buf_re[13][0].CLK
clock => buf_re[13][1].CLK
clock => buf_re[13][2].CLK
clock => buf_re[13][3].CLK
clock => buf_re[13][4].CLK
clock => buf_re[13][5].CLK
clock => buf_re[13][6].CLK
clock => buf_re[13][7].CLK
clock => buf_re[13][8].CLK
clock => buf_re[13][9].CLK
clock => buf_re[13][10].CLK
clock => buf_re[13][11].CLK
clock => buf_re[13][12].CLK
clock => buf_re[13][13].CLK
clock => buf_re[13][14].CLK
clock => buf_re[13][15].CLK
clock => buf_re[12][0].CLK
clock => buf_re[12][1].CLK
clock => buf_re[12][2].CLK
clock => buf_re[12][3].CLK
clock => buf_re[12][4].CLK
clock => buf_re[12][5].CLK
clock => buf_re[12][6].CLK
clock => buf_re[12][7].CLK
clock => buf_re[12][8].CLK
clock => buf_re[12][9].CLK
clock => buf_re[12][10].CLK
clock => buf_re[12][11].CLK
clock => buf_re[12][12].CLK
clock => buf_re[12][13].CLK
clock => buf_re[12][14].CLK
clock => buf_re[12][15].CLK
clock => buf_re[11][0].CLK
clock => buf_re[11][1].CLK
clock => buf_re[11][2].CLK
clock => buf_re[11][3].CLK
clock => buf_re[11][4].CLK
clock => buf_re[11][5].CLK
clock => buf_re[11][6].CLK
clock => buf_re[11][7].CLK
clock => buf_re[11][8].CLK
clock => buf_re[11][9].CLK
clock => buf_re[11][10].CLK
clock => buf_re[11][11].CLK
clock => buf_re[11][12].CLK
clock => buf_re[11][13].CLK
clock => buf_re[11][14].CLK
clock => buf_re[11][15].CLK
clock => buf_re[10][0].CLK
clock => buf_re[10][1].CLK
clock => buf_re[10][2].CLK
clock => buf_re[10][3].CLK
clock => buf_re[10][4].CLK
clock => buf_re[10][5].CLK
clock => buf_re[10][6].CLK
clock => buf_re[10][7].CLK
clock => buf_re[10][8].CLK
clock => buf_re[10][9].CLK
clock => buf_re[10][10].CLK
clock => buf_re[10][11].CLK
clock => buf_re[10][12].CLK
clock => buf_re[10][13].CLK
clock => buf_re[10][14].CLK
clock => buf_re[10][15].CLK
clock => buf_re[9][0].CLK
clock => buf_re[9][1].CLK
clock => buf_re[9][2].CLK
clock => buf_re[9][3].CLK
clock => buf_re[9][4].CLK
clock => buf_re[9][5].CLK
clock => buf_re[9][6].CLK
clock => buf_re[9][7].CLK
clock => buf_re[9][8].CLK
clock => buf_re[9][9].CLK
clock => buf_re[9][10].CLK
clock => buf_re[9][11].CLK
clock => buf_re[9][12].CLK
clock => buf_re[9][13].CLK
clock => buf_re[9][14].CLK
clock => buf_re[9][15].CLK
clock => buf_re[8][0].CLK
clock => buf_re[8][1].CLK
clock => buf_re[8][2].CLK
clock => buf_re[8][3].CLK
clock => buf_re[8][4].CLK
clock => buf_re[8][5].CLK
clock => buf_re[8][6].CLK
clock => buf_re[8][7].CLK
clock => buf_re[8][8].CLK
clock => buf_re[8][9].CLK
clock => buf_re[8][10].CLK
clock => buf_re[8][11].CLK
clock => buf_re[8][12].CLK
clock => buf_re[8][13].CLK
clock => buf_re[8][14].CLK
clock => buf_re[8][15].CLK
clock => buf_re[7][0].CLK
clock => buf_re[7][1].CLK
clock => buf_re[7][2].CLK
clock => buf_re[7][3].CLK
clock => buf_re[7][4].CLK
clock => buf_re[7][5].CLK
clock => buf_re[7][6].CLK
clock => buf_re[7][7].CLK
clock => buf_re[7][8].CLK
clock => buf_re[7][9].CLK
clock => buf_re[7][10].CLK
clock => buf_re[7][11].CLK
clock => buf_re[7][12].CLK
clock => buf_re[7][13].CLK
clock => buf_re[7][14].CLK
clock => buf_re[7][15].CLK
clock => buf_re[6][0].CLK
clock => buf_re[6][1].CLK
clock => buf_re[6][2].CLK
clock => buf_re[6][3].CLK
clock => buf_re[6][4].CLK
clock => buf_re[6][5].CLK
clock => buf_re[6][6].CLK
clock => buf_re[6][7].CLK
clock => buf_re[6][8].CLK
clock => buf_re[6][9].CLK
clock => buf_re[6][10].CLK
clock => buf_re[6][11].CLK
clock => buf_re[6][12].CLK
clock => buf_re[6][13].CLK
clock => buf_re[6][14].CLK
clock => buf_re[6][15].CLK
clock => buf_re[5][0].CLK
clock => buf_re[5][1].CLK
clock => buf_re[5][2].CLK
clock => buf_re[5][3].CLK
clock => buf_re[5][4].CLK
clock => buf_re[5][5].CLK
clock => buf_re[5][6].CLK
clock => buf_re[5][7].CLK
clock => buf_re[5][8].CLK
clock => buf_re[5][9].CLK
clock => buf_re[5][10].CLK
clock => buf_re[5][11].CLK
clock => buf_re[5][12].CLK
clock => buf_re[5][13].CLK
clock => buf_re[5][14].CLK
clock => buf_re[5][15].CLK
clock => buf_re[4][0].CLK
clock => buf_re[4][1].CLK
clock => buf_re[4][2].CLK
clock => buf_re[4][3].CLK
clock => buf_re[4][4].CLK
clock => buf_re[4][5].CLK
clock => buf_re[4][6].CLK
clock => buf_re[4][7].CLK
clock => buf_re[4][8].CLK
clock => buf_re[4][9].CLK
clock => buf_re[4][10].CLK
clock => buf_re[4][11].CLK
clock => buf_re[4][12].CLK
clock => buf_re[4][13].CLK
clock => buf_re[4][14].CLK
clock => buf_re[4][15].CLK
clock => buf_re[3][0].CLK
clock => buf_re[3][1].CLK
clock => buf_re[3][2].CLK
clock => buf_re[3][3].CLK
clock => buf_re[3][4].CLK
clock => buf_re[3][5].CLK
clock => buf_re[3][6].CLK
clock => buf_re[3][7].CLK
clock => buf_re[3][8].CLK
clock => buf_re[3][9].CLK
clock => buf_re[3][10].CLK
clock => buf_re[3][11].CLK
clock => buf_re[3][12].CLK
clock => buf_re[3][13].CLK
clock => buf_re[3][14].CLK
clock => buf_re[3][15].CLK
clock => buf_re[2][0].CLK
clock => buf_re[2][1].CLK
clock => buf_re[2][2].CLK
clock => buf_re[2][3].CLK
clock => buf_re[2][4].CLK
clock => buf_re[2][5].CLK
clock => buf_re[2][6].CLK
clock => buf_re[2][7].CLK
clock => buf_re[2][8].CLK
clock => buf_re[2][9].CLK
clock => buf_re[2][10].CLK
clock => buf_re[2][11].CLK
clock => buf_re[2][12].CLK
clock => buf_re[2][13].CLK
clock => buf_re[2][14].CLK
clock => buf_re[2][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[31][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[31][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[31][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[31][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[31][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[31][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[31][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[31][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[31][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[31][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[31][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[31][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[31][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[31][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[31][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[31][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[31][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[31][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[31][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[31][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[31][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[31][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[31][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[31][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[31][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[31][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[31][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[31][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[31][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[31][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[31][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[31][15].DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU1|Butterfly:BF2
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add7.DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU1|DelayBuffer:DB2
clock => buf_im[15][0].CLK
clock => buf_im[15][1].CLK
clock => buf_im[15][2].CLK
clock => buf_im[15][3].CLK
clock => buf_im[15][4].CLK
clock => buf_im[15][5].CLK
clock => buf_im[15][6].CLK
clock => buf_im[15][7].CLK
clock => buf_im[15][8].CLK
clock => buf_im[15][9].CLK
clock => buf_im[15][10].CLK
clock => buf_im[15][11].CLK
clock => buf_im[15][12].CLK
clock => buf_im[15][13].CLK
clock => buf_im[15][14].CLK
clock => buf_im[15][15].CLK
clock => buf_im[14][0].CLK
clock => buf_im[14][1].CLK
clock => buf_im[14][2].CLK
clock => buf_im[14][3].CLK
clock => buf_im[14][4].CLK
clock => buf_im[14][5].CLK
clock => buf_im[14][6].CLK
clock => buf_im[14][7].CLK
clock => buf_im[14][8].CLK
clock => buf_im[14][9].CLK
clock => buf_im[14][10].CLK
clock => buf_im[14][11].CLK
clock => buf_im[14][12].CLK
clock => buf_im[14][13].CLK
clock => buf_im[14][14].CLK
clock => buf_im[14][15].CLK
clock => buf_im[13][0].CLK
clock => buf_im[13][1].CLK
clock => buf_im[13][2].CLK
clock => buf_im[13][3].CLK
clock => buf_im[13][4].CLK
clock => buf_im[13][5].CLK
clock => buf_im[13][6].CLK
clock => buf_im[13][7].CLK
clock => buf_im[13][8].CLK
clock => buf_im[13][9].CLK
clock => buf_im[13][10].CLK
clock => buf_im[13][11].CLK
clock => buf_im[13][12].CLK
clock => buf_im[13][13].CLK
clock => buf_im[13][14].CLK
clock => buf_im[13][15].CLK
clock => buf_im[12][0].CLK
clock => buf_im[12][1].CLK
clock => buf_im[12][2].CLK
clock => buf_im[12][3].CLK
clock => buf_im[12][4].CLK
clock => buf_im[12][5].CLK
clock => buf_im[12][6].CLK
clock => buf_im[12][7].CLK
clock => buf_im[12][8].CLK
clock => buf_im[12][9].CLK
clock => buf_im[12][10].CLK
clock => buf_im[12][11].CLK
clock => buf_im[12][12].CLK
clock => buf_im[12][13].CLK
clock => buf_im[12][14].CLK
clock => buf_im[12][15].CLK
clock => buf_im[11][0].CLK
clock => buf_im[11][1].CLK
clock => buf_im[11][2].CLK
clock => buf_im[11][3].CLK
clock => buf_im[11][4].CLK
clock => buf_im[11][5].CLK
clock => buf_im[11][6].CLK
clock => buf_im[11][7].CLK
clock => buf_im[11][8].CLK
clock => buf_im[11][9].CLK
clock => buf_im[11][10].CLK
clock => buf_im[11][11].CLK
clock => buf_im[11][12].CLK
clock => buf_im[11][13].CLK
clock => buf_im[11][14].CLK
clock => buf_im[11][15].CLK
clock => buf_im[10][0].CLK
clock => buf_im[10][1].CLK
clock => buf_im[10][2].CLK
clock => buf_im[10][3].CLK
clock => buf_im[10][4].CLK
clock => buf_im[10][5].CLK
clock => buf_im[10][6].CLK
clock => buf_im[10][7].CLK
clock => buf_im[10][8].CLK
clock => buf_im[10][9].CLK
clock => buf_im[10][10].CLK
clock => buf_im[10][11].CLK
clock => buf_im[10][12].CLK
clock => buf_im[10][13].CLK
clock => buf_im[10][14].CLK
clock => buf_im[10][15].CLK
clock => buf_im[9][0].CLK
clock => buf_im[9][1].CLK
clock => buf_im[9][2].CLK
clock => buf_im[9][3].CLK
clock => buf_im[9][4].CLK
clock => buf_im[9][5].CLK
clock => buf_im[9][6].CLK
clock => buf_im[9][7].CLK
clock => buf_im[9][8].CLK
clock => buf_im[9][9].CLK
clock => buf_im[9][10].CLK
clock => buf_im[9][11].CLK
clock => buf_im[9][12].CLK
clock => buf_im[9][13].CLK
clock => buf_im[9][14].CLK
clock => buf_im[9][15].CLK
clock => buf_im[8][0].CLK
clock => buf_im[8][1].CLK
clock => buf_im[8][2].CLK
clock => buf_im[8][3].CLK
clock => buf_im[8][4].CLK
clock => buf_im[8][5].CLK
clock => buf_im[8][6].CLK
clock => buf_im[8][7].CLK
clock => buf_im[8][8].CLK
clock => buf_im[8][9].CLK
clock => buf_im[8][10].CLK
clock => buf_im[8][11].CLK
clock => buf_im[8][12].CLK
clock => buf_im[8][13].CLK
clock => buf_im[8][14].CLK
clock => buf_im[8][15].CLK
clock => buf_im[7][0].CLK
clock => buf_im[7][1].CLK
clock => buf_im[7][2].CLK
clock => buf_im[7][3].CLK
clock => buf_im[7][4].CLK
clock => buf_im[7][5].CLK
clock => buf_im[7][6].CLK
clock => buf_im[7][7].CLK
clock => buf_im[7][8].CLK
clock => buf_im[7][9].CLK
clock => buf_im[7][10].CLK
clock => buf_im[7][11].CLK
clock => buf_im[7][12].CLK
clock => buf_im[7][13].CLK
clock => buf_im[7][14].CLK
clock => buf_im[7][15].CLK
clock => buf_im[6][0].CLK
clock => buf_im[6][1].CLK
clock => buf_im[6][2].CLK
clock => buf_im[6][3].CLK
clock => buf_im[6][4].CLK
clock => buf_im[6][5].CLK
clock => buf_im[6][6].CLK
clock => buf_im[6][7].CLK
clock => buf_im[6][8].CLK
clock => buf_im[6][9].CLK
clock => buf_im[6][10].CLK
clock => buf_im[6][11].CLK
clock => buf_im[6][12].CLK
clock => buf_im[6][13].CLK
clock => buf_im[6][14].CLK
clock => buf_im[6][15].CLK
clock => buf_im[5][0].CLK
clock => buf_im[5][1].CLK
clock => buf_im[5][2].CLK
clock => buf_im[5][3].CLK
clock => buf_im[5][4].CLK
clock => buf_im[5][5].CLK
clock => buf_im[5][6].CLK
clock => buf_im[5][7].CLK
clock => buf_im[5][8].CLK
clock => buf_im[5][9].CLK
clock => buf_im[5][10].CLK
clock => buf_im[5][11].CLK
clock => buf_im[5][12].CLK
clock => buf_im[5][13].CLK
clock => buf_im[5][14].CLK
clock => buf_im[5][15].CLK
clock => buf_im[4][0].CLK
clock => buf_im[4][1].CLK
clock => buf_im[4][2].CLK
clock => buf_im[4][3].CLK
clock => buf_im[4][4].CLK
clock => buf_im[4][5].CLK
clock => buf_im[4][6].CLK
clock => buf_im[4][7].CLK
clock => buf_im[4][8].CLK
clock => buf_im[4][9].CLK
clock => buf_im[4][10].CLK
clock => buf_im[4][11].CLK
clock => buf_im[4][12].CLK
clock => buf_im[4][13].CLK
clock => buf_im[4][14].CLK
clock => buf_im[4][15].CLK
clock => buf_im[3][0].CLK
clock => buf_im[3][1].CLK
clock => buf_im[3][2].CLK
clock => buf_im[3][3].CLK
clock => buf_im[3][4].CLK
clock => buf_im[3][5].CLK
clock => buf_im[3][6].CLK
clock => buf_im[3][7].CLK
clock => buf_im[3][8].CLK
clock => buf_im[3][9].CLK
clock => buf_im[3][10].CLK
clock => buf_im[3][11].CLK
clock => buf_im[3][12].CLK
clock => buf_im[3][13].CLK
clock => buf_im[3][14].CLK
clock => buf_im[3][15].CLK
clock => buf_im[2][0].CLK
clock => buf_im[2][1].CLK
clock => buf_im[2][2].CLK
clock => buf_im[2][3].CLK
clock => buf_im[2][4].CLK
clock => buf_im[2][5].CLK
clock => buf_im[2][6].CLK
clock => buf_im[2][7].CLK
clock => buf_im[2][8].CLK
clock => buf_im[2][9].CLK
clock => buf_im[2][10].CLK
clock => buf_im[2][11].CLK
clock => buf_im[2][12].CLK
clock => buf_im[2][13].CLK
clock => buf_im[2][14].CLK
clock => buf_im[2][15].CLK
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[15][0].CLK
clock => buf_re[15][1].CLK
clock => buf_re[15][2].CLK
clock => buf_re[15][3].CLK
clock => buf_re[15][4].CLK
clock => buf_re[15][5].CLK
clock => buf_re[15][6].CLK
clock => buf_re[15][7].CLK
clock => buf_re[15][8].CLK
clock => buf_re[15][9].CLK
clock => buf_re[15][10].CLK
clock => buf_re[15][11].CLK
clock => buf_re[15][12].CLK
clock => buf_re[15][13].CLK
clock => buf_re[15][14].CLK
clock => buf_re[15][15].CLK
clock => buf_re[14][0].CLK
clock => buf_re[14][1].CLK
clock => buf_re[14][2].CLK
clock => buf_re[14][3].CLK
clock => buf_re[14][4].CLK
clock => buf_re[14][5].CLK
clock => buf_re[14][6].CLK
clock => buf_re[14][7].CLK
clock => buf_re[14][8].CLK
clock => buf_re[14][9].CLK
clock => buf_re[14][10].CLK
clock => buf_re[14][11].CLK
clock => buf_re[14][12].CLK
clock => buf_re[14][13].CLK
clock => buf_re[14][14].CLK
clock => buf_re[14][15].CLK
clock => buf_re[13][0].CLK
clock => buf_re[13][1].CLK
clock => buf_re[13][2].CLK
clock => buf_re[13][3].CLK
clock => buf_re[13][4].CLK
clock => buf_re[13][5].CLK
clock => buf_re[13][6].CLK
clock => buf_re[13][7].CLK
clock => buf_re[13][8].CLK
clock => buf_re[13][9].CLK
clock => buf_re[13][10].CLK
clock => buf_re[13][11].CLK
clock => buf_re[13][12].CLK
clock => buf_re[13][13].CLK
clock => buf_re[13][14].CLK
clock => buf_re[13][15].CLK
clock => buf_re[12][0].CLK
clock => buf_re[12][1].CLK
clock => buf_re[12][2].CLK
clock => buf_re[12][3].CLK
clock => buf_re[12][4].CLK
clock => buf_re[12][5].CLK
clock => buf_re[12][6].CLK
clock => buf_re[12][7].CLK
clock => buf_re[12][8].CLK
clock => buf_re[12][9].CLK
clock => buf_re[12][10].CLK
clock => buf_re[12][11].CLK
clock => buf_re[12][12].CLK
clock => buf_re[12][13].CLK
clock => buf_re[12][14].CLK
clock => buf_re[12][15].CLK
clock => buf_re[11][0].CLK
clock => buf_re[11][1].CLK
clock => buf_re[11][2].CLK
clock => buf_re[11][3].CLK
clock => buf_re[11][4].CLK
clock => buf_re[11][5].CLK
clock => buf_re[11][6].CLK
clock => buf_re[11][7].CLK
clock => buf_re[11][8].CLK
clock => buf_re[11][9].CLK
clock => buf_re[11][10].CLK
clock => buf_re[11][11].CLK
clock => buf_re[11][12].CLK
clock => buf_re[11][13].CLK
clock => buf_re[11][14].CLK
clock => buf_re[11][15].CLK
clock => buf_re[10][0].CLK
clock => buf_re[10][1].CLK
clock => buf_re[10][2].CLK
clock => buf_re[10][3].CLK
clock => buf_re[10][4].CLK
clock => buf_re[10][5].CLK
clock => buf_re[10][6].CLK
clock => buf_re[10][7].CLK
clock => buf_re[10][8].CLK
clock => buf_re[10][9].CLK
clock => buf_re[10][10].CLK
clock => buf_re[10][11].CLK
clock => buf_re[10][12].CLK
clock => buf_re[10][13].CLK
clock => buf_re[10][14].CLK
clock => buf_re[10][15].CLK
clock => buf_re[9][0].CLK
clock => buf_re[9][1].CLK
clock => buf_re[9][2].CLK
clock => buf_re[9][3].CLK
clock => buf_re[9][4].CLK
clock => buf_re[9][5].CLK
clock => buf_re[9][6].CLK
clock => buf_re[9][7].CLK
clock => buf_re[9][8].CLK
clock => buf_re[9][9].CLK
clock => buf_re[9][10].CLK
clock => buf_re[9][11].CLK
clock => buf_re[9][12].CLK
clock => buf_re[9][13].CLK
clock => buf_re[9][14].CLK
clock => buf_re[9][15].CLK
clock => buf_re[8][0].CLK
clock => buf_re[8][1].CLK
clock => buf_re[8][2].CLK
clock => buf_re[8][3].CLK
clock => buf_re[8][4].CLK
clock => buf_re[8][5].CLK
clock => buf_re[8][6].CLK
clock => buf_re[8][7].CLK
clock => buf_re[8][8].CLK
clock => buf_re[8][9].CLK
clock => buf_re[8][10].CLK
clock => buf_re[8][11].CLK
clock => buf_re[8][12].CLK
clock => buf_re[8][13].CLK
clock => buf_re[8][14].CLK
clock => buf_re[8][15].CLK
clock => buf_re[7][0].CLK
clock => buf_re[7][1].CLK
clock => buf_re[7][2].CLK
clock => buf_re[7][3].CLK
clock => buf_re[7][4].CLK
clock => buf_re[7][5].CLK
clock => buf_re[7][6].CLK
clock => buf_re[7][7].CLK
clock => buf_re[7][8].CLK
clock => buf_re[7][9].CLK
clock => buf_re[7][10].CLK
clock => buf_re[7][11].CLK
clock => buf_re[7][12].CLK
clock => buf_re[7][13].CLK
clock => buf_re[7][14].CLK
clock => buf_re[7][15].CLK
clock => buf_re[6][0].CLK
clock => buf_re[6][1].CLK
clock => buf_re[6][2].CLK
clock => buf_re[6][3].CLK
clock => buf_re[6][4].CLK
clock => buf_re[6][5].CLK
clock => buf_re[6][6].CLK
clock => buf_re[6][7].CLK
clock => buf_re[6][8].CLK
clock => buf_re[6][9].CLK
clock => buf_re[6][10].CLK
clock => buf_re[6][11].CLK
clock => buf_re[6][12].CLK
clock => buf_re[6][13].CLK
clock => buf_re[6][14].CLK
clock => buf_re[6][15].CLK
clock => buf_re[5][0].CLK
clock => buf_re[5][1].CLK
clock => buf_re[5][2].CLK
clock => buf_re[5][3].CLK
clock => buf_re[5][4].CLK
clock => buf_re[5][5].CLK
clock => buf_re[5][6].CLK
clock => buf_re[5][7].CLK
clock => buf_re[5][8].CLK
clock => buf_re[5][9].CLK
clock => buf_re[5][10].CLK
clock => buf_re[5][11].CLK
clock => buf_re[5][12].CLK
clock => buf_re[5][13].CLK
clock => buf_re[5][14].CLK
clock => buf_re[5][15].CLK
clock => buf_re[4][0].CLK
clock => buf_re[4][1].CLK
clock => buf_re[4][2].CLK
clock => buf_re[4][3].CLK
clock => buf_re[4][4].CLK
clock => buf_re[4][5].CLK
clock => buf_re[4][6].CLK
clock => buf_re[4][7].CLK
clock => buf_re[4][8].CLK
clock => buf_re[4][9].CLK
clock => buf_re[4][10].CLK
clock => buf_re[4][11].CLK
clock => buf_re[4][12].CLK
clock => buf_re[4][13].CLK
clock => buf_re[4][14].CLK
clock => buf_re[4][15].CLK
clock => buf_re[3][0].CLK
clock => buf_re[3][1].CLK
clock => buf_re[3][2].CLK
clock => buf_re[3][3].CLK
clock => buf_re[3][4].CLK
clock => buf_re[3][5].CLK
clock => buf_re[3][6].CLK
clock => buf_re[3][7].CLK
clock => buf_re[3][8].CLK
clock => buf_re[3][9].CLK
clock => buf_re[3][10].CLK
clock => buf_re[3][11].CLK
clock => buf_re[3][12].CLK
clock => buf_re[3][13].CLK
clock => buf_re[3][14].CLK
clock => buf_re[3][15].CLK
clock => buf_re[2][0].CLK
clock => buf_re[2][1].CLK
clock => buf_re[2][2].CLK
clock => buf_re[2][3].CLK
clock => buf_re[2][4].CLK
clock => buf_re[2][5].CLK
clock => buf_re[2][6].CLK
clock => buf_re[2][7].CLK
clock => buf_re[2][8].CLK
clock => buf_re[2][9].CLK
clock => buf_re[2][10].CLK
clock => buf_re[2][11].CLK
clock => buf_re[2][12].CLK
clock => buf_re[2][13].CLK
clock => buf_re[2][14].CLK
clock => buf_re[2][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[15][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[15][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[15][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[15][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[15][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[15][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[15][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[15][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[15][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[15][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[15][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[15][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[15][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[15][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[15][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[15][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[15][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[15][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[15][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[15][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[15][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[15][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[15][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[15][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[15][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[15][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[15][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[15][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[15][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[15][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[15][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[15][15].DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU1|Twiddle:TW
clock => ff_im[0].CLK
clock => ff_im[1].CLK
clock => ff_im[2].CLK
clock => ff_im[3].CLK
clock => ff_im[4].CLK
clock => ff_im[5].CLK
clock => ff_im[6].CLK
clock => ff_im[7].CLK
clock => ff_im[8].CLK
clock => ff_im[9].CLK
clock => ff_im[10].CLK
clock => ff_im[11].CLK
clock => ff_im[12].CLK
clock => ff_im[13].CLK
clock => ff_im[14].CLK
clock => ff_im[15].CLK
clock => ff_re[0].CLK
clock => ff_re[1].CLK
clock => ff_re[2].CLK
clock => ff_re[3].CLK
clock => ff_re[4].CLK
clock => ff_re[5].CLK
clock => ff_re[6].CLK
clock => ff_re[7].CLK
clock => ff_re[8].CLK
clock => ff_re[9].CLK
clock => ff_re[10].CLK
clock => ff_re[11].CLK
clock => ff_re[12].CLK
clock => ff_re[13].CLK
clock => ff_re[14].CLK
clock => ff_re[15].CLK
addr[0] => Mux0.IN36
addr[0] => Mux1.IN36
addr[0] => Mux2.IN36
addr[0] => Mux3.IN36
addr[0] => Mux4.IN36
addr[0] => Mux5.IN36
addr[0] => Mux6.IN36
addr[0] => Mux7.IN36
addr[0] => Mux8.IN36
addr[0] => Mux9.IN36
addr[0] => Mux10.IN36
addr[0] => Mux11.IN36
addr[0] => Mux12.IN36
addr[0] => Mux13.IN36
addr[0] => Mux14.IN36
addr[0] => Mux15.IN36
addr[0] => Mux16.IN36
addr[0] => Mux17.IN36
addr[0] => Mux18.IN36
addr[0] => Mux19.IN36
addr[0] => Mux20.IN36
addr[0] => Mux21.IN36
addr[0] => Mux22.IN36
addr[0] => Mux23.IN36
addr[0] => Mux24.IN36
addr[0] => Mux25.IN36
addr[0] => Mux26.IN36
addr[0] => Mux27.IN36
addr[0] => Mux28.IN36
addr[0] => Mux29.IN36
addr[0] => Mux30.IN36
addr[0] => Mux31.IN36
addr[1] => Mux0.IN35
addr[1] => Mux1.IN35
addr[1] => Mux2.IN35
addr[1] => Mux3.IN35
addr[1] => Mux4.IN35
addr[1] => Mux5.IN35
addr[1] => Mux6.IN35
addr[1] => Mux7.IN35
addr[1] => Mux8.IN35
addr[1] => Mux9.IN35
addr[1] => Mux10.IN35
addr[1] => Mux11.IN35
addr[1] => Mux12.IN35
addr[1] => Mux13.IN35
addr[1] => Mux14.IN35
addr[1] => Mux15.IN35
addr[1] => Mux16.IN35
addr[1] => Mux17.IN35
addr[1] => Mux18.IN35
addr[1] => Mux19.IN35
addr[1] => Mux20.IN35
addr[1] => Mux21.IN35
addr[1] => Mux22.IN35
addr[1] => Mux23.IN35
addr[1] => Mux24.IN35
addr[1] => Mux25.IN35
addr[1] => Mux26.IN35
addr[1] => Mux27.IN35
addr[1] => Mux28.IN35
addr[1] => Mux29.IN35
addr[1] => Mux30.IN35
addr[1] => Mux31.IN35
addr[2] => Mux0.IN34
addr[2] => Mux1.IN34
addr[2] => Mux2.IN34
addr[2] => Mux3.IN34
addr[2] => Mux4.IN34
addr[2] => Mux5.IN34
addr[2] => Mux6.IN34
addr[2] => Mux7.IN34
addr[2] => Mux8.IN34
addr[2] => Mux9.IN34
addr[2] => Mux10.IN34
addr[2] => Mux11.IN34
addr[2] => Mux12.IN34
addr[2] => Mux13.IN34
addr[2] => Mux14.IN34
addr[2] => Mux15.IN34
addr[2] => Mux16.IN34
addr[2] => Mux17.IN34
addr[2] => Mux18.IN34
addr[2] => Mux19.IN34
addr[2] => Mux20.IN34
addr[2] => Mux21.IN34
addr[2] => Mux22.IN34
addr[2] => Mux23.IN34
addr[2] => Mux24.IN34
addr[2] => Mux25.IN34
addr[2] => Mux26.IN34
addr[2] => Mux27.IN34
addr[2] => Mux28.IN34
addr[2] => Mux29.IN34
addr[2] => Mux30.IN34
addr[2] => Mux31.IN34
addr[3] => Mux0.IN33
addr[3] => Mux1.IN33
addr[3] => Mux2.IN33
addr[3] => Mux3.IN33
addr[3] => Mux4.IN33
addr[3] => Mux5.IN33
addr[3] => Mux6.IN33
addr[3] => Mux7.IN33
addr[3] => Mux8.IN33
addr[3] => Mux9.IN33
addr[3] => Mux10.IN33
addr[3] => Mux11.IN33
addr[3] => Mux12.IN33
addr[3] => Mux13.IN33
addr[3] => Mux14.IN33
addr[3] => Mux15.IN33
addr[3] => Mux16.IN33
addr[3] => Mux17.IN33
addr[3] => Mux18.IN33
addr[3] => Mux19.IN33
addr[3] => Mux20.IN33
addr[3] => Mux21.IN33
addr[3] => Mux22.IN33
addr[3] => Mux23.IN33
addr[3] => Mux24.IN33
addr[3] => Mux25.IN33
addr[3] => Mux26.IN33
addr[3] => Mux27.IN33
addr[3] => Mux28.IN33
addr[3] => Mux29.IN33
addr[3] => Mux30.IN33
addr[3] => Mux31.IN33
addr[4] => Mux0.IN32
addr[4] => Mux1.IN32
addr[4] => Mux2.IN32
addr[4] => Mux3.IN32
addr[4] => Mux4.IN32
addr[4] => Mux5.IN32
addr[4] => Mux6.IN32
addr[4] => Mux7.IN32
addr[4] => Mux8.IN32
addr[4] => Mux9.IN32
addr[4] => Mux10.IN32
addr[4] => Mux11.IN32
addr[4] => Mux12.IN32
addr[4] => Mux13.IN32
addr[4] => Mux14.IN32
addr[4] => Mux15.IN32
addr[4] => Mux16.IN32
addr[4] => Mux17.IN32
addr[4] => Mux18.IN32
addr[4] => Mux19.IN32
addr[4] => Mux20.IN32
addr[4] => Mux21.IN32
addr[4] => Mux22.IN32
addr[4] => Mux23.IN32
addr[4] => Mux24.IN32
addr[4] => Mux25.IN32
addr[4] => Mux26.IN32
addr[4] => Mux27.IN32
addr[4] => Mux28.IN32
addr[4] => Mux29.IN32
addr[4] => Mux30.IN32
addr[4] => Mux31.IN32
addr[5] => Mux0.IN31
addr[5] => Mux1.IN31
addr[5] => Mux2.IN31
addr[5] => Mux3.IN31
addr[5] => Mux4.IN31
addr[5] => Mux5.IN31
addr[5] => Mux6.IN31
addr[5] => Mux7.IN31
addr[5] => Mux8.IN31
addr[5] => Mux9.IN31
addr[5] => Mux10.IN31
addr[5] => Mux11.IN31
addr[5] => Mux12.IN31
addr[5] => Mux13.IN31
addr[5] => Mux14.IN31
addr[5] => Mux15.IN31
addr[5] => Mux16.IN31
addr[5] => Mux17.IN31
addr[5] => Mux18.IN31
addr[5] => Mux19.IN31
addr[5] => Mux20.IN31
addr[5] => Mux21.IN31
addr[5] => Mux22.IN31
addr[5] => Mux23.IN31
addr[5] => Mux24.IN31
addr[5] => Mux25.IN31
addr[5] => Mux26.IN31
addr[5] => Mux27.IN31
addr[5] => Mux28.IN31
addr[5] => Mux29.IN31
addr[5] => Mux30.IN31
addr[5] => Mux31.IN31
tw_re[0] <= ff_re[0].DB_MAX_OUTPUT_PORT_TYPE
tw_re[1] <= ff_re[1].DB_MAX_OUTPUT_PORT_TYPE
tw_re[2] <= ff_re[2].DB_MAX_OUTPUT_PORT_TYPE
tw_re[3] <= ff_re[3].DB_MAX_OUTPUT_PORT_TYPE
tw_re[4] <= ff_re[4].DB_MAX_OUTPUT_PORT_TYPE
tw_re[5] <= ff_re[5].DB_MAX_OUTPUT_PORT_TYPE
tw_re[6] <= ff_re[6].DB_MAX_OUTPUT_PORT_TYPE
tw_re[7] <= ff_re[7].DB_MAX_OUTPUT_PORT_TYPE
tw_re[8] <= ff_re[8].DB_MAX_OUTPUT_PORT_TYPE
tw_re[9] <= ff_re[9].DB_MAX_OUTPUT_PORT_TYPE
tw_re[10] <= ff_re[10].DB_MAX_OUTPUT_PORT_TYPE
tw_re[11] <= ff_re[11].DB_MAX_OUTPUT_PORT_TYPE
tw_re[12] <= ff_re[12].DB_MAX_OUTPUT_PORT_TYPE
tw_re[13] <= ff_re[13].DB_MAX_OUTPUT_PORT_TYPE
tw_re[14] <= ff_re[14].DB_MAX_OUTPUT_PORT_TYPE
tw_re[15] <= ff_re[15].DB_MAX_OUTPUT_PORT_TYPE
tw_im[0] <= ff_im[0].DB_MAX_OUTPUT_PORT_TYPE
tw_im[1] <= ff_im[1].DB_MAX_OUTPUT_PORT_TYPE
tw_im[2] <= ff_im[2].DB_MAX_OUTPUT_PORT_TYPE
tw_im[3] <= ff_im[3].DB_MAX_OUTPUT_PORT_TYPE
tw_im[4] <= ff_im[4].DB_MAX_OUTPUT_PORT_TYPE
tw_im[5] <= ff_im[5].DB_MAX_OUTPUT_PORT_TYPE
tw_im[6] <= ff_im[6].DB_MAX_OUTPUT_PORT_TYPE
tw_im[7] <= ff_im[7].DB_MAX_OUTPUT_PORT_TYPE
tw_im[8] <= ff_im[8].DB_MAX_OUTPUT_PORT_TYPE
tw_im[9] <= ff_im[9].DB_MAX_OUTPUT_PORT_TYPE
tw_im[10] <= ff_im[10].DB_MAX_OUTPUT_PORT_TYPE
tw_im[11] <= ff_im[11].DB_MAX_OUTPUT_PORT_TYPE
tw_im[12] <= ff_im[12].DB_MAX_OUTPUT_PORT_TYPE
tw_im[13] <= ff_im[13].DB_MAX_OUTPUT_PORT_TYPE
tw_im[14] <= ff_im[14].DB_MAX_OUTPUT_PORT_TYPE
tw_im[15] <= ff_im[15].DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU1|Multiply:MU
a_re[0] => Mult0.IN15
a_re[0] => Mult1.IN15
a_re[1] => Mult0.IN14
a_re[1] => Mult1.IN14
a_re[2] => Mult0.IN13
a_re[2] => Mult1.IN13
a_re[3] => Mult0.IN12
a_re[3] => Mult1.IN12
a_re[4] => Mult0.IN11
a_re[4] => Mult1.IN11
a_re[5] => Mult0.IN10
a_re[5] => Mult1.IN10
a_re[6] => Mult0.IN9
a_re[6] => Mult1.IN9
a_re[7] => Mult0.IN8
a_re[7] => Mult1.IN8
a_re[8] => Mult0.IN7
a_re[8] => Mult1.IN7
a_re[9] => Mult0.IN6
a_re[9] => Mult1.IN6
a_re[10] => Mult0.IN5
a_re[10] => Mult1.IN5
a_re[11] => Mult0.IN4
a_re[11] => Mult1.IN4
a_re[12] => Mult0.IN3
a_re[12] => Mult1.IN3
a_re[13] => Mult0.IN2
a_re[13] => Mult1.IN2
a_re[14] => Mult0.IN1
a_re[14] => Mult1.IN1
a_re[15] => Mult0.IN0
a_re[15] => Mult1.IN0
a_im[0] => Mult2.IN15
a_im[0] => Mult3.IN15
a_im[1] => Mult2.IN14
a_im[1] => Mult3.IN14
a_im[2] => Mult2.IN13
a_im[2] => Mult3.IN13
a_im[3] => Mult2.IN12
a_im[3] => Mult3.IN12
a_im[4] => Mult2.IN11
a_im[4] => Mult3.IN11
a_im[5] => Mult2.IN10
a_im[5] => Mult3.IN10
a_im[6] => Mult2.IN9
a_im[6] => Mult3.IN9
a_im[7] => Mult2.IN8
a_im[7] => Mult3.IN8
a_im[8] => Mult2.IN7
a_im[8] => Mult3.IN7
a_im[9] => Mult2.IN6
a_im[9] => Mult3.IN6
a_im[10] => Mult2.IN5
a_im[10] => Mult3.IN5
a_im[11] => Mult2.IN4
a_im[11] => Mult3.IN4
a_im[12] => Mult2.IN3
a_im[12] => Mult3.IN3
a_im[13] => Mult2.IN2
a_im[13] => Mult3.IN2
a_im[14] => Mult2.IN1
a_im[14] => Mult3.IN1
a_im[15] => Mult2.IN0
a_im[15] => Mult3.IN0
b_re[0] => Mult0.IN31
b_re[0] => Mult2.IN31
b_re[1] => Mult0.IN30
b_re[1] => Mult2.IN30
b_re[2] => Mult0.IN29
b_re[2] => Mult2.IN29
b_re[3] => Mult0.IN28
b_re[3] => Mult2.IN28
b_re[4] => Mult0.IN27
b_re[4] => Mult2.IN27
b_re[5] => Mult0.IN26
b_re[5] => Mult2.IN26
b_re[6] => Mult0.IN25
b_re[6] => Mult2.IN25
b_re[7] => Mult0.IN24
b_re[7] => Mult2.IN24
b_re[8] => Mult0.IN23
b_re[8] => Mult2.IN23
b_re[9] => Mult0.IN22
b_re[9] => Mult2.IN22
b_re[10] => Mult0.IN21
b_re[10] => Mult2.IN21
b_re[11] => Mult0.IN20
b_re[11] => Mult2.IN20
b_re[12] => Mult0.IN19
b_re[12] => Mult2.IN19
b_re[13] => Mult0.IN18
b_re[13] => Mult2.IN18
b_re[14] => Mult0.IN17
b_re[14] => Mult2.IN17
b_re[15] => Mult0.IN16
b_re[15] => Mult2.IN16
b_im[0] => Mult1.IN31
b_im[0] => Mult3.IN31
b_im[1] => Mult1.IN30
b_im[1] => Mult3.IN30
b_im[2] => Mult1.IN29
b_im[2] => Mult3.IN29
b_im[3] => Mult1.IN28
b_im[3] => Mult3.IN28
b_im[4] => Mult1.IN27
b_im[4] => Mult3.IN27
b_im[5] => Mult1.IN26
b_im[5] => Mult3.IN26
b_im[6] => Mult1.IN25
b_im[6] => Mult3.IN25
b_im[7] => Mult1.IN24
b_im[7] => Mult3.IN24
b_im[8] => Mult1.IN23
b_im[8] => Mult3.IN23
b_im[9] => Mult1.IN22
b_im[9] => Mult3.IN22
b_im[10] => Mult1.IN21
b_im[10] => Mult3.IN21
b_im[11] => Mult1.IN20
b_im[11] => Mult3.IN20
b_im[12] => Mult1.IN19
b_im[12] => Mult3.IN19
b_im[13] => Mult1.IN18
b_im[13] => Mult3.IN18
b_im[14] => Mult1.IN17
b_im[14] => Mult3.IN17
b_im[15] => Mult1.IN16
b_im[15] => Mult3.IN16
m_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU2
clock => clock.IN3
reset => mu_do_en.ACLR
reset => bf2_do_en.ACLR
reset => bf2_count[0].ACLR
reset => bf2_count[1].ACLR
reset => bf2_count[2].ACLR
reset => bf2_count[3].ACLR
reset => bf2_count[4].ACLR
reset => bf2_count[5].ACLR
reset => bf2_sp_en.ACLR
reset => bf1_count[0].ACLR
reset => bf1_count[1].ACLR
reset => bf1_count[2].ACLR
reset => bf1_count[3].ACLR
reset => bf1_count[4].ACLR
reset => bf1_count[5].ACLR
reset => bf1_sp_en.ACLR
reset => di_count[0].ACLR
reset => di_count[1].ACLR
reset => di_count[2].ACLR
reset => di_count[3].ACLR
reset => di_count[4].ACLR
reset => di_count[5].ACLR
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_re[0] => bf1_x1_re[0].IN1
di_re[1] => bf1_x1_re[1].IN1
di_re[2] => bf1_x1_re[2].IN1
di_re[3] => bf1_x1_re[3].IN1
di_re[4] => bf1_x1_re[4].IN1
di_re[5] => bf1_x1_re[5].IN1
di_re[6] => bf1_x1_re[6].IN1
di_re[7] => bf1_x1_re[7].IN1
di_re[8] => bf1_x1_re[8].IN1
di_re[9] => bf1_x1_re[9].IN1
di_re[10] => bf1_x1_re[10].IN1
di_re[11] => bf1_x1_re[11].IN1
di_re[12] => bf1_x1_re[12].IN1
di_re[13] => bf1_x1_re[13].IN1
di_re[14] => bf1_x1_re[14].IN1
di_re[15] => bf1_x1_re[15].IN1
di_im[0] => bf1_x1_im[0].IN1
di_im[1] => bf1_x1_im[1].IN1
di_im[2] => bf1_x1_im[2].IN1
di_im[3] => bf1_x1_im[3].IN1
di_im[4] => bf1_x1_im[4].IN1
di_im[5] => bf1_x1_im[5].IN1
di_im[6] => bf1_x1_im[6].IN1
di_im[7] => bf1_x1_im[7].IN1
di_im[8] => bf1_x1_im[8].IN1
di_im[9] => bf1_x1_im[9].IN1
di_im[10] => bf1_x1_im[10].IN1
di_im[11] => bf1_x1_im[11].IN1
di_im[12] => bf1_x1_im[12].IN1
di_im[13] => bf1_x1_im[13].IN1
di_im[14] => bf1_x1_im[14].IN1
di_im[15] => bf1_x1_im[15].IN1
do_en <= mu_do_en.DB_MAX_OUTPUT_PORT_TYPE
do_re[0] <= mu_do_re[0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= mu_do_re[1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= mu_do_re[2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= mu_do_re[3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= mu_do_re[4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= mu_do_re[5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= mu_do_re[6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= mu_do_re[7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= mu_do_re[8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= mu_do_re[9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= mu_do_re[10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= mu_do_re[11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= mu_do_re[12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= mu_do_re[13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= mu_do_re[14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= mu_do_re[15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= mu_do_im[0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= mu_do_im[1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= mu_do_im[2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= mu_do_im[3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= mu_do_im[4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= mu_do_im[5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= mu_do_im[6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= mu_do_im[7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= mu_do_im[8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= mu_do_im[9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= mu_do_im[10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= mu_do_im[11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= mu_do_im[12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= mu_do_im[13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= mu_do_im[14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= mu_do_im[15].DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU2|Butterfly:BF1
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU2|DelayBuffer:DB1
clock => buf_im[7][0].CLK
clock => buf_im[7][1].CLK
clock => buf_im[7][2].CLK
clock => buf_im[7][3].CLK
clock => buf_im[7][4].CLK
clock => buf_im[7][5].CLK
clock => buf_im[7][6].CLK
clock => buf_im[7][7].CLK
clock => buf_im[7][8].CLK
clock => buf_im[7][9].CLK
clock => buf_im[7][10].CLK
clock => buf_im[7][11].CLK
clock => buf_im[7][12].CLK
clock => buf_im[7][13].CLK
clock => buf_im[7][14].CLK
clock => buf_im[7][15].CLK
clock => buf_im[6][0].CLK
clock => buf_im[6][1].CLK
clock => buf_im[6][2].CLK
clock => buf_im[6][3].CLK
clock => buf_im[6][4].CLK
clock => buf_im[6][5].CLK
clock => buf_im[6][6].CLK
clock => buf_im[6][7].CLK
clock => buf_im[6][8].CLK
clock => buf_im[6][9].CLK
clock => buf_im[6][10].CLK
clock => buf_im[6][11].CLK
clock => buf_im[6][12].CLK
clock => buf_im[6][13].CLK
clock => buf_im[6][14].CLK
clock => buf_im[6][15].CLK
clock => buf_im[5][0].CLK
clock => buf_im[5][1].CLK
clock => buf_im[5][2].CLK
clock => buf_im[5][3].CLK
clock => buf_im[5][4].CLK
clock => buf_im[5][5].CLK
clock => buf_im[5][6].CLK
clock => buf_im[5][7].CLK
clock => buf_im[5][8].CLK
clock => buf_im[5][9].CLK
clock => buf_im[5][10].CLK
clock => buf_im[5][11].CLK
clock => buf_im[5][12].CLK
clock => buf_im[5][13].CLK
clock => buf_im[5][14].CLK
clock => buf_im[5][15].CLK
clock => buf_im[4][0].CLK
clock => buf_im[4][1].CLK
clock => buf_im[4][2].CLK
clock => buf_im[4][3].CLK
clock => buf_im[4][4].CLK
clock => buf_im[4][5].CLK
clock => buf_im[4][6].CLK
clock => buf_im[4][7].CLK
clock => buf_im[4][8].CLK
clock => buf_im[4][9].CLK
clock => buf_im[4][10].CLK
clock => buf_im[4][11].CLK
clock => buf_im[4][12].CLK
clock => buf_im[4][13].CLK
clock => buf_im[4][14].CLK
clock => buf_im[4][15].CLK
clock => buf_im[3][0].CLK
clock => buf_im[3][1].CLK
clock => buf_im[3][2].CLK
clock => buf_im[3][3].CLK
clock => buf_im[3][4].CLK
clock => buf_im[3][5].CLK
clock => buf_im[3][6].CLK
clock => buf_im[3][7].CLK
clock => buf_im[3][8].CLK
clock => buf_im[3][9].CLK
clock => buf_im[3][10].CLK
clock => buf_im[3][11].CLK
clock => buf_im[3][12].CLK
clock => buf_im[3][13].CLK
clock => buf_im[3][14].CLK
clock => buf_im[3][15].CLK
clock => buf_im[2][0].CLK
clock => buf_im[2][1].CLK
clock => buf_im[2][2].CLK
clock => buf_im[2][3].CLK
clock => buf_im[2][4].CLK
clock => buf_im[2][5].CLK
clock => buf_im[2][6].CLK
clock => buf_im[2][7].CLK
clock => buf_im[2][8].CLK
clock => buf_im[2][9].CLK
clock => buf_im[2][10].CLK
clock => buf_im[2][11].CLK
clock => buf_im[2][12].CLK
clock => buf_im[2][13].CLK
clock => buf_im[2][14].CLK
clock => buf_im[2][15].CLK
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[7][0].CLK
clock => buf_re[7][1].CLK
clock => buf_re[7][2].CLK
clock => buf_re[7][3].CLK
clock => buf_re[7][4].CLK
clock => buf_re[7][5].CLK
clock => buf_re[7][6].CLK
clock => buf_re[7][7].CLK
clock => buf_re[7][8].CLK
clock => buf_re[7][9].CLK
clock => buf_re[7][10].CLK
clock => buf_re[7][11].CLK
clock => buf_re[7][12].CLK
clock => buf_re[7][13].CLK
clock => buf_re[7][14].CLK
clock => buf_re[7][15].CLK
clock => buf_re[6][0].CLK
clock => buf_re[6][1].CLK
clock => buf_re[6][2].CLK
clock => buf_re[6][3].CLK
clock => buf_re[6][4].CLK
clock => buf_re[6][5].CLK
clock => buf_re[6][6].CLK
clock => buf_re[6][7].CLK
clock => buf_re[6][8].CLK
clock => buf_re[6][9].CLK
clock => buf_re[6][10].CLK
clock => buf_re[6][11].CLK
clock => buf_re[6][12].CLK
clock => buf_re[6][13].CLK
clock => buf_re[6][14].CLK
clock => buf_re[6][15].CLK
clock => buf_re[5][0].CLK
clock => buf_re[5][1].CLK
clock => buf_re[5][2].CLK
clock => buf_re[5][3].CLK
clock => buf_re[5][4].CLK
clock => buf_re[5][5].CLK
clock => buf_re[5][6].CLK
clock => buf_re[5][7].CLK
clock => buf_re[5][8].CLK
clock => buf_re[5][9].CLK
clock => buf_re[5][10].CLK
clock => buf_re[5][11].CLK
clock => buf_re[5][12].CLK
clock => buf_re[5][13].CLK
clock => buf_re[5][14].CLK
clock => buf_re[5][15].CLK
clock => buf_re[4][0].CLK
clock => buf_re[4][1].CLK
clock => buf_re[4][2].CLK
clock => buf_re[4][3].CLK
clock => buf_re[4][4].CLK
clock => buf_re[4][5].CLK
clock => buf_re[4][6].CLK
clock => buf_re[4][7].CLK
clock => buf_re[4][8].CLK
clock => buf_re[4][9].CLK
clock => buf_re[4][10].CLK
clock => buf_re[4][11].CLK
clock => buf_re[4][12].CLK
clock => buf_re[4][13].CLK
clock => buf_re[4][14].CLK
clock => buf_re[4][15].CLK
clock => buf_re[3][0].CLK
clock => buf_re[3][1].CLK
clock => buf_re[3][2].CLK
clock => buf_re[3][3].CLK
clock => buf_re[3][4].CLK
clock => buf_re[3][5].CLK
clock => buf_re[3][6].CLK
clock => buf_re[3][7].CLK
clock => buf_re[3][8].CLK
clock => buf_re[3][9].CLK
clock => buf_re[3][10].CLK
clock => buf_re[3][11].CLK
clock => buf_re[3][12].CLK
clock => buf_re[3][13].CLK
clock => buf_re[3][14].CLK
clock => buf_re[3][15].CLK
clock => buf_re[2][0].CLK
clock => buf_re[2][1].CLK
clock => buf_re[2][2].CLK
clock => buf_re[2][3].CLK
clock => buf_re[2][4].CLK
clock => buf_re[2][5].CLK
clock => buf_re[2][6].CLK
clock => buf_re[2][7].CLK
clock => buf_re[2][8].CLK
clock => buf_re[2][9].CLK
clock => buf_re[2][10].CLK
clock => buf_re[2][11].CLK
clock => buf_re[2][12].CLK
clock => buf_re[2][13].CLK
clock => buf_re[2][14].CLK
clock => buf_re[2][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[7][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[7][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[7][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[7][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[7][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[7][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[7][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[7][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[7][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[7][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[7][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[7][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[7][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[7][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[7][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[7][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[7][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[7][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[7][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[7][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[7][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[7][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[7][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[7][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[7][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[7][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[7][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[7][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[7][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[7][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[7][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[7][15].DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU2|Butterfly:BF2
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add7.DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU2|DelayBuffer:DB2
clock => buf_im[3][0].CLK
clock => buf_im[3][1].CLK
clock => buf_im[3][2].CLK
clock => buf_im[3][3].CLK
clock => buf_im[3][4].CLK
clock => buf_im[3][5].CLK
clock => buf_im[3][6].CLK
clock => buf_im[3][7].CLK
clock => buf_im[3][8].CLK
clock => buf_im[3][9].CLK
clock => buf_im[3][10].CLK
clock => buf_im[3][11].CLK
clock => buf_im[3][12].CLK
clock => buf_im[3][13].CLK
clock => buf_im[3][14].CLK
clock => buf_im[3][15].CLK
clock => buf_im[2][0].CLK
clock => buf_im[2][1].CLK
clock => buf_im[2][2].CLK
clock => buf_im[2][3].CLK
clock => buf_im[2][4].CLK
clock => buf_im[2][5].CLK
clock => buf_im[2][6].CLK
clock => buf_im[2][7].CLK
clock => buf_im[2][8].CLK
clock => buf_im[2][9].CLK
clock => buf_im[2][10].CLK
clock => buf_im[2][11].CLK
clock => buf_im[2][12].CLK
clock => buf_im[2][13].CLK
clock => buf_im[2][14].CLK
clock => buf_im[2][15].CLK
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[3][0].CLK
clock => buf_re[3][1].CLK
clock => buf_re[3][2].CLK
clock => buf_re[3][3].CLK
clock => buf_re[3][4].CLK
clock => buf_re[3][5].CLK
clock => buf_re[3][6].CLK
clock => buf_re[3][7].CLK
clock => buf_re[3][8].CLK
clock => buf_re[3][9].CLK
clock => buf_re[3][10].CLK
clock => buf_re[3][11].CLK
clock => buf_re[3][12].CLK
clock => buf_re[3][13].CLK
clock => buf_re[3][14].CLK
clock => buf_re[3][15].CLK
clock => buf_re[2][0].CLK
clock => buf_re[2][1].CLK
clock => buf_re[2][2].CLK
clock => buf_re[2][3].CLK
clock => buf_re[2][4].CLK
clock => buf_re[2][5].CLK
clock => buf_re[2][6].CLK
clock => buf_re[2][7].CLK
clock => buf_re[2][8].CLK
clock => buf_re[2][9].CLK
clock => buf_re[2][10].CLK
clock => buf_re[2][11].CLK
clock => buf_re[2][12].CLK
clock => buf_re[2][13].CLK
clock => buf_re[2][14].CLK
clock => buf_re[2][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[3][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[3][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[3][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[3][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[3][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[3][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[3][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[3][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[3][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[3][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[3][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[3][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[3][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[3][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[3][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[3][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[3][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[3][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[3][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[3][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[3][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[3][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[3][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[3][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[3][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[3][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[3][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[3][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[3][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[3][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[3][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[3][15].DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU2|Twiddle:TW
clock => ff_im[0].CLK
clock => ff_im[1].CLK
clock => ff_im[2].CLK
clock => ff_im[3].CLK
clock => ff_im[4].CLK
clock => ff_im[5].CLK
clock => ff_im[6].CLK
clock => ff_im[7].CLK
clock => ff_im[8].CLK
clock => ff_im[9].CLK
clock => ff_im[10].CLK
clock => ff_im[11].CLK
clock => ff_im[12].CLK
clock => ff_im[13].CLK
clock => ff_im[14].CLK
clock => ff_im[15].CLK
clock => ff_re[0].CLK
clock => ff_re[1].CLK
clock => ff_re[2].CLK
clock => ff_re[3].CLK
clock => ff_re[4].CLK
clock => ff_re[5].CLK
clock => ff_re[6].CLK
clock => ff_re[7].CLK
clock => ff_re[8].CLK
clock => ff_re[9].CLK
clock => ff_re[10].CLK
clock => ff_re[11].CLK
clock => ff_re[12].CLK
clock => ff_re[13].CLK
clock => ff_re[14].CLK
clock => ff_re[15].CLK
addr[0] => Mux0.IN36
addr[0] => Mux1.IN36
addr[0] => Mux2.IN36
addr[0] => Mux3.IN36
addr[0] => Mux4.IN36
addr[0] => Mux5.IN36
addr[0] => Mux6.IN36
addr[0] => Mux7.IN36
addr[0] => Mux8.IN36
addr[0] => Mux9.IN36
addr[0] => Mux10.IN36
addr[0] => Mux11.IN36
addr[0] => Mux12.IN36
addr[0] => Mux13.IN36
addr[0] => Mux14.IN36
addr[0] => Mux15.IN36
addr[0] => Mux16.IN36
addr[0] => Mux17.IN36
addr[0] => Mux18.IN36
addr[0] => Mux19.IN36
addr[0] => Mux20.IN36
addr[0] => Mux21.IN36
addr[0] => Mux22.IN36
addr[0] => Mux23.IN36
addr[0] => Mux24.IN36
addr[0] => Mux25.IN36
addr[0] => Mux26.IN36
addr[0] => Mux27.IN36
addr[0] => Mux28.IN36
addr[0] => Mux29.IN36
addr[0] => Mux30.IN36
addr[0] => Mux31.IN36
addr[1] => Mux0.IN35
addr[1] => Mux1.IN35
addr[1] => Mux2.IN35
addr[1] => Mux3.IN35
addr[1] => Mux4.IN35
addr[1] => Mux5.IN35
addr[1] => Mux6.IN35
addr[1] => Mux7.IN35
addr[1] => Mux8.IN35
addr[1] => Mux9.IN35
addr[1] => Mux10.IN35
addr[1] => Mux11.IN35
addr[1] => Mux12.IN35
addr[1] => Mux13.IN35
addr[1] => Mux14.IN35
addr[1] => Mux15.IN35
addr[1] => Mux16.IN35
addr[1] => Mux17.IN35
addr[1] => Mux18.IN35
addr[1] => Mux19.IN35
addr[1] => Mux20.IN35
addr[1] => Mux21.IN35
addr[1] => Mux22.IN35
addr[1] => Mux23.IN35
addr[1] => Mux24.IN35
addr[1] => Mux25.IN35
addr[1] => Mux26.IN35
addr[1] => Mux27.IN35
addr[1] => Mux28.IN35
addr[1] => Mux29.IN35
addr[1] => Mux30.IN35
addr[1] => Mux31.IN35
addr[2] => Mux0.IN34
addr[2] => Mux1.IN34
addr[2] => Mux2.IN34
addr[2] => Mux3.IN34
addr[2] => Mux4.IN34
addr[2] => Mux5.IN34
addr[2] => Mux6.IN34
addr[2] => Mux7.IN34
addr[2] => Mux8.IN34
addr[2] => Mux9.IN34
addr[2] => Mux10.IN34
addr[2] => Mux11.IN34
addr[2] => Mux12.IN34
addr[2] => Mux13.IN34
addr[2] => Mux14.IN34
addr[2] => Mux15.IN34
addr[2] => Mux16.IN34
addr[2] => Mux17.IN34
addr[2] => Mux18.IN34
addr[2] => Mux19.IN34
addr[2] => Mux20.IN34
addr[2] => Mux21.IN34
addr[2] => Mux22.IN34
addr[2] => Mux23.IN34
addr[2] => Mux24.IN34
addr[2] => Mux25.IN34
addr[2] => Mux26.IN34
addr[2] => Mux27.IN34
addr[2] => Mux28.IN34
addr[2] => Mux29.IN34
addr[2] => Mux30.IN34
addr[2] => Mux31.IN34
addr[3] => Mux0.IN33
addr[3] => Mux1.IN33
addr[3] => Mux2.IN33
addr[3] => Mux3.IN33
addr[3] => Mux4.IN33
addr[3] => Mux5.IN33
addr[3] => Mux6.IN33
addr[3] => Mux7.IN33
addr[3] => Mux8.IN33
addr[3] => Mux9.IN33
addr[3] => Mux10.IN33
addr[3] => Mux11.IN33
addr[3] => Mux12.IN33
addr[3] => Mux13.IN33
addr[3] => Mux14.IN33
addr[3] => Mux15.IN33
addr[3] => Mux16.IN33
addr[3] => Mux17.IN33
addr[3] => Mux18.IN33
addr[3] => Mux19.IN33
addr[3] => Mux20.IN33
addr[3] => Mux21.IN33
addr[3] => Mux22.IN33
addr[3] => Mux23.IN33
addr[3] => Mux24.IN33
addr[3] => Mux25.IN33
addr[3] => Mux26.IN33
addr[3] => Mux27.IN33
addr[3] => Mux28.IN33
addr[3] => Mux29.IN33
addr[3] => Mux30.IN33
addr[3] => Mux31.IN33
addr[4] => Mux0.IN32
addr[4] => Mux1.IN32
addr[4] => Mux2.IN32
addr[4] => Mux3.IN32
addr[4] => Mux4.IN32
addr[4] => Mux5.IN32
addr[4] => Mux6.IN32
addr[4] => Mux7.IN32
addr[4] => Mux8.IN32
addr[4] => Mux9.IN32
addr[4] => Mux10.IN32
addr[4] => Mux11.IN32
addr[4] => Mux12.IN32
addr[4] => Mux13.IN32
addr[4] => Mux14.IN32
addr[4] => Mux15.IN32
addr[4] => Mux16.IN32
addr[4] => Mux17.IN32
addr[4] => Mux18.IN32
addr[4] => Mux19.IN32
addr[4] => Mux20.IN32
addr[4] => Mux21.IN32
addr[4] => Mux22.IN32
addr[4] => Mux23.IN32
addr[4] => Mux24.IN32
addr[4] => Mux25.IN32
addr[4] => Mux26.IN32
addr[4] => Mux27.IN32
addr[4] => Mux28.IN32
addr[4] => Mux29.IN32
addr[4] => Mux30.IN32
addr[4] => Mux31.IN32
addr[5] => Mux0.IN31
addr[5] => Mux1.IN31
addr[5] => Mux2.IN31
addr[5] => Mux3.IN31
addr[5] => Mux4.IN31
addr[5] => Mux5.IN31
addr[5] => Mux6.IN31
addr[5] => Mux7.IN31
addr[5] => Mux8.IN31
addr[5] => Mux9.IN31
addr[5] => Mux10.IN31
addr[5] => Mux11.IN31
addr[5] => Mux12.IN31
addr[5] => Mux13.IN31
addr[5] => Mux14.IN31
addr[5] => Mux15.IN31
addr[5] => Mux16.IN31
addr[5] => Mux17.IN31
addr[5] => Mux18.IN31
addr[5] => Mux19.IN31
addr[5] => Mux20.IN31
addr[5] => Mux21.IN31
addr[5] => Mux22.IN31
addr[5] => Mux23.IN31
addr[5] => Mux24.IN31
addr[5] => Mux25.IN31
addr[5] => Mux26.IN31
addr[5] => Mux27.IN31
addr[5] => Mux28.IN31
addr[5] => Mux29.IN31
addr[5] => Mux30.IN31
addr[5] => Mux31.IN31
tw_re[0] <= ff_re[0].DB_MAX_OUTPUT_PORT_TYPE
tw_re[1] <= ff_re[1].DB_MAX_OUTPUT_PORT_TYPE
tw_re[2] <= ff_re[2].DB_MAX_OUTPUT_PORT_TYPE
tw_re[3] <= ff_re[3].DB_MAX_OUTPUT_PORT_TYPE
tw_re[4] <= ff_re[4].DB_MAX_OUTPUT_PORT_TYPE
tw_re[5] <= ff_re[5].DB_MAX_OUTPUT_PORT_TYPE
tw_re[6] <= ff_re[6].DB_MAX_OUTPUT_PORT_TYPE
tw_re[7] <= ff_re[7].DB_MAX_OUTPUT_PORT_TYPE
tw_re[8] <= ff_re[8].DB_MAX_OUTPUT_PORT_TYPE
tw_re[9] <= ff_re[9].DB_MAX_OUTPUT_PORT_TYPE
tw_re[10] <= ff_re[10].DB_MAX_OUTPUT_PORT_TYPE
tw_re[11] <= ff_re[11].DB_MAX_OUTPUT_PORT_TYPE
tw_re[12] <= ff_re[12].DB_MAX_OUTPUT_PORT_TYPE
tw_re[13] <= ff_re[13].DB_MAX_OUTPUT_PORT_TYPE
tw_re[14] <= ff_re[14].DB_MAX_OUTPUT_PORT_TYPE
tw_re[15] <= ff_re[15].DB_MAX_OUTPUT_PORT_TYPE
tw_im[0] <= ff_im[0].DB_MAX_OUTPUT_PORT_TYPE
tw_im[1] <= ff_im[1].DB_MAX_OUTPUT_PORT_TYPE
tw_im[2] <= ff_im[2].DB_MAX_OUTPUT_PORT_TYPE
tw_im[3] <= ff_im[3].DB_MAX_OUTPUT_PORT_TYPE
tw_im[4] <= ff_im[4].DB_MAX_OUTPUT_PORT_TYPE
tw_im[5] <= ff_im[5].DB_MAX_OUTPUT_PORT_TYPE
tw_im[6] <= ff_im[6].DB_MAX_OUTPUT_PORT_TYPE
tw_im[7] <= ff_im[7].DB_MAX_OUTPUT_PORT_TYPE
tw_im[8] <= ff_im[8].DB_MAX_OUTPUT_PORT_TYPE
tw_im[9] <= ff_im[9].DB_MAX_OUTPUT_PORT_TYPE
tw_im[10] <= ff_im[10].DB_MAX_OUTPUT_PORT_TYPE
tw_im[11] <= ff_im[11].DB_MAX_OUTPUT_PORT_TYPE
tw_im[12] <= ff_im[12].DB_MAX_OUTPUT_PORT_TYPE
tw_im[13] <= ff_im[13].DB_MAX_OUTPUT_PORT_TYPE
tw_im[14] <= ff_im[14].DB_MAX_OUTPUT_PORT_TYPE
tw_im[15] <= ff_im[15].DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU2|Multiply:MU
a_re[0] => Mult0.IN15
a_re[0] => Mult1.IN15
a_re[1] => Mult0.IN14
a_re[1] => Mult1.IN14
a_re[2] => Mult0.IN13
a_re[2] => Mult1.IN13
a_re[3] => Mult0.IN12
a_re[3] => Mult1.IN12
a_re[4] => Mult0.IN11
a_re[4] => Mult1.IN11
a_re[5] => Mult0.IN10
a_re[5] => Mult1.IN10
a_re[6] => Mult0.IN9
a_re[6] => Mult1.IN9
a_re[7] => Mult0.IN8
a_re[7] => Mult1.IN8
a_re[8] => Mult0.IN7
a_re[8] => Mult1.IN7
a_re[9] => Mult0.IN6
a_re[9] => Mult1.IN6
a_re[10] => Mult0.IN5
a_re[10] => Mult1.IN5
a_re[11] => Mult0.IN4
a_re[11] => Mult1.IN4
a_re[12] => Mult0.IN3
a_re[12] => Mult1.IN3
a_re[13] => Mult0.IN2
a_re[13] => Mult1.IN2
a_re[14] => Mult0.IN1
a_re[14] => Mult1.IN1
a_re[15] => Mult0.IN0
a_re[15] => Mult1.IN0
a_im[0] => Mult2.IN15
a_im[0] => Mult3.IN15
a_im[1] => Mult2.IN14
a_im[1] => Mult3.IN14
a_im[2] => Mult2.IN13
a_im[2] => Mult3.IN13
a_im[3] => Mult2.IN12
a_im[3] => Mult3.IN12
a_im[4] => Mult2.IN11
a_im[4] => Mult3.IN11
a_im[5] => Mult2.IN10
a_im[5] => Mult3.IN10
a_im[6] => Mult2.IN9
a_im[6] => Mult3.IN9
a_im[7] => Mult2.IN8
a_im[7] => Mult3.IN8
a_im[8] => Mult2.IN7
a_im[8] => Mult3.IN7
a_im[9] => Mult2.IN6
a_im[9] => Mult3.IN6
a_im[10] => Mult2.IN5
a_im[10] => Mult3.IN5
a_im[11] => Mult2.IN4
a_im[11] => Mult3.IN4
a_im[12] => Mult2.IN3
a_im[12] => Mult3.IN3
a_im[13] => Mult2.IN2
a_im[13] => Mult3.IN2
a_im[14] => Mult2.IN1
a_im[14] => Mult3.IN1
a_im[15] => Mult2.IN0
a_im[15] => Mult3.IN0
b_re[0] => Mult0.IN31
b_re[0] => Mult2.IN31
b_re[1] => Mult0.IN30
b_re[1] => Mult2.IN30
b_re[2] => Mult0.IN29
b_re[2] => Mult2.IN29
b_re[3] => Mult0.IN28
b_re[3] => Mult2.IN28
b_re[4] => Mult0.IN27
b_re[4] => Mult2.IN27
b_re[5] => Mult0.IN26
b_re[5] => Mult2.IN26
b_re[6] => Mult0.IN25
b_re[6] => Mult2.IN25
b_re[7] => Mult0.IN24
b_re[7] => Mult2.IN24
b_re[8] => Mult0.IN23
b_re[8] => Mult2.IN23
b_re[9] => Mult0.IN22
b_re[9] => Mult2.IN22
b_re[10] => Mult0.IN21
b_re[10] => Mult2.IN21
b_re[11] => Mult0.IN20
b_re[11] => Mult2.IN20
b_re[12] => Mult0.IN19
b_re[12] => Mult2.IN19
b_re[13] => Mult0.IN18
b_re[13] => Mult2.IN18
b_re[14] => Mult0.IN17
b_re[14] => Mult2.IN17
b_re[15] => Mult0.IN16
b_re[15] => Mult2.IN16
b_im[0] => Mult1.IN31
b_im[0] => Mult3.IN31
b_im[1] => Mult1.IN30
b_im[1] => Mult3.IN30
b_im[2] => Mult1.IN29
b_im[2] => Mult3.IN29
b_im[3] => Mult1.IN28
b_im[3] => Mult3.IN28
b_im[4] => Mult1.IN27
b_im[4] => Mult3.IN27
b_im[5] => Mult1.IN26
b_im[5] => Mult3.IN26
b_im[6] => Mult1.IN25
b_im[6] => Mult3.IN25
b_im[7] => Mult1.IN24
b_im[7] => Mult3.IN24
b_im[8] => Mult1.IN23
b_im[8] => Mult3.IN23
b_im[9] => Mult1.IN22
b_im[9] => Mult3.IN22
b_im[10] => Mult1.IN21
b_im[10] => Mult3.IN21
b_im[11] => Mult1.IN20
b_im[11] => Mult3.IN20
b_im[12] => Mult1.IN19
b_im[12] => Mult3.IN19
b_im[13] => Mult1.IN18
b_im[13] => Mult3.IN18
b_im[14] => Mult1.IN17
b_im[14] => Mult3.IN17
b_im[15] => Mult1.IN16
b_im[15] => Mult3.IN16
m_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU3
clock => clock.IN3
reset => bf2_do_en.ACLR
reset => bf2_count[0].ACLR
reset => bf2_count[1].ACLR
reset => bf2_count[2].ACLR
reset => bf2_count[3].ACLR
reset => bf2_count[4].ACLR
reset => bf2_count[5].ACLR
reset => bf2_sp_en.ACLR
reset => bf1_count[0].ACLR
reset => bf1_count[1].ACLR
reset => bf1_count[2].ACLR
reset => bf1_count[3].ACLR
reset => bf1_count[4].ACLR
reset => bf1_count[5].ACLR
reset => bf1_sp_en.ACLR
reset => di_count[0].ACLR
reset => di_count[1].ACLR
reset => di_count[2].ACLR
reset => di_count[3].ACLR
reset => di_count[4].ACLR
reset => di_count[5].ACLR
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_en => di_count.OUTPUTSELECT
di_re[0] => bf1_x1_re[0].IN1
di_re[1] => bf1_x1_re[1].IN1
di_re[2] => bf1_x1_re[2].IN1
di_re[3] => bf1_x1_re[3].IN1
di_re[4] => bf1_x1_re[4].IN1
di_re[5] => bf1_x1_re[5].IN1
di_re[6] => bf1_x1_re[6].IN1
di_re[7] => bf1_x1_re[7].IN1
di_re[8] => bf1_x1_re[8].IN1
di_re[9] => bf1_x1_re[9].IN1
di_re[10] => bf1_x1_re[10].IN1
di_re[11] => bf1_x1_re[11].IN1
di_re[12] => bf1_x1_re[12].IN1
di_re[13] => bf1_x1_re[13].IN1
di_re[14] => bf1_x1_re[14].IN1
di_re[15] => bf1_x1_re[15].IN1
di_im[0] => bf1_x1_im[0].IN1
di_im[1] => bf1_x1_im[1].IN1
di_im[2] => bf1_x1_im[2].IN1
di_im[3] => bf1_x1_im[3].IN1
di_im[4] => bf1_x1_im[4].IN1
di_im[5] => bf1_x1_im[5].IN1
di_im[6] => bf1_x1_im[6].IN1
di_im[7] => bf1_x1_im[7].IN1
di_im[8] => bf1_x1_im[8].IN1
di_im[9] => bf1_x1_im[9].IN1
di_im[10] => bf1_x1_im[10].IN1
di_im[11] => bf1_x1_im[11].IN1
di_im[12] => bf1_x1_im[12].IN1
di_im[13] => bf1_x1_im[13].IN1
di_im[14] => bf1_x1_im[14].IN1
di_im[15] => bf1_x1_im[15].IN1
do_en <= bf2_do_en.DB_MAX_OUTPUT_PORT_TYPE
do_re[0] <= do_re[0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= do_re[1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= do_re[2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= do_re[3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= do_re[4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= do_re[5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= do_re[6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= do_re[7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= do_re[8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= do_re[9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= do_re[10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= do_re[11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= do_re[12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= do_re[13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= do_re[14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= do_re[15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= do_im[0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= do_im[1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= do_im[2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= do_im[3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= do_im[4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= do_im[5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= do_im[6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= do_im[7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= do_im[8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= do_im[9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= do_im[10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= do_im[11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= do_im[12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= do_im[13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= do_im[14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= do_im[15].DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU3|Butterfly:BF1
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU3|DelayBuffer:DB1
clock => buf_im[1][0].CLK
clock => buf_im[1][1].CLK
clock => buf_im[1][2].CLK
clock => buf_im[1][3].CLK
clock => buf_im[1][4].CLK
clock => buf_im[1][5].CLK
clock => buf_im[1][6].CLK
clock => buf_im[1][7].CLK
clock => buf_im[1][8].CLK
clock => buf_im[1][9].CLK
clock => buf_im[1][10].CLK
clock => buf_im[1][11].CLK
clock => buf_im[1][12].CLK
clock => buf_im[1][13].CLK
clock => buf_im[1][14].CLK
clock => buf_im[1][15].CLK
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[1][0].CLK
clock => buf_re[1][1].CLK
clock => buf_re[1][2].CLK
clock => buf_re[1][3].CLK
clock => buf_re[1][4].CLK
clock => buf_re[1][5].CLK
clock => buf_re[1][6].CLK
clock => buf_re[1][7].CLK
clock => buf_re[1][8].CLK
clock => buf_re[1][9].CLK
clock => buf_re[1][10].CLK
clock => buf_re[1][11].CLK
clock => buf_re[1][12].CLK
clock => buf_re[1][13].CLK
clock => buf_re[1][14].CLK
clock => buf_re[1][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[1][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[1][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[1][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[1][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[1][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[1][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[1][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[1][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[1][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[1][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[1][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[1][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[1][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[1][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[1][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[1][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[1][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[1][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[1][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[1][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[1][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[1][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[1][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[1][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[1][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[1][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[1][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[1][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[1][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[1][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[1][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[1][15].DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU3|Butterfly:BF2
x0_re[0] => Add0.IN17
x0_re[0] => Add2.IN34
x0_re[1] => Add0.IN16
x0_re[1] => Add2.IN33
x0_re[2] => Add0.IN15
x0_re[2] => Add2.IN32
x0_re[3] => Add0.IN14
x0_re[3] => Add2.IN31
x0_re[4] => Add0.IN13
x0_re[4] => Add2.IN30
x0_re[5] => Add0.IN12
x0_re[5] => Add2.IN29
x0_re[6] => Add0.IN11
x0_re[6] => Add2.IN28
x0_re[7] => Add0.IN10
x0_re[7] => Add2.IN27
x0_re[8] => Add0.IN9
x0_re[8] => Add2.IN26
x0_re[9] => Add0.IN8
x0_re[9] => Add2.IN25
x0_re[10] => Add0.IN7
x0_re[10] => Add2.IN24
x0_re[11] => Add0.IN6
x0_re[11] => Add2.IN23
x0_re[12] => Add0.IN5
x0_re[12] => Add2.IN22
x0_re[13] => Add0.IN4
x0_re[13] => Add2.IN21
x0_re[14] => Add0.IN3
x0_re[14] => Add2.IN20
x0_re[15] => Add0.IN1
x0_re[15] => Add0.IN2
x0_re[15] => Add2.IN18
x0_re[15] => Add2.IN19
x0_im[0] => Add1.IN17
x0_im[0] => Add3.IN34
x0_im[1] => Add1.IN16
x0_im[1] => Add3.IN33
x0_im[2] => Add1.IN15
x0_im[2] => Add3.IN32
x0_im[3] => Add1.IN14
x0_im[3] => Add3.IN31
x0_im[4] => Add1.IN13
x0_im[4] => Add3.IN30
x0_im[5] => Add1.IN12
x0_im[5] => Add3.IN29
x0_im[6] => Add1.IN11
x0_im[6] => Add3.IN28
x0_im[7] => Add1.IN10
x0_im[7] => Add3.IN27
x0_im[8] => Add1.IN9
x0_im[8] => Add3.IN26
x0_im[9] => Add1.IN8
x0_im[9] => Add3.IN25
x0_im[10] => Add1.IN7
x0_im[10] => Add3.IN24
x0_im[11] => Add1.IN6
x0_im[11] => Add3.IN23
x0_im[12] => Add1.IN5
x0_im[12] => Add3.IN22
x0_im[13] => Add1.IN4
x0_im[13] => Add3.IN21
x0_im[14] => Add1.IN3
x0_im[14] => Add3.IN20
x0_im[15] => Add1.IN1
x0_im[15] => Add1.IN2
x0_im[15] => Add3.IN18
x0_im[15] => Add3.IN19
x1_re[0] => Add0.IN34
x1_re[0] => Add2.IN17
x1_re[1] => Add0.IN33
x1_re[1] => Add2.IN16
x1_re[2] => Add0.IN32
x1_re[2] => Add2.IN15
x1_re[3] => Add0.IN31
x1_re[3] => Add2.IN14
x1_re[4] => Add0.IN30
x1_re[4] => Add2.IN13
x1_re[5] => Add0.IN29
x1_re[5] => Add2.IN12
x1_re[6] => Add0.IN28
x1_re[6] => Add2.IN11
x1_re[7] => Add0.IN27
x1_re[7] => Add2.IN10
x1_re[8] => Add0.IN26
x1_re[8] => Add2.IN9
x1_re[9] => Add0.IN25
x1_re[9] => Add2.IN8
x1_re[10] => Add0.IN24
x1_re[10] => Add2.IN7
x1_re[11] => Add0.IN23
x1_re[11] => Add2.IN6
x1_re[12] => Add0.IN22
x1_re[12] => Add2.IN5
x1_re[13] => Add0.IN21
x1_re[13] => Add2.IN4
x1_re[14] => Add0.IN20
x1_re[14] => Add2.IN3
x1_re[15] => Add0.IN18
x1_re[15] => Add0.IN19
x1_re[15] => Add2.IN1
x1_re[15] => Add2.IN2
x1_im[0] => Add1.IN34
x1_im[0] => Add3.IN17
x1_im[1] => Add1.IN33
x1_im[1] => Add3.IN16
x1_im[2] => Add1.IN32
x1_im[2] => Add3.IN15
x1_im[3] => Add1.IN31
x1_im[3] => Add3.IN14
x1_im[4] => Add1.IN30
x1_im[4] => Add3.IN13
x1_im[5] => Add1.IN29
x1_im[5] => Add3.IN12
x1_im[6] => Add1.IN28
x1_im[6] => Add3.IN11
x1_im[7] => Add1.IN27
x1_im[7] => Add3.IN10
x1_im[8] => Add1.IN26
x1_im[8] => Add3.IN9
x1_im[9] => Add1.IN25
x1_im[9] => Add3.IN8
x1_im[10] => Add1.IN24
x1_im[10] => Add3.IN7
x1_im[11] => Add1.IN23
x1_im[11] => Add3.IN6
x1_im[12] => Add1.IN22
x1_im[12] => Add3.IN5
x1_im[13] => Add1.IN21
x1_im[13] => Add3.IN4
x1_im[14] => Add1.IN20
x1_im[14] => Add3.IN3
x1_im[15] => Add1.IN18
x1_im[15] => Add1.IN19
x1_im[15] => Add3.IN1
x1_im[15] => Add3.IN2
y0_re[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_re[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y0_im[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y0_im[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y1_re[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_re[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
y1_im[0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
y1_im[15] <= Add7.DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU3|DelayBuffer:DB2
clock => buf_im[0][0].CLK
clock => buf_im[0][1].CLK
clock => buf_im[0][2].CLK
clock => buf_im[0][3].CLK
clock => buf_im[0][4].CLK
clock => buf_im[0][5].CLK
clock => buf_im[0][6].CLK
clock => buf_im[0][7].CLK
clock => buf_im[0][8].CLK
clock => buf_im[0][9].CLK
clock => buf_im[0][10].CLK
clock => buf_im[0][11].CLK
clock => buf_im[0][12].CLK
clock => buf_im[0][13].CLK
clock => buf_im[0][14].CLK
clock => buf_im[0][15].CLK
clock => buf_re[0][0].CLK
clock => buf_re[0][1].CLK
clock => buf_re[0][2].CLK
clock => buf_re[0][3].CLK
clock => buf_re[0][4].CLK
clock => buf_re[0][5].CLK
clock => buf_re[0][6].CLK
clock => buf_re[0][7].CLK
clock => buf_re[0][8].CLK
clock => buf_re[0][9].CLK
clock => buf_re[0][10].CLK
clock => buf_re[0][11].CLK
clock => buf_re[0][12].CLK
clock => buf_re[0][13].CLK
clock => buf_re[0][14].CLK
clock => buf_re[0][15].CLK
di_re[0] => buf_re[0][0].DATAIN
di_re[1] => buf_re[0][1].DATAIN
di_re[2] => buf_re[0][2].DATAIN
di_re[3] => buf_re[0][3].DATAIN
di_re[4] => buf_re[0][4].DATAIN
di_re[5] => buf_re[0][5].DATAIN
di_re[6] => buf_re[0][6].DATAIN
di_re[7] => buf_re[0][7].DATAIN
di_re[8] => buf_re[0][8].DATAIN
di_re[9] => buf_re[0][9].DATAIN
di_re[10] => buf_re[0][10].DATAIN
di_re[11] => buf_re[0][11].DATAIN
di_re[12] => buf_re[0][12].DATAIN
di_re[13] => buf_re[0][13].DATAIN
di_re[14] => buf_re[0][14].DATAIN
di_re[15] => buf_re[0][15].DATAIN
di_im[0] => buf_im[0][0].DATAIN
di_im[1] => buf_im[0][1].DATAIN
di_im[2] => buf_im[0][2].DATAIN
di_im[3] => buf_im[0][3].DATAIN
di_im[4] => buf_im[0][4].DATAIN
di_im[5] => buf_im[0][5].DATAIN
di_im[6] => buf_im[0][6].DATAIN
di_im[7] => buf_im[0][7].DATAIN
di_im[8] => buf_im[0][8].DATAIN
di_im[9] => buf_im[0][9].DATAIN
di_im[10] => buf_im[0][10].DATAIN
di_im[11] => buf_im[0][11].DATAIN
di_im[12] => buf_im[0][12].DATAIN
di_im[13] => buf_im[0][13].DATAIN
di_im[14] => buf_im[0][14].DATAIN
di_im[15] => buf_im[0][15].DATAIN
do_re[0] <= buf_re[0][0].DB_MAX_OUTPUT_PORT_TYPE
do_re[1] <= buf_re[0][1].DB_MAX_OUTPUT_PORT_TYPE
do_re[2] <= buf_re[0][2].DB_MAX_OUTPUT_PORT_TYPE
do_re[3] <= buf_re[0][3].DB_MAX_OUTPUT_PORT_TYPE
do_re[4] <= buf_re[0][4].DB_MAX_OUTPUT_PORT_TYPE
do_re[5] <= buf_re[0][5].DB_MAX_OUTPUT_PORT_TYPE
do_re[6] <= buf_re[0][6].DB_MAX_OUTPUT_PORT_TYPE
do_re[7] <= buf_re[0][7].DB_MAX_OUTPUT_PORT_TYPE
do_re[8] <= buf_re[0][8].DB_MAX_OUTPUT_PORT_TYPE
do_re[9] <= buf_re[0][9].DB_MAX_OUTPUT_PORT_TYPE
do_re[10] <= buf_re[0][10].DB_MAX_OUTPUT_PORT_TYPE
do_re[11] <= buf_re[0][11].DB_MAX_OUTPUT_PORT_TYPE
do_re[12] <= buf_re[0][12].DB_MAX_OUTPUT_PORT_TYPE
do_re[13] <= buf_re[0][13].DB_MAX_OUTPUT_PORT_TYPE
do_re[14] <= buf_re[0][14].DB_MAX_OUTPUT_PORT_TYPE
do_re[15] <= buf_re[0][15].DB_MAX_OUTPUT_PORT_TYPE
do_im[0] <= buf_im[0][0].DB_MAX_OUTPUT_PORT_TYPE
do_im[1] <= buf_im[0][1].DB_MAX_OUTPUT_PORT_TYPE
do_im[2] <= buf_im[0][2].DB_MAX_OUTPUT_PORT_TYPE
do_im[3] <= buf_im[0][3].DB_MAX_OUTPUT_PORT_TYPE
do_im[4] <= buf_im[0][4].DB_MAX_OUTPUT_PORT_TYPE
do_im[5] <= buf_im[0][5].DB_MAX_OUTPUT_PORT_TYPE
do_im[6] <= buf_im[0][6].DB_MAX_OUTPUT_PORT_TYPE
do_im[7] <= buf_im[0][7].DB_MAX_OUTPUT_PORT_TYPE
do_im[8] <= buf_im[0][8].DB_MAX_OUTPUT_PORT_TYPE
do_im[9] <= buf_im[0][9].DB_MAX_OUTPUT_PORT_TYPE
do_im[10] <= buf_im[0][10].DB_MAX_OUTPUT_PORT_TYPE
do_im[11] <= buf_im[0][11].DB_MAX_OUTPUT_PORT_TYPE
do_im[12] <= buf_im[0][12].DB_MAX_OUTPUT_PORT_TYPE
do_im[13] <= buf_im[0][13].DB_MAX_OUTPUT_PORT_TYPE
do_im[14] <= buf_im[0][14].DB_MAX_OUTPUT_PORT_TYPE
do_im[15] <= buf_im[0][15].DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU3|Twiddle:TW
clock => ff_im[0].CLK
clock => ff_im[1].CLK
clock => ff_im[2].CLK
clock => ff_im[3].CLK
clock => ff_im[4].CLK
clock => ff_im[5].CLK
clock => ff_im[6].CLK
clock => ff_im[7].CLK
clock => ff_im[8].CLK
clock => ff_im[9].CLK
clock => ff_im[10].CLK
clock => ff_im[11].CLK
clock => ff_im[12].CLK
clock => ff_im[13].CLK
clock => ff_im[14].CLK
clock => ff_im[15].CLK
clock => ff_re[0].CLK
clock => ff_re[1].CLK
clock => ff_re[2].CLK
clock => ff_re[3].CLK
clock => ff_re[4].CLK
clock => ff_re[5].CLK
clock => ff_re[6].CLK
clock => ff_re[7].CLK
clock => ff_re[8].CLK
clock => ff_re[9].CLK
clock => ff_re[10].CLK
clock => ff_re[11].CLK
clock => ff_re[12].CLK
clock => ff_re[13].CLK
clock => ff_re[14].CLK
clock => ff_re[15].CLK
addr[0] => Mux0.IN36
addr[0] => Mux1.IN36
addr[0] => Mux2.IN36
addr[0] => Mux3.IN36
addr[0] => Mux4.IN36
addr[0] => Mux5.IN36
addr[0] => Mux6.IN36
addr[0] => Mux7.IN36
addr[0] => Mux8.IN36
addr[0] => Mux9.IN36
addr[0] => Mux10.IN36
addr[0] => Mux11.IN36
addr[0] => Mux12.IN36
addr[0] => Mux13.IN36
addr[0] => Mux14.IN36
addr[0] => Mux15.IN36
addr[0] => Mux16.IN36
addr[0] => Mux17.IN36
addr[0] => Mux18.IN36
addr[0] => Mux19.IN36
addr[0] => Mux20.IN36
addr[0] => Mux21.IN36
addr[0] => Mux22.IN36
addr[0] => Mux23.IN36
addr[0] => Mux24.IN36
addr[0] => Mux25.IN36
addr[0] => Mux26.IN36
addr[0] => Mux27.IN36
addr[0] => Mux28.IN36
addr[0] => Mux29.IN36
addr[0] => Mux30.IN36
addr[0] => Mux31.IN36
addr[1] => Mux0.IN35
addr[1] => Mux1.IN35
addr[1] => Mux2.IN35
addr[1] => Mux3.IN35
addr[1] => Mux4.IN35
addr[1] => Mux5.IN35
addr[1] => Mux6.IN35
addr[1] => Mux7.IN35
addr[1] => Mux8.IN35
addr[1] => Mux9.IN35
addr[1] => Mux10.IN35
addr[1] => Mux11.IN35
addr[1] => Mux12.IN35
addr[1] => Mux13.IN35
addr[1] => Mux14.IN35
addr[1] => Mux15.IN35
addr[1] => Mux16.IN35
addr[1] => Mux17.IN35
addr[1] => Mux18.IN35
addr[1] => Mux19.IN35
addr[1] => Mux20.IN35
addr[1] => Mux21.IN35
addr[1] => Mux22.IN35
addr[1] => Mux23.IN35
addr[1] => Mux24.IN35
addr[1] => Mux25.IN35
addr[1] => Mux26.IN35
addr[1] => Mux27.IN35
addr[1] => Mux28.IN35
addr[1] => Mux29.IN35
addr[1] => Mux30.IN35
addr[1] => Mux31.IN35
addr[2] => Mux0.IN34
addr[2] => Mux1.IN34
addr[2] => Mux2.IN34
addr[2] => Mux3.IN34
addr[2] => Mux4.IN34
addr[2] => Mux5.IN34
addr[2] => Mux6.IN34
addr[2] => Mux7.IN34
addr[2] => Mux8.IN34
addr[2] => Mux9.IN34
addr[2] => Mux10.IN34
addr[2] => Mux11.IN34
addr[2] => Mux12.IN34
addr[2] => Mux13.IN34
addr[2] => Mux14.IN34
addr[2] => Mux15.IN34
addr[2] => Mux16.IN34
addr[2] => Mux17.IN34
addr[2] => Mux18.IN34
addr[2] => Mux19.IN34
addr[2] => Mux20.IN34
addr[2] => Mux21.IN34
addr[2] => Mux22.IN34
addr[2] => Mux23.IN34
addr[2] => Mux24.IN34
addr[2] => Mux25.IN34
addr[2] => Mux26.IN34
addr[2] => Mux27.IN34
addr[2] => Mux28.IN34
addr[2] => Mux29.IN34
addr[2] => Mux30.IN34
addr[2] => Mux31.IN34
addr[3] => Mux0.IN33
addr[3] => Mux1.IN33
addr[3] => Mux2.IN33
addr[3] => Mux3.IN33
addr[3] => Mux4.IN33
addr[3] => Mux5.IN33
addr[3] => Mux6.IN33
addr[3] => Mux7.IN33
addr[3] => Mux8.IN33
addr[3] => Mux9.IN33
addr[3] => Mux10.IN33
addr[3] => Mux11.IN33
addr[3] => Mux12.IN33
addr[3] => Mux13.IN33
addr[3] => Mux14.IN33
addr[3] => Mux15.IN33
addr[3] => Mux16.IN33
addr[3] => Mux17.IN33
addr[3] => Mux18.IN33
addr[3] => Mux19.IN33
addr[3] => Mux20.IN33
addr[3] => Mux21.IN33
addr[3] => Mux22.IN33
addr[3] => Mux23.IN33
addr[3] => Mux24.IN33
addr[3] => Mux25.IN33
addr[3] => Mux26.IN33
addr[3] => Mux27.IN33
addr[3] => Mux28.IN33
addr[3] => Mux29.IN33
addr[3] => Mux30.IN33
addr[3] => Mux31.IN33
addr[4] => Mux0.IN32
addr[4] => Mux1.IN32
addr[4] => Mux2.IN32
addr[4] => Mux3.IN32
addr[4] => Mux4.IN32
addr[4] => Mux5.IN32
addr[4] => Mux6.IN32
addr[4] => Mux7.IN32
addr[4] => Mux8.IN32
addr[4] => Mux9.IN32
addr[4] => Mux10.IN32
addr[4] => Mux11.IN32
addr[4] => Mux12.IN32
addr[4] => Mux13.IN32
addr[4] => Mux14.IN32
addr[4] => Mux15.IN32
addr[4] => Mux16.IN32
addr[4] => Mux17.IN32
addr[4] => Mux18.IN32
addr[4] => Mux19.IN32
addr[4] => Mux20.IN32
addr[4] => Mux21.IN32
addr[4] => Mux22.IN32
addr[4] => Mux23.IN32
addr[4] => Mux24.IN32
addr[4] => Mux25.IN32
addr[4] => Mux26.IN32
addr[4] => Mux27.IN32
addr[4] => Mux28.IN32
addr[4] => Mux29.IN32
addr[4] => Mux30.IN32
addr[4] => Mux31.IN32
addr[5] => Mux0.IN31
addr[5] => Mux1.IN31
addr[5] => Mux2.IN31
addr[5] => Mux3.IN31
addr[5] => Mux4.IN31
addr[5] => Mux5.IN31
addr[5] => Mux6.IN31
addr[5] => Mux7.IN31
addr[5] => Mux8.IN31
addr[5] => Mux9.IN31
addr[5] => Mux10.IN31
addr[5] => Mux11.IN31
addr[5] => Mux12.IN31
addr[5] => Mux13.IN31
addr[5] => Mux14.IN31
addr[5] => Mux15.IN31
addr[5] => Mux16.IN31
addr[5] => Mux17.IN31
addr[5] => Mux18.IN31
addr[5] => Mux19.IN31
addr[5] => Mux20.IN31
addr[5] => Mux21.IN31
addr[5] => Mux22.IN31
addr[5] => Mux23.IN31
addr[5] => Mux24.IN31
addr[5] => Mux25.IN31
addr[5] => Mux26.IN31
addr[5] => Mux27.IN31
addr[5] => Mux28.IN31
addr[5] => Mux29.IN31
addr[5] => Mux30.IN31
addr[5] => Mux31.IN31
tw_re[0] <= ff_re[0].DB_MAX_OUTPUT_PORT_TYPE
tw_re[1] <= ff_re[1].DB_MAX_OUTPUT_PORT_TYPE
tw_re[2] <= ff_re[2].DB_MAX_OUTPUT_PORT_TYPE
tw_re[3] <= ff_re[3].DB_MAX_OUTPUT_PORT_TYPE
tw_re[4] <= ff_re[4].DB_MAX_OUTPUT_PORT_TYPE
tw_re[5] <= ff_re[5].DB_MAX_OUTPUT_PORT_TYPE
tw_re[6] <= ff_re[6].DB_MAX_OUTPUT_PORT_TYPE
tw_re[7] <= ff_re[7].DB_MAX_OUTPUT_PORT_TYPE
tw_re[8] <= ff_re[8].DB_MAX_OUTPUT_PORT_TYPE
tw_re[9] <= ff_re[9].DB_MAX_OUTPUT_PORT_TYPE
tw_re[10] <= ff_re[10].DB_MAX_OUTPUT_PORT_TYPE
tw_re[11] <= ff_re[11].DB_MAX_OUTPUT_PORT_TYPE
tw_re[12] <= ff_re[12].DB_MAX_OUTPUT_PORT_TYPE
tw_re[13] <= ff_re[13].DB_MAX_OUTPUT_PORT_TYPE
tw_re[14] <= ff_re[14].DB_MAX_OUTPUT_PORT_TYPE
tw_re[15] <= ff_re[15].DB_MAX_OUTPUT_PORT_TYPE
tw_im[0] <= ff_im[0].DB_MAX_OUTPUT_PORT_TYPE
tw_im[1] <= ff_im[1].DB_MAX_OUTPUT_PORT_TYPE
tw_im[2] <= ff_im[2].DB_MAX_OUTPUT_PORT_TYPE
tw_im[3] <= ff_im[3].DB_MAX_OUTPUT_PORT_TYPE
tw_im[4] <= ff_im[4].DB_MAX_OUTPUT_PORT_TYPE
tw_im[5] <= ff_im[5].DB_MAX_OUTPUT_PORT_TYPE
tw_im[6] <= ff_im[6].DB_MAX_OUTPUT_PORT_TYPE
tw_im[7] <= ff_im[7].DB_MAX_OUTPUT_PORT_TYPE
tw_im[8] <= ff_im[8].DB_MAX_OUTPUT_PORT_TYPE
tw_im[9] <= ff_im[9].DB_MAX_OUTPUT_PORT_TYPE
tw_im[10] <= ff_im[10].DB_MAX_OUTPUT_PORT_TYPE
tw_im[11] <= ff_im[11].DB_MAX_OUTPUT_PORT_TYPE
tw_im[12] <= ff_im[12].DB_MAX_OUTPUT_PORT_TYPE
tw_im[13] <= ff_im[13].DB_MAX_OUTPUT_PORT_TYPE
tw_im[14] <= ff_im[14].DB_MAX_OUTPUT_PORT_TYPE
tw_im[15] <= ff_im[15].DB_MAX_OUTPUT_PORT_TYPE


|FFT64|SdfUnit:SU3|Multiply:MU
a_re[0] => Mult0.IN15
a_re[0] => Mult1.IN15
a_re[1] => Mult0.IN14
a_re[1] => Mult1.IN14
a_re[2] => Mult0.IN13
a_re[2] => Mult1.IN13
a_re[3] => Mult0.IN12
a_re[3] => Mult1.IN12
a_re[4] => Mult0.IN11
a_re[4] => Mult1.IN11
a_re[5] => Mult0.IN10
a_re[5] => Mult1.IN10
a_re[6] => Mult0.IN9
a_re[6] => Mult1.IN9
a_re[7] => Mult0.IN8
a_re[7] => Mult1.IN8
a_re[8] => Mult0.IN7
a_re[8] => Mult1.IN7
a_re[9] => Mult0.IN6
a_re[9] => Mult1.IN6
a_re[10] => Mult0.IN5
a_re[10] => Mult1.IN5
a_re[11] => Mult0.IN4
a_re[11] => Mult1.IN4
a_re[12] => Mult0.IN3
a_re[12] => Mult1.IN3
a_re[13] => Mult0.IN2
a_re[13] => Mult1.IN2
a_re[14] => Mult0.IN1
a_re[14] => Mult1.IN1
a_re[15] => Mult0.IN0
a_re[15] => Mult1.IN0
a_im[0] => Mult2.IN15
a_im[0] => Mult3.IN15
a_im[1] => Mult2.IN14
a_im[1] => Mult3.IN14
a_im[2] => Mult2.IN13
a_im[2] => Mult3.IN13
a_im[3] => Mult2.IN12
a_im[3] => Mult3.IN12
a_im[4] => Mult2.IN11
a_im[4] => Mult3.IN11
a_im[5] => Mult2.IN10
a_im[5] => Mult3.IN10
a_im[6] => Mult2.IN9
a_im[6] => Mult3.IN9
a_im[7] => Mult2.IN8
a_im[7] => Mult3.IN8
a_im[8] => Mult2.IN7
a_im[8] => Mult3.IN7
a_im[9] => Mult2.IN6
a_im[9] => Mult3.IN6
a_im[10] => Mult2.IN5
a_im[10] => Mult3.IN5
a_im[11] => Mult2.IN4
a_im[11] => Mult3.IN4
a_im[12] => Mult2.IN3
a_im[12] => Mult3.IN3
a_im[13] => Mult2.IN2
a_im[13] => Mult3.IN2
a_im[14] => Mult2.IN1
a_im[14] => Mult3.IN1
a_im[15] => Mult2.IN0
a_im[15] => Mult3.IN0
b_re[0] => Mult0.IN31
b_re[0] => Mult2.IN31
b_re[1] => Mult0.IN30
b_re[1] => Mult2.IN30
b_re[2] => Mult0.IN29
b_re[2] => Mult2.IN29
b_re[3] => Mult0.IN28
b_re[3] => Mult2.IN28
b_re[4] => Mult0.IN27
b_re[4] => Mult2.IN27
b_re[5] => Mult0.IN26
b_re[5] => Mult2.IN26
b_re[6] => Mult0.IN25
b_re[6] => Mult2.IN25
b_re[7] => Mult0.IN24
b_re[7] => Mult2.IN24
b_re[8] => Mult0.IN23
b_re[8] => Mult2.IN23
b_re[9] => Mult0.IN22
b_re[9] => Mult2.IN22
b_re[10] => Mult0.IN21
b_re[10] => Mult2.IN21
b_re[11] => Mult0.IN20
b_re[11] => Mult2.IN20
b_re[12] => Mult0.IN19
b_re[12] => Mult2.IN19
b_re[13] => Mult0.IN18
b_re[13] => Mult2.IN18
b_re[14] => Mult0.IN17
b_re[14] => Mult2.IN17
b_re[15] => Mult0.IN16
b_re[15] => Mult2.IN16
b_im[0] => Mult1.IN31
b_im[0] => Mult3.IN31
b_im[1] => Mult1.IN30
b_im[1] => Mult3.IN30
b_im[2] => Mult1.IN29
b_im[2] => Mult3.IN29
b_im[3] => Mult1.IN28
b_im[3] => Mult3.IN28
b_im[4] => Mult1.IN27
b_im[4] => Mult3.IN27
b_im[5] => Mult1.IN26
b_im[5] => Mult3.IN26
b_im[6] => Mult1.IN25
b_im[6] => Mult3.IN25
b_im[7] => Mult1.IN24
b_im[7] => Mult3.IN24
b_im[8] => Mult1.IN23
b_im[8] => Mult3.IN23
b_im[9] => Mult1.IN22
b_im[9] => Mult3.IN22
b_im[10] => Mult1.IN21
b_im[10] => Mult3.IN21
b_im[11] => Mult1.IN20
b_im[11] => Mult3.IN20
b_im[12] => Mult1.IN19
b_im[12] => Mult3.IN19
b_im[13] => Mult1.IN18
b_im[13] => Mult3.IN18
b_im[14] => Mult1.IN17
b_im[14] => Mult3.IN17
b_im[15] => Mult1.IN16
b_im[15] => Mult3.IN16
m_re[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_re[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_im[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
m_im[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


