Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Apr  8 14:30:42 2019
| Host         : ubeluga running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file LMAC_DFIFO_TOP_control_sets_placed.rpt
| Design       : LMAC_DFIFO_TOP
| Device       : xczu15eg
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    93 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |            5 |
|      6 |            3 |
|      8 |            7 |
|     12 |            1 |
|     14 |            2 |
|    16+ |           71 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1080 |          124 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1214 |          118 |
| Yes          | No                    | No                     |              64 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3018 |          336 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|   Clock Signal  |                                                                                    Enable Signal                                                                                    |                                                                        Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count |
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_tx_en_i_1_n_0                                                                                                                       | rst__IBUF_inst/O                                                                                                                                              |                0 |              2 |
|  dclk_IBUF_BUFG | DFIFO_BRIDGE_TX/s_axis_tready_i_2_n_0                                                                                                                                               | DFIFO_BRIDGE_TX/s_axis_tready_i_1_n_0                                                                                                                         |                1 |              2 |
|  dclk_IBUF_BUFG | DFIFO_BRIDGE_RX/m_axis_tvalid9_out                                                                                                                                                  | rst__IBUF_inst/O                                                                                                                                              |                1 |              2 |
|  dclk_IBUF_BUFG | DFIFO_BRIDGE_RX/m_axis_tlast6_out                                                                                                                                                   | DFIFO_BRIDGE_RX/m_axis_tlast_i_1_n_0                                                                                                                          |                1 |              2 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/nbytes0                                                                                                                                      | LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/nbytes[1]_i_1_n_0                                                                                                      |                1 |              4 |
|  lclk_IBUF_BUFG |                                                                                                                                                                                     | DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]      |                0 |              4 |
|  dclk_IBUF_BUFG |                                                                                                                                                                                     | DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4] |                0 |              4 |
|  dclk_IBUF_BUFG |                                                                                                                                                                                     | DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]     |                0 |              4 |
|  lclk_IBUF_BUFG |                                                                                                                                                                                     | DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4] |                0 |              4 |
|  dclk_IBUF_BUFG |                                                                                                                                                                                     | DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                              |                1 |              6 |
|  lclk_IBUF_BUFG |                                                                                                                                                                                     | DFIFO_BRIDGE_TX/rx_rdreq                                                                                                                                      |                2 |              6 |
|  dclk_IBUF_BUFG |                                                                                                                                                                                     | DFIFO_BRIDGE_TX/tx_data[31]                                                                                                                                   |                2 |              6 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/pulse_1_i_1__0_n_0                                                                                                                                                       | rst__IBUF_inst/O                                                                                                                                              |                1 |              8 |
|  dclk_IBUF_BUFG | DFIFO_BRIDGE_RX/m_axis_tvalid9_out                                                                                                                                                  | DFIFO_BRIDGE_RX/m_axis_tkeep[3]_i_1_n_0                                                                                                                       |                1 |              8 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/count8                                                                                                                                  | rst__IBUF_inst/O                                                                                                                                              |                2 |              8 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/dff0[7]_i_1_n_0                                                                                                                           | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/dff1[7]_i_1_n_0                                                                                                     |                1 |              8 |
|  lclk_IBUF_BUFG |                                                                                                                                                                                     | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/SS[1]                                                                                                               |                1 |              8 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/dff1[6]_i_1_n_0                                                                                                                           | rst__IBUF_inst/O                                                                                                                                              |                4 |              8 |
|  lclk_IBUF_BUFG |                                                                                                                                                                                     | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/SS[0]                                                                                                               |                2 |              8 |
|  lclk_IBUF_BUFG |                                                                                                                                                                                     | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/p_reg_count[5]_i_1_n_0                                                                                            |                2 |             12 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/counter[6]_i_1__0_n_0                                                                                                                   |                                                                                                                                                               |                2 |             14 |
|  lclk_IBUF_BUFG |                                                                                                                                                                                     | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/counter20[3]                                                                                                        |                2 |             14 |
|  lclk_IBUF_BUFG | DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                    | DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                         |                1 |             16 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd[7]_i_1_n_0                                                                                                                      | rst__IBUF_inst/O                                                                                                                                              |                4 |             16 |
|  dclk_IBUF_BUFG |                                                                                                                                                                                     | DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                              |                1 |             16 |
|  lclk_IBUF_BUFG |                                                                                                                                                                                     | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/consec_idle[7]_i_1_n_0                                                                                              |                0 |             16 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     | LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                      |                1 |             16 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/eof6_i_1_n_0                                                                                                                              | rst__IBUF_inst/O                                                                                                                                              |                4 |             16 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                   |                0 |             16 |
|  dclk_IBUF_BUFG | DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                    | DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                         |                2 |             16 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1_reg[3][0]                | LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                   |                2 |             16 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1_reg[3][0]                   | LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                      |                3 |             16 |
|  lclk_IBUF_BUFG |                                                                                                                                                                                     | DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                               |                3 |             18 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/counter[8]_i_1_n_0                                                                                                                       |                                                                                                                                                               |                3 |             18 |
|  dclk_IBUF_BUFG |                                                                                                                                                                                     | rst__IBUF_inst/O                                                                                                                                              |                3 |             18 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/b2b_counter[8]_i_1_n_0                                                                                                                  | rst__IBUF_inst/O                                                                                                                                              |                3 |             18 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count_reg[9][0]                                      | LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                  |                3 |             20 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/nbytes[13]_i_1_n_0                                                                                                                           | rst__IBUF_inst/O                                                                                                                                              |                4 |             24 |
|  lclk_IBUF_BUFG | DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                    | DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                3 |             24 |
|  dclk_IBUF_BUFG | DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                    | DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                1 |             24 |
|  dclk_IBUF_BUFG | DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                         | DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                              |                1 |             24 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/crc_cnt[15]_i_1_n_0                                                                                                                      | rst__IBUF_inst/O                                                                                                                                              |                2 |             26 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/wcnt                                                                                                                                     | rst__IBUF_inst/O                                                                                                                                              |                3 |             26 |
|  lclk_IBUF_BUFG |                                                                                                                                                                                     | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/count1000[5]                                                                                                        |                3 |             30 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/qwd_cnt                                                                                                                                   | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/qwd_cnt[14]_i_1_n_0                                                                                                 |                4 |             30 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/x_byte_cnt[15]_i_2_n_0                                                                                                                    | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/x_byte_cnt[15]_i_1_n_0                                                                                              |                2 |             30 |
|  dclk_IBUF_BUFG | DFIFO_BRIDGE_RX/tx_bcnt[15]_i_1__0_n_0                                                                                                                                              | DFIFO_BRIDGE_RX/tx_bcnt[31]_i_1_n_0                                                                                                                           |                3 |             32 |
|  dclk_IBUF_BUFG | DFIFO_BRIDGE_TX/tx_bcnt[15]_i_1_n_0                                                                                                                                                 | DFIFO_BRIDGE_TX/tx_data[31]                                                                                                                                   |                5 |             32 |
|  lclk_IBUF_BUFG | DFIFO_BRIDGE_RX/bcnt_data[15]_i_2_n_0                                                                                                                                               | DFIFO_BRIDGE_RX/bcnt_data[15]_i_1_n_0                                                                                                                         |                1 |             32 |
|  lclk_IBUF_BUFG | DFIFO_BRIDGE_RX/rd_bcnt_reg[31]_i_2_n_0                                                                                                                                             | rst__IBUF_inst/O                                                                                                                                              |                5 |             32 |
|  lclk_IBUF_BUFG | DFIFO_BRIDGE_RX/rd_bcnt_reg[31]_i_2_n_0                                                                                                                                             | DFIFO_BRIDGE_RX/rd_bcnt_reg[31]_i_1_n_0                                                                                                                       |                3 |             32 |
|  lclk_IBUF_BUFG | DFIFO_BRIDGE_TX/rd_bcnt_reg[15]_i_2_n_0                                                                                                                                             | DFIFO_BRIDGE_TX/rx_rdreq                                                                                                                                      |                4 |             32 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/count[15]_i_1_n_0                                                                                                                         | rst__IBUF_inst/O                                                                                                                                              |                5 |             32 |
|  dclk_IBUF_BUFG | DFIFO_BRIDGE_TX/tx_fifo_bcnt[15]_i_1_n_0                                                                                                                                            | DFIFO_BRIDGE_TX/tx_data[31]                                                                                                                                   |                3 |             32 |
|  lclk_IBUF_BUFG | DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                        | DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                             |                3 |             32 |
|  lclk_IBUF_BUFG | DFIFO_BRIDGE_TX/tx_mac_data[63]_i_2_n_0                                                                                                                                             | rst__IBUF_inst/O                                                                                                                                              |                4 |             32 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                     | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]      |                6 |             32 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/bytes_remain                                                                                                                            | rst__IBUF_inst/O                                                                                                                                              |                6 |             32 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[0][0] | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]      |                0 |             32 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/rbytes[15]_i_1_n_0                                                                                                                      | rst__IBUF_inst/O                                                                                                                                              |                5 |             32 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                 | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                  |                4 |             32 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[0][0]             | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                  |                1 |             32 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/bcnt                                                                                                                                     | rst__IBUF_inst/O                                                                                                                                              |                6 |             32 |
|  dclk_IBUF_BUFG | DFIFO_BRIDGE_RX/tx_bcnt[15]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                               |                4 |             32 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[0][0]      | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]           |                2 |             32 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                          | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]           |                4 |             32 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/ptimer1                                                                                                                                 | rst__IBUF_inst/O                                                                                                                                              |                3 |             34 |
|  lclk_IBUF_BUFG | DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                         | DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                               |                3 |             36 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_reg[0][0]                                    | LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                    |                3 |             36 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                   | LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                    |                4 |             36 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                 | LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                  |                4 |             40 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_reg[0][0]                                  | LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                  |                4 |             40 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1_reg[11][0]                          | LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                              |                6 |             48 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                              |                4 |             48 |
|  dclk_IBUF_BUFG | DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                        | DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                              |                3 |             48 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                   | LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                    |                4 |             48 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1_reg[11][0]                                | LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                    |                4 |             48 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gige_crc32x64/bcnt0                                                                                                                      | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/idle4                                                                                                              |                2 |             56 |
|  lclk_IBUF_BUFG | DFIFO_BRIDGE_RX/tx_data                                                                                                                                                             | rst__IBUF_inst/O                                                                                                                                              |               15 |             64 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gige_crc32x64/new_crc[31]_i_1_n_0                                                                                                        | rst__IBUF_inst/O                                                                                                                                              |               20 |             64 |
|  dclk_IBUF_BUFG | DFIFO_BRIDGE_RX/m_axis_tvalid9_out                                                                                                                                                  | DFIFO_BRIDGE_RX/m_axis_tdata[31]_i_1_n_0                                                                                                                      |                6 |             64 |
|  dclk_IBUF_BUFG | DFIFO_BRIDGE_TX/tx_data0_in[63]                                                                                                                                                     | DFIFO_BRIDGE_TX/tx_data[63]                                                                                                                                   |                0 |             64 |
|  dclk_IBUF_BUFG | DFIFO_BRIDGE_TX/tx_data0_in[31]                                                                                                                                                     | DFIFO_BRIDGE_TX/tx_data[31]                                                                                                                                   |                8 |             64 |
|  lclk_IBUF_BUFG | DFIFO_BRIDGE_TX/tx_mac_data[63]_i_2_n_0                                                                                                                                             | DFIFO_BRIDGE_TX/tx_mac_data[63]_i_1_n_0                                                                                                                       |                5 |             96 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/pdin[63]_i_1_n_0                                                                                                                         | rst__IBUF_inst/O                                                                                                                                              |                4 |            112 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/dff0[7]_i_1_n_0                                                                                                                           | rst__IBUF_inst/O                                                                                                                                              |               15 |            128 |
|  lclk_IBUF_BUFG | DFIFO_BRIDGE_RX/tx_data_temp_0                                                                                                                                                      | rst__IBUF_inst/O                                                                                                                                              |                3 |            128 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/wdata[63]_i_2_n_0                                                                                                                       | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/wdata[63]_i_1_n_0                                                                                                 |               15 |            128 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/txd[63]_i_1_n_0                                                                                                                          | rst__IBUF_inst/O                                                                                                                                              |                9 |            128 |
|  dclk_IBUF_BUFG |                                                                                                                                                                                     |                                                                                                                                                               |               38 |            354 |
|  lclk_IBUF_BUFG | LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gige_crc32x64/bcnt0                                                                                                                      | rst__IBUF_inst/O                                                                                                                                              |               66 |            426 |
|  lclk_IBUF_BUFG |                                                                                                                                                                                     |                                                                                                                                                               |               95 |            750 |
|  lclk_IBUF_BUFG |                                                                                                                                                                                     | rst__IBUF_inst/O                                                                                                                                              |               96 |           1040 |
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


