Project Information                           d:\maxplus2\max2lib\lab3\res.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/13/2010 11:18:58

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

res       EP1800ILC-70     11       1        1       47          97 %
res1      EP1800ILC-70     14       3        1       47          97 %
res2      EP1800ILC-70     12       1        1       38          79 %
res3      EP1800ILC-70     10       5        0       45          93 %
res4      EP1800ILC-70     11       1        1       47          97 %
res5      EP1800ILC-70     11       5        0       45          93 %
res6      EP1800ILC-70     11       1        1       47          97 %
res7      EP1800ILC-70     11       7        0       47          97 %
res8      EP1800ILC-70     11       1        1       47          97 %
res9      EP1800ILC-70     11       1        1       47          97 %
res10     EP1800ILC-70     10       7        0       47          97 %
res11     EP1800ILC-70     11       1        1       47          97 %
res12     EP1800ILC-70     11       7        0       47          97 %

TOTAL:                     145      41       8       598         95 %

User Pins:                 3        8        8  



Project Information                           d:\maxplus2\max2lib\lab3\res.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                           d:\maxplus2\max2lib\lab3\res.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'WA' chosen for auto global Clock


Project Information                           d:\maxplus2\max2lib\lab3\res.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'D7'
Connect: {res8@44,      res12@50,     res5@54}

For node name 'D6'
Connect: {res4@44,      res12@54,     res5@55}

For node name 'D5'
Connect: {res2@44,      res3@55,      res12@55}

For node name 'D4'
Connect: {res11@44,     res10@54,     res12@56}

For node name 'D3'
Connect: {res1@23,      res3@56,      res7@50,      res10@55}

For node name 'D2'
Connect: {res9@44,      res7@54,      res10@56}

For node name 'D1'
Connect: {res@44,       res5@56,      res7@55}

For node name 'D0'
Connect: {res6@44,      res1@56,      res7@56}

For node name 'RD'
Connect: {res8@16,      res4@16,      res12@20,     res3@20,      res5@16,
          res6@16,      res7@20,      res@16,       res9@16,      res10@21,
          res1@17,      res11@16,     res2@15}

Connect: {res12@57,     res4@56,      res3@54,      res5@50,      res@56,
          res1@55,      res6@56,      res7@49,      res9@56,      res10@50,
          res11@56,     res2@56,      res8@50}

For node name 'WA'
Connect: {res12@53,     res7@53,      res10@53}

Connect: {res12@58,     res4@55,      res3@50,      res5@49,      res@55,
          res1@54,      res6@55,      res7@48,      res9@55,      res10@49,
          res11@55,     res2@55,      res8@49}

Connect: {res10@57,     res4@54,      res12@49,     res3@49,      res5@48,
          res@54,       res1@50,      res6@54,      res7@22,      res9@54,
          res11@54,     res2@54,      res8@48}

Connect: {res10@58,     res4@50,      res12@48,     res3@48,      res5@22,
          res@50,       res1@49,      res6@50,      res7@21,      res9@50,
          res11@50,     res2@50,      res8@22}

Connect: {res7@57,      res4@49,      res12@22,     res3@22,      res5@21,
          res@49,       res1@48,      res6@49,      res9@49,      res10@48,
          res11@49,     res2@49,      res8@21}

Connect: {res7@58,      res4@48,      res12@21,     res3@21,      res5@20,
          res@48,       res1@22,      res6@48,      res9@48,      res10@22,
          res11@48,     res2@48,      res8@20}

For node name 'WR'
Connect: {res6@15,      res4@15,      res8@15,      res2@14,      res12@16,
          res11@15,     res3@16,      res10@20,     res9@15,      res5@15,
          res@15,       res7@16,      res1@19}

Connect: {res5@68,      res8@56}

Connect: {res12@9,      res8@55}

Connect: {res12@43,     res8@54}

Connect: {res5@42,      res4@22}

Connect: {res5@34,      res4@21}

Connect: {res12@68,     res4@20}

Connect: {res3@68,      res2@22}

Connect: {res3@43,      res2@21}

Connect: {res12@8,      res2@20}

Connect: {res3@9,       res2@16}

Connect: {res12@34,     res11@22}

Connect: {res10@34,     res11@21}

Connect: {res10@9,      res11@20}

Connect: {res10@43,     res1@21}

Connect: {res10@68,     res1@20}

Connect: {res7@68,      res1@16}

Connect: {res3@34,      res1@15}

Connect: {res3@8,       res1@14}

Connect: {res10@8,      res9@22}

Connect: {res7@43,      res9@21}

Connect: {res7@34,      res9@20}

Connect: {res7@33,      res@22}

Connect: {res5@43,      res@21}

Connect: {res5@9,       res@20}

Connect: {res1@68,      res6@22}

Connect: {res1@43,      res6@21}

Connect: {res7@9,       res6@20}


Project Information                           d:\maxplus2\max2lib\lab3\res.rpt

** FILE HIERARCHY **



|plmt_dc6:28|
|plmt_dc6:27|
|plmt_ra:29|
|plmt_d8_8:46|
|plmt_d8_8:46|plmt_d8:14|
|plmt_d8_8:46|plmt_d8:14|plmt_d:7|
|plmt_d8_8:46|plmt_d8:14|plmt_d:11|
|plmt_d8_8:46|plmt_d8:14|plmt_d:6|
|plmt_d8_8:46|plmt_d8:14|plmt_d:5|
|plmt_d8_8:46|plmt_d8:14|plmt_d:4|
|plmt_d8_8:46|plmt_d8:14|plmt_d:3|
|plmt_d8_8:46|plmt_d8:14|plmt_d:2|
|plmt_d8_8:46|plmt_d8:14|plmt_d:1|
|plmt_d8_8:46|plmt_d8:18|
|plmt_d8_8:46|plmt_d8:18|plmt_d:7|
|plmt_d8_8:46|plmt_d8:18|plmt_d:11|
|plmt_d8_8:46|plmt_d8:18|plmt_d:6|
|plmt_d8_8:46|plmt_d8:18|plmt_d:5|
|plmt_d8_8:46|plmt_d8:18|plmt_d:4|
|plmt_d8_8:46|plmt_d8:18|plmt_d:3|
|plmt_d8_8:46|plmt_d8:18|plmt_d:2|
|plmt_d8_8:46|plmt_d8:18|plmt_d:1|
|plmt_d8_8:46|plmt_d8:19|
|plmt_d8_8:46|plmt_d8:19|plmt_d:7|
|plmt_d8_8:46|plmt_d8:19|plmt_d:11|
|plmt_d8_8:46|plmt_d8:19|plmt_d:6|
|plmt_d8_8:46|plmt_d8:19|plmt_d:5|
|plmt_d8_8:46|plmt_d8:19|plmt_d:4|
|plmt_d8_8:46|plmt_d8:19|plmt_d:3|
|plmt_d8_8:46|plmt_d8:19|plmt_d:2|
|plmt_d8_8:46|plmt_d8:19|plmt_d:1|
|plmt_d8_8:46|plmt_d8:20|
|plmt_d8_8:46|plmt_d8:20|plmt_d:7|
|plmt_d8_8:46|plmt_d8:20|plmt_d:11|
|plmt_d8_8:46|plmt_d8:20|plmt_d:6|
|plmt_d8_8:46|plmt_d8:20|plmt_d:5|
|plmt_d8_8:46|plmt_d8:20|plmt_d:4|
|plmt_d8_8:46|plmt_d8:20|plmt_d:3|
|plmt_d8_8:46|plmt_d8:20|plmt_d:2|
|plmt_d8_8:46|plmt_d8:20|plmt_d:1|
|plmt_d8_8:46|plmt_d8:21|
|plmt_d8_8:46|plmt_d8:21|plmt_d:7|
|plmt_d8_8:46|plmt_d8:21|plmt_d:11|
|plmt_d8_8:46|plmt_d8:21|plmt_d:6|
|plmt_d8_8:46|plmt_d8:21|plmt_d:5|
|plmt_d8_8:46|plmt_d8:21|plmt_d:4|
|plmt_d8_8:46|plmt_d8:21|plmt_d:3|
|plmt_d8_8:46|plmt_d8:21|plmt_d:2|
|plmt_d8_8:46|plmt_d8:21|plmt_d:1|
|plmt_d8_8:46|plmt_d8:17|
|plmt_d8_8:46|plmt_d8:17|plmt_d:7|
|plmt_d8_8:46|plmt_d8:17|plmt_d:11|
|plmt_d8_8:46|plmt_d8:17|plmt_d:6|
|plmt_d8_8:46|plmt_d8:17|plmt_d:5|
|plmt_d8_8:46|plmt_d8:17|plmt_d:4|
|plmt_d8_8:46|plmt_d8:17|plmt_d:3|
|plmt_d8_8:46|plmt_d8:17|plmt_d:2|
|plmt_d8_8:46|plmt_d8:17|plmt_d:1|
|plmt_d8_8:46|plmt_d8:16|
|plmt_d8_8:46|plmt_d8:16|plmt_d:7|
|plmt_d8_8:46|plmt_d8:16|plmt_d:11|
|plmt_d8_8:46|plmt_d8:16|plmt_d:6|
|plmt_d8_8:46|plmt_d8:16|plmt_d:5|
|plmt_d8_8:46|plmt_d8:16|plmt_d:4|
|plmt_d8_8:46|plmt_d8:16|plmt_d:3|
|plmt_d8_8:46|plmt_d8:16|plmt_d:2|
|plmt_d8_8:46|plmt_d8:16|plmt_d:1|
|plmt_d8_8:46|plmt_d8:15|
|plmt_d8_8:46|plmt_d8:15|plmt_d:7|
|plmt_d8_8:46|plmt_d8:15|plmt_d:11|
|plmt_d8_8:46|plmt_d8:15|plmt_d:6|
|plmt_d8_8:46|plmt_d8:15|plmt_d:5|
|plmt_d8_8:46|plmt_d8:15|plmt_d:4|
|plmt_d8_8:46|plmt_d8:15|plmt_d:3|
|plmt_d8_8:46|plmt_d8:15|plmt_d:2|
|plmt_d8_8:46|plmt_d8:15|plmt_d:1|
|plmt_d8_8:46|plmt_out8_8:43|
|plmt_d8_8:46|plmt_out8_8:43|plmt_out:21|
|plmt_d8_8:46|plmt_out8_8:43|plmt_out:24|
|plmt_d8_8:46|plmt_out8_8:43|plmt_out:25|
|plmt_d8_8:46|plmt_out8_8:43|plmt_out:22|
|plmt_d8_8:46|plmt_out8_8:43|plmt_out:23|
|plmt_d8_8:46|plmt_out8_8:43|plmt_out:20|
|plmt_d8_8:46|plmt_out8_8:43|plmt_out:19|
|plmt_d8_8:46|plmt_out8_8:43|plmt_out:1|
|plmt_d8_8:52|
|plmt_d8_8:52|plmt_d8:14|
|plmt_d8_8:52|plmt_d8:14|plmt_d:7|
|plmt_d8_8:52|plmt_d8:14|plmt_d:11|
|plmt_d8_8:52|plmt_d8:14|plmt_d:6|
|plmt_d8_8:52|plmt_d8:14|plmt_d:5|
|plmt_d8_8:52|plmt_d8:14|plmt_d:4|
|plmt_d8_8:52|plmt_d8:14|plmt_d:3|
|plmt_d8_8:52|plmt_d8:14|plmt_d:2|
|plmt_d8_8:52|plmt_d8:14|plmt_d:1|
|plmt_d8_8:52|plmt_d8:18|
|plmt_d8_8:52|plmt_d8:18|plmt_d:7|
|plmt_d8_8:52|plmt_d8:18|plmt_d:11|
|plmt_d8_8:52|plmt_d8:18|plmt_d:6|
|plmt_d8_8:52|plmt_d8:18|plmt_d:5|
|plmt_d8_8:52|plmt_d8:18|plmt_d:4|
|plmt_d8_8:52|plmt_d8:18|plmt_d:3|
|plmt_d8_8:52|plmt_d8:18|plmt_d:2|
|plmt_d8_8:52|plmt_d8:18|plmt_d:1|
|plmt_d8_8:52|plmt_d8:19|
|plmt_d8_8:52|plmt_d8:19|plmt_d:7|
|plmt_d8_8:52|plmt_d8:19|plmt_d:11|
|plmt_d8_8:52|plmt_d8:19|plmt_d:6|
|plmt_d8_8:52|plmt_d8:19|plmt_d:5|
|plmt_d8_8:52|plmt_d8:19|plmt_d:4|
|plmt_d8_8:52|plmt_d8:19|plmt_d:3|
|plmt_d8_8:52|plmt_d8:19|plmt_d:2|
|plmt_d8_8:52|plmt_d8:19|plmt_d:1|
|plmt_d8_8:52|plmt_d8:20|
|plmt_d8_8:52|plmt_d8:20|plmt_d:7|
|plmt_d8_8:52|plmt_d8:20|plmt_d:11|
|plmt_d8_8:52|plmt_d8:20|plmt_d:6|
|plmt_d8_8:52|plmt_d8:20|plmt_d:5|
|plmt_d8_8:52|plmt_d8:20|plmt_d:4|
|plmt_d8_8:52|plmt_d8:20|plmt_d:3|
|plmt_d8_8:52|plmt_d8:20|plmt_d:2|
|plmt_d8_8:52|plmt_d8:20|plmt_d:1|
|plmt_d8_8:52|plmt_d8:21|
|plmt_d8_8:52|plmt_d8:21|plmt_d:7|
|plmt_d8_8:52|plmt_d8:21|plmt_d:11|
|plmt_d8_8:52|plmt_d8:21|plmt_d:6|
|plmt_d8_8:52|plmt_d8:21|plmt_d:5|
|plmt_d8_8:52|plmt_d8:21|plmt_d:4|
|plmt_d8_8:52|plmt_d8:21|plmt_d:3|
|plmt_d8_8:52|plmt_d8:21|plmt_d:2|
|plmt_d8_8:52|plmt_d8:21|plmt_d:1|
|plmt_d8_8:52|plmt_d8:17|
|plmt_d8_8:52|plmt_d8:17|plmt_d:7|
|plmt_d8_8:52|plmt_d8:17|plmt_d:11|
|plmt_d8_8:52|plmt_d8:17|plmt_d:6|
|plmt_d8_8:52|plmt_d8:17|plmt_d:5|
|plmt_d8_8:52|plmt_d8:17|plmt_d:4|
|plmt_d8_8:52|plmt_d8:17|plmt_d:3|
|plmt_d8_8:52|plmt_d8:17|plmt_d:2|
|plmt_d8_8:52|plmt_d8:17|plmt_d:1|
|plmt_d8_8:52|plmt_d8:16|
|plmt_d8_8:52|plmt_d8:16|plmt_d:7|
|plmt_d8_8:52|plmt_d8:16|plmt_d:11|
|plmt_d8_8:52|plmt_d8:16|plmt_d:6|
|plmt_d8_8:52|plmt_d8:16|plmt_d:5|
|plmt_d8_8:52|plmt_d8:16|plmt_d:4|
|plmt_d8_8:52|plmt_d8:16|plmt_d:3|
|plmt_d8_8:52|plmt_d8:16|plmt_d:2|
|plmt_d8_8:52|plmt_d8:16|plmt_d:1|
|plmt_d8_8:52|plmt_d8:15|
|plmt_d8_8:52|plmt_d8:15|plmt_d:7|
|plmt_d8_8:52|plmt_d8:15|plmt_d:11|
|plmt_d8_8:52|plmt_d8:15|plmt_d:6|
|plmt_d8_8:52|plmt_d8:15|plmt_d:5|
|plmt_d8_8:52|plmt_d8:15|plmt_d:4|
|plmt_d8_8:52|plmt_d8:15|plmt_d:3|
|plmt_d8_8:52|plmt_d8:15|plmt_d:2|
|plmt_d8_8:52|plmt_d8:15|plmt_d:1|
|plmt_d8_8:52|plmt_out8_8:43|
|plmt_d8_8:52|plmt_out8_8:43|plmt_out:21|
|plmt_d8_8:52|plmt_out8_8:43|plmt_out:24|
|plmt_d8_8:52|plmt_out8_8:43|plmt_out:25|
|plmt_d8_8:52|plmt_out8_8:43|plmt_out:22|
|plmt_d8_8:52|plmt_out8_8:43|plmt_out:23|
|plmt_d8_8:52|plmt_out8_8:43|plmt_out:20|
|plmt_d8_8:52|plmt_out8_8:43|plmt_out:19|
|plmt_d8_8:52|plmt_out8_8:43|plmt_out:1|
|plmt_d8_8:53|
|plmt_d8_8:53|plmt_d8:14|
|plmt_d8_8:53|plmt_d8:14|plmt_d:7|
|plmt_d8_8:53|plmt_d8:14|plmt_d:11|
|plmt_d8_8:53|plmt_d8:14|plmt_d:6|
|plmt_d8_8:53|plmt_d8:14|plmt_d:5|
|plmt_d8_8:53|plmt_d8:14|plmt_d:4|
|plmt_d8_8:53|plmt_d8:14|plmt_d:3|
|plmt_d8_8:53|plmt_d8:14|plmt_d:2|
|plmt_d8_8:53|plmt_d8:14|plmt_d:1|
|plmt_d8_8:53|plmt_d8:18|
|plmt_d8_8:53|plmt_d8:18|plmt_d:7|
|plmt_d8_8:53|plmt_d8:18|plmt_d:11|
|plmt_d8_8:53|plmt_d8:18|plmt_d:6|
|plmt_d8_8:53|plmt_d8:18|plmt_d:5|
|plmt_d8_8:53|plmt_d8:18|plmt_d:4|
|plmt_d8_8:53|plmt_d8:18|plmt_d:3|
|plmt_d8_8:53|plmt_d8:18|plmt_d:2|
|plmt_d8_8:53|plmt_d8:18|plmt_d:1|
|plmt_d8_8:53|plmt_d8:19|
|plmt_d8_8:53|plmt_d8:19|plmt_d:7|
|plmt_d8_8:53|plmt_d8:19|plmt_d:11|
|plmt_d8_8:53|plmt_d8:19|plmt_d:6|
|plmt_d8_8:53|plmt_d8:19|plmt_d:5|
|plmt_d8_8:53|plmt_d8:19|plmt_d:4|
|plmt_d8_8:53|plmt_d8:19|plmt_d:3|
|plmt_d8_8:53|plmt_d8:19|plmt_d:2|
|plmt_d8_8:53|plmt_d8:19|plmt_d:1|
|plmt_d8_8:53|plmt_d8:20|
|plmt_d8_8:53|plmt_d8:20|plmt_d:7|
|plmt_d8_8:53|plmt_d8:20|plmt_d:11|
|plmt_d8_8:53|plmt_d8:20|plmt_d:6|
|plmt_d8_8:53|plmt_d8:20|plmt_d:5|
|plmt_d8_8:53|plmt_d8:20|plmt_d:4|
|plmt_d8_8:53|plmt_d8:20|plmt_d:3|
|plmt_d8_8:53|plmt_d8:20|plmt_d:2|
|plmt_d8_8:53|plmt_d8:20|plmt_d:1|
|plmt_d8_8:53|plmt_d8:21|
|plmt_d8_8:53|plmt_d8:21|plmt_d:7|
|plmt_d8_8:53|plmt_d8:21|plmt_d:11|
|plmt_d8_8:53|plmt_d8:21|plmt_d:6|
|plmt_d8_8:53|plmt_d8:21|plmt_d:5|
|plmt_d8_8:53|plmt_d8:21|plmt_d:4|
|plmt_d8_8:53|plmt_d8:21|plmt_d:3|
|plmt_d8_8:53|plmt_d8:21|plmt_d:2|
|plmt_d8_8:53|plmt_d8:21|plmt_d:1|
|plmt_d8_8:53|plmt_d8:17|
|plmt_d8_8:53|plmt_d8:17|plmt_d:7|
|plmt_d8_8:53|plmt_d8:17|plmt_d:11|
|plmt_d8_8:53|plmt_d8:17|plmt_d:6|
|plmt_d8_8:53|plmt_d8:17|plmt_d:5|
|plmt_d8_8:53|plmt_d8:17|plmt_d:4|
|plmt_d8_8:53|plmt_d8:17|plmt_d:3|
|plmt_d8_8:53|plmt_d8:17|plmt_d:2|
|plmt_d8_8:53|plmt_d8:17|plmt_d:1|
|plmt_d8_8:53|plmt_d8:16|
|plmt_d8_8:53|plmt_d8:16|plmt_d:7|
|plmt_d8_8:53|plmt_d8:16|plmt_d:11|
|plmt_d8_8:53|plmt_d8:16|plmt_d:6|
|plmt_d8_8:53|plmt_d8:16|plmt_d:5|
|plmt_d8_8:53|plmt_d8:16|plmt_d:4|
|plmt_d8_8:53|plmt_d8:16|plmt_d:3|
|plmt_d8_8:53|plmt_d8:16|plmt_d:2|
|plmt_d8_8:53|plmt_d8:16|plmt_d:1|
|plmt_d8_8:53|plmt_d8:15|
|plmt_d8_8:53|plmt_d8:15|plmt_d:7|
|plmt_d8_8:53|plmt_d8:15|plmt_d:11|
|plmt_d8_8:53|plmt_d8:15|plmt_d:6|
|plmt_d8_8:53|plmt_d8:15|plmt_d:5|
|plmt_d8_8:53|plmt_d8:15|plmt_d:4|
|plmt_d8_8:53|plmt_d8:15|plmt_d:3|
|plmt_d8_8:53|plmt_d8:15|plmt_d:2|
|plmt_d8_8:53|plmt_d8:15|plmt_d:1|
|plmt_d8_8:53|plmt_out8_8:43|
|plmt_d8_8:53|plmt_out8_8:43|plmt_out:21|
|plmt_d8_8:53|plmt_out8_8:43|plmt_out:24|
|plmt_d8_8:53|plmt_out8_8:43|plmt_out:25|
|plmt_d8_8:53|plmt_out8_8:43|plmt_out:22|
|plmt_d8_8:53|plmt_out8_8:43|plmt_out:23|
|plmt_d8_8:53|plmt_out8_8:43|plmt_out:20|
|plmt_d8_8:53|plmt_out8_8:43|plmt_out:19|
|plmt_d8_8:53|plmt_out8_8:43|plmt_out:1|
|plmt_d8_8:51|
|plmt_d8_8:51|plmt_d8:14|
|plmt_d8_8:51|plmt_d8:14|plmt_d:7|
|plmt_d8_8:51|plmt_d8:14|plmt_d:11|
|plmt_d8_8:51|plmt_d8:14|plmt_d:6|
|plmt_d8_8:51|plmt_d8:14|plmt_d:5|
|plmt_d8_8:51|plmt_d8:14|plmt_d:4|
|plmt_d8_8:51|plmt_d8:14|plmt_d:3|
|plmt_d8_8:51|plmt_d8:14|plmt_d:2|
|plmt_d8_8:51|plmt_d8:14|plmt_d:1|
|plmt_d8_8:51|plmt_d8:18|
|plmt_d8_8:51|plmt_d8:18|plmt_d:7|
|plmt_d8_8:51|plmt_d8:18|plmt_d:11|
|plmt_d8_8:51|plmt_d8:18|plmt_d:6|
|plmt_d8_8:51|plmt_d8:18|plmt_d:5|
|plmt_d8_8:51|plmt_d8:18|plmt_d:4|
|plmt_d8_8:51|plmt_d8:18|plmt_d:3|
|plmt_d8_8:51|plmt_d8:18|plmt_d:2|
|plmt_d8_8:51|plmt_d8:18|plmt_d:1|
|plmt_d8_8:51|plmt_d8:19|
|plmt_d8_8:51|plmt_d8:19|plmt_d:7|
|plmt_d8_8:51|plmt_d8:19|plmt_d:11|
|plmt_d8_8:51|plmt_d8:19|plmt_d:6|
|plmt_d8_8:51|plmt_d8:19|plmt_d:5|
|plmt_d8_8:51|plmt_d8:19|plmt_d:4|
|plmt_d8_8:51|plmt_d8:19|plmt_d:3|
|plmt_d8_8:51|plmt_d8:19|plmt_d:2|
|plmt_d8_8:51|plmt_d8:19|plmt_d:1|
|plmt_d8_8:51|plmt_d8:20|
|plmt_d8_8:51|plmt_d8:20|plmt_d:7|
|plmt_d8_8:51|plmt_d8:20|plmt_d:11|
|plmt_d8_8:51|plmt_d8:20|plmt_d:6|
|plmt_d8_8:51|plmt_d8:20|plmt_d:5|
|plmt_d8_8:51|plmt_d8:20|plmt_d:4|
|plmt_d8_8:51|plmt_d8:20|plmt_d:3|
|plmt_d8_8:51|plmt_d8:20|plmt_d:2|
|plmt_d8_8:51|plmt_d8:20|plmt_d:1|
|plmt_d8_8:51|plmt_d8:21|
|plmt_d8_8:51|plmt_d8:21|plmt_d:7|
|plmt_d8_8:51|plmt_d8:21|plmt_d:11|
|plmt_d8_8:51|plmt_d8:21|plmt_d:6|
|plmt_d8_8:51|plmt_d8:21|plmt_d:5|
|plmt_d8_8:51|plmt_d8:21|plmt_d:4|
|plmt_d8_8:51|plmt_d8:21|plmt_d:3|
|plmt_d8_8:51|plmt_d8:21|plmt_d:2|
|plmt_d8_8:51|plmt_d8:21|plmt_d:1|
|plmt_d8_8:51|plmt_d8:17|
|plmt_d8_8:51|plmt_d8:17|plmt_d:7|
|plmt_d8_8:51|plmt_d8:17|plmt_d:11|
|plmt_d8_8:51|plmt_d8:17|plmt_d:6|
|plmt_d8_8:51|plmt_d8:17|plmt_d:5|
|plmt_d8_8:51|plmt_d8:17|plmt_d:4|
|plmt_d8_8:51|plmt_d8:17|plmt_d:3|
|plmt_d8_8:51|plmt_d8:17|plmt_d:2|
|plmt_d8_8:51|plmt_d8:17|plmt_d:1|
|plmt_d8_8:51|plmt_d8:16|
|plmt_d8_8:51|plmt_d8:16|plmt_d:7|
|plmt_d8_8:51|plmt_d8:16|plmt_d:11|
|plmt_d8_8:51|plmt_d8:16|plmt_d:6|
|plmt_d8_8:51|plmt_d8:16|plmt_d:5|
|plmt_d8_8:51|plmt_d8:16|plmt_d:4|
|plmt_d8_8:51|plmt_d8:16|plmt_d:3|
|plmt_d8_8:51|plmt_d8:16|plmt_d:2|
|plmt_d8_8:51|plmt_d8:16|plmt_d:1|
|plmt_d8_8:51|plmt_d8:15|
|plmt_d8_8:51|plmt_d8:15|plmt_d:7|
|plmt_d8_8:51|plmt_d8:15|plmt_d:11|
|plmt_d8_8:51|plmt_d8:15|plmt_d:6|
|plmt_d8_8:51|plmt_d8:15|plmt_d:5|
|plmt_d8_8:51|plmt_d8:15|plmt_d:4|
|plmt_d8_8:51|plmt_d8:15|plmt_d:3|
|plmt_d8_8:51|plmt_d8:15|plmt_d:2|
|plmt_d8_8:51|plmt_d8:15|plmt_d:1|
|plmt_d8_8:51|plmt_out8_8:43|
|plmt_d8_8:51|plmt_out8_8:43|plmt_out:21|
|plmt_d8_8:51|plmt_out8_8:43|plmt_out:24|
|plmt_d8_8:51|plmt_out8_8:43|plmt_out:25|
|plmt_d8_8:51|plmt_out8_8:43|plmt_out:22|
|plmt_d8_8:51|plmt_out8_8:43|plmt_out:23|
|plmt_d8_8:51|plmt_out8_8:43|plmt_out:20|
|plmt_d8_8:51|plmt_out8_8:43|plmt_out:19|
|plmt_d8_8:51|plmt_out8_8:43|plmt_out:1|
|plmt_d8_8:50|
|plmt_d8_8:50|plmt_d8:14|
|plmt_d8_8:50|plmt_d8:14|plmt_d:7|
|plmt_d8_8:50|plmt_d8:14|plmt_d:11|
|plmt_d8_8:50|plmt_d8:14|plmt_d:6|
|plmt_d8_8:50|plmt_d8:14|plmt_d:5|
|plmt_d8_8:50|plmt_d8:14|plmt_d:4|
|plmt_d8_8:50|plmt_d8:14|plmt_d:3|
|plmt_d8_8:50|plmt_d8:14|plmt_d:2|
|plmt_d8_8:50|plmt_d8:14|plmt_d:1|
|plmt_d8_8:50|plmt_d8:18|
|plmt_d8_8:50|plmt_d8:18|plmt_d:7|
|plmt_d8_8:50|plmt_d8:18|plmt_d:11|
|plmt_d8_8:50|plmt_d8:18|plmt_d:6|
|plmt_d8_8:50|plmt_d8:18|plmt_d:5|
|plmt_d8_8:50|plmt_d8:18|plmt_d:4|
|plmt_d8_8:50|plmt_d8:18|plmt_d:3|
|plmt_d8_8:50|plmt_d8:18|plmt_d:2|
|plmt_d8_8:50|plmt_d8:18|plmt_d:1|
|plmt_d8_8:50|plmt_d8:19|
|plmt_d8_8:50|plmt_d8:19|plmt_d:7|
|plmt_d8_8:50|plmt_d8:19|plmt_d:11|
|plmt_d8_8:50|plmt_d8:19|plmt_d:6|
|plmt_d8_8:50|plmt_d8:19|plmt_d:5|
|plmt_d8_8:50|plmt_d8:19|plmt_d:4|
|plmt_d8_8:50|plmt_d8:19|plmt_d:3|
|plmt_d8_8:50|plmt_d8:19|plmt_d:2|
|plmt_d8_8:50|plmt_d8:19|plmt_d:1|
|plmt_d8_8:50|plmt_d8:20|
|plmt_d8_8:50|plmt_d8:20|plmt_d:7|
|plmt_d8_8:50|plmt_d8:20|plmt_d:11|
|plmt_d8_8:50|plmt_d8:20|plmt_d:6|
|plmt_d8_8:50|plmt_d8:20|plmt_d:5|
|plmt_d8_8:50|plmt_d8:20|plmt_d:4|
|plmt_d8_8:50|plmt_d8:20|plmt_d:3|
|plmt_d8_8:50|plmt_d8:20|plmt_d:2|
|plmt_d8_8:50|plmt_d8:20|plmt_d:1|
|plmt_d8_8:50|plmt_d8:21|
|plmt_d8_8:50|plmt_d8:21|plmt_d:7|
|plmt_d8_8:50|plmt_d8:21|plmt_d:11|
|plmt_d8_8:50|plmt_d8:21|plmt_d:6|
|plmt_d8_8:50|plmt_d8:21|plmt_d:5|
|plmt_d8_8:50|plmt_d8:21|plmt_d:4|
|plmt_d8_8:50|plmt_d8:21|plmt_d:3|
|plmt_d8_8:50|plmt_d8:21|plmt_d:2|
|plmt_d8_8:50|plmt_d8:21|plmt_d:1|
|plmt_d8_8:50|plmt_d8:17|
|plmt_d8_8:50|plmt_d8:17|plmt_d:7|
|plmt_d8_8:50|plmt_d8:17|plmt_d:11|
|plmt_d8_8:50|plmt_d8:17|plmt_d:6|
|plmt_d8_8:50|plmt_d8:17|plmt_d:5|
|plmt_d8_8:50|plmt_d8:17|plmt_d:4|
|plmt_d8_8:50|plmt_d8:17|plmt_d:3|
|plmt_d8_8:50|plmt_d8:17|plmt_d:2|
|plmt_d8_8:50|plmt_d8:17|plmt_d:1|
|plmt_d8_8:50|plmt_d8:16|
|plmt_d8_8:50|plmt_d8:16|plmt_d:7|
|plmt_d8_8:50|plmt_d8:16|plmt_d:11|
|plmt_d8_8:50|plmt_d8:16|plmt_d:6|
|plmt_d8_8:50|plmt_d8:16|plmt_d:5|
|plmt_d8_8:50|plmt_d8:16|plmt_d:4|
|plmt_d8_8:50|plmt_d8:16|plmt_d:3|
|plmt_d8_8:50|plmt_d8:16|plmt_d:2|
|plmt_d8_8:50|plmt_d8:16|plmt_d:1|
|plmt_d8_8:50|plmt_d8:15|
|plmt_d8_8:50|plmt_d8:15|plmt_d:7|
|plmt_d8_8:50|plmt_d8:15|plmt_d:11|
|plmt_d8_8:50|plmt_d8:15|plmt_d:6|
|plmt_d8_8:50|plmt_d8:15|plmt_d:5|
|plmt_d8_8:50|plmt_d8:15|plmt_d:4|
|plmt_d8_8:50|plmt_d8:15|plmt_d:3|
|plmt_d8_8:50|plmt_d8:15|plmt_d:2|
|plmt_d8_8:50|plmt_d8:15|plmt_d:1|
|plmt_d8_8:50|plmt_out8_8:43|
|plmt_d8_8:50|plmt_out8_8:43|plmt_out:21|
|plmt_d8_8:50|plmt_out8_8:43|plmt_out:24|
|plmt_d8_8:50|plmt_out8_8:43|plmt_out:25|
|plmt_d8_8:50|plmt_out8_8:43|plmt_out:22|
|plmt_d8_8:50|plmt_out8_8:43|plmt_out:23|
|plmt_d8_8:50|plmt_out8_8:43|plmt_out:20|
|plmt_d8_8:50|plmt_out8_8:43|plmt_out:19|
|plmt_d8_8:50|plmt_out8_8:43|plmt_out:1|
|plmt_d8_8:49|
|plmt_d8_8:49|plmt_d8:14|
|plmt_d8_8:49|plmt_d8:14|plmt_d:7|
|plmt_d8_8:49|plmt_d8:14|plmt_d:11|
|plmt_d8_8:49|plmt_d8:14|plmt_d:6|
|plmt_d8_8:49|plmt_d8:14|plmt_d:5|
|plmt_d8_8:49|plmt_d8:14|plmt_d:4|
|plmt_d8_8:49|plmt_d8:14|plmt_d:3|
|plmt_d8_8:49|plmt_d8:14|plmt_d:2|
|plmt_d8_8:49|plmt_d8:14|plmt_d:1|
|plmt_d8_8:49|plmt_d8:18|
|plmt_d8_8:49|plmt_d8:18|plmt_d:7|
|plmt_d8_8:49|plmt_d8:18|plmt_d:11|
|plmt_d8_8:49|plmt_d8:18|plmt_d:6|
|plmt_d8_8:49|plmt_d8:18|plmt_d:5|
|plmt_d8_8:49|plmt_d8:18|plmt_d:4|
|plmt_d8_8:49|plmt_d8:18|plmt_d:3|
|plmt_d8_8:49|plmt_d8:18|plmt_d:2|
|plmt_d8_8:49|plmt_d8:18|plmt_d:1|
|plmt_d8_8:49|plmt_d8:19|
|plmt_d8_8:49|plmt_d8:19|plmt_d:7|
|plmt_d8_8:49|plmt_d8:19|plmt_d:11|
|plmt_d8_8:49|plmt_d8:19|plmt_d:6|
|plmt_d8_8:49|plmt_d8:19|plmt_d:5|
|plmt_d8_8:49|plmt_d8:19|plmt_d:4|
|plmt_d8_8:49|plmt_d8:19|plmt_d:3|
|plmt_d8_8:49|plmt_d8:19|plmt_d:2|
|plmt_d8_8:49|plmt_d8:19|plmt_d:1|
|plmt_d8_8:49|plmt_d8:20|
|plmt_d8_8:49|plmt_d8:20|plmt_d:7|
|plmt_d8_8:49|plmt_d8:20|plmt_d:11|
|plmt_d8_8:49|plmt_d8:20|plmt_d:6|
|plmt_d8_8:49|plmt_d8:20|plmt_d:5|
|plmt_d8_8:49|plmt_d8:20|plmt_d:4|
|plmt_d8_8:49|plmt_d8:20|plmt_d:3|
|plmt_d8_8:49|plmt_d8:20|plmt_d:2|
|plmt_d8_8:49|plmt_d8:20|plmt_d:1|
|plmt_d8_8:49|plmt_d8:21|
|plmt_d8_8:49|plmt_d8:21|plmt_d:7|
|plmt_d8_8:49|plmt_d8:21|plmt_d:11|
|plmt_d8_8:49|plmt_d8:21|plmt_d:6|
|plmt_d8_8:49|plmt_d8:21|plmt_d:5|
|plmt_d8_8:49|plmt_d8:21|plmt_d:4|
|plmt_d8_8:49|plmt_d8:21|plmt_d:3|
|plmt_d8_8:49|plmt_d8:21|plmt_d:2|
|plmt_d8_8:49|plmt_d8:21|plmt_d:1|
|plmt_d8_8:49|plmt_d8:17|
|plmt_d8_8:49|plmt_d8:17|plmt_d:7|
|plmt_d8_8:49|plmt_d8:17|plmt_d:11|
|plmt_d8_8:49|plmt_d8:17|plmt_d:6|
|plmt_d8_8:49|plmt_d8:17|plmt_d:5|
|plmt_d8_8:49|plmt_d8:17|plmt_d:4|
|plmt_d8_8:49|plmt_d8:17|plmt_d:3|
|plmt_d8_8:49|plmt_d8:17|plmt_d:2|
|plmt_d8_8:49|plmt_d8:17|plmt_d:1|
|plmt_d8_8:49|plmt_d8:16|
|plmt_d8_8:49|plmt_d8:16|plmt_d:7|
|plmt_d8_8:49|plmt_d8:16|plmt_d:11|
|plmt_d8_8:49|plmt_d8:16|plmt_d:6|
|plmt_d8_8:49|plmt_d8:16|plmt_d:5|
|plmt_d8_8:49|plmt_d8:16|plmt_d:4|
|plmt_d8_8:49|plmt_d8:16|plmt_d:3|
|plmt_d8_8:49|plmt_d8:16|plmt_d:2|
|plmt_d8_8:49|plmt_d8:16|plmt_d:1|
|plmt_d8_8:49|plmt_d8:15|
|plmt_d8_8:49|plmt_d8:15|plmt_d:7|
|plmt_d8_8:49|plmt_d8:15|plmt_d:11|
|plmt_d8_8:49|plmt_d8:15|plmt_d:6|
|plmt_d8_8:49|plmt_d8:15|plmt_d:5|
|plmt_d8_8:49|plmt_d8:15|plmt_d:4|
|plmt_d8_8:49|plmt_d8:15|plmt_d:3|
|plmt_d8_8:49|plmt_d8:15|plmt_d:2|
|plmt_d8_8:49|plmt_d8:15|plmt_d:1|
|plmt_d8_8:49|plmt_out8_8:43|
|plmt_d8_8:49|plmt_out8_8:43|plmt_out:21|
|plmt_d8_8:49|plmt_out8_8:43|plmt_out:24|
|plmt_d8_8:49|plmt_out8_8:43|plmt_out:25|
|plmt_d8_8:49|plmt_out8_8:43|plmt_out:22|
|plmt_d8_8:49|plmt_out8_8:43|plmt_out:23|
|plmt_d8_8:49|plmt_out8_8:43|plmt_out:20|
|plmt_d8_8:49|plmt_out8_8:43|plmt_out:19|
|plmt_d8_8:49|plmt_out8_8:43|plmt_out:1|
|plmt_d8_8:48|
|plmt_d8_8:48|plmt_d8:14|
|plmt_d8_8:48|plmt_d8:14|plmt_d:7|
|plmt_d8_8:48|plmt_d8:14|plmt_d:11|
|plmt_d8_8:48|plmt_d8:14|plmt_d:6|
|plmt_d8_8:48|plmt_d8:14|plmt_d:5|
|plmt_d8_8:48|plmt_d8:14|plmt_d:4|
|plmt_d8_8:48|plmt_d8:14|plmt_d:3|
|plmt_d8_8:48|plmt_d8:14|plmt_d:2|
|plmt_d8_8:48|plmt_d8:14|plmt_d:1|
|plmt_d8_8:48|plmt_d8:18|
|plmt_d8_8:48|plmt_d8:18|plmt_d:7|
|plmt_d8_8:48|plmt_d8:18|plmt_d:11|
|plmt_d8_8:48|plmt_d8:18|plmt_d:6|
|plmt_d8_8:48|plmt_d8:18|plmt_d:5|
|plmt_d8_8:48|plmt_d8:18|plmt_d:4|
|plmt_d8_8:48|plmt_d8:18|plmt_d:3|
|plmt_d8_8:48|plmt_d8:18|plmt_d:2|
|plmt_d8_8:48|plmt_d8:18|plmt_d:1|
|plmt_d8_8:48|plmt_d8:19|
|plmt_d8_8:48|plmt_d8:19|plmt_d:7|
|plmt_d8_8:48|plmt_d8:19|plmt_d:11|
|plmt_d8_8:48|plmt_d8:19|plmt_d:6|
|plmt_d8_8:48|plmt_d8:19|plmt_d:5|
|plmt_d8_8:48|plmt_d8:19|plmt_d:4|
|plmt_d8_8:48|plmt_d8:19|plmt_d:3|
|plmt_d8_8:48|plmt_d8:19|plmt_d:2|
|plmt_d8_8:48|plmt_d8:19|plmt_d:1|
|plmt_d8_8:48|plmt_d8:20|
|plmt_d8_8:48|plmt_d8:20|plmt_d:7|
|plmt_d8_8:48|plmt_d8:20|plmt_d:11|
|plmt_d8_8:48|plmt_d8:20|plmt_d:6|
|plmt_d8_8:48|plmt_d8:20|plmt_d:5|
|plmt_d8_8:48|plmt_d8:20|plmt_d:4|
|plmt_d8_8:48|plmt_d8:20|plmt_d:3|
|plmt_d8_8:48|plmt_d8:20|plmt_d:2|
|plmt_d8_8:48|plmt_d8:20|plmt_d:1|
|plmt_d8_8:48|plmt_d8:21|
|plmt_d8_8:48|plmt_d8:21|plmt_d:7|
|plmt_d8_8:48|plmt_d8:21|plmt_d:11|
|plmt_d8_8:48|plmt_d8:21|plmt_d:6|
|plmt_d8_8:48|plmt_d8:21|plmt_d:5|
|plmt_d8_8:48|plmt_d8:21|plmt_d:4|
|plmt_d8_8:48|plmt_d8:21|plmt_d:3|
|plmt_d8_8:48|plmt_d8:21|plmt_d:2|
|plmt_d8_8:48|plmt_d8:21|plmt_d:1|
|plmt_d8_8:48|plmt_d8:17|
|plmt_d8_8:48|plmt_d8:17|plmt_d:7|
|plmt_d8_8:48|plmt_d8:17|plmt_d:11|
|plmt_d8_8:48|plmt_d8:17|plmt_d:6|
|plmt_d8_8:48|plmt_d8:17|plmt_d:5|
|plmt_d8_8:48|plmt_d8:17|plmt_d:4|
|plmt_d8_8:48|plmt_d8:17|plmt_d:3|
|plmt_d8_8:48|plmt_d8:17|plmt_d:2|
|plmt_d8_8:48|plmt_d8:17|plmt_d:1|
|plmt_d8_8:48|plmt_d8:16|
|plmt_d8_8:48|plmt_d8:16|plmt_d:7|
|plmt_d8_8:48|plmt_d8:16|plmt_d:11|
|plmt_d8_8:48|plmt_d8:16|plmt_d:6|
|plmt_d8_8:48|plmt_d8:16|plmt_d:5|
|plmt_d8_8:48|plmt_d8:16|plmt_d:4|
|plmt_d8_8:48|plmt_d8:16|plmt_d:3|
|plmt_d8_8:48|plmt_d8:16|plmt_d:2|
|plmt_d8_8:48|plmt_d8:16|plmt_d:1|
|plmt_d8_8:48|plmt_d8:15|
|plmt_d8_8:48|plmt_d8:15|plmt_d:7|
|plmt_d8_8:48|plmt_d8:15|plmt_d:11|
|plmt_d8_8:48|plmt_d8:15|plmt_d:6|
|plmt_d8_8:48|plmt_d8:15|plmt_d:5|
|plmt_d8_8:48|plmt_d8:15|plmt_d:4|
|plmt_d8_8:48|plmt_d8:15|plmt_d:3|
|plmt_d8_8:48|plmt_d8:15|plmt_d:2|
|plmt_d8_8:48|plmt_d8:15|plmt_d:1|
|plmt_d8_8:48|plmt_out8_8:43|
|plmt_d8_8:48|plmt_out8_8:43|plmt_out:21|
|plmt_d8_8:48|plmt_out8_8:43|plmt_out:24|
|plmt_d8_8:48|plmt_out8_8:43|plmt_out:25|
|plmt_d8_8:48|plmt_out8_8:43|plmt_out:22|
|plmt_d8_8:48|plmt_out8_8:43|plmt_out:23|
|plmt_d8_8:48|plmt_out8_8:43|plmt_out:20|
|plmt_d8_8:48|plmt_out8_8:43|plmt_out:19|
|plmt_d8_8:48|plmt_out8_8:43|plmt_out:1|
|plmt_d8_8:47|
|plmt_d8_8:47|plmt_d8:14|
|plmt_d8_8:47|plmt_d8:14|plmt_d:7|
|plmt_d8_8:47|plmt_d8:14|plmt_d:11|
|plmt_d8_8:47|plmt_d8:14|plmt_d:6|
|plmt_d8_8:47|plmt_d8:14|plmt_d:5|
|plmt_d8_8:47|plmt_d8:14|plmt_d:4|
|plmt_d8_8:47|plmt_d8:14|plmt_d:3|
|plmt_d8_8:47|plmt_d8:14|plmt_d:2|
|plmt_d8_8:47|plmt_d8:14|plmt_d:1|
|plmt_d8_8:47|plmt_d8:18|
|plmt_d8_8:47|plmt_d8:18|plmt_d:7|
|plmt_d8_8:47|plmt_d8:18|plmt_d:11|
|plmt_d8_8:47|plmt_d8:18|plmt_d:6|
|plmt_d8_8:47|plmt_d8:18|plmt_d:5|
|plmt_d8_8:47|plmt_d8:18|plmt_d:4|
|plmt_d8_8:47|plmt_d8:18|plmt_d:3|
|plmt_d8_8:47|plmt_d8:18|plmt_d:2|
|plmt_d8_8:47|plmt_d8:18|plmt_d:1|
|plmt_d8_8:47|plmt_d8:19|
|plmt_d8_8:47|plmt_d8:19|plmt_d:7|
|plmt_d8_8:47|plmt_d8:19|plmt_d:11|
|plmt_d8_8:47|plmt_d8:19|plmt_d:6|
|plmt_d8_8:47|plmt_d8:19|plmt_d:5|
|plmt_d8_8:47|plmt_d8:19|plmt_d:4|
|plmt_d8_8:47|plmt_d8:19|plmt_d:3|
|plmt_d8_8:47|plmt_d8:19|plmt_d:2|
|plmt_d8_8:47|plmt_d8:19|plmt_d:1|
|plmt_d8_8:47|plmt_d8:20|
|plmt_d8_8:47|plmt_d8:20|plmt_d:7|
|plmt_d8_8:47|plmt_d8:20|plmt_d:11|
|plmt_d8_8:47|plmt_d8:20|plmt_d:6|
|plmt_d8_8:47|plmt_d8:20|plmt_d:5|
|plmt_d8_8:47|plmt_d8:20|plmt_d:4|
|plmt_d8_8:47|plmt_d8:20|plmt_d:3|
|plmt_d8_8:47|plmt_d8:20|plmt_d:2|
|plmt_d8_8:47|plmt_d8:20|plmt_d:1|
|plmt_d8_8:47|plmt_d8:21|
|plmt_d8_8:47|plmt_d8:21|plmt_d:7|
|plmt_d8_8:47|plmt_d8:21|plmt_d:11|
|plmt_d8_8:47|plmt_d8:21|plmt_d:6|
|plmt_d8_8:47|plmt_d8:21|plmt_d:5|
|plmt_d8_8:47|plmt_d8:21|plmt_d:4|
|plmt_d8_8:47|plmt_d8:21|plmt_d:3|
|plmt_d8_8:47|plmt_d8:21|plmt_d:2|
|plmt_d8_8:47|plmt_d8:21|plmt_d:1|
|plmt_d8_8:47|plmt_d8:17|
|plmt_d8_8:47|plmt_d8:17|plmt_d:7|
|plmt_d8_8:47|plmt_d8:17|plmt_d:11|
|plmt_d8_8:47|plmt_d8:17|plmt_d:6|
|plmt_d8_8:47|plmt_d8:17|plmt_d:5|
|plmt_d8_8:47|plmt_d8:17|plmt_d:4|
|plmt_d8_8:47|plmt_d8:17|plmt_d:3|
|plmt_d8_8:47|plmt_d8:17|plmt_d:2|
|plmt_d8_8:47|plmt_d8:17|plmt_d:1|
|plmt_d8_8:47|plmt_d8:16|
|plmt_d8_8:47|plmt_d8:16|plmt_d:7|
|plmt_d8_8:47|plmt_d8:16|plmt_d:11|
|plmt_d8_8:47|plmt_d8:16|plmt_d:6|
|plmt_d8_8:47|plmt_d8:16|plmt_d:5|
|plmt_d8_8:47|plmt_d8:16|plmt_d:4|
|plmt_d8_8:47|plmt_d8:16|plmt_d:3|
|plmt_d8_8:47|plmt_d8:16|plmt_d:2|
|plmt_d8_8:47|plmt_d8:16|plmt_d:1|
|plmt_d8_8:47|plmt_d8:15|
|plmt_d8_8:47|plmt_d8:15|plmt_d:7|
|plmt_d8_8:47|plmt_d8:15|plmt_d:11|
|plmt_d8_8:47|plmt_d8:15|plmt_d:6|
|plmt_d8_8:47|plmt_d8:15|plmt_d:5|
|plmt_d8_8:47|plmt_d8:15|plmt_d:4|
|plmt_d8_8:47|plmt_d8:15|plmt_d:3|
|plmt_d8_8:47|plmt_d8:15|plmt_d:2|
|plmt_d8_8:47|plmt_d8:15|plmt_d:1|
|plmt_d8_8:47|plmt_out8_8:43|
|plmt_d8_8:47|plmt_out8_8:43|plmt_out:21|
|plmt_d8_8:47|plmt_out8_8:43|plmt_out:24|
|plmt_d8_8:47|plmt_out8_8:43|plmt_out:25|
|plmt_d8_8:47|plmt_out8_8:43|plmt_out:22|
|plmt_d8_8:47|plmt_out8_8:43|plmt_out:23|
|plmt_d8_8:47|plmt_out8_8:43|plmt_out:20|
|plmt_d8_8:47|plmt_out8_8:43|plmt_out:19|
|plmt_d8_8:47|plmt_out8_8:43|plmt_out:1|
|plmt_or8_8:55|


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res

***** Logic for device 'res' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  R  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              S  S  S  S  S  S  S  S     S  S  S  S  S  S  S  S  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  R  
              V  V  V  V  V  V  V  V  G  V  V  V  V  V  V  V  V  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  E  
              D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
RESERVED | 13                                                  57 | RESERVED 
     GND | 14                                                  56 | ~PIN003 
      WR | 15                                                  55 | ~PIN004 
      RD | 16                                                  54 | ~PIN005 
     GND | 17                                                  53 | GND 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
     GND | 19                                                  51 | GND 
 ~PIN026 | 20                                                  50 | ~PIN006 
 ~PIN025 | 21                                                  49 | ~PIN007 
 ~PIN024 | 22                                                  48 | ~PIN008 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | D1 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  R  R  R  R  R  R  R  Q  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  T  
              S  S  S  S  S  S  S  S  D  S  S  S  S  S  S  S  1  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R     
              V  V  V  V  V  V  V  V     V  V  V  V  V  V  V     
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              D  D  D  D  D  D  D  D     D  D  D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12    11/12( 91%)   0/12(  0%) 
B:    LC13 - LC24    12/12(100%)   0/12(  0%) 
C:    LC25 - LC36    12/12(100%)   2/12( 16%) 
D:    LC37 - LC48    12/12(100%)   0/12(  0%) 


Total dedicated input pins used:                11/16     ( 68%)
Total I/O pins used:                             2/48     (  4%)
Total logic cells used:                         47/48     ( 97%)
Average fan-in:                                  8.76
Total fan-in:                                   412

Total input pins required:                      11
Total output pins required:                      1
Total bidirectional pins required:               1
Total logic cells required:                     47
Total flipflops required:                       40

Synthesized logic cells:                         5/  48   ( 10%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  44     33    C      BIDIR     g        4    5    0   40  D1
  56      -   -       INPUT    s         0    0    0   45  ~PIN003
  55      -   -       INPUT    s         0    0    0   45  ~PIN004
  54      -   -       INPUT    s         0    0    0   45  ~PIN005
  50      -   -       INPUT    s         0    0    0   45  ~PIN006
  49      -   -       INPUT    s         0    0    0   45  ~PIN007
  48      -   -       INPUT    s         0    0    0   45  ~PIN008
  22      -   -       INPUT    s         0    0    2    0  ~PIN024
  21      -   -       INPUT    s         0    0    2    0  ~PIN025
  20      -   -       INPUT    s         0    0    2    0  ~PIN026
  16      -   -       INPUT              0    0    1    5  RD
  15      -   -       INPUT              0    0    0   40  WR


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  44     33    C        TRI     g        4    5    0   40  D1
  43     32    C     OUTPUT              3    5    0    0  QT1


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (57)    37    D        DFF     g        7    1    0    1  |plmt_d8_8:46|plmt_d8:14|plmt_d:2|O (|plmt_d8_8:46|plmt_d8:14|plmt_d:2|:4)
 (58)    38    D        DFF     g        7    1    0    1  |plmt_d8_8:46|plmt_d8:15|plmt_d:2|O (|plmt_d8_8:46|plmt_d8:15|plmt_d:2|:4)
 (13)    12    A        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:16|plmt_d:2|O (|plmt_d8_8:46|plmt_d8:16|plmt_d:2|:4)
 (12)    11    A        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:17|plmt_d:2|O (|plmt_d8_8:46|plmt_d8:17|plmt_d:2|:4)
  (2)     1    A        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:18|plmt_d:2|O (|plmt_d8_8:46|plmt_d8:18|plmt_d:2|:4)
 (27)    17    B        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:19|plmt_d:2|O (|plmt_d8_8:46|plmt_d8:19|plmt_d:2|:4)
 (28)    18    B        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:20|plmt_d:2|O (|plmt_d8_8:46|plmt_d8:20|plmt_d:2|:4)
  (3)     2    A        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:21|plmt_d:2|O (|plmt_d8_8:46|plmt_d8:21|plmt_d:2|:4)
  (4)     3    A        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:14|plmt_d:2|O (|plmt_d8_8:47|plmt_d8:14|plmt_d:2|:4)
 (29)    19    B        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:15|plmt_d:2|O (|plmt_d8_8:47|plmt_d8:15|plmt_d:2|:4)
 (30)    20    B        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:16|plmt_d:2|O (|plmt_d8_8:47|plmt_d8:16|plmt_d:2|:4)
  (5)     4    A        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:17|plmt_d:2|O (|plmt_d8_8:47|plmt_d8:17|plmt_d:2|:4)
 (31)    21    B        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:18|plmt_d:2|O (|plmt_d8_8:47|plmt_d8:18|plmt_d:2|:4)
 (47)    36    C        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:19|plmt_d:2|O (|plmt_d8_8:47|plmt_d8:19|plmt_d:2|:4)
 (46)    35    C        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:20|plmt_d:2|O (|plmt_d8_8:47|plmt_d8:20|plmt_d:2|:4)
  (6)     5    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:14|plmt_d:2|O (|plmt_d8_8:48|plmt_d8:14|plmt_d:2|:4)
 (32)    22    B        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:15|plmt_d:2|O (|plmt_d8_8:48|plmt_d8:15|plmt_d:2|:4)
 (33)    23    B        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:16|plmt_d:2|O (|plmt_d8_8:48|plmt_d8:16|plmt_d:2|:4)
 (36)    25    C        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:17|plmt_d:2|O (|plmt_d8_8:48|plmt_d8:17|plmt_d:2|:4)
 (34)    24    B        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:18|plmt_d:2|O (|plmt_d8_8:48|plmt_d8:18|plmt_d:2|:4)
 (37)    26    C        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:19|plmt_d:2|O (|plmt_d8_8:48|plmt_d8:19|plmt_d:2|:4)
 (38)    27    C        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:20|plmt_d:2|O (|plmt_d8_8:48|plmt_d8:20|plmt_d:2|:4)
 (45)    34    C        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:14|plmt_d:2|O (|plmt_d8_8:49|plmt_d8:14|plmt_d:2|:4)
 (39)    28    C        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:15|plmt_d:2|O (|plmt_d8_8:49|plmt_d8:15|plmt_d:2|:4)
 (40)    29    C        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:16|plmt_d:2|O (|plmt_d8_8:49|plmt_d8:16|plmt_d:2|:4)
 (41)    30    C        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:18|plmt_d:2|O (|plmt_d8_8:49|plmt_d8:18|plmt_d:2|:4)
  (7)     6    A        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:14|plmt_d:2|O (|plmt_d8_8:50|plmt_d8:14|plmt_d:2|:4)
 (23)    13    B        DFF     g        7    1    0    1  |plmt_d8_8:50|plmt_d8:15|plmt_d:2|O (|plmt_d8_8:50|plmt_d8:15|plmt_d:2|:4)
  (8)     7    A        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:16|plmt_d:2|O (|plmt_d8_8:50|plmt_d8:16|plmt_d:2|:4)
 (59)    39    D        DFF     g        7    1    0    1  |plmt_d8_8:50|plmt_d8:18|plmt_d:2|O (|plmt_d8_8:50|plmt_d8:18|plmt_d:2|:4)
 (24)    14    B        DFF     g        7    1    0    1  |plmt_d8_8:51|plmt_d8:14|plmt_d:2|O (|plmt_d8_8:51|plmt_d8:14|plmt_d:2|:4)
 (61)    41    D        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:17|plmt_d:2|O (|plmt_d8_8:51|plmt_d8:17|plmt_d:2|:4)
 (62)    42    D        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:19|plmt_d:2|O (|plmt_d8_8:51|plmt_d8:19|plmt_d:2|:4)
 (63)    43    D        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:20|plmt_d:2|O (|plmt_d8_8:51|plmt_d8:20|plmt_d:2|:4)
 (25)    15    B        DFF     g        7    1    0    1  |plmt_d8_8:52|plmt_d8:14|plmt_d:2|O (|plmt_d8_8:52|plmt_d8:14|plmt_d:2|:4)
 (64)    44    D        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:17|plmt_d:2|O (|plmt_d8_8:52|plmt_d8:17|plmt_d:2|:4)
 (65)    45    D        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:19|plmt_d:2|O (|plmt_d8_8:52|plmt_d8:19|plmt_d:2|:4)
 (66)    46    D        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:20|plmt_d:2|O (|plmt_d8_8:52|plmt_d8:20|plmt_d:2|:4)
 (67)    47    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:15|plmt_d:2|O (|plmt_d8_8:53|plmt_d8:15|plmt_d:2|:4)
 (68)    48    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:16|plmt_d:2|O (|plmt_d8_8:53|plmt_d8:16|plmt_d:2|:4)
 (60)    40    D       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q1~2 (|plmt_or8_8:55|~20~2)
 (42)    31    C       SOFT    s         7    8    2    0  |plmt_or8_8:55|Q1~5 (|plmt_or8_8:55|~20~5)
 (10)     9    A       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q1~6 (|plmt_or8_8:55|~20~6)
 (26)    16    B       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q1~7 (|plmt_or8_8:55|~20~7)
 (11)    10    A       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q1~8 (|plmt_or8_8:55|~20~8)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'A'
        +--------------------- LC12 |plmt_d8_8:46|plmt_d8:16|plmt_d:2|O
        | +------------------- LC11 |plmt_d8_8:46|plmt_d8:17|plmt_d:2|O
        | | +----------------- LC1 |plmt_d8_8:46|plmt_d8:18|plmt_d:2|O
        | | | +--------------- LC2 |plmt_d8_8:46|plmt_d8:21|plmt_d:2|O
        | | | | +------------- LC3 |plmt_d8_8:47|plmt_d8:14|plmt_d:2|O
        | | | | | +----------- LC4 |plmt_d8_8:47|plmt_d8:17|plmt_d:2|O
        | | | | | | +--------- LC5 |plmt_d8_8:48|plmt_d8:14|plmt_d:2|O
        | | | | | | | +------- LC6 |plmt_d8_8:50|plmt_d8:14|plmt_d:2|O
        | | | | | | | | +----- LC7 |plmt_d8_8:50|plmt_d8:16|plmt_d:2|O
        | | | | | | | | | +--- LC9 |plmt_or8_8:55|Q1~6
        | | | | | | | | | | +- LC10 |plmt_or8_8:55|Q1~8
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | 
LC12 -> - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:16|plmt_d:2|O
LC11 -> - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:17|plmt_d:2|O
LC1  -> - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:18|plmt_d:2|O
LC2  -> - - - - - - - - - @ - | <-- |plmt_d8_8:46|plmt_d8:21|plmt_d:2|O
LC3  -> - - - - - - - - - - @ | <-- |plmt_d8_8:47|plmt_d8:14|plmt_d:2|O
LC4  -> - - - - - - - - - @ - | <-- |plmt_d8_8:47|plmt_d8:17|plmt_d:2|O
LC5  -> - - - - - - - - - - @ | <-- |plmt_d8_8:48|plmt_d8:14|plmt_d:2|O
LC6  -> - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:14|plmt_d:2|O
LC7  -> - - - - - - - - - @ - | <-- |plmt_d8_8:50|plmt_d8:16|plmt_d:2|O
LC9  -> - - - - - - - - - - - | <-- |plmt_or8_8:55|Q1~6
LC10 -> - - - - - - - - - - - | <-- |plmt_or8_8:55|Q1~8

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - | <-- ~PIN024
21   -> - - - - - - - - - - - | <-- ~PIN025
20   -> - - - - - - - - - - - | <-- ~PIN026
16   -> - - - - - - - - - @ @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ - - | <-- WR
LC33 -> * * * * * * * * * - - | <-- D1
LC37 -> - - - - - - - - - - * | <-- |plmt_d8_8:46|plmt_d8:14|plmt_d:2|O
LC38 -> - - - - - - - - - - * | <-- |plmt_d8_8:46|plmt_d8:15|plmt_d:2|O
LC34 -> - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:14|plmt_d:2|O
LC13 -> - - - - - - - - - * - | <-- |plmt_d8_8:50|plmt_d8:15|plmt_d:2|O
LC39 -> - - - - - - - - - * - | <-- |plmt_d8_8:50|plmt_d8:18|plmt_d:2|O
LC14 -> - - - - - - - - - * - | <-- |plmt_d8_8:51|plmt_d8:14|plmt_d:2|O
LC15 -> - - - - - - - - - * - | <-- |plmt_d8_8:52|plmt_d8:14|plmt_d:2|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC17 |plmt_d8_8:46|plmt_d8:19|plmt_d:2|O
        | +--------------------- LC18 |plmt_d8_8:46|plmt_d8:20|plmt_d:2|O
        | | +------------------- LC19 |plmt_d8_8:47|plmt_d8:15|plmt_d:2|O
        | | | +----------------- LC20 |plmt_d8_8:47|plmt_d8:16|plmt_d:2|O
        | | | | +--------------- LC21 |plmt_d8_8:47|plmt_d8:18|plmt_d:2|O
        | | | | | +------------- LC22 |plmt_d8_8:48|plmt_d8:15|plmt_d:2|O
        | | | | | | +----------- LC23 |plmt_d8_8:48|plmt_d8:16|plmt_d:2|O
        | | | | | | | +--------- LC24 |plmt_d8_8:48|plmt_d8:18|plmt_d:2|O
        | | | | | | | | +------- LC13 |plmt_d8_8:50|plmt_d8:15|plmt_d:2|O
        | | | | | | | | | +----- LC14 |plmt_d8_8:51|plmt_d8:14|plmt_d:2|O
        | | | | | | | | | | +--- LC15 |plmt_d8_8:52|plmt_d8:14|plmt_d:2|O
        | | | | | | | | | | | +- LC16 |plmt_or8_8:55|Q1~7
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC17 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:19|plmt_d:2|O
LC18 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:20|plmt_d:2|O
LC19 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:47|plmt_d8:15|plmt_d:2|O
LC20 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:47|plmt_d8:16|plmt_d:2|O
LC21 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:47|plmt_d8:18|plmt_d:2|O
LC22 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:48|plmt_d8:15|plmt_d:2|O
LC23 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:48|plmt_d8:16|plmt_d:2|O
LC24 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:48|plmt_d8:18|plmt_d:2|O
LC13 -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:15|plmt_d:2|O
LC14 -> - - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:14|plmt_d:2|O
LC15 -> - - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:14|plmt_d:2|O
LC16 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q1~7

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - - | <-- ~PIN024
21   -> - - - - - - - - - - - - | <-- ~PIN025
20   -> - - - - - - - - - - - - | <-- ~PIN026
16   -> - - - - - - - - - - - @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC33 -> * * * * * * * * * * * - | <-- D1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC33 D1
        | +--------------------- LC36 |plmt_d8_8:47|plmt_d8:19|plmt_d:2|O
        | | +------------------- LC35 |plmt_d8_8:47|plmt_d8:20|plmt_d:2|O
        | | | +----------------- LC25 |plmt_d8_8:48|plmt_d8:17|plmt_d:2|O
        | | | | +--------------- LC26 |plmt_d8_8:48|plmt_d8:19|plmt_d:2|O
        | | | | | +------------- LC27 |plmt_d8_8:48|plmt_d8:20|plmt_d:2|O
        | | | | | | +----------- LC34 |plmt_d8_8:49|plmt_d8:14|plmt_d:2|O
        | | | | | | | +--------- LC28 |plmt_d8_8:49|plmt_d8:15|plmt_d:2|O
        | | | | | | | | +------- LC29 |plmt_d8_8:49|plmt_d8:16|plmt_d:2|O
        | | | | | | | | | +----- LC30 |plmt_d8_8:49|plmt_d8:18|plmt_d:2|O
        | | | | | | | | | | +--- LC31 |plmt_or8_8:55|Q1~5
        | | | | | | | | | | | +- LC32 QT1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC33 -> - * * * * * * * * * - - | <-- D1
LC36 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:47|plmt_d8:19|plmt_d:2|O
LC35 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:47|plmt_d8:20|plmt_d:2|O
LC25 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:48|plmt_d8:17|plmt_d:2|O
LC26 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:48|plmt_d8:19|plmt_d:2|O
LC27 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:48|plmt_d8:20|plmt_d:2|O
LC34 -> - - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:14|plmt_d:2|O
LC28 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:49|plmt_d8:15|plmt_d:2|O
LC29 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:49|plmt_d8:16|plmt_d:2|O
LC30 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:49|plmt_d8:18|plmt_d:2|O
LC31 -> @ - - - - - - - - - - @ | <-- |plmt_or8_8:55|Q1~5
LC32 -> - - - - - - - - - - - - | <-- QT1

Pin
56   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN003
55   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN004
54   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN005
50   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN006
49   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN007
48   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN008
22   -> @ - - - - - - - - - - @ | <-- ~PIN024
21   -> @ - - - - - - - - - - @ | <-- ~PIN025
20   -> @ - - - - - - - - - - @ | <-- ~PIN026
16   -> @ - - - - - - - - - @ - | <-- RD
15   -> - @ @ @ @ @ @ @ @ @ - - | <-- WR
LC40 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q1~2
LC9  -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q1~6
LC16 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q1~7
LC10 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q1~8


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC37 |plmt_d8_8:46|plmt_d8:14|plmt_d:2|O
        | +--------------------- LC38 |plmt_d8_8:46|plmt_d8:15|plmt_d:2|O
        | | +------------------- LC39 |plmt_d8_8:50|plmt_d8:18|plmt_d:2|O
        | | | +----------------- LC41 |plmt_d8_8:51|plmt_d8:17|plmt_d:2|O
        | | | | +--------------- LC42 |plmt_d8_8:51|plmt_d8:19|plmt_d:2|O
        | | | | | +------------- LC43 |plmt_d8_8:51|plmt_d8:20|plmt_d:2|O
        | | | | | | +----------- LC44 |plmt_d8_8:52|plmt_d8:17|plmt_d:2|O
        | | | | | | | +--------- LC45 |plmt_d8_8:52|plmt_d8:19|plmt_d:2|O
        | | | | | | | | +------- LC46 |plmt_d8_8:52|plmt_d8:20|plmt_d:2|O
        | | | | | | | | | +----- LC47 |plmt_d8_8:53|plmt_d8:15|plmt_d:2|O
        | | | | | | | | | | +--- LC48 |plmt_d8_8:53|plmt_d8:16|plmt_d:2|O
        | | | | | | | | | | | +- LC40 |plmt_or8_8:55|Q1~2
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC37 -> - - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:14|plmt_d:2|O
LC38 -> - - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:15|plmt_d:2|O
LC39 -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:18|plmt_d:2|O
LC41 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:17|plmt_d:2|O
LC42 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:19|plmt_d:2|O
LC43 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:20|plmt_d:2|O
LC44 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:17|plmt_d:2|O
LC45 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:19|plmt_d:2|O
LC46 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:20|plmt_d:2|O
LC47 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:15|plmt_d:2|O
LC48 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:16|plmt_d:2|O
LC40 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q1~2

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - - | <-- ~PIN024
21   -> - - - - - - - - - - - - | <-- ~PIN025
20   -> - - - - - - - - - - - - | <-- ~PIN026
16   -> - - - - - - - - - - - @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC33 -> * * * * * * * * * * * - | <-- D1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res

** EQUATIONS **

RD       : INPUT;
WR       : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN024  : INPUT;
~PIN025  : INPUT;
~PIN026  : INPUT;

-- Node name is 'D1' 
-- Equation name is 'D1', location is LC033, type is bidir.
D1       = TRI(_LC033,  RD);
_LC033   = LCELL(!_EQ001);
  _EQ001 = !_LC009 & !_LC010 & !_LC016 & !_LC031 & !_LC040 & !~PIN024 & 
             !~PIN025 & !~PIN026;

-- Node name is 'QT1' 
-- Equation name is 'QT1', location is LC032, type is output.
 QT1     = LCELL(!_EQ002);
  _EQ002 = !_LC009 & !_LC010 & !_LC016 & !_LC031 & !_LC040 & !~PIN024 & 
             !~PIN025 & !~PIN026;

-- Node name is '|plmt_d8_8:46|plmt_d8:14|plmt_d:2|:4' = '|plmt_d8_8:46|plmt_d8:14|plmt_d:2|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( D1,  _EQ003,  VCC,  VCC);
  _EQ003 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:15|plmt_d:2|:4' = '|plmt_d8_8:46|plmt_d8:15|plmt_d:2|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( D1,  _EQ004,  VCC,  VCC);
  _EQ004 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:16|plmt_d:2|:4' = '|plmt_d8_8:46|plmt_d8:16|plmt_d:2|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( D1,  _EQ005,  VCC,  VCC);
  _EQ005 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:17|plmt_d:2|:4' = '|plmt_d8_8:46|plmt_d8:17|plmt_d:2|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( D1,  _EQ006,  VCC,  VCC);
  _EQ006 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:18|plmt_d:2|:4' = '|plmt_d8_8:46|plmt_d8:18|plmt_d:2|O' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFF( D1,  _EQ007,  VCC,  VCC);
  _EQ007 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:19|plmt_d:2|:4' = '|plmt_d8_8:46|plmt_d8:19|plmt_d:2|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( D1,  _EQ008,  VCC,  VCC);
  _EQ008 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:20|plmt_d:2|:4' = '|plmt_d8_8:46|plmt_d8:20|plmt_d:2|O' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFF( D1,  _EQ009,  VCC,  VCC);
  _EQ009 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:21|plmt_d:2|:4' = '|plmt_d8_8:46|plmt_d8:21|plmt_d:2|O' 
-- Equation name is '_LC002', type is buried 
_LC002   = DFF( D1,  _EQ010,  VCC,  VCC);
  _EQ010 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:14|plmt_d:2|:4' = '|plmt_d8_8:47|plmt_d8:14|plmt_d:2|O' 
-- Equation name is '_LC003', type is buried 
_LC003   = DFF( D1,  _EQ011,  VCC,  VCC);
  _EQ011 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:15|plmt_d:2|:4' = '|plmt_d8_8:47|plmt_d8:15|plmt_d:2|O' 
-- Equation name is '_LC019', type is buried 
_LC019   = DFF( D1,  _EQ012,  VCC,  VCC);
  _EQ012 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:16|plmt_d:2|:4' = '|plmt_d8_8:47|plmt_d8:16|plmt_d:2|O' 
-- Equation name is '_LC020', type is buried 
_LC020   = DFF( D1,  _EQ013,  VCC,  VCC);
  _EQ013 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:17|plmt_d:2|:4' = '|plmt_d8_8:47|plmt_d8:17|plmt_d:2|O' 
-- Equation name is '_LC004', type is buried 
_LC004   = DFF( D1,  _EQ014,  VCC,  VCC);
  _EQ014 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:18|plmt_d:2|:4' = '|plmt_d8_8:47|plmt_d8:18|plmt_d:2|O' 
-- Equation name is '_LC021', type is buried 
_LC021   = DFF( D1,  _EQ015,  VCC,  VCC);
  _EQ015 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:19|plmt_d:2|:4' = '|plmt_d8_8:47|plmt_d8:19|plmt_d:2|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( D1,  _EQ016,  VCC,  VCC);
  _EQ016 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:20|plmt_d:2|:4' = '|plmt_d8_8:47|plmt_d8:20|plmt_d:2|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( D1,  _EQ017,  VCC,  VCC);
  _EQ017 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:14|plmt_d:2|:4' = '|plmt_d8_8:48|plmt_d8:14|plmt_d:2|O' 
-- Equation name is '_LC005', type is buried 
_LC005   = DFF( D1,  _EQ018,  VCC,  VCC);
  _EQ018 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:15|plmt_d:2|:4' = '|plmt_d8_8:48|plmt_d8:15|plmt_d:2|O' 
-- Equation name is '_LC022', type is buried 
_LC022   = DFF( D1,  _EQ019,  VCC,  VCC);
  _EQ019 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:16|plmt_d:2|:4' = '|plmt_d8_8:48|plmt_d8:16|plmt_d:2|O' 
-- Equation name is '_LC023', type is buried 
_LC023   = DFF( D1,  _EQ020,  VCC,  VCC);
  _EQ020 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:17|plmt_d:2|:4' = '|plmt_d8_8:48|plmt_d8:17|plmt_d:2|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( D1,  _EQ021,  VCC,  VCC);
  _EQ021 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:18|plmt_d:2|:4' = '|plmt_d8_8:48|plmt_d8:18|plmt_d:2|O' 
-- Equation name is '_LC024', type is buried 
_LC024   = DFF( D1,  _EQ022,  VCC,  VCC);
  _EQ022 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:19|plmt_d:2|:4' = '|plmt_d8_8:48|plmt_d8:19|plmt_d:2|O' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFF( D1,  _EQ023,  VCC,  VCC);
  _EQ023 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:20|plmt_d:2|:4' = '|plmt_d8_8:48|plmt_d8:20|plmt_d:2|O' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFF( D1,  _EQ024,  VCC,  VCC);
  _EQ024 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:14|plmt_d:2|:4' = '|plmt_d8_8:49|plmt_d8:14|plmt_d:2|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( D1,  _EQ025,  VCC,  VCC);
  _EQ025 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:15|plmt_d:2|:4' = '|plmt_d8_8:49|plmt_d8:15|plmt_d:2|O' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFF( D1,  _EQ026,  VCC,  VCC);
  _EQ026 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:16|plmt_d:2|:4' = '|plmt_d8_8:49|plmt_d8:16|plmt_d:2|O' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFF( D1,  _EQ027,  VCC,  VCC);
  _EQ027 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:18|plmt_d:2|:4' = '|plmt_d8_8:49|plmt_d8:18|plmt_d:2|O' 
-- Equation name is '_LC030', type is buried 
_LC030   = DFF( D1,  _EQ028,  VCC,  VCC);
  _EQ028 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:14|plmt_d:2|:4' = '|plmt_d8_8:50|plmt_d8:14|plmt_d:2|O' 
-- Equation name is '_LC006', type is buried 
_LC006   = DFF( D1,  _EQ029,  VCC,  VCC);
  _EQ029 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:15|plmt_d:2|:4' = '|plmt_d8_8:50|plmt_d8:15|plmt_d:2|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( D1,  _EQ030,  VCC,  VCC);
  _EQ030 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:16|plmt_d:2|:4' = '|plmt_d8_8:50|plmt_d8:16|plmt_d:2|O' 
-- Equation name is '_LC007', type is buried 
_LC007   = DFF( D1,  _EQ031,  VCC,  VCC);
  _EQ031 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:18|plmt_d:2|:4' = '|plmt_d8_8:50|plmt_d8:18|plmt_d:2|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( D1,  _EQ032,  VCC,  VCC);
  _EQ032 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:14|plmt_d:2|:4' = '|plmt_d8_8:51|plmt_d8:14|plmt_d:2|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( D1,  _EQ033,  VCC,  VCC);
  _EQ033 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:17|plmt_d:2|:4' = '|plmt_d8_8:51|plmt_d8:17|plmt_d:2|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( D1,  _EQ034,  VCC,  VCC);
  _EQ034 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:19|plmt_d:2|:4' = '|plmt_d8_8:51|plmt_d8:19|plmt_d:2|O' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFF( D1,  _EQ035,  VCC,  VCC);
  _EQ035 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:20|plmt_d:2|:4' = '|plmt_d8_8:51|plmt_d8:20|plmt_d:2|O' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFF( D1,  _EQ036,  VCC,  VCC);
  _EQ036 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:14|plmt_d:2|:4' = '|plmt_d8_8:52|plmt_d8:14|plmt_d:2|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( D1,  _EQ037,  VCC,  VCC);
  _EQ037 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:17|plmt_d:2|:4' = '|plmt_d8_8:52|plmt_d8:17|plmt_d:2|O' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFF( D1,  _EQ038,  VCC,  VCC);
  _EQ038 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:19|plmt_d:2|:4' = '|plmt_d8_8:52|plmt_d8:19|plmt_d:2|O' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFF( D1,  _EQ039,  VCC,  VCC);
  _EQ039 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:20|plmt_d:2|:4' = '|plmt_d8_8:52|plmt_d8:20|plmt_d:2|O' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFF( D1,  _EQ040,  VCC,  VCC);
  _EQ040 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:15|plmt_d:2|:4' = '|plmt_d8_8:53|plmt_d8:15|plmt_d:2|O' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFF( D1,  _EQ041,  VCC,  VCC);
  _EQ041 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:16|plmt_d:2|:4' = '|plmt_d8_8:53|plmt_d8:16|plmt_d:2|O' 
-- Equation name is '_LC048', type is buried 
_LC048   = DFF( D1,  _EQ042,  VCC,  VCC);
  _EQ042 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_or8_8:55|~20~2' = '|plmt_or8_8:55|Q1~2' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ043);
  _EQ043 =  _LC048 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC047 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC046 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC045 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC044 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC043 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC042 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC041 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~20~5' = '|plmt_or8_8:55|Q1~5' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ044);
  _EQ044 =  _LC030 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC029 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC028 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC027 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC026 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC025 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC035 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC036 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~20~6' = '|plmt_or8_8:55|Q1~6' 
-- Equation name is '_LC009', type is buried 
-- synthesized logic cell 
_LC009   = LCELL( _EQ045);
  _EQ045 =  _LC004 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC002 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC015 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC014 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC039 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC007 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC013 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC034 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~20~7' = '|plmt_or8_8:55|Q1~7' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ046);
  _EQ046 =  _LC024 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC023 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC022 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC021 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC020 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC019 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC018 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC017 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~20~8' = '|plmt_or8_8:55|Q1~8' 
-- Equation name is '_LC010', type is buried 
-- synthesized logic cell 
_LC010   = LCELL( _EQ047);
  _EQ047 =  _LC011 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC006 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC005 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC003 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC001 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC012 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC038 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC037 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res1

***** Logic for device 'res1' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                 R  R  R  R  R  R  R        R  R  R  R  R  R  R  
                 E  E  E  E  E  E  E     ~  E  E  E  E  E  E  E  
                 S  S  S  S  S  S  S     P  S  S  S  S  S  S  S  
                 E  E  E  E  E  E  E     I  E  E  E  E  E  E  E  
                 R  R  R  R  R  R  R     N  R  R  R  R  R  R  R  
              Q  V  V  V  V  V  V  V  G  0  V  V  V  V  V  V  V  
              T  E  E  E  E  E  E  E  N  2  E  E  E  E  E  E  E  
              3  D  D  D  D  D  D  D  D  7  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
RESERVED | 13                                                  57 | RESERVED 
 ~PIN020 | 14                                                  56 | D0 
 ~PIN019 | 15                                                  55 | ~PIN003 
 ~PIN018 | 16                                                  54 | ~PIN004 
      RD | 17                                                  53 | GND 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
      WR | 19                                                  51 | GND 
 ~PIN017 | 20                                                  50 | ~PIN005 
 ~PIN016 | 21                                                  49 | ~PIN006 
 ~PIN008 | 22                                                  48 | ~PIN007 
      D3 | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  R  R  R  R  R  R  R  ~  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  P  
              S  S  S  S  S  S  S  S  D  S  S  S  S  S  S  S  I  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  N  
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  0  
              V  V  V  V  V  V  V  V     V  V  V  V  V  V  V  2  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  8  
              D  D  D  D  D  D  D  D     D  D  D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res1

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12    11/12( 91%)   1/12(  8%) 
B:    LC13 - LC24    12/12(100%)   1/12(  8%) 
C:    LC25 - LC36    12/12(100%)   1/12(  8%) 
D:    LC37 - LC48    12/12(100%)   1/12(  8%) 


Total dedicated input pins used:                14/16     ( 87%)
Total I/O pins used:                             4/48     (  8%)
Total logic cells used:                         47/48     ( 97%)
Average fan-in:                                  8.76
Total fan-in:                                   412

Total input pins required:                      14
Total output pins required:                      3
Total bidirectional pins required:               1
Total logic cells required:                     47
Total flipflops required:                       40

Synthesized logic cells:                         5/  48   ( 10%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res1

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT    s         0    0    0   16  D0
  23     13    B      BIDIR     g        6    3    0   24  D3
  55      -   -       INPUT    s         0    0    2   43  ~PIN003
  54      -   -       INPUT    s         0    0    2   43  ~PIN004
  50      -   -       INPUT    s         0    0    2   43  ~PIN005
  49      -   -       INPUT    s         0    0    2   43  ~PIN006
  48      -   -       INPUT    s         0    0    2   43  ~PIN007
  22      -   -       INPUT    s         0    0    2   43  ~PIN008
  21      -   -       INPUT    s         0    0    2    0  ~PIN016
  20      -   -       INPUT    s         0    0    2    0  ~PIN017
  16      -   -       INPUT    s         0    0    2    0  ~PIN018
  15      -   -       INPUT    s         0    0    2    0  ~PIN019
  14      -   -       INPUT    s         0    0    2    0  ~PIN020
  17      -   -       INPUT              0    0    3    3  RD
  19      -   -       INPUT              0    0    0   40  WR


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res1

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  23     13    B        TRI     g        6    3    0   24  D3
  68     48    D     OUTPUT    s         7    8    0    0  ~PIN027 (|plmt_or8_8:55|~19~5)
  43     32    C     OUTPUT    s         7    8    0    0  ~PIN028 (|plmt_or8_8:55|~19~6)
   9      8    A     OUTPUT              5    3    0    0  QT3


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res1

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (57)    37    D        DFF     g        8    0    1    0  |plmt_d8_8:46|plmt_d8:21|plmt_d:1|O (|plmt_d8_8:46|plmt_d8:21|plmt_d:1|:4)
 (47)    36    C        DFF              8    0    1    0  |plmt_d8_8:47|plmt_d8:17|plmt_d:1|O (|plmt_d8_8:47|plmt_d8:17|plmt_d:1|:4)
 (60)    40    D        DFF              8    0    1    0  |plmt_d8_8:47|plmt_d8:19|plmt_d:1|O (|plmt_d8_8:47|plmt_d8:19|plmt_d:1|:4)
 (24)    14    B        DFF     g        7    1    0    1  |plmt_d8_8:47|plmt_d8:19|plmt_d:4|O (|plmt_d8_8:47|plmt_d8:19|plmt_d:4|:4)
 (61)    41    D        DFF              8    0    1    0  |plmt_d8_8:47|plmt_d8:20|plmt_d:1|O (|plmt_d8_8:47|plmt_d8:20|plmt_d:1|:4)
 (13)    12    A        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:20|plmt_d:4|O (|plmt_d8_8:47|plmt_d8:20|plmt_d:4|:4)
 (10)     9    A        DFF     g        7    1    0    1  |plmt_d8_8:47|plmt_d8:21|plmt_d:4|O (|plmt_d8_8:47|plmt_d8:21|plmt_d:4|:4)
 (62)    42    D        DFF              8    0    1    0  |plmt_d8_8:48|plmt_d8:17|plmt_d:1|O (|plmt_d8_8:48|plmt_d8:17|plmt_d:1|:4)
  (2)     1    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:17|plmt_d:4|O (|plmt_d8_8:48|plmt_d8:17|plmt_d:4|:4)
 (63)    43    D        DFF              8    0    1    0  |plmt_d8_8:48|plmt_d8:19|plmt_d:1|O (|plmt_d8_8:48|plmt_d8:19|plmt_d:1|:4)
  (3)     2    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:19|plmt_d:4|O (|plmt_d8_8:48|plmt_d8:19|plmt_d:4|:4)
 (64)    44    D        DFF              8    0    1    0  |plmt_d8_8:48|plmt_d8:20|plmt_d:1|O (|plmt_d8_8:48|plmt_d8:20|plmt_d:1|:4)
  (4)     3    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:20|plmt_d:4|O (|plmt_d8_8:48|plmt_d8:20|plmt_d:4|:4)
 (11)    10    A        DFF     g        7    1    0    1  |plmt_d8_8:48|plmt_d8:21|plmt_d:4|O (|plmt_d8_8:48|plmt_d8:21|plmt_d:4|:4)
 (46)    35    C        DFF              8    0    1    0  |plmt_d8_8:49|plmt_d8:14|plmt_d:1|O (|plmt_d8_8:49|plmt_d8:14|plmt_d:1|:4)
 (65)    45    D        DFF              8    0    1    0  |plmt_d8_8:49|plmt_d8:15|plmt_d:1|O (|plmt_d8_8:49|plmt_d8:15|plmt_d:1|:4)
  (5)     4    A        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:15|plmt_d:4|O (|plmt_d8_8:49|plmt_d8:15|plmt_d:4|:4)
 (66)    46    D        DFF              8    0    1    0  |plmt_d8_8:49|plmt_d8:16|plmt_d:1|O (|plmt_d8_8:49|plmt_d8:16|plmt_d:1|:4)
  (6)     5    A        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:16|plmt_d:4|O (|plmt_d8_8:49|plmt_d8:16|plmt_d:4|:4)
 (25)    15    B        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:17|plmt_d:4|O (|plmt_d8_8:49|plmt_d8:17|plmt_d:4|:4)
 (67)    47    D        DFF              8    0    1    0  |plmt_d8_8:49|plmt_d8:18|plmt_d:1|O (|plmt_d8_8:49|plmt_d8:18|plmt_d:1|:4)
  (7)     6    A        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:18|plmt_d:4|O (|plmt_d8_8:49|plmt_d8:18|plmt_d:4|:4)
 (45)    34    C        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:19|plmt_d:4|O (|plmt_d8_8:49|plmt_d8:19|plmt_d:4|:4)
 (36)    25    C        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:20|plmt_d:4|O (|plmt_d8_8:49|plmt_d8:20|plmt_d:4|:4)
 (37)    26    C        DFF              8    0    1    0  |plmt_d8_8:50|plmt_d8:15|plmt_d:1|O (|plmt_d8_8:50|plmt_d8:15|plmt_d:1|:4)
 (38)    27    C        DFF              8    0    1    0  |plmt_d8_8:50|plmt_d8:16|plmt_d:1|O (|plmt_d8_8:50|plmt_d8:16|plmt_d:1|:4)
 (39)    28    C        DFF              8    0    1    0  |plmt_d8_8:50|plmt_d8:18|plmt_d:1|O (|plmt_d8_8:50|plmt_d8:18|plmt_d:1|:4)
 (40)    29    C        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:21|plmt_d:4|O (|plmt_d8_8:50|plmt_d8:21|plmt_d:4|:4)
 (41)    30    C        DFF              8    0    1    0  |plmt_d8_8:51|plmt_d8:14|plmt_d:1|O (|plmt_d8_8:51|plmt_d8:14|plmt_d:1|:4)
 (27)    17    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:17|plmt_d:4|O (|plmt_d8_8:51|plmt_d8:17|plmt_d:4|:4)
 (28)    18    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:19|plmt_d:4|O (|plmt_d8_8:51|plmt_d8:19|plmt_d:4|:4)
 (29)    19    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:20|plmt_d:4|O (|plmt_d8_8:51|plmt_d8:20|plmt_d:4|:4)
 (42)    31    C        DFF              8    0    1    0  |plmt_d8_8:52|plmt_d8:14|plmt_d:1|O (|plmt_d8_8:52|plmt_d8:14|plmt_d:1|:4)
 (30)    20    B        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:17|plmt_d:4|O (|plmt_d8_8:52|plmt_d8:17|plmt_d:4|:4)
 (58)    38    D        DFF     g        7    1    0    1  |plmt_d8_8:52|plmt_d8:18|plmt_d:4|O (|plmt_d8_8:52|plmt_d8:18|plmt_d:4|:4)
 (31)    21    B        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:19|plmt_d:4|O (|plmt_d8_8:52|plmt_d8:19|plmt_d:4|:4)
 (32)    22    B        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:20|plmt_d:4|O (|plmt_d8_8:52|plmt_d8:20|plmt_d:4|:4)
 (59)    39    D        DFF     g        7    1    0    1  |plmt_d8_8:53|plmt_d8:14|plmt_d:4|O (|plmt_d8_8:53|plmt_d8:14|plmt_d:4|:4)
 (33)    23    B        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:15|plmt_d:4|O (|plmt_d8_8:53|plmt_d8:15|plmt_d:4|:4)
 (34)    24    B        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:16|plmt_d:4|O (|plmt_d8_8:53|plmt_d8:16|plmt_d:4|:4)
 (26)    16    B       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q3~2 (|plmt_or8_8:55|~22~2)
 (44)    33    C       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q3~3 (|plmt_or8_8:55|~22~3)
 (12)    11    A       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q3~5 (|plmt_or8_8:55|~22~5)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res1

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'A'
        +--------------------- LC12 |plmt_d8_8:47|plmt_d8:20|plmt_d:4|O
        | +------------------- LC9 |plmt_d8_8:47|plmt_d8:21|plmt_d:4|O
        | | +----------------- LC1 |plmt_d8_8:48|plmt_d8:17|plmt_d:4|O
        | | | +--------------- LC2 |plmt_d8_8:48|plmt_d8:19|plmt_d:4|O
        | | | | +------------- LC3 |plmt_d8_8:48|plmt_d8:20|plmt_d:4|O
        | | | | | +----------- LC10 |plmt_d8_8:48|plmt_d8:21|plmt_d:4|O
        | | | | | | +--------- LC4 |plmt_d8_8:49|plmt_d8:15|plmt_d:4|O
        | | | | | | | +------- LC5 |plmt_d8_8:49|plmt_d8:16|plmt_d:4|O
        | | | | | | | | +----- LC6 |plmt_d8_8:49|plmt_d8:18|plmt_d:4|O
        | | | | | | | | | +--- LC11 |plmt_or8_8:55|Q3~5
        | | | | | | | | | | +- LC8 QT3
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | 
LC12 -> - - - - - - - - - @ - | <-- |plmt_d8_8:47|plmt_d8:20|plmt_d:4|O
LC9  -> - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:21|plmt_d:4|O
LC1  -> - - - - - - - - - @ - | <-- |plmt_d8_8:48|plmt_d8:17|plmt_d:4|O
LC2  -> - - - - - - - - - @ - | <-- |plmt_d8_8:48|plmt_d8:19|plmt_d:4|O
LC3  -> - - - - - - - - - @ - | <-- |plmt_d8_8:48|plmt_d8:20|plmt_d:4|O
LC10 -> - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:21|plmt_d:4|O
LC4  -> - - - - - - - - - @ - | <-- |plmt_d8_8:49|plmt_d8:15|plmt_d:4|O
LC5  -> - - - - - - - - - @ - | <-- |plmt_d8_8:49|plmt_d8:16|plmt_d:4|O
LC6  -> - - - - - - - - - @ - | <-- |plmt_d8_8:49|plmt_d8:18|plmt_d:4|O
LC11 -> - - - - - - - - - - @ | <-- |plmt_or8_8:55|Q3~5
LC8  -> - - - - - - - - - - - | <-- QT3

Pin
56   -> - - - - - - - - - - - | <-- D0
55   -> @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN003
54   -> @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN004
50   -> @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN005
49   -> @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN006
48   -> @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN007
22   -> @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN008
21   -> - - - - - - - - - - @ | <-- ~PIN016
20   -> - - - - - - - - - - @ | <-- ~PIN017
16   -> - - - - - - - - - - @ | <-- ~PIN018
15   -> - - - - - - - - - - @ | <-- ~PIN019
14   -> - - - - - - - - - - @ | <-- ~PIN020
17   -> - - - - - - - - - @ - | <-- RD
19   -> @ @ @ @ @ @ @ @ @ - - | <-- WR
LC13 -> * * * * * * * * * - - | <-- D3
LC14 -> - - - - - - - - - * - | <-- |plmt_d8_8:47|plmt_d8:19|plmt_d:4|O
LC16 -> - - - - - - - - - - * | <-- |plmt_or8_8:55|Q3~2
LC33 -> - - - - - - - - - - * | <-- |plmt_or8_8:55|Q3~3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res1

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC13 D3
        | +--------------------- LC14 |plmt_d8_8:47|plmt_d8:19|plmt_d:4|O
        | | +------------------- LC15 |plmt_d8_8:49|plmt_d8:17|plmt_d:4|O
        | | | +----------------- LC17 |plmt_d8_8:51|plmt_d8:17|plmt_d:4|O
        | | | | +--------------- LC18 |plmt_d8_8:51|plmt_d8:19|plmt_d:4|O
        | | | | | +------------- LC19 |plmt_d8_8:51|plmt_d8:20|plmt_d:4|O
        | | | | | | +----------- LC20 |plmt_d8_8:52|plmt_d8:17|plmt_d:4|O
        | | | | | | | +--------- LC21 |plmt_d8_8:52|plmt_d8:19|plmt_d:4|O
        | | | | | | | | +------- LC22 |plmt_d8_8:52|plmt_d8:20|plmt_d:4|O
        | | | | | | | | | +----- LC23 |plmt_d8_8:53|plmt_d8:15|plmt_d:4|O
        | | | | | | | | | | +--- LC24 |plmt_d8_8:53|plmt_d8:16|plmt_d:4|O
        | | | | | | | | | | | +- LC16 |plmt_or8_8:55|Q3~2
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC13 -> - * * * * * * * * * * - | <-- D3
LC14 -> - - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:19|plmt_d:4|O
LC15 -> - - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:17|plmt_d:4|O
LC17 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:17|plmt_d:4|O
LC18 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:19|plmt_d:4|O
LC19 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:20|plmt_d:4|O
LC20 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:17|plmt_d:4|O
LC21 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:19|plmt_d:4|O
LC22 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:20|plmt_d:4|O
LC23 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:15|plmt_d:4|O
LC24 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:16|plmt_d:4|O
LC16 -> @ - - - - - - - - - - - | <-- |plmt_or8_8:55|Q3~2

Pin
56   -> - - - - - - - - - - - - | <-- D0
55   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
54   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
50   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
49   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
48   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
22   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
21   -> @ - - - - - - - - - - - | <-- ~PIN016
20   -> @ - - - - - - - - - - - | <-- ~PIN017
16   -> @ - - - - - - - - - - - | <-- ~PIN018
15   -> @ - - - - - - - - - - - | <-- ~PIN019
14   -> @ - - - - - - - - - - - | <-- ~PIN020
17   -> @ - - - - - - - - - - @ | <-- RD
19   -> - @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC33 -> * - - - - - - - - - - - | <-- |plmt_or8_8:55|Q3~3
LC11 -> * - - - - - - - - - - - | <-- |plmt_or8_8:55|Q3~5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res1

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC32 ~PIN028
        | +--------------------- LC36 |plmt_d8_8:47|plmt_d8:17|plmt_d:1|O
        | | +------------------- LC35 |plmt_d8_8:49|plmt_d8:14|plmt_d:1|O
        | | | +----------------- LC34 |plmt_d8_8:49|plmt_d8:19|plmt_d:4|O
        | | | | +--------------- LC25 |plmt_d8_8:49|plmt_d8:20|plmt_d:4|O
        | | | | | +------------- LC26 |plmt_d8_8:50|plmt_d8:15|plmt_d:1|O
        | | | | | | +----------- LC27 |plmt_d8_8:50|plmt_d8:16|plmt_d:1|O
        | | | | | | | +--------- LC28 |plmt_d8_8:50|plmt_d8:18|plmt_d:1|O
        | | | | | | | | +------- LC29 |plmt_d8_8:50|plmt_d8:21|plmt_d:4|O
        | | | | | | | | | +----- LC30 |plmt_d8_8:51|plmt_d8:14|plmt_d:1|O
        | | | | | | | | | | +--- LC31 |plmt_d8_8:52|plmt_d8:14|plmt_d:1|O
        | | | | | | | | | | | +- LC33 |plmt_or8_8:55|Q3~3
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC32 -> - - - - - - - - - - - - | <-- ~PIN028
LC36 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:17|plmt_d:1|O
LC35 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:14|plmt_d:1|O
LC34 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:49|plmt_d8:19|plmt_d:4|O
LC25 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:49|plmt_d8:20|plmt_d:4|O
LC26 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:15|plmt_d:1|O
LC27 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:16|plmt_d:1|O
LC28 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:18|plmt_d:1|O
LC29 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:21|plmt_d:4|O
LC30 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:14|plmt_d:1|O
LC31 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:14|plmt_d:1|O
LC33 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q3~3

Pin
56   -> - @ @ - - @ @ @ - @ @ - | <-- D0
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
21   -> - - - - - - - - - - - - | <-- ~PIN016
20   -> - - - - - - - - - - - - | <-- ~PIN017
16   -> - - - - - - - - - - - - | <-- ~PIN018
15   -> - - - - - - - - - - - - | <-- ~PIN019
14   -> - - - - - - - - - - - - | <-- ~PIN020
17   -> @ - - - - - - - - - - @ | <-- RD
19   -> - @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC13 -> - - - * * - - - * - - - | <-- D3
LC37 -> * - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:21|plmt_d:1|O
LC9  -> - - - - - - - - - - - * | <-- |plmt_d8_8:47|plmt_d8:21|plmt_d:4|O
LC10 -> - - - - - - - - - - - * | <-- |plmt_d8_8:48|plmt_d8:21|plmt_d:4|O
LC15 -> - - - - - - - - - - - * | <-- |plmt_d8_8:49|plmt_d8:17|plmt_d:4|O
LC38 -> - - - - - - - - - - - * | <-- |plmt_d8_8:52|plmt_d8:18|plmt_d:4|O
LC39 -> - - - - - - - - - - - * | <-- |plmt_d8_8:53|plmt_d8:14|plmt_d:4|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res1

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC48 ~PIN027
        | +--------------------- LC37 |plmt_d8_8:46|plmt_d8:21|plmt_d:1|O
        | | +------------------- LC40 |plmt_d8_8:47|plmt_d8:19|plmt_d:1|O
        | | | +----------------- LC41 |plmt_d8_8:47|plmt_d8:20|plmt_d:1|O
        | | | | +--------------- LC42 |plmt_d8_8:48|plmt_d8:17|plmt_d:1|O
        | | | | | +------------- LC43 |plmt_d8_8:48|plmt_d8:19|plmt_d:1|O
        | | | | | | +----------- LC44 |plmt_d8_8:48|plmt_d8:20|plmt_d:1|O
        | | | | | | | +--------- LC45 |plmt_d8_8:49|plmt_d8:15|plmt_d:1|O
        | | | | | | | | +------- LC46 |plmt_d8_8:49|plmt_d8:16|plmt_d:1|O
        | | | | | | | | | +----- LC47 |plmt_d8_8:49|plmt_d8:18|plmt_d:1|O
        | | | | | | | | | | +--- LC38 |plmt_d8_8:52|plmt_d8:18|plmt_d:4|O
        | | | | | | | | | | | +- LC39 |plmt_d8_8:53|plmt_d8:14|plmt_d:4|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC48 -> - - - - - - - - - - - - | <-- ~PIN027
LC37 -> - - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:21|plmt_d:1|O
LC40 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:19|plmt_d:1|O
LC41 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:20|plmt_d:1|O
LC42 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:17|plmt_d:1|O
LC43 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:19|plmt_d:1|O
LC44 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:20|plmt_d:1|O
LC45 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:15|plmt_d:1|O
LC46 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:16|plmt_d:1|O
LC47 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:18|plmt_d:1|O
LC38 -> - - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:18|plmt_d:4|O
LC39 -> - - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:14|plmt_d:4|O

Pin
56   -> - @ @ @ @ @ @ @ @ @ - - | <-- D0
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
21   -> - - - - - - - - - - - - | <-- ~PIN016
20   -> - - - - - - - - - - - - | <-- ~PIN017
16   -> - - - - - - - - - - - - | <-- ~PIN018
15   -> - - - - - - - - - - - - | <-- ~PIN019
14   -> - - - - - - - - - - - - | <-- ~PIN020
17   -> @ - - - - - - - - - - - | <-- RD
19   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- WR
LC13 -> - - - - - - - - - - * * | <-- D3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res1

** EQUATIONS **

D0       : INPUT;
RD       : INPUT;
WR       : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN016  : INPUT;
~PIN017  : INPUT;
~PIN018  : INPUT;
~PIN019  : INPUT;
~PIN020  : INPUT;

-- Node name is 'D3' 
-- Equation name is 'D3', location is LC013, type is bidir.
D3       = TRI(_LC013,  RD);
_LC013   = LCELL(!_EQ001);
  _EQ001 = !_LC011 & !_LC016 & !_LC033 & !~PIN016 & !~PIN017 & !~PIN018 & 
             !~PIN019 & !~PIN020;

-- Node name is 'QT3' 
-- Equation name is 'QT3', location is LC008, type is output.
 QT3     = LCELL(!_EQ002);
  _EQ002 = !_LC011 & !_LC016 & !_LC033 & !~PIN016 & !~PIN017 & !~PIN018 & 
             !~PIN019 & !~PIN020;

-- Node name is '|plmt_d8_8:46|plmt_d8:21|plmt_d:1|:4' = '|plmt_d8_8:46|plmt_d8:21|plmt_d:1|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( D0,  _EQ003,  VCC,  VCC);
  _EQ003 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:17|plmt_d:1|:4' = '|plmt_d8_8:47|plmt_d8:17|plmt_d:1|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( D0,  _EQ004,  VCC,  VCC);
  _EQ004 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:19|plmt_d:1|:4' = '|plmt_d8_8:47|plmt_d8:19|plmt_d:1|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( D0,  _EQ005,  VCC,  VCC);
  _EQ005 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:19|plmt_d:4|:4' = '|plmt_d8_8:47|plmt_d8:19|plmt_d:4|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( D3,  _EQ006,  VCC,  VCC);
  _EQ006 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:20|plmt_d:1|:4' = '|plmt_d8_8:47|plmt_d8:20|plmt_d:1|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( D0,  _EQ007,  VCC,  VCC);
  _EQ007 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:20|plmt_d:4|:4' = '|plmt_d8_8:47|plmt_d8:20|plmt_d:4|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( D3,  _EQ008,  VCC,  VCC);
  _EQ008 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:21|plmt_d:4|:4' = '|plmt_d8_8:47|plmt_d8:21|plmt_d:4|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( D3,  _EQ009,  VCC,  VCC);
  _EQ009 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:17|plmt_d:1|:4' = '|plmt_d8_8:48|plmt_d8:17|plmt_d:1|O' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFF( D0,  _EQ010,  VCC,  VCC);
  _EQ010 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:17|plmt_d:4|:4' = '|plmt_d8_8:48|plmt_d8:17|plmt_d:4|O' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFF( D3,  _EQ011,  VCC,  VCC);
  _EQ011 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:19|plmt_d:1|:4' = '|plmt_d8_8:48|plmt_d8:19|plmt_d:1|O' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFF( D0,  _EQ012,  VCC,  VCC);
  _EQ012 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:19|plmt_d:4|:4' = '|plmt_d8_8:48|plmt_d8:19|plmt_d:4|O' 
-- Equation name is '_LC002', type is buried 
_LC002   = DFF( D3,  _EQ013,  VCC,  VCC);
  _EQ013 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:20|plmt_d:1|:4' = '|plmt_d8_8:48|plmt_d8:20|plmt_d:1|O' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFF( D0,  _EQ014,  VCC,  VCC);
  _EQ014 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:20|plmt_d:4|:4' = '|plmt_d8_8:48|plmt_d8:20|plmt_d:4|O' 
-- Equation name is '_LC003', type is buried 
_LC003   = DFF( D3,  _EQ015,  VCC,  VCC);
  _EQ015 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:21|plmt_d:4|:4' = '|plmt_d8_8:48|plmt_d8:21|plmt_d:4|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( D3,  _EQ016,  VCC,  VCC);
  _EQ016 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:14|plmt_d:1|:4' = '|plmt_d8_8:49|plmt_d8:14|plmt_d:1|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( D0,  _EQ017,  VCC,  VCC);
  _EQ017 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:15|plmt_d:1|:4' = '|plmt_d8_8:49|plmt_d8:15|plmt_d:1|O' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFF( D0,  _EQ018,  VCC,  VCC);
  _EQ018 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:15|plmt_d:4|:4' = '|plmt_d8_8:49|plmt_d8:15|plmt_d:4|O' 
-- Equation name is '_LC004', type is buried 
_LC004   = DFF( D3,  _EQ019,  VCC,  VCC);
  _EQ019 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:16|plmt_d:1|:4' = '|plmt_d8_8:49|plmt_d8:16|plmt_d:1|O' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFF( D0,  _EQ020,  VCC,  VCC);
  _EQ020 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:16|plmt_d:4|:4' = '|plmt_d8_8:49|plmt_d8:16|plmt_d:4|O' 
-- Equation name is '_LC005', type is buried 
_LC005   = DFF( D3,  _EQ021,  VCC,  VCC);
  _EQ021 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:17|plmt_d:4|:4' = '|plmt_d8_8:49|plmt_d8:17|plmt_d:4|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( D3,  _EQ022,  VCC,  VCC);
  _EQ022 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:18|plmt_d:1|:4' = '|plmt_d8_8:49|plmt_d8:18|plmt_d:1|O' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFF( D0,  _EQ023,  VCC,  VCC);
  _EQ023 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:18|plmt_d:4|:4' = '|plmt_d8_8:49|plmt_d8:18|plmt_d:4|O' 
-- Equation name is '_LC006', type is buried 
_LC006   = DFF( D3,  _EQ024,  VCC,  VCC);
  _EQ024 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:19|plmt_d:4|:4' = '|plmt_d8_8:49|plmt_d8:19|plmt_d:4|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( D3,  _EQ025,  VCC,  VCC);
  _EQ025 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:20|plmt_d:4|:4' = '|plmt_d8_8:49|plmt_d8:20|plmt_d:4|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( D3,  _EQ026,  VCC,  VCC);
  _EQ026 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:15|plmt_d:1|:4' = '|plmt_d8_8:50|plmt_d8:15|plmt_d:1|O' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFF( D0,  _EQ027,  VCC,  VCC);
  _EQ027 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:16|plmt_d:1|:4' = '|plmt_d8_8:50|plmt_d8:16|plmt_d:1|O' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFF( D0,  _EQ028,  VCC,  VCC);
  _EQ028 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:18|plmt_d:1|:4' = '|plmt_d8_8:50|plmt_d8:18|plmt_d:1|O' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFF( D0,  _EQ029,  VCC,  VCC);
  _EQ029 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:21|plmt_d:4|:4' = '|plmt_d8_8:50|plmt_d8:21|plmt_d:4|O' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFF( D3,  _EQ030,  VCC,  VCC);
  _EQ030 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:14|plmt_d:1|:4' = '|plmt_d8_8:51|plmt_d8:14|plmt_d:1|O' 
-- Equation name is '_LC030', type is buried 
_LC030   = DFF( D0,  _EQ031,  VCC,  VCC);
  _EQ031 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:17|plmt_d:4|:4' = '|plmt_d8_8:51|plmt_d8:17|plmt_d:4|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( D3,  _EQ032,  VCC,  VCC);
  _EQ032 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:19|plmt_d:4|:4' = '|plmt_d8_8:51|plmt_d8:19|plmt_d:4|O' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFF( D3,  _EQ033,  VCC,  VCC);
  _EQ033 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:20|plmt_d:4|:4' = '|plmt_d8_8:51|plmt_d8:20|plmt_d:4|O' 
-- Equation name is '_LC019', type is buried 
_LC019   = DFF( D3,  _EQ034,  VCC,  VCC);
  _EQ034 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:14|plmt_d:1|:4' = '|plmt_d8_8:52|plmt_d8:14|plmt_d:1|O' 
-- Equation name is '_LC031', type is buried 
_LC031   = DFF( D0,  _EQ035,  VCC,  VCC);
  _EQ035 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:17|plmt_d:4|:4' = '|plmt_d8_8:52|plmt_d8:17|plmt_d:4|O' 
-- Equation name is '_LC020', type is buried 
_LC020   = DFF( D3,  _EQ036,  VCC,  VCC);
  _EQ036 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:18|plmt_d:4|:4' = '|plmt_d8_8:52|plmt_d8:18|plmt_d:4|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( D3,  _EQ037,  VCC,  VCC);
  _EQ037 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:19|plmt_d:4|:4' = '|plmt_d8_8:52|plmt_d8:19|plmt_d:4|O' 
-- Equation name is '_LC021', type is buried 
_LC021   = DFF( D3,  _EQ038,  VCC,  VCC);
  _EQ038 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:20|plmt_d:4|:4' = '|plmt_d8_8:52|plmt_d8:20|plmt_d:4|O' 
-- Equation name is '_LC022', type is buried 
_LC022   = DFF( D3,  _EQ039,  VCC,  VCC);
  _EQ039 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:14|plmt_d:4|:4' = '|plmt_d8_8:53|plmt_d8:14|plmt_d:4|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( D3,  _EQ040,  VCC,  VCC);
  _EQ040 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:15|plmt_d:4|:4' = '|plmt_d8_8:53|plmt_d8:15|plmt_d:4|O' 
-- Equation name is '_LC023', type is buried 
_LC023   = DFF( D3,  _EQ041,  VCC,  VCC);
  _EQ041 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:16|plmt_d:4|:4' = '|plmt_d8_8:53|plmt_d8:16|plmt_d:4|O' 
-- Equation name is '_LC024', type is buried 
_LC024   = DFF( D3,  _EQ042,  VCC,  VCC);
  _EQ042 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_or8_8:55|~22~2' = '|plmt_or8_8:55|Q3~2' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ043);
  _EQ043 =  _LC024 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC023 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC022 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC021 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC020 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC019 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC018 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC017 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~22~3' = '|plmt_or8_8:55|Q3~3' 
-- Equation name is '_LC033', type is buried 
-- synthesized logic cell 
_LC033   = LCELL( _EQ044);
  _EQ044 =  _LC029 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC025 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC034 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC015 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC010 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC009 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC039 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC038 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~22~5' = '|plmt_or8_8:55|Q3~5' 
-- Equation name is '_LC011', type is buried 
-- synthesized logic cell 
_LC011   = LCELL( _EQ045);
  _EQ045 =  _LC006 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC005 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC004 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC003 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC002 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC001 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC012 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC014 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~19~5' = '~PIN027' 
-- Equation name is '_LC048', location is LC048, type is output.
 ~PIN027 = LCELL( _EQ046);
  _EQ046 =  _LC047 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC046 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC045 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC044 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC043 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC042 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC041 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC040 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~19~6' = '~PIN028' 
-- Equation name is '_LC032', location is LC032, type is output.
 ~PIN028 = LCELL( _EQ047);
  _EQ047 =  _LC036 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC037 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC031 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC030 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC028 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC027 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC026 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC035 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res2

***** Logic for device 'res2' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  R  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              S  S  S  S  S  S  S  S     S  S  S  S  S  S  S  S  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  R  
              V  V  V  V  V  V  V  V  G  V  V  V  V  V  V  V  V  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  E  
              D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
RESERVED | 13                                                  57 | RESERVED 
      WR | 14                                                  56 | ~PIN003 
      RD | 15                                                  55 | ~PIN004 
 ~PIN012 | 16                                                  54 | ~PIN005 
     GND | 17                                                  53 | GND 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
     GND | 19                                                  51 | GND 
 ~PIN011 | 20                                                  50 | ~PIN006 
 ~PIN010 | 21                                                  49 | ~PIN007 
 ~PIN009 | 22                                                  48 | ~PIN008 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | D5 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  R  R  R  R  R  R  R  Q  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  T  
              S  S  S  S  S  S  S  S  D  S  S  S  S  S  S  S  5  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R     
              V  V  V  V  V  V  V  V     V  V  V  V  V  V  V     
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              D  D  D  D  D  D  D  D     D  D  D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res2

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     4/12( 33%)   0/12(  0%) 
B:    LC13 - LC24    11/12( 91%)   0/12(  0%) 
C:    LC25 - LC36    12/12(100%)   2/12( 16%) 
D:    LC37 - LC48    11/12( 91%)   0/12(  0%) 


Total dedicated input pins used:                12/16     ( 75%)
Total I/O pins used:                             2/48     (  4%)
Total logic cells used:                         38/48     ( 79%)
Average fan-in:                                  8.76
Total fan-in:                                   333

Total input pins required:                      12
Total output pins required:                      1
Total bidirectional pins required:               1
Total logic cells required:                     38
Total flipflops required:                       32

Synthesized logic cells:                         4/  48   (  8%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res2

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  44     33    C      BIDIR     g        5    4    0   32  D5
  56      -   -       INPUT    s         0    0    0   36  ~PIN003
  55      -   -       INPUT    s         0    0    0   36  ~PIN004
  54      -   -       INPUT    s         0    0    0   36  ~PIN005
  50      -   -       INPUT    s         0    0    0   36  ~PIN006
  49      -   -       INPUT    s         0    0    0   36  ~PIN007
  48      -   -       INPUT    s         0    0    0   36  ~PIN008
  22      -   -       INPUT    s         0    0    2    0  ~PIN009
  21      -   -       INPUT    s         0    0    2    0  ~PIN010
  20      -   -       INPUT    s         0    0    2    0  ~PIN011
  16      -   -       INPUT    s         0    0    2    0  ~PIN012
  15      -   -       INPUT              0    0    1    4  RD
  14      -   -       INPUT              0    0    0   32  WR


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res2

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  44     33    C        TRI     g        5    4    0   32  D5
  43     32    C     OUTPUT              4    4    0    0  QT5


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res2

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (57)    37    D        DFF     g        7    1    0    1  |plmt_d8_8:46|plmt_d8:14|plmt_d:6|O (|plmt_d8_8:46|plmt_d8:14|plmt_d:6|:4)
 (27)    17    B        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:15|plmt_d:6|O (|plmt_d8_8:46|plmt_d8:15|plmt_d:6|:4)
 (28)    18    B        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:16|plmt_d:6|O (|plmt_d8_8:46|plmt_d8:16|plmt_d:6|:4)
 (29)    19    B        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:17|plmt_d:6|O (|plmt_d8_8:46|plmt_d8:17|plmt_d:6|:4)
 (30)    20    B        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:18|plmt_d:6|O (|plmt_d8_8:46|plmt_d8:18|plmt_d:6|:4)
 (58)    38    D        DFF     g        7    1    0    1  |plmt_d8_8:46|plmt_d8:21|plmt_d:6|O (|plmt_d8_8:46|plmt_d8:21|plmt_d:6|:4)
 (31)    21    B        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:14|plmt_d:6|O (|plmt_d8_8:47|plmt_d8:14|plmt_d:6|:4)
 (23)    13    B        DFF     g        7    1    0    1  |plmt_d8_8:47|plmt_d8:17|plmt_d:6|O (|plmt_d8_8:47|plmt_d8:17|plmt_d:6|:4)
 (59)    39    D        DFF     g        7    1    0    1  |plmt_d8_8:47|plmt_d8:19|plmt_d:6|O (|plmt_d8_8:47|plmt_d8:19|plmt_d:6|:4)
 (47)    36    C        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:20|plmt_d:6|O (|plmt_d8_8:47|plmt_d8:20|plmt_d:6|:4)
 (32)    22    B        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:14|plmt_d:6|O (|plmt_d8_8:48|plmt_d8:14|plmt_d:6|:4)
 (46)    35    C        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:17|plmt_d:6|O (|plmt_d8_8:48|plmt_d8:17|plmt_d:6|:4)
 (45)    34    C        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:19|plmt_d:6|O (|plmt_d8_8:48|plmt_d8:19|plmt_d:6|:4)
 (36)    25    C        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:20|plmt_d:6|O (|plmt_d8_8:48|plmt_d8:20|plmt_d:6|:4)
 (24)    14    B        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:14|plmt_d:6|O (|plmt_d8_8:49|plmt_d8:14|plmt_d:6|:4)
 (37)    26    C        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:15|plmt_d:6|O (|plmt_d8_8:49|plmt_d8:15|plmt_d:6|:4)
 (38)    27    C        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:16|plmt_d:6|O (|plmt_d8_8:49|plmt_d8:16|plmt_d:6|:4)
 (39)    28    C        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:18|plmt_d:6|O (|plmt_d8_8:49|plmt_d8:18|plmt_d:6|:4)
 (61)    41    D        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:21|plmt_d:6|O (|plmt_d8_8:49|plmt_d8:21|plmt_d:6|:4)
 (33)    23    B        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:14|plmt_d:6|O (|plmt_d8_8:50|plmt_d8:14|plmt_d:6|:4)
 (25)    15    B        DFF     g        7    1    0    1  |plmt_d8_8:50|plmt_d8:15|plmt_d:6|O (|plmt_d8_8:50|plmt_d8:15|plmt_d:6|:4)
 (40)    29    C        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:16|plmt_d:6|O (|plmt_d8_8:50|plmt_d8:16|plmt_d:6|:4)
 (10)     9    A        DFF     g        7    1    0    1  |plmt_d8_8:50|plmt_d8:18|plmt_d:6|O (|plmt_d8_8:50|plmt_d8:18|plmt_d:6|:4)
 (11)    10    A        DFF     g        7    1    0    1  |plmt_d8_8:51|plmt_d8:14|plmt_d:6|O (|plmt_d8_8:51|plmt_d8:14|plmt_d:6|:4)
 (62)    42    D        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:21|plmt_d:6|O (|plmt_d8_8:51|plmt_d8:21|plmt_d:6|:4)
 (12)    11    A        DFF     g        7    1    0    1  |plmt_d8_8:52|plmt_d8:14|plmt_d:6|O (|plmt_d8_8:52|plmt_d8:14|plmt_d:6|:4)
 (63)    43    D        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:21|plmt_d:6|O (|plmt_d8_8:52|plmt_d8:21|plmt_d:6|:4)
 (64)    44    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:17|plmt_d:6|O (|plmt_d8_8:53|plmt_d8:17|plmt_d:6|:4)
 (65)    45    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:18|plmt_d:6|O (|plmt_d8_8:53|plmt_d8:18|plmt_d:6|:4)
 (66)    46    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:19|plmt_d:6|O (|plmt_d8_8:53|plmt_d8:19|plmt_d:6|:4)
 (67)    47    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:20|plmt_d:6|O (|plmt_d8_8:53|plmt_d8:20|plmt_d:6|:4)
 (13)    12    A        DFF     g        7    1    0    1  |plmt_d8_8:53|plmt_d8:21|plmt_d:6|O (|plmt_d8_8:53|plmt_d8:21|plmt_d:6|:4)
 (60)    40    D       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q5~1 (|plmt_or8_8:55|~24~1)
 (41)    30    C       SOFT    s         7    8    2    0  |plmt_or8_8:55|Q5~5 (|plmt_or8_8:55|~24~5)
 (42)    31    C       SOFT    s         7    8    2    0  |plmt_or8_8:55|Q5~6 (|plmt_or8_8:55|~24~6)
 (26)    16    B       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q5~8 (|plmt_or8_8:55|~24~8)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res2

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'A'
        +------- LC9 |plmt_d8_8:50|plmt_d8:18|plmt_d:6|O
        | +----- LC10 |plmt_d8_8:51|plmt_d8:14|plmt_d:6|O
        | | +--- LC11 |plmt_d8_8:52|plmt_d8:14|plmt_d:6|O
        | | | +- LC12 |plmt_d8_8:53|plmt_d8:21|plmt_d:6|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'A'
LC      | | | | 
LC9  -> - - - - | <-- |plmt_d8_8:50|plmt_d8:18|plmt_d:6|O
LC10 -> - - - - | <-- |plmt_d8_8:51|plmt_d8:14|plmt_d:6|O
LC11 -> - - - - | <-- |plmt_d8_8:52|plmt_d8:14|plmt_d:6|O
LC12 -> - - - - | <-- |plmt_d8_8:53|plmt_d8:21|plmt_d:6|O

Pin
56   -> @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ | <-- ~PIN008
22   -> - - - - | <-- ~PIN009
21   -> - - - - | <-- ~PIN010
20   -> - - - - | <-- ~PIN011
16   -> - - - - | <-- ~PIN012
15   -> - - - - | <-- RD
14   -> @ @ @ @ | <-- WR
LC33 -> * * * * | <-- D5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res2

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'B'
        +--------------------- LC17 |plmt_d8_8:46|plmt_d8:15|plmt_d:6|O
        | +------------------- LC18 |plmt_d8_8:46|plmt_d8:16|plmt_d:6|O
        | | +----------------- LC19 |plmt_d8_8:46|plmt_d8:17|plmt_d:6|O
        | | | +--------------- LC20 |plmt_d8_8:46|plmt_d8:18|plmt_d:6|O
        | | | | +------------- LC21 |plmt_d8_8:47|plmt_d8:14|plmt_d:6|O
        | | | | | +----------- LC13 |plmt_d8_8:47|plmt_d8:17|plmt_d:6|O
        | | | | | | +--------- LC22 |plmt_d8_8:48|plmt_d8:14|plmt_d:6|O
        | | | | | | | +------- LC14 |plmt_d8_8:49|plmt_d8:14|plmt_d:6|O
        | | | | | | | | +----- LC23 |plmt_d8_8:50|plmt_d8:14|plmt_d:6|O
        | | | | | | | | | +--- LC15 |plmt_d8_8:50|plmt_d8:15|plmt_d:6|O
        | | | | | | | | | | +- LC16 |plmt_or8_8:55|Q5~8
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | 
LC17 -> - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:15|plmt_d:6|O
LC18 -> - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:16|plmt_d:6|O
LC19 -> - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:17|plmt_d:6|O
LC20 -> - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:18|plmt_d:6|O
LC21 -> - - - - - - - - - - @ | <-- |plmt_d8_8:47|plmt_d8:14|plmt_d:6|O
LC13 -> - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:17|plmt_d:6|O
LC22 -> - - - - - - - - - - @ | <-- |plmt_d8_8:48|plmt_d8:14|plmt_d:6|O
LC14 -> - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:14|plmt_d:6|O
LC23 -> - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:14|plmt_d:6|O
LC15 -> - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:15|plmt_d:6|O
LC16 -> - - - - - - - - - - - | <-- |plmt_or8_8:55|Q5~8

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - | <-- ~PIN009
21   -> - - - - - - - - - - - | <-- ~PIN010
20   -> - - - - - - - - - - - | <-- ~PIN011
16   -> - - - - - - - - - - - | <-- ~PIN012
15   -> - - - - - - - - - - @ | <-- RD
14   -> @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC33 -> * * * * * * * * * * - | <-- D5
LC37 -> - - - - - - - - - - * | <-- |plmt_d8_8:46|plmt_d8:14|plmt_d:6|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res2

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC33 D5
        | +--------------------- LC36 |plmt_d8_8:47|plmt_d8:20|plmt_d:6|O
        | | +------------------- LC35 |plmt_d8_8:48|plmt_d8:17|plmt_d:6|O
        | | | +----------------- LC34 |plmt_d8_8:48|plmt_d8:19|plmt_d:6|O
        | | | | +--------------- LC25 |plmt_d8_8:48|plmt_d8:20|plmt_d:6|O
        | | | | | +------------- LC26 |plmt_d8_8:49|plmt_d8:15|plmt_d:6|O
        | | | | | | +----------- LC27 |plmt_d8_8:49|plmt_d8:16|plmt_d:6|O
        | | | | | | | +--------- LC28 |plmt_d8_8:49|plmt_d8:18|plmt_d:6|O
        | | | | | | | | +------- LC29 |plmt_d8_8:50|plmt_d8:16|plmt_d:6|O
        | | | | | | | | | +----- LC30 |plmt_or8_8:55|Q5~5
        | | | | | | | | | | +--- LC31 |plmt_or8_8:55|Q5~6
        | | | | | | | | | | | +- LC32 QT5
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC33 -> - * * * * * * * * - - - | <-- D5
LC36 -> - - - - - - - - - @ - - | <-- |plmt_d8_8:47|plmt_d8:20|plmt_d:6|O
LC35 -> - - - - - - - - - @ - - | <-- |plmt_d8_8:48|plmt_d8:17|plmt_d:6|O
LC34 -> - - - - - - - - - @ - - | <-- |plmt_d8_8:48|plmt_d8:19|plmt_d:6|O
LC25 -> - - - - - - - - - @ - - | <-- |plmt_d8_8:48|plmt_d8:20|plmt_d:6|O
LC26 -> - - - - - - - - - @ - - | <-- |plmt_d8_8:49|plmt_d8:15|plmt_d:6|O
LC27 -> - - - - - - - - - @ - - | <-- |plmt_d8_8:49|plmt_d8:16|plmt_d:6|O
LC28 -> - - - - - - - - - @ - - | <-- |plmt_d8_8:49|plmt_d8:18|plmt_d:6|O
LC29 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:50|plmt_d8:16|plmt_d:6|O
LC30 -> @ - - - - - - - - - - @ | <-- |plmt_or8_8:55|Q5~5
LC31 -> @ - - - - - - - - - - @ | <-- |plmt_or8_8:55|Q5~6
LC32 -> - - - - - - - - - - - - | <-- QT5

Pin
56   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN003
55   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN004
54   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN005
50   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN006
49   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN007
48   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN008
22   -> @ - - - - - - - - - - @ | <-- ~PIN009
21   -> @ - - - - - - - - - - @ | <-- ~PIN010
20   -> @ - - - - - - - - - - @ | <-- ~PIN011
16   -> @ - - - - - - - - - - @ | <-- ~PIN012
15   -> @ - - - - - - - - @ @ - | <-- RD
14   -> - @ @ @ @ @ @ @ @ - - - | <-- WR
LC38 -> - - - - - - - - - - * - | <-- |plmt_d8_8:46|plmt_d8:21|plmt_d:6|O
LC13 -> - - - - - - - - - - * - | <-- |plmt_d8_8:47|plmt_d8:17|plmt_d:6|O
LC39 -> - - - - - - - - - * - - | <-- |plmt_d8_8:47|plmt_d8:19|plmt_d:6|O
LC14 -> - - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:14|plmt_d:6|O
LC15 -> - - - - - - - - - - * - | <-- |plmt_d8_8:50|plmt_d8:15|plmt_d:6|O
LC9  -> - - - - - - - - - - * - | <-- |plmt_d8_8:50|plmt_d8:18|plmt_d:6|O
LC10 -> - - - - - - - - - - * - | <-- |plmt_d8_8:51|plmt_d8:14|plmt_d:6|O
LC11 -> - - - - - - - - - - * - | <-- |plmt_d8_8:52|plmt_d8:14|plmt_d:6|O
LC40 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q5~1
LC16 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q5~8


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res2

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'D'
        +--------------------- LC37 |plmt_d8_8:46|plmt_d8:14|plmt_d:6|O
        | +------------------- LC38 |plmt_d8_8:46|plmt_d8:21|plmt_d:6|O
        | | +----------------- LC39 |plmt_d8_8:47|plmt_d8:19|plmt_d:6|O
        | | | +--------------- LC41 |plmt_d8_8:49|plmt_d8:21|plmt_d:6|O
        | | | | +------------- LC42 |plmt_d8_8:51|plmt_d8:21|plmt_d:6|O
        | | | | | +----------- LC43 |plmt_d8_8:52|plmt_d8:21|plmt_d:6|O
        | | | | | | +--------- LC44 |plmt_d8_8:53|plmt_d8:17|plmt_d:6|O
        | | | | | | | +------- LC45 |plmt_d8_8:53|plmt_d8:18|plmt_d:6|O
        | | | | | | | | +----- LC46 |plmt_d8_8:53|plmt_d8:19|plmt_d:6|O
        | | | | | | | | | +--- LC47 |plmt_d8_8:53|plmt_d8:20|plmt_d:6|O
        | | | | | | | | | | +- LC40 |plmt_or8_8:55|Q5~1
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | 
LC37 -> - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:14|plmt_d:6|O
LC38 -> - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:21|plmt_d:6|O
LC39 -> - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:19|plmt_d:6|O
LC41 -> - - - - - - - - - - @ | <-- |plmt_d8_8:49|plmt_d8:21|plmt_d:6|O
LC42 -> - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:21|plmt_d:6|O
LC43 -> - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:21|plmt_d:6|O
LC44 -> - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:17|plmt_d:6|O
LC45 -> - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:18|plmt_d:6|O
LC46 -> - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:19|plmt_d:6|O
LC47 -> - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:20|plmt_d:6|O
LC40 -> - - - - - - - - - - - | <-- |plmt_or8_8:55|Q5~1

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - | <-- ~PIN009
21   -> - - - - - - - - - - - | <-- ~PIN010
20   -> - - - - - - - - - - - | <-- ~PIN011
16   -> - - - - - - - - - - - | <-- ~PIN012
15   -> - - - - - - - - - - @ | <-- RD
14   -> @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC33 -> * * * * * * * * * * - | <-- D5
LC12 -> - - - - - - - - - - * | <-- |plmt_d8_8:53|plmt_d8:21|plmt_d:6|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res2

** EQUATIONS **

RD       : INPUT;
WR       : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;

-- Node name is 'D5' 
-- Equation name is 'D5', location is LC033, type is bidir.
D5       = TRI(_LC033,  RD);
_LC033   = LCELL(!_EQ001);
  _EQ001 = !_LC016 & !_LC030 & !_LC031 & !_LC040 & !~PIN009 & !~PIN010 & 
             !~PIN011 & !~PIN012;

-- Node name is 'QT5' 
-- Equation name is 'QT5', location is LC032, type is output.
 QT5     = LCELL(!_EQ002);
  _EQ002 = !_LC016 & !_LC030 & !_LC031 & !_LC040 & !~PIN009 & !~PIN010 & 
             !~PIN011 & !~PIN012;

-- Node name is '|plmt_d8_8:46|plmt_d8:14|plmt_d:6|:4' = '|plmt_d8_8:46|plmt_d8:14|plmt_d:6|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( D5,  _EQ003,  VCC,  VCC);
  _EQ003 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:15|plmt_d:6|:4' = '|plmt_d8_8:46|plmt_d8:15|plmt_d:6|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( D5,  _EQ004,  VCC,  VCC);
  _EQ004 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:16|plmt_d:6|:4' = '|plmt_d8_8:46|plmt_d8:16|plmt_d:6|O' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFF( D5,  _EQ005,  VCC,  VCC);
  _EQ005 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:17|plmt_d:6|:4' = '|plmt_d8_8:46|plmt_d8:17|plmt_d:6|O' 
-- Equation name is '_LC019', type is buried 
_LC019   = DFF( D5,  _EQ006,  VCC,  VCC);
  _EQ006 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:18|plmt_d:6|:4' = '|plmt_d8_8:46|plmt_d8:18|plmt_d:6|O' 
-- Equation name is '_LC020', type is buried 
_LC020   = DFF( D5,  _EQ007,  VCC,  VCC);
  _EQ007 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:21|plmt_d:6|:4' = '|plmt_d8_8:46|plmt_d8:21|plmt_d:6|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( D5,  _EQ008,  VCC,  VCC);
  _EQ008 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:14|plmt_d:6|:4' = '|plmt_d8_8:47|plmt_d8:14|plmt_d:6|O' 
-- Equation name is '_LC021', type is buried 
_LC021   = DFF( D5,  _EQ009,  VCC,  VCC);
  _EQ009 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:17|plmt_d:6|:4' = '|plmt_d8_8:47|plmt_d8:17|plmt_d:6|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( D5,  _EQ010,  VCC,  VCC);
  _EQ010 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:19|plmt_d:6|:4' = '|plmt_d8_8:47|plmt_d8:19|plmt_d:6|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( D5,  _EQ011,  VCC,  VCC);
  _EQ011 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:20|plmt_d:6|:4' = '|plmt_d8_8:47|plmt_d8:20|plmt_d:6|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( D5,  _EQ012,  VCC,  VCC);
  _EQ012 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:14|plmt_d:6|:4' = '|plmt_d8_8:48|plmt_d8:14|plmt_d:6|O' 
-- Equation name is '_LC022', type is buried 
_LC022   = DFF( D5,  _EQ013,  VCC,  VCC);
  _EQ013 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:17|plmt_d:6|:4' = '|plmt_d8_8:48|plmt_d8:17|plmt_d:6|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( D5,  _EQ014,  VCC,  VCC);
  _EQ014 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:19|plmt_d:6|:4' = '|plmt_d8_8:48|plmt_d8:19|plmt_d:6|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( D5,  _EQ015,  VCC,  VCC);
  _EQ015 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:20|plmt_d:6|:4' = '|plmt_d8_8:48|plmt_d8:20|plmt_d:6|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( D5,  _EQ016,  VCC,  VCC);
  _EQ016 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:14|plmt_d:6|:4' = '|plmt_d8_8:49|plmt_d8:14|plmt_d:6|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( D5,  _EQ017,  VCC,  VCC);
  _EQ017 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:15|plmt_d:6|:4' = '|plmt_d8_8:49|plmt_d8:15|plmt_d:6|O' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFF( D5,  _EQ018,  VCC,  VCC);
  _EQ018 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:16|plmt_d:6|:4' = '|plmt_d8_8:49|plmt_d8:16|plmt_d:6|O' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFF( D5,  _EQ019,  VCC,  VCC);
  _EQ019 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:18|plmt_d:6|:4' = '|plmt_d8_8:49|plmt_d8:18|plmt_d:6|O' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFF( D5,  _EQ020,  VCC,  VCC);
  _EQ020 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:21|plmt_d:6|:4' = '|plmt_d8_8:49|plmt_d8:21|plmt_d:6|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( D5,  _EQ021,  VCC,  VCC);
  _EQ021 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:14|plmt_d:6|:4' = '|plmt_d8_8:50|plmt_d8:14|plmt_d:6|O' 
-- Equation name is '_LC023', type is buried 
_LC023   = DFF( D5,  _EQ022,  VCC,  VCC);
  _EQ022 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:15|plmt_d:6|:4' = '|plmt_d8_8:50|plmt_d8:15|plmt_d:6|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( D5,  _EQ023,  VCC,  VCC);
  _EQ023 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:16|plmt_d:6|:4' = '|plmt_d8_8:50|plmt_d8:16|plmt_d:6|O' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFF( D5,  _EQ024,  VCC,  VCC);
  _EQ024 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:18|plmt_d:6|:4' = '|plmt_d8_8:50|plmt_d8:18|plmt_d:6|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( D5,  _EQ025,  VCC,  VCC);
  _EQ025 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:14|plmt_d:6|:4' = '|plmt_d8_8:51|plmt_d8:14|plmt_d:6|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( D5,  _EQ026,  VCC,  VCC);
  _EQ026 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:21|plmt_d:6|:4' = '|plmt_d8_8:51|plmt_d8:21|plmt_d:6|O' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFF( D5,  _EQ027,  VCC,  VCC);
  _EQ027 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:14|plmt_d:6|:4' = '|plmt_d8_8:52|plmt_d8:14|plmt_d:6|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( D5,  _EQ028,  VCC,  VCC);
  _EQ028 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:21|plmt_d:6|:4' = '|plmt_d8_8:52|plmt_d8:21|plmt_d:6|O' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFF( D5,  _EQ029,  VCC,  VCC);
  _EQ029 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:17|plmt_d:6|:4' = '|plmt_d8_8:53|plmt_d8:17|plmt_d:6|O' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFF( D5,  _EQ030,  VCC,  VCC);
  _EQ030 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:18|plmt_d:6|:4' = '|plmt_d8_8:53|plmt_d8:18|plmt_d:6|O' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFF( D5,  _EQ031,  VCC,  VCC);
  _EQ031 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:19|plmt_d:6|:4' = '|plmt_d8_8:53|plmt_d8:19|plmt_d:6|O' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFF( D5,  _EQ032,  VCC,  VCC);
  _EQ032 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:20|plmt_d:6|:4' = '|plmt_d8_8:53|plmt_d8:20|plmt_d:6|O' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFF( D5,  _EQ033,  VCC,  VCC);
  _EQ033 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:21|plmt_d:6|:4' = '|plmt_d8_8:53|plmt_d8:21|plmt_d:6|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( D5,  _EQ034,  VCC,  VCC);
  _EQ034 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_or8_8:55|~24~1' = '|plmt_or8_8:55|Q5~1' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ035);
  _EQ035 =  _LC012 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC047 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC046 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC044 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC043 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC042 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC041 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC045 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~24~5' = '|plmt_or8_8:55|Q5~5' 
-- Equation name is '_LC030', type is buried 
-- synthesized logic cell 
_LC030   = LCELL( _EQ036);
  _EQ036 =  _LC028 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC027 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC026 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC025 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC034 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC035 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC036 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC039 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~24~6' = '|plmt_or8_8:55|Q5~6' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ037);
  _EQ037 =  _LC013 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC038 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC011 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC010 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC009 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC029 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC015 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC014 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~24~8' = '|plmt_or8_8:55|Q5~8' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ038);
  _EQ038 =  _LC019 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC023 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC022 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC021 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC020 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC018 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC017 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC037 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res3

***** Logic for device 'res3' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                    R  R  R  R  R  R        R  R  R  R  R  R  R  
              ~  ~  E  E  E  E  E  E     ~  E  E  E  E  E  E  E  
              P  P  S  S  S  S  S  S     P  S  S  S  S  S  S  S  
              I  I  E  E  E  E  E  E     I  E  E  E  E  E  E  E  
              N  N  R  R  R  R  R  R     N  R  R  R  R  R  R  R  
              0  0  V  V  V  V  V  V  G  0  V  V  V  V  V  V  V  
              1  2  E  E  E  E  E  E  N  0  E  E  E  E  E  E  E  
              2  0  D  D  D  D  D  D  D  9  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
RESERVED | 13                                                  57 | RESERVED 
     GND | 14                                                  56 | D3 
     GND | 15                                                  55 | D5 
      WR | 16                                                  54 | ~PIN003 
     GND | 17                                                  53 | GND 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
     GND | 19                                                  51 | GND 
      RD | 20                                                  50 | ~PIN004 
 ~PIN008 | 21                                                  49 | ~PIN005 
 ~PIN007 | 22                                                  48 | ~PIN006 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  ~  G  R  R  R  R  R  R  R  ~  
              E  E  E  E  E  E  E  P  N  E  E  E  E  E  E  E  P  
              S  S  S  S  S  S  S  I  D  S  S  S  S  S  S  S  I  
              E  E  E  E  E  E  E  N     E  E  E  E  E  E  E  N  
              R  R  R  R  R  R  R  0     R  R  R  R  R  R  R  0  
              V  V  V  V  V  V  V  1     V  V  V  V  V  V  V  1  
              E  E  E  E  E  E  E  9     E  E  E  E  E  E  E  0  
              D  D  D  D  D  D  D        D  D  D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res3

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12    12/12(100%)   2/12( 16%) 
B:    LC13 - LC24     9/12( 75%)   1/12(  8%) 
C:    LC25 - LC36    12/12(100%)   1/12(  8%) 
D:    LC37 - LC48    12/12(100%)   1/12(  8%) 


Total dedicated input pins used:                10/16     ( 62%)
Total I/O pins used:                             5/48     ( 10%)
Total logic cells used:                         45/48     ( 93%)
Average fan-in:                                  8.77
Total fan-in:                                   395

Total input pins required:                      10
Total output pins required:                      5
Total bidirectional pins required:               0
Total logic cells required:                     45
Total flipflops required:                       40

Synthesized logic cells:                         5/  48   ( 10%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res3

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT    s         0    0    0   16  D3
  55      -   -       INPUT    s         0    0    0   24  D5
  54      -   -       INPUT    s         0    0    5   40  ~PIN003
  50      -   -       INPUT    s         0    0    5   40  ~PIN004
  49      -   -       INPUT    s         0    0    5   40  ~PIN005
  48      -   -       INPUT    s         0    0    5   40  ~PIN006
  22      -   -       INPUT    s         0    0    5   40  ~PIN007
  21      -   -       INPUT    s         0    0    5   40  ~PIN008
  20      -   -       INPUT              0    0    5    0  RD
  16      -   -       INPUT              0    0    0   40  WR


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res3

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  68     48    D     OUTPUT    s         7    8    0    0  ~PIN009 (|plmt_or8_8:55|~24~2)
  43     32    C     OUTPUT    s         7    8    0    0  ~PIN010 (|plmt_or8_8:55|~24~3)
   9      8    A     OUTPUT    s         7    8    0    0  ~PIN012 (|plmt_or8_8:55|~24~7)
  34     24    B     OUTPUT    s         7    8    0    0  ~PIN019 (|plmt_or8_8:55|~22~7)
   8      7    A     OUTPUT    s         7    8    0    0  ~PIN020 (|plmt_or8_8:55|~22~8)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res3

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (57)    37    D        DFF     g        8    0    1    0  |plmt_d8_8:46|plmt_d8:14|plmt_d:4|O (|plmt_d8_8:46|plmt_d8:14|plmt_d:4|:4)
 (44)    33    C        DFF     g        8    0    1    0  |plmt_d8_8:46|plmt_d8:15|plmt_d:4|O (|plmt_d8_8:46|plmt_d8:15|plmt_d:4|:4)
 (13)    12    A        DFF              8    0    1    0  |plmt_d8_8:46|plmt_d8:16|plmt_d:4|O (|plmt_d8_8:46|plmt_d8:16|plmt_d:4|:4)
 (12)    11    A        DFF              8    0    1    0  |plmt_d8_8:46|plmt_d8:17|plmt_d:4|O (|plmt_d8_8:46|plmt_d8:17|plmt_d:4|:4)
 (11)    10    A        DFF              8    0    1    0  |plmt_d8_8:46|plmt_d8:18|plmt_d:4|O (|plmt_d8_8:46|plmt_d8:18|plmt_d:4|:4)
 (26)    16    B        DFF              8    0    1    0  |plmt_d8_8:46|plmt_d8:19|plmt_d:4|O (|plmt_d8_8:46|plmt_d8:19|plmt_d:4|:4)
 (10)     9    A        DFF              8    0    1    0  |plmt_d8_8:46|plmt_d8:19|plmt_d:6|O (|plmt_d8_8:46|plmt_d8:19|plmt_d:6|:4)
 (27)    17    B        DFF              8    0    1    0  |plmt_d8_8:46|plmt_d8:20|plmt_d:4|O (|plmt_d8_8:46|plmt_d8:20|plmt_d:4|:4)
  (2)     1    A        DFF              8    0    1    0  |plmt_d8_8:46|plmt_d8:20|plmt_d:6|O (|plmt_d8_8:46|plmt_d8:20|plmt_d:6|:4)
  (3)     2    A        DFF              8    0    1    0  |plmt_d8_8:47|plmt_d8:14|plmt_d:4|O (|plmt_d8_8:47|plmt_d8:14|plmt_d:4|:4)
 (28)    18    B        DFF              8    0    1    0  |plmt_d8_8:47|plmt_d8:15|plmt_d:4|O (|plmt_d8_8:47|plmt_d8:15|plmt_d:4|:4)
 (23)    13    B        DFF     g        8    0    1    0  |plmt_d8_8:47|plmt_d8:15|plmt_d:6|O (|plmt_d8_8:47|plmt_d8:15|plmt_d:6|:4)
 (29)    19    B        DFF              8    0    1    0  |plmt_d8_8:47|plmt_d8:16|plmt_d:4|O (|plmt_d8_8:47|plmt_d8:16|plmt_d:4|:4)
 (24)    14    B        DFF     g        8    0    1    0  |plmt_d8_8:47|plmt_d8:16|plmt_d:6|O (|plmt_d8_8:47|plmt_d8:16|plmt_d:6|:4)
 (30)    20    B        DFF              8    0    1    0  |plmt_d8_8:47|plmt_d8:18|plmt_d:4|O (|plmt_d8_8:47|plmt_d8:18|plmt_d:4|:4)
 (25)    15    B        DFF     g        8    0    1    0  |plmt_d8_8:47|plmt_d8:18|plmt_d:6|O (|plmt_d8_8:47|plmt_d8:18|plmt_d:6|:4)
 (47)    36    C        DFF              8    0    1    0  |plmt_d8_8:47|plmt_d8:21|plmt_d:6|O (|plmt_d8_8:47|plmt_d8:21|plmt_d:6|:4)
  (4)     3    A        DFF              8    0    1    0  |plmt_d8_8:48|plmt_d8:14|plmt_d:4|O (|plmt_d8_8:48|plmt_d8:14|plmt_d:4|:4)
 (45)    34    C        DFF     g        8    0    1    0  |plmt_d8_8:48|plmt_d8:15|plmt_d:4|O (|plmt_d8_8:48|plmt_d8:15|plmt_d:4|:4)
  (5)     4    A        DFF              8    0    1    0  |plmt_d8_8:48|plmt_d8:15|plmt_d:6|O (|plmt_d8_8:48|plmt_d8:15|plmt_d:6|:4)
 (58)    38    D        DFF     g        8    0    1    0  |plmt_d8_8:48|plmt_d8:16|plmt_d:4|O (|plmt_d8_8:48|plmt_d8:16|plmt_d:4|:4)
 (59)    39    D        DFF     g        8    0    1    0  |plmt_d8_8:48|plmt_d8:16|plmt_d:6|O (|plmt_d8_8:48|plmt_d8:16|plmt_d:6|:4)
 (46)    35    C        DFF     g        8    0    1    0  |plmt_d8_8:48|plmt_d8:18|plmt_d:4|O (|plmt_d8_8:48|plmt_d8:18|plmt_d:4|:4)
  (6)     5    A        DFF              8    0    1    0  |plmt_d8_8:48|plmt_d8:18|plmt_d:6|O (|plmt_d8_8:48|plmt_d8:18|plmt_d:6|:4)
 (36)    25    C        DFF              8    0    1    0  |plmt_d8_8:48|plmt_d8:21|plmt_d:6|O (|plmt_d8_8:48|plmt_d8:21|plmt_d:6|:4)
 (37)    26    C        DFF              8    0    1    0  |plmt_d8_8:49|plmt_d8:17|plmt_d:6|O (|plmt_d8_8:49|plmt_d8:17|plmt_d:6|:4)
 (38)    27    C        DFF              8    0    1    0  |plmt_d8_8:49|plmt_d8:19|plmt_d:6|O (|plmt_d8_8:49|plmt_d8:19|plmt_d:6|:4)
 (39)    28    C        DFF              8    0    1    0  |plmt_d8_8:49|plmt_d8:20|plmt_d:6|O (|plmt_d8_8:49|plmt_d8:20|plmt_d:6|:4)
  (7)     6    A        DFF              8    0    1    0  |plmt_d8_8:50|plmt_d8:14|plmt_d:4|O (|plmt_d8_8:50|plmt_d8:14|plmt_d:4|:4)
 (40)    29    C        DFF              8    0    1    0  |plmt_d8_8:50|plmt_d8:21|plmt_d:6|O (|plmt_d8_8:50|plmt_d8:21|plmt_d:6|:4)
 (60)    40    D        DFF              8    0    1    0  |plmt_d8_8:51|plmt_d8:17|plmt_d:6|O (|plmt_d8_8:51|plmt_d8:17|plmt_d:6|:4)
 (61)    41    D        DFF              8    0    1    0  |plmt_d8_8:51|plmt_d8:19|plmt_d:6|O (|plmt_d8_8:51|plmt_d8:19|plmt_d:6|:4)
 (62)    42    D        DFF              8    0    1    0  |plmt_d8_8:51|plmt_d8:20|plmt_d:6|O (|plmt_d8_8:51|plmt_d8:20|plmt_d:6|:4)
 (63)    43    D        DFF              8    0    1    0  |plmt_d8_8:52|plmt_d8:17|plmt_d:6|O (|plmt_d8_8:52|plmt_d8:17|plmt_d:6|:4)
 (41)    30    C        DFF              8    0    1    0  |plmt_d8_8:52|plmt_d8:18|plmt_d:6|O (|plmt_d8_8:52|plmt_d8:18|plmt_d:6|:4)
 (64)    44    D        DFF              8    0    1    0  |plmt_d8_8:52|plmt_d8:19|plmt_d:6|O (|plmt_d8_8:52|plmt_d8:19|plmt_d:6|:4)
 (65)    45    D        DFF              8    0    1    0  |plmt_d8_8:52|plmt_d8:20|plmt_d:6|O (|plmt_d8_8:52|plmt_d8:20|plmt_d:6|:4)
 (42)    31    C        DFF              8    0    1    0  |plmt_d8_8:53|plmt_d8:14|plmt_d:6|O (|plmt_d8_8:53|plmt_d8:14|plmt_d:6|:4)
 (66)    46    D        DFF              8    0    1    0  |plmt_d8_8:53|plmt_d8:15|plmt_d:6|O (|plmt_d8_8:53|plmt_d8:15|plmt_d:6|:4)
 (67)    47    D        DFF              8    0    1    0  |plmt_d8_8:53|plmt_d8:16|plmt_d:6|O (|plmt_d8_8:53|plmt_d8:16|plmt_d:6|:4)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res3

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'A'
        +----------------------- LC8 ~PIN012
        | +--------------------- LC7 ~PIN020
        | | +------------------- LC12 |plmt_d8_8:46|plmt_d8:16|plmt_d:4|O
        | | | +----------------- LC11 |plmt_d8_8:46|plmt_d8:17|plmt_d:4|O
        | | | | +--------------- LC10 |plmt_d8_8:46|plmt_d8:18|plmt_d:4|O
        | | | | | +------------- LC9 |plmt_d8_8:46|plmt_d8:19|plmt_d:6|O
        | | | | | | +----------- LC1 |plmt_d8_8:46|plmt_d8:20|plmt_d:6|O
        | | | | | | | +--------- LC2 |plmt_d8_8:47|plmt_d8:14|plmt_d:4|O
        | | | | | | | | +------- LC3 |plmt_d8_8:48|plmt_d8:14|plmt_d:4|O
        | | | | | | | | | +----- LC4 |plmt_d8_8:48|plmt_d8:15|plmt_d:6|O
        | | | | | | | | | | +--- LC5 |plmt_d8_8:48|plmt_d8:18|plmt_d:6|O
        | | | | | | | | | | | +- LC6 |plmt_d8_8:50|plmt_d8:14|plmt_d:4|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | 
LC8  -> - - - - - - - - - - - - | <-- ~PIN012
LC7  -> - - - - - - - - - - - - | <-- ~PIN020
LC12 -> - @ - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:16|plmt_d:4|O
LC11 -> - @ - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:17|plmt_d:4|O
LC10 -> - @ - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:18|plmt_d:4|O
LC9  -> @ - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:19|plmt_d:6|O
LC1  -> @ - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:20|plmt_d:6|O
LC2  -> - @ - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:14|plmt_d:4|O
LC3  -> - @ - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:14|plmt_d:4|O
LC4  -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:15|plmt_d:6|O
LC5  -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:18|plmt_d:6|O
LC6  -> - @ - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:14|plmt_d:4|O

Pin
56   -> - - @ @ @ - - @ @ - - @ | <-- D3
55   -> - - - - - @ @ - - @ @ - | <-- D5
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
21   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
20   -> @ @ - - - - - - - - - - | <-- RD
16   -> - - @ @ @ @ @ @ @ @ @ @ | <-- WR
LC37 -> - * - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:14|plmt_d:4|O
LC33 -> - * - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:15|plmt_d:4|O
LC13 -> * - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:15|plmt_d:6|O
LC14 -> * - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:16|plmt_d:6|O
LC15 -> * - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:18|plmt_d:6|O
LC39 -> * - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:16|plmt_d:6|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res3

** LOGIC CELL INTERCONNECTIONS **

                           Logic cells placed in LAB 'B'
        +----------------- LC24 ~PIN019
        | +--------------- LC16 |plmt_d8_8:46|plmt_d8:19|plmt_d:4|O
        | | +------------- LC17 |plmt_d8_8:46|plmt_d8:20|plmt_d:4|O
        | | | +----------- LC18 |plmt_d8_8:47|plmt_d8:15|plmt_d:4|O
        | | | | +--------- LC13 |plmt_d8_8:47|plmt_d8:15|plmt_d:6|O
        | | | | | +------- LC19 |plmt_d8_8:47|plmt_d8:16|plmt_d:4|O
        | | | | | | +----- LC14 |plmt_d8_8:47|plmt_d8:16|plmt_d:6|O
        | | | | | | | +--- LC20 |plmt_d8_8:47|plmt_d8:18|plmt_d:4|O
        | | | | | | | | +- LC15 |plmt_d8_8:47|plmt_d8:18|plmt_d:6|O
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | 
LC24 -> - - - - - - - - - | <-- ~PIN019
LC16 -> @ - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:19|plmt_d:4|O
LC17 -> @ - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:20|plmt_d:4|O
LC18 -> @ - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:15|plmt_d:4|O
LC13 -> - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:15|plmt_d:6|O
LC19 -> @ - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:16|plmt_d:4|O
LC14 -> - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:16|plmt_d:6|O
LC20 -> @ - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:18|plmt_d:4|O
LC15 -> - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:18|plmt_d:6|O

Pin
56   -> - @ @ @ - @ - @ - | <-- D3
55   -> - - - - @ - @ - @ | <-- D5
54   -> @ @ @ @ @ @ @ @ @ | <-- ~PIN003
50   -> @ @ @ @ @ @ @ @ @ | <-- ~PIN004
49   -> @ @ @ @ @ @ @ @ @ | <-- ~PIN005
48   -> @ @ @ @ @ @ @ @ @ | <-- ~PIN006
22   -> @ @ @ @ @ @ @ @ @ | <-- ~PIN007
21   -> @ @ @ @ @ @ @ @ @ | <-- ~PIN008
20   -> @ - - - - - - - - | <-- RD
16   -> - @ @ @ @ @ @ @ @ | <-- WR
LC34 -> * - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:15|plmt_d:4|O
LC38 -> * - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:16|plmt_d:4|O
LC35 -> * - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:18|plmt_d:4|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res3

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC32 ~PIN010
        | +--------------------- LC33 |plmt_d8_8:46|plmt_d8:15|plmt_d:4|O
        | | +------------------- LC36 |plmt_d8_8:47|plmt_d8:21|plmt_d:6|O
        | | | +----------------- LC34 |plmt_d8_8:48|plmt_d8:15|plmt_d:4|O
        | | | | +--------------- LC35 |plmt_d8_8:48|plmt_d8:18|plmt_d:4|O
        | | | | | +------------- LC25 |plmt_d8_8:48|plmt_d8:21|plmt_d:6|O
        | | | | | | +----------- LC26 |plmt_d8_8:49|plmt_d8:17|plmt_d:6|O
        | | | | | | | +--------- LC27 |plmt_d8_8:49|plmt_d8:19|plmt_d:6|O
        | | | | | | | | +------- LC28 |plmt_d8_8:49|plmt_d8:20|plmt_d:6|O
        | | | | | | | | | +----- LC29 |plmt_d8_8:50|plmt_d8:21|plmt_d:6|O
        | | | | | | | | | | +--- LC30 |plmt_d8_8:52|plmt_d8:18|plmt_d:6|O
        | | | | | | | | | | | +- LC31 |plmt_d8_8:53|plmt_d8:14|plmt_d:6|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC32 -> - - - - - - - - - - - - | <-- ~PIN010
LC33 -> - - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:15|plmt_d:4|O
LC36 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:21|plmt_d:6|O
LC34 -> - - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:15|plmt_d:4|O
LC35 -> - - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:18|plmt_d:4|O
LC25 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:21|plmt_d:6|O
LC26 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:17|plmt_d:6|O
LC27 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:19|plmt_d:6|O
LC28 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:20|plmt_d:6|O
LC29 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:21|plmt_d:6|O
LC30 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:18|plmt_d:6|O
LC31 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:14|plmt_d:6|O

Pin
56   -> - @ - @ @ - - - - - - - | <-- D3
55   -> - - @ - - @ @ @ @ @ @ @ | <-- D5
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
21   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
20   -> @ - - - - - - - - - - - | <-- RD
16   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- WR


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res3

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC48 ~PIN009
        | +--------------------- LC37 |plmt_d8_8:46|plmt_d8:14|plmt_d:4|O
        | | +------------------- LC38 |plmt_d8_8:48|plmt_d8:16|plmt_d:4|O
        | | | +----------------- LC39 |plmt_d8_8:48|plmt_d8:16|plmt_d:6|O
        | | | | +--------------- LC40 |plmt_d8_8:51|plmt_d8:17|plmt_d:6|O
        | | | | | +------------- LC41 |plmt_d8_8:51|plmt_d8:19|plmt_d:6|O
        | | | | | | +----------- LC42 |plmt_d8_8:51|plmt_d8:20|plmt_d:6|O
        | | | | | | | +--------- LC43 |plmt_d8_8:52|plmt_d8:17|plmt_d:6|O
        | | | | | | | | +------- LC44 |plmt_d8_8:52|plmt_d8:19|plmt_d:6|O
        | | | | | | | | | +----- LC45 |plmt_d8_8:52|plmt_d8:20|plmt_d:6|O
        | | | | | | | | | | +--- LC46 |plmt_d8_8:53|plmt_d8:15|plmt_d:6|O
        | | | | | | | | | | | +- LC47 |plmt_d8_8:53|plmt_d8:16|plmt_d:6|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC48 -> - - - - - - - - - - - - | <-- ~PIN009
LC37 -> - - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:14|plmt_d:4|O
LC38 -> - - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:16|plmt_d:4|O
LC39 -> - - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:16|plmt_d:6|O
LC40 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:17|plmt_d:6|O
LC41 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:19|plmt_d:6|O
LC42 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:20|plmt_d:6|O
LC43 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:17|plmt_d:6|O
LC44 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:19|plmt_d:6|O
LC45 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:20|plmt_d:6|O
LC46 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:15|plmt_d:6|O
LC47 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:16|plmt_d:6|O

Pin
56   -> - @ @ - - - - - - - - - | <-- D3
55   -> - - - @ @ @ @ @ @ @ @ @ | <-- D5
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
21   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
20   -> @ - - - - - - - - - - - | <-- RD
16   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- WR


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res3

** EQUATIONS **

D3       : INPUT;
D5       : INPUT;
RD       : INPUT;
WR       : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;

-- Node name is '|plmt_d8_8:46|plmt_d8:14|plmt_d:4|:4' = '|plmt_d8_8:46|plmt_d8:14|plmt_d:4|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( D3,  _EQ001,  VCC,  VCC);
  _EQ001 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:15|plmt_d:4|:4' = '|plmt_d8_8:46|plmt_d8:15|plmt_d:4|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( D3,  _EQ002,  VCC,  VCC);
  _EQ002 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:16|plmt_d:4|:4' = '|plmt_d8_8:46|plmt_d8:16|plmt_d:4|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( D3,  _EQ003,  VCC,  VCC);
  _EQ003 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:17|plmt_d:4|:4' = '|plmt_d8_8:46|plmt_d8:17|plmt_d:4|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( D3,  _EQ004,  VCC,  VCC);
  _EQ004 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:18|plmt_d:4|:4' = '|plmt_d8_8:46|plmt_d8:18|plmt_d:4|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( D3,  _EQ005,  VCC,  VCC);
  _EQ005 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:19|plmt_d:4|:4' = '|plmt_d8_8:46|plmt_d8:19|plmt_d:4|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( D3,  _EQ006,  VCC,  VCC);
  _EQ006 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:19|plmt_d:6|:4' = '|plmt_d8_8:46|plmt_d8:19|plmt_d:6|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( D5,  _EQ007,  VCC,  VCC);
  _EQ007 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:20|plmt_d:4|:4' = '|plmt_d8_8:46|plmt_d8:20|plmt_d:4|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( D3,  _EQ008,  VCC,  VCC);
  _EQ008 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:20|plmt_d:6|:4' = '|plmt_d8_8:46|plmt_d8:20|plmt_d:6|O' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFF( D5,  _EQ009,  VCC,  VCC);
  _EQ009 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:14|plmt_d:4|:4' = '|plmt_d8_8:47|plmt_d8:14|plmt_d:4|O' 
-- Equation name is '_LC002', type is buried 
_LC002   = DFF( D3,  _EQ010,  VCC,  VCC);
  _EQ010 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:15|plmt_d:4|:4' = '|plmt_d8_8:47|plmt_d8:15|plmt_d:4|O' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFF( D3,  _EQ011,  VCC,  VCC);
  _EQ011 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:15|plmt_d:6|:4' = '|plmt_d8_8:47|plmt_d8:15|plmt_d:6|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( D5,  _EQ012,  VCC,  VCC);
  _EQ012 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:16|plmt_d:4|:4' = '|plmt_d8_8:47|plmt_d8:16|plmt_d:4|O' 
-- Equation name is '_LC019', type is buried 
_LC019   = DFF( D3,  _EQ013,  VCC,  VCC);
  _EQ013 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:16|plmt_d:6|:4' = '|plmt_d8_8:47|plmt_d8:16|plmt_d:6|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( D5,  _EQ014,  VCC,  VCC);
  _EQ014 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:18|plmt_d:4|:4' = '|plmt_d8_8:47|plmt_d8:18|plmt_d:4|O' 
-- Equation name is '_LC020', type is buried 
_LC020   = DFF( D3,  _EQ015,  VCC,  VCC);
  _EQ015 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:18|plmt_d:6|:4' = '|plmt_d8_8:47|plmt_d8:18|plmt_d:6|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( D5,  _EQ016,  VCC,  VCC);
  _EQ016 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:21|plmt_d:6|:4' = '|plmt_d8_8:47|plmt_d8:21|plmt_d:6|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( D5,  _EQ017,  VCC,  VCC);
  _EQ017 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:14|plmt_d:4|:4' = '|plmt_d8_8:48|plmt_d8:14|plmt_d:4|O' 
-- Equation name is '_LC003', type is buried 
_LC003   = DFF( D3,  _EQ018,  VCC,  VCC);
  _EQ018 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:15|plmt_d:4|:4' = '|plmt_d8_8:48|plmt_d8:15|plmt_d:4|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( D3,  _EQ019,  VCC,  VCC);
  _EQ019 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:15|plmt_d:6|:4' = '|plmt_d8_8:48|plmt_d8:15|plmt_d:6|O' 
-- Equation name is '_LC004', type is buried 
_LC004   = DFF( D5,  _EQ020,  VCC,  VCC);
  _EQ020 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:16|plmt_d:4|:4' = '|plmt_d8_8:48|plmt_d8:16|plmt_d:4|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( D3,  _EQ021,  VCC,  VCC);
  _EQ021 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:16|plmt_d:6|:4' = '|plmt_d8_8:48|plmt_d8:16|plmt_d:6|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( D5,  _EQ022,  VCC,  VCC);
  _EQ022 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:18|plmt_d:4|:4' = '|plmt_d8_8:48|plmt_d8:18|plmt_d:4|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( D3,  _EQ023,  VCC,  VCC);
  _EQ023 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:18|plmt_d:6|:4' = '|plmt_d8_8:48|plmt_d8:18|plmt_d:6|O' 
-- Equation name is '_LC005', type is buried 
_LC005   = DFF( D5,  _EQ024,  VCC,  VCC);
  _EQ024 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:21|plmt_d:6|:4' = '|plmt_d8_8:48|plmt_d8:21|plmt_d:6|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( D5,  _EQ025,  VCC,  VCC);
  _EQ025 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:17|plmt_d:6|:4' = '|plmt_d8_8:49|plmt_d8:17|plmt_d:6|O' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFF( D5,  _EQ026,  VCC,  VCC);
  _EQ026 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:19|plmt_d:6|:4' = '|plmt_d8_8:49|plmt_d8:19|plmt_d:6|O' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFF( D5,  _EQ027,  VCC,  VCC);
  _EQ027 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:20|plmt_d:6|:4' = '|plmt_d8_8:49|plmt_d8:20|plmt_d:6|O' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFF( D5,  _EQ028,  VCC,  VCC);
  _EQ028 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:14|plmt_d:4|:4' = '|plmt_d8_8:50|plmt_d8:14|plmt_d:4|O' 
-- Equation name is '_LC006', type is buried 
_LC006   = DFF( D3,  _EQ029,  VCC,  VCC);
  _EQ029 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:21|plmt_d:6|:4' = '|plmt_d8_8:50|plmt_d8:21|plmt_d:6|O' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFF( D5,  _EQ030,  VCC,  VCC);
  _EQ030 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:17|plmt_d:6|:4' = '|plmt_d8_8:51|plmt_d8:17|plmt_d:6|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( D5,  _EQ031,  VCC,  VCC);
  _EQ031 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:19|plmt_d:6|:4' = '|plmt_d8_8:51|plmt_d8:19|plmt_d:6|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( D5,  _EQ032,  VCC,  VCC);
  _EQ032 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:20|plmt_d:6|:4' = '|plmt_d8_8:51|plmt_d8:20|plmt_d:6|O' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFF( D5,  _EQ033,  VCC,  VCC);
  _EQ033 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:17|plmt_d:6|:4' = '|plmt_d8_8:52|plmt_d8:17|plmt_d:6|O' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFF( D5,  _EQ034,  VCC,  VCC);
  _EQ034 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:18|plmt_d:6|:4' = '|plmt_d8_8:52|plmt_d8:18|plmt_d:6|O' 
-- Equation name is '_LC030', type is buried 
_LC030   = DFF( D5,  _EQ035,  VCC,  VCC);
  _EQ035 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:19|plmt_d:6|:4' = '|plmt_d8_8:52|plmt_d8:19|plmt_d:6|O' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFF( D5,  _EQ036,  VCC,  VCC);
  _EQ036 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:20|plmt_d:6|:4' = '|plmt_d8_8:52|plmt_d8:20|plmt_d:6|O' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFF( D5,  _EQ037,  VCC,  VCC);
  _EQ037 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:14|plmt_d:6|:4' = '|plmt_d8_8:53|plmt_d8:14|plmt_d:6|O' 
-- Equation name is '_LC031', type is buried 
_LC031   = DFF( D5,  _EQ038,  VCC,  VCC);
  _EQ038 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:15|plmt_d:6|:4' = '|plmt_d8_8:53|plmt_d8:15|plmt_d:6|O' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFF( D5,  _EQ039,  VCC,  VCC);
  _EQ039 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:16|plmt_d:6|:4' = '|plmt_d8_8:53|plmt_d8:16|plmt_d:6|O' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFF( D5,  _EQ040,  VCC,  VCC);
  _EQ040 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_or8_8:55|~24~2' = '~PIN009' 
-- Equation name is '_LC048', location is LC048, type is output.
 ~PIN009 = LCELL( _EQ041);
  _EQ041 =  _LC047 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC046 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC045 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC044 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC043 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC042 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC041 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC040 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~24~3' = '~PIN010' 
-- Equation name is '_LC032', location is LC032, type is output.
 ~PIN010 = LCELL( _EQ042);
  _EQ042 =  _LC029 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC028 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC027 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC026 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC025 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC036 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC031 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC030 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~24~7' = '~PIN012' 
-- Equation name is '_LC008', location is LC008, type is output.
 ~PIN012 = LCELL( _EQ043);
  _EQ043 =  _LC005 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC039 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC004 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC015 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC014 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC013 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC001 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC009 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~22~7' = '~PIN019' 
-- Equation name is '_LC024', location is LC024, type is output.
 ~PIN019 = LCELL( _EQ044);
  _EQ044 =  _LC035 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC038 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC034 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC020 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC019 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC018 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC017 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC016 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~22~8' = '~PIN020' 
-- Equation name is '_LC007', location is LC007, type is output.
 ~PIN020 = LCELL( _EQ045);
  _EQ045 =  _LC011 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC006 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC003 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC002 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC010 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC012 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC033 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC037 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res4

***** Logic for device 'res4' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  R  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              S  S  S  S  S  S  S  S     S  S  S  S  S  S  S  S  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  R  
              V  V  V  V  V  V  V  V  G  V  V  V  V  V  V  V  V  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  E  
              D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
RESERVED | 13                                                  57 | RESERVED 
     GND | 14                                                  56 | ~PIN003 
      WR | 15                                                  55 | ~PIN004 
      RD | 16                                                  54 | ~PIN005 
     GND | 17                                                  53 | GND 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
     GND | 19                                                  51 | GND 
 ~PIN032 | 20                                                  50 | ~PIN006 
 ~PIN031 | 21                                                  49 | ~PIN007 
 ~PIN030 | 22                                                  48 | ~PIN008 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | D6 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  R  R  R  R  R  R  R  Q  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  T  
              S  S  S  S  S  S  S  S  D  S  S  S  S  S  S  S  6  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R     
              V  V  V  V  V  V  V  V     V  V  V  V  V  V  V     
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              D  D  D  D  D  D  D  D     D  D  D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res4

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12    11/12( 91%)   0/12(  0%) 
B:    LC13 - LC24    12/12(100%)   0/12(  0%) 
C:    LC25 - LC36    12/12(100%)   2/12( 16%) 
D:    LC37 - LC48    12/12(100%)   0/12(  0%) 


Total dedicated input pins used:                11/16     ( 68%)
Total I/O pins used:                             2/48     (  4%)
Total logic cells used:                         47/48     ( 97%)
Average fan-in:                                  8.76
Total fan-in:                                   412

Total input pins required:                      11
Total output pins required:                      1
Total bidirectional pins required:               1
Total logic cells required:                     47
Total flipflops required:                       40

Synthesized logic cells:                         5/  48   ( 10%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res4

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  44     33    C      BIDIR     g        4    5    0   40  D6
  56      -   -       INPUT    s         0    0    0   45  ~PIN003
  55      -   -       INPUT    s         0    0    0   45  ~PIN004
  54      -   -       INPUT    s         0    0    0   45  ~PIN005
  50      -   -       INPUT    s         0    0    0   45  ~PIN006
  49      -   -       INPUT    s         0    0    0   45  ~PIN007
  48      -   -       INPUT    s         0    0    0   45  ~PIN008
  22      -   -       INPUT    s         0    0    2    0  ~PIN030
  21      -   -       INPUT    s         0    0    2    0  ~PIN031
  20      -   -       INPUT    s         0    0    2    0  ~PIN032
  16      -   -       INPUT              0    0    1    5  RD
  15      -   -       INPUT              0    0    0   40  WR


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res4

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  44     33    C        TRI     g        4    5    0   40  D6
  43     32    C     OUTPUT              3    5    0    0  QT6


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res4

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (57)    37    D        DFF     g        7    1    0    1  |plmt_d8_8:46|plmt_d8:19|plmt_d:7|O (|plmt_d8_8:46|plmt_d8:19|plmt_d:7|:4)
 (58)    38    D        DFF     g        7    1    0    1  |plmt_d8_8:46|plmt_d8:20|plmt_d:7|O (|plmt_d8_8:46|plmt_d8:20|plmt_d:7|:4)
 (27)    17    B        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:21|plmt_d:7|O (|plmt_d8_8:46|plmt_d8:21|plmt_d:7|:4)
 (13)    12    A        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:15|plmt_d:7|O (|plmt_d8_8:47|plmt_d8:15|plmt_d:7|:4)
 (12)    11    A        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:16|plmt_d:7|O (|plmt_d8_8:47|plmt_d8:16|plmt_d:7|:4)
 (28)    18    B        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:17|plmt_d:7|O (|plmt_d8_8:47|plmt_d8:17|plmt_d:7|:4)
  (2)     1    A        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:18|plmt_d:7|O (|plmt_d8_8:47|plmt_d8:18|plmt_d:7|:4)
  (3)     2    A        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:19|plmt_d:7|O (|plmt_d8_8:47|plmt_d8:19|plmt_d:7|:4)
  (4)     3    A        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:20|plmt_d:7|O (|plmt_d8_8:47|plmt_d8:20|plmt_d:7|:4)
  (5)     4    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:15|plmt_d:7|O (|plmt_d8_8:48|plmt_d8:15|plmt_d:7|:4)
  (6)     5    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:16|plmt_d:7|O (|plmt_d8_8:48|plmt_d8:16|plmt_d:7|:4)
 (45)    34    C        DFF     g        7    1    0    1  |plmt_d8_8:48|plmt_d8:17|plmt_d:7|O (|plmt_d8_8:48|plmt_d8:17|plmt_d:7|:4)
  (7)     6    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:18|plmt_d:7|O (|plmt_d8_8:48|plmt_d8:18|plmt_d:7|:4)
 (46)    35    C        DFF     g        7    1    0    1  |plmt_d8_8:48|plmt_d8:19|plmt_d:7|O (|plmt_d8_8:48|plmt_d8:19|plmt_d:7|:4)
 (23)    13    B        DFF     g        7    1    0    1  |plmt_d8_8:48|plmt_d8:20|plmt_d:7|O (|plmt_d8_8:48|plmt_d8:20|plmt_d:7|:4)
 (29)    19    B        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:14|plmt_d:7|O (|plmt_d8_8:49|plmt_d8:14|plmt_d:7|:4)
  (8)     7    A        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:15|plmt_d:7|O (|plmt_d8_8:49|plmt_d8:15|plmt_d:7|:4)
 (59)    39    D        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:16|plmt_d:7|O (|plmt_d8_8:49|plmt_d8:16|plmt_d:7|:4)
 (24)    14    B        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:18|plmt_d:7|O (|plmt_d8_8:49|plmt_d8:18|plmt_d:7|:4)
 (61)    41    D        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:21|plmt_d:7|O (|plmt_d8_8:49|plmt_d8:21|plmt_d:7|:4)
 (30)    20    B        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:15|plmt_d:7|O (|plmt_d8_8:50|plmt_d8:15|plmt_d:7|:4)
 (31)    21    B        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:16|plmt_d:7|O (|plmt_d8_8:50|plmt_d8:16|plmt_d:7|:4)
 (32)    22    B        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:18|plmt_d:7|O (|plmt_d8_8:50|plmt_d8:18|plmt_d:7|:4)
 (33)    23    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:14|plmt_d:7|O (|plmt_d8_8:51|plmt_d8:14|plmt_d:7|:4)
 (25)    15    B        DFF     g        7    1    0    1  |plmt_d8_8:51|plmt_d8:17|plmt_d:7|O (|plmt_d8_8:51|plmt_d8:17|plmt_d:7|:4)
 (47)    36    C        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:19|plmt_d:7|O (|plmt_d8_8:51|plmt_d8:19|plmt_d:7|:4)
 (36)    25    C        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:20|plmt_d:7|O (|plmt_d8_8:51|plmt_d8:20|plmt_d:7|:4)
 (62)    42    D        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:21|plmt_d:7|O (|plmt_d8_8:51|plmt_d8:21|plmt_d:7|:4)
 (34)    24    B        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:14|plmt_d:7|O (|plmt_d8_8:52|plmt_d8:14|plmt_d:7|:4)
 (37)    26    C        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:17|plmt_d:7|O (|plmt_d8_8:52|plmt_d8:17|plmt_d:7|:4)
 (38)    27    C        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:19|plmt_d:7|O (|plmt_d8_8:52|plmt_d8:19|plmt_d:7|:4)
 (39)    28    C        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:20|plmt_d:7|O (|plmt_d8_8:52|plmt_d8:20|plmt_d:7|:4)
 (63)    43    D        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:21|plmt_d:7|O (|plmt_d8_8:52|plmt_d8:21|plmt_d:7|:4)
 (40)    29    C        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:15|plmt_d:7|O (|plmt_d8_8:53|plmt_d8:15|plmt_d:7|:4)
 (41)    30    C        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:16|plmt_d:7|O (|plmt_d8_8:53|plmt_d8:16|plmt_d:7|:4)
 (64)    44    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:17|plmt_d:7|O (|plmt_d8_8:53|plmt_d8:17|plmt_d:7|:4)
 (65)    45    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:18|plmt_d:7|O (|plmt_d8_8:53|plmt_d8:18|plmt_d:7|:4)
 (66)    46    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:19|plmt_d:7|O (|plmt_d8_8:53|plmt_d8:19|plmt_d:7|:4)
 (67)    47    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:20|plmt_d:7|O (|plmt_d8_8:53|plmt_d8:20|plmt_d:7|:4)
 (68)    48    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:21|plmt_d:7|O (|plmt_d8_8:53|plmt_d8:21|plmt_d:7|:4)
 (60)    40    D       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q6~1 (|plmt_or8_8:55|~25~1)
 (42)    31    C       SOFT    s         7    8    2    0  |plmt_or8_8:55|Q6~2 (|plmt_or8_8:55|~25~2)
 (10)     9    A       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q6~5 (|plmt_or8_8:55|~25~5)
 (26)    16    B       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q6~6 (|plmt_or8_8:55|~25~6)
 (11)    10    A       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q6~7 (|plmt_or8_8:55|~25~7)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res4

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'A'
        +--------------------- LC12 |plmt_d8_8:47|plmt_d8:15|plmt_d:7|O
        | +------------------- LC11 |plmt_d8_8:47|plmt_d8:16|plmt_d:7|O
        | | +----------------- LC1 |plmt_d8_8:47|plmt_d8:18|plmt_d:7|O
        | | | +--------------- LC2 |plmt_d8_8:47|plmt_d8:19|plmt_d:7|O
        | | | | +------------- LC3 |plmt_d8_8:47|plmt_d8:20|plmt_d:7|O
        | | | | | +----------- LC4 |plmt_d8_8:48|plmt_d8:15|plmt_d:7|O
        | | | | | | +--------- LC5 |plmt_d8_8:48|plmt_d8:16|plmt_d:7|O
        | | | | | | | +------- LC6 |plmt_d8_8:48|plmt_d8:18|plmt_d:7|O
        | | | | | | | | +----- LC7 |plmt_d8_8:49|plmt_d8:15|plmt_d:7|O
        | | | | | | | | | +--- LC9 |plmt_or8_8:55|Q6~5
        | | | | | | | | | | +- LC10 |plmt_or8_8:55|Q6~7
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | 
LC12 -> - - - - - - - - - - @ | <-- |plmt_d8_8:47|plmt_d8:15|plmt_d:7|O
LC11 -> - - - - - - - - - - @ | <-- |plmt_d8_8:47|plmt_d8:16|plmt_d:7|O
LC1  -> - - - - - - - - - - @ | <-- |plmt_d8_8:47|plmt_d8:18|plmt_d:7|O
LC2  -> - - - - - - - - - @ - | <-- |plmt_d8_8:47|plmt_d8:19|plmt_d:7|O
LC3  -> - - - - - - - - - @ - | <-- |plmt_d8_8:47|plmt_d8:20|plmt_d:7|O
LC4  -> - - - - - - - - - - @ | <-- |plmt_d8_8:48|plmt_d8:15|plmt_d:7|O
LC5  -> - - - - - - - - - - @ | <-- |plmt_d8_8:48|plmt_d8:16|plmt_d:7|O
LC6  -> - - - - - - - - - - @ | <-- |plmt_d8_8:48|plmt_d8:18|plmt_d:7|O
LC7  -> - - - - - - - - - @ - | <-- |plmt_d8_8:49|plmt_d8:15|plmt_d:7|O
LC9  -> - - - - - - - - - - - | <-- |plmt_or8_8:55|Q6~5
LC10 -> - - - - - - - - - - - | <-- |plmt_or8_8:55|Q6~7

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - | <-- ~PIN030
21   -> - - - - - - - - - - - | <-- ~PIN031
20   -> - - - - - - - - - - - | <-- ~PIN032
16   -> - - - - - - - - - @ @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ - - | <-- WR
LC33 -> * * * * * * * * * - - | <-- D6
LC37 -> - - - - - - - - - - * | <-- |plmt_d8_8:46|plmt_d8:19|plmt_d:7|O
LC38 -> - - - - - - - - - - * | <-- |plmt_d8_8:46|plmt_d8:20|plmt_d:7|O
LC34 -> - - - - - - - - - * - | <-- |plmt_d8_8:48|plmt_d8:17|plmt_d:7|O
LC35 -> - - - - - - - - - * - | <-- |plmt_d8_8:48|plmt_d8:19|plmt_d:7|O
LC13 -> - - - - - - - - - * - | <-- |plmt_d8_8:48|plmt_d8:20|plmt_d:7|O
LC39 -> - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:16|plmt_d:7|O
LC14 -> - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:18|plmt_d:7|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res4

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC17 |plmt_d8_8:46|plmt_d8:21|plmt_d:7|O
        | +--------------------- LC18 |plmt_d8_8:47|plmt_d8:17|plmt_d:7|O
        | | +------------------- LC13 |plmt_d8_8:48|plmt_d8:20|plmt_d:7|O
        | | | +----------------- LC19 |plmt_d8_8:49|plmt_d8:14|plmt_d:7|O
        | | | | +--------------- LC14 |plmt_d8_8:49|plmt_d8:18|plmt_d:7|O
        | | | | | +------------- LC20 |plmt_d8_8:50|plmt_d8:15|plmt_d:7|O
        | | | | | | +----------- LC21 |plmt_d8_8:50|plmt_d8:16|plmt_d:7|O
        | | | | | | | +--------- LC22 |plmt_d8_8:50|plmt_d8:18|plmt_d:7|O
        | | | | | | | | +------- LC23 |plmt_d8_8:51|plmt_d8:14|plmt_d:7|O
        | | | | | | | | | +----- LC15 |plmt_d8_8:51|plmt_d8:17|plmt_d:7|O
        | | | | | | | | | | +--- LC24 |plmt_d8_8:52|plmt_d8:14|plmt_d:7|O
        | | | | | | | | | | | +- LC16 |plmt_or8_8:55|Q6~6
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC17 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:21|plmt_d:7|O
LC18 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:47|plmt_d8:17|plmt_d:7|O
LC13 -> - - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:20|plmt_d:7|O
LC19 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:49|plmt_d8:14|plmt_d:7|O
LC14 -> - - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:18|plmt_d:7|O
LC20 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:15|plmt_d:7|O
LC21 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:16|plmt_d:7|O
LC22 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:18|plmt_d:7|O
LC23 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:14|plmt_d:7|O
LC15 -> - - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:17|plmt_d:7|O
LC24 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:14|plmt_d:7|O
LC16 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q6~6

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - - | <-- ~PIN030
21   -> - - - - - - - - - - - - | <-- ~PIN031
20   -> - - - - - - - - - - - - | <-- ~PIN032
16   -> - - - - - - - - - - - @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC33 -> * * * * * * * * * * * - | <-- D6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res4

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC33 D6
        | +--------------------- LC34 |plmt_d8_8:48|plmt_d8:17|plmt_d:7|O
        | | +------------------- LC35 |plmt_d8_8:48|plmt_d8:19|plmt_d:7|O
        | | | +----------------- LC36 |plmt_d8_8:51|plmt_d8:19|plmt_d:7|O
        | | | | +--------------- LC25 |plmt_d8_8:51|plmt_d8:20|plmt_d:7|O
        | | | | | +------------- LC26 |plmt_d8_8:52|plmt_d8:17|plmt_d:7|O
        | | | | | | +----------- LC27 |plmt_d8_8:52|plmt_d8:19|plmt_d:7|O
        | | | | | | | +--------- LC28 |plmt_d8_8:52|plmt_d8:20|plmt_d:7|O
        | | | | | | | | +------- LC29 |plmt_d8_8:53|plmt_d8:15|plmt_d:7|O
        | | | | | | | | | +----- LC30 |plmt_d8_8:53|plmt_d8:16|plmt_d:7|O
        | | | | | | | | | | +--- LC31 |plmt_or8_8:55|Q6~2
        | | | | | | | | | | | +- LC32 QT6
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC33 -> - * * * * * * * * * - - | <-- D6
LC34 -> - - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:17|plmt_d:7|O
LC35 -> - - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:19|plmt_d:7|O
LC36 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:51|plmt_d8:19|plmt_d:7|O
LC25 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:51|plmt_d8:20|plmt_d:7|O
LC26 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:52|plmt_d8:17|plmt_d:7|O
LC27 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:52|plmt_d8:19|plmt_d:7|O
LC28 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:52|plmt_d8:20|plmt_d:7|O
LC29 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:53|plmt_d8:15|plmt_d:7|O
LC30 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:53|plmt_d8:16|plmt_d:7|O
LC31 -> @ - - - - - - - - - - @ | <-- |plmt_or8_8:55|Q6~2
LC32 -> - - - - - - - - - - - - | <-- QT6

Pin
56   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN003
55   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN004
54   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN005
50   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN006
49   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN007
48   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN008
22   -> @ - - - - - - - - - - @ | <-- ~PIN030
21   -> @ - - - - - - - - - - @ | <-- ~PIN031
20   -> @ - - - - - - - - - - @ | <-- ~PIN032
16   -> @ - - - - - - - - - @ - | <-- RD
15   -> - @ @ @ @ @ @ @ @ @ - - | <-- WR
LC15 -> - - - - - - - - - - * - | <-- |plmt_d8_8:51|plmt_d8:17|plmt_d:7|O
LC40 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q6~1
LC9  -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q6~5
LC16 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q6~6
LC10 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q6~7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res4

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC37 |plmt_d8_8:46|plmt_d8:19|plmt_d:7|O
        | +--------------------- LC38 |plmt_d8_8:46|plmt_d8:20|plmt_d:7|O
        | | +------------------- LC39 |plmt_d8_8:49|plmt_d8:16|plmt_d:7|O
        | | | +----------------- LC41 |plmt_d8_8:49|plmt_d8:21|plmt_d:7|O
        | | | | +--------------- LC42 |plmt_d8_8:51|plmt_d8:21|plmt_d:7|O
        | | | | | +------------- LC43 |plmt_d8_8:52|plmt_d8:21|plmt_d:7|O
        | | | | | | +----------- LC44 |plmt_d8_8:53|plmt_d8:17|plmt_d:7|O
        | | | | | | | +--------- LC45 |plmt_d8_8:53|plmt_d8:18|plmt_d:7|O
        | | | | | | | | +------- LC46 |plmt_d8_8:53|plmt_d8:19|plmt_d:7|O
        | | | | | | | | | +----- LC47 |plmt_d8_8:53|plmt_d8:20|plmt_d:7|O
        | | | | | | | | | | +--- LC48 |plmt_d8_8:53|plmt_d8:21|plmt_d:7|O
        | | | | | | | | | | | +- LC40 |plmt_or8_8:55|Q6~1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC37 -> - - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:19|plmt_d:7|O
LC38 -> - - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:20|plmt_d:7|O
LC39 -> - - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:16|plmt_d:7|O
LC41 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:49|plmt_d8:21|plmt_d:7|O
LC42 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:21|plmt_d:7|O
LC43 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:21|plmt_d:7|O
LC44 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:17|plmt_d:7|O
LC45 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:18|plmt_d:7|O
LC46 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:19|plmt_d:7|O
LC47 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:20|plmt_d:7|O
LC48 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:21|plmt_d:7|O
LC40 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q6~1

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - - | <-- ~PIN030
21   -> - - - - - - - - - - - - | <-- ~PIN031
20   -> - - - - - - - - - - - - | <-- ~PIN032
16   -> - - - - - - - - - - - @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC33 -> * * * * * * * * * * * - | <-- D6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res4

** EQUATIONS **

RD       : INPUT;
WR       : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN030  : INPUT;
~PIN031  : INPUT;
~PIN032  : INPUT;

-- Node name is 'D6' 
-- Equation name is 'D6', location is LC033, type is bidir.
D6       = TRI(_LC033,  RD);
_LC033   = LCELL(!_EQ001);
  _EQ001 = !_LC009 & !_LC010 & !_LC016 & !_LC031 & !_LC040 & !~PIN030 & 
             !~PIN031 & !~PIN032;

-- Node name is 'QT6' 
-- Equation name is 'QT6', location is LC032, type is output.
 QT6     = LCELL(!_EQ002);
  _EQ002 = !_LC009 & !_LC010 & !_LC016 & !_LC031 & !_LC040 & !~PIN030 & 
             !~PIN031 & !~PIN032;

-- Node name is '|plmt_d8_8:46|plmt_d8:19|plmt_d:7|:4' = '|plmt_d8_8:46|plmt_d8:19|plmt_d:7|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( D6,  _EQ003,  VCC,  VCC);
  _EQ003 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:20|plmt_d:7|:4' = '|plmt_d8_8:46|plmt_d8:20|plmt_d:7|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( D6,  _EQ004,  VCC,  VCC);
  _EQ004 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:21|plmt_d:7|:4' = '|plmt_d8_8:46|plmt_d8:21|plmt_d:7|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( D6,  _EQ005,  VCC,  VCC);
  _EQ005 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:15|plmt_d:7|:4' = '|plmt_d8_8:47|plmt_d8:15|plmt_d:7|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( D6,  _EQ006,  VCC,  VCC);
  _EQ006 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:16|plmt_d:7|:4' = '|plmt_d8_8:47|plmt_d8:16|plmt_d:7|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( D6,  _EQ007,  VCC,  VCC);
  _EQ007 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:17|plmt_d:7|:4' = '|plmt_d8_8:47|plmt_d8:17|plmt_d:7|O' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFF( D6,  _EQ008,  VCC,  VCC);
  _EQ008 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:18|plmt_d:7|:4' = '|plmt_d8_8:47|plmt_d8:18|plmt_d:7|O' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFF( D6,  _EQ009,  VCC,  VCC);
  _EQ009 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:19|plmt_d:7|:4' = '|plmt_d8_8:47|plmt_d8:19|plmt_d:7|O' 
-- Equation name is '_LC002', type is buried 
_LC002   = DFF( D6,  _EQ010,  VCC,  VCC);
  _EQ010 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:20|plmt_d:7|:4' = '|plmt_d8_8:47|plmt_d8:20|plmt_d:7|O' 
-- Equation name is '_LC003', type is buried 
_LC003   = DFF( D6,  _EQ011,  VCC,  VCC);
  _EQ011 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:15|plmt_d:7|:4' = '|plmt_d8_8:48|plmt_d8:15|plmt_d:7|O' 
-- Equation name is '_LC004', type is buried 
_LC004   = DFF( D6,  _EQ012,  VCC,  VCC);
  _EQ012 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:16|plmt_d:7|:4' = '|plmt_d8_8:48|plmt_d8:16|plmt_d:7|O' 
-- Equation name is '_LC005', type is buried 
_LC005   = DFF( D6,  _EQ013,  VCC,  VCC);
  _EQ013 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:17|plmt_d:7|:4' = '|plmt_d8_8:48|plmt_d8:17|plmt_d:7|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( D6,  _EQ014,  VCC,  VCC);
  _EQ014 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:18|plmt_d:7|:4' = '|plmt_d8_8:48|plmt_d8:18|plmt_d:7|O' 
-- Equation name is '_LC006', type is buried 
_LC006   = DFF( D6,  _EQ015,  VCC,  VCC);
  _EQ015 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:19|plmt_d:7|:4' = '|plmt_d8_8:48|plmt_d8:19|plmt_d:7|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( D6,  _EQ016,  VCC,  VCC);
  _EQ016 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:20|plmt_d:7|:4' = '|plmt_d8_8:48|plmt_d8:20|plmt_d:7|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( D6,  _EQ017,  VCC,  VCC);
  _EQ017 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:14|plmt_d:7|:4' = '|plmt_d8_8:49|plmt_d8:14|plmt_d:7|O' 
-- Equation name is '_LC019', type is buried 
_LC019   = DFF( D6,  _EQ018,  VCC,  VCC);
  _EQ018 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:15|plmt_d:7|:4' = '|plmt_d8_8:49|plmt_d8:15|plmt_d:7|O' 
-- Equation name is '_LC007', type is buried 
_LC007   = DFF( D6,  _EQ019,  VCC,  VCC);
  _EQ019 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:16|plmt_d:7|:4' = '|plmt_d8_8:49|plmt_d8:16|plmt_d:7|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( D6,  _EQ020,  VCC,  VCC);
  _EQ020 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:18|plmt_d:7|:4' = '|plmt_d8_8:49|plmt_d8:18|plmt_d:7|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( D6,  _EQ021,  VCC,  VCC);
  _EQ021 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:21|plmt_d:7|:4' = '|plmt_d8_8:49|plmt_d8:21|plmt_d:7|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( D6,  _EQ022,  VCC,  VCC);
  _EQ022 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:15|plmt_d:7|:4' = '|plmt_d8_8:50|plmt_d8:15|plmt_d:7|O' 
-- Equation name is '_LC020', type is buried 
_LC020   = DFF( D6,  _EQ023,  VCC,  VCC);
  _EQ023 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:16|plmt_d:7|:4' = '|plmt_d8_8:50|plmt_d8:16|plmt_d:7|O' 
-- Equation name is '_LC021', type is buried 
_LC021   = DFF( D6,  _EQ024,  VCC,  VCC);
  _EQ024 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:18|plmt_d:7|:4' = '|plmt_d8_8:50|plmt_d8:18|plmt_d:7|O' 
-- Equation name is '_LC022', type is buried 
_LC022   = DFF( D6,  _EQ025,  VCC,  VCC);
  _EQ025 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:14|plmt_d:7|:4' = '|plmt_d8_8:51|plmt_d8:14|plmt_d:7|O' 
-- Equation name is '_LC023', type is buried 
_LC023   = DFF( D6,  _EQ026,  VCC,  VCC);
  _EQ026 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:17|plmt_d:7|:4' = '|plmt_d8_8:51|plmt_d8:17|plmt_d:7|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( D6,  _EQ027,  VCC,  VCC);
  _EQ027 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:19|plmt_d:7|:4' = '|plmt_d8_8:51|plmt_d8:19|plmt_d:7|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( D6,  _EQ028,  VCC,  VCC);
  _EQ028 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:20|plmt_d:7|:4' = '|plmt_d8_8:51|plmt_d8:20|plmt_d:7|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( D6,  _EQ029,  VCC,  VCC);
  _EQ029 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:21|plmt_d:7|:4' = '|plmt_d8_8:51|plmt_d8:21|plmt_d:7|O' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFF( D6,  _EQ030,  VCC,  VCC);
  _EQ030 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:14|plmt_d:7|:4' = '|plmt_d8_8:52|plmt_d8:14|plmt_d:7|O' 
-- Equation name is '_LC024', type is buried 
_LC024   = DFF( D6,  _EQ031,  VCC,  VCC);
  _EQ031 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:17|plmt_d:7|:4' = '|plmt_d8_8:52|plmt_d8:17|plmt_d:7|O' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFF( D6,  _EQ032,  VCC,  VCC);
  _EQ032 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:19|plmt_d:7|:4' = '|plmt_d8_8:52|plmt_d8:19|plmt_d:7|O' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFF( D6,  _EQ033,  VCC,  VCC);
  _EQ033 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:20|plmt_d:7|:4' = '|plmt_d8_8:52|plmt_d8:20|plmt_d:7|O' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFF( D6,  _EQ034,  VCC,  VCC);
  _EQ034 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:21|plmt_d:7|:4' = '|plmt_d8_8:52|plmt_d8:21|plmt_d:7|O' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFF( D6,  _EQ035,  VCC,  VCC);
  _EQ035 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:15|plmt_d:7|:4' = '|plmt_d8_8:53|plmt_d8:15|plmt_d:7|O' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFF( D6,  _EQ036,  VCC,  VCC);
  _EQ036 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:16|plmt_d:7|:4' = '|plmt_d8_8:53|plmt_d8:16|plmt_d:7|O' 
-- Equation name is '_LC030', type is buried 
_LC030   = DFF( D6,  _EQ037,  VCC,  VCC);
  _EQ037 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:17|plmt_d:7|:4' = '|plmt_d8_8:53|plmt_d8:17|plmt_d:7|O' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFF( D6,  _EQ038,  VCC,  VCC);
  _EQ038 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:18|plmt_d:7|:4' = '|plmt_d8_8:53|plmt_d8:18|plmt_d:7|O' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFF( D6,  _EQ039,  VCC,  VCC);
  _EQ039 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:19|plmt_d:7|:4' = '|plmt_d8_8:53|plmt_d8:19|plmt_d:7|O' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFF( D6,  _EQ040,  VCC,  VCC);
  _EQ040 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:20|plmt_d:7|:4' = '|plmt_d8_8:53|plmt_d8:20|plmt_d:7|O' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFF( D6,  _EQ041,  VCC,  VCC);
  _EQ041 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:21|plmt_d:7|:4' = '|plmt_d8_8:53|plmt_d8:21|plmt_d:7|O' 
-- Equation name is '_LC048', type is buried 
_LC048   = DFF( D6,  _EQ042,  VCC,  VCC);
  _EQ042 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_or8_8:55|~25~1' = '|plmt_or8_8:55|Q6~1' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ043);
  _EQ043 =  _LC048 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC047 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC046 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC044 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC043 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC042 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC041 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC045 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~25~2' = '|plmt_or8_8:55|Q6~2' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ044);
  _EQ044 =  _LC030 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC029 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC028 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC027 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC026 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC025 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC036 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC015 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~25~5' = '|plmt_or8_8:55|Q6~5' 
-- Equation name is '_LC009', type is buried 
-- synthesized logic cell 
_LC009   = LCELL( _EQ045);
  _EQ045 =  _LC014 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC039 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC007 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC013 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC035 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC034 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC003 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC002 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~25~6' = '|plmt_or8_8:55|Q6~6' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ046);
  _EQ046 =  _LC018 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC017 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC024 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC023 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC022 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC021 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC020 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC019 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~25~7' = '|plmt_or8_8:55|Q6~7' 
-- Equation name is '_LC010', type is buried 
-- synthesized logic cell 
_LC010   = LCELL( _EQ047);
  _EQ047 =  _LC006 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC005 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC004 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC001 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC011 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC012 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC038 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC037 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res5

***** Logic for device 'res5' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                 R  R  R  R  R  R  R        R  R  R  R  R  R  R  
              ~  E  E  E  E  E  E  E     ~  E  E  E  E  E  E  E  
              P  S  S  S  S  S  S  S     P  S  S  S  S  S  S  S  
              I  E  E  E  E  E  E  E     I  E  E  E  E  E  E  E  
              N  R  R  R  R  R  R  R     N  R  R  R  R  R  R  R  
              0  V  V  V  V  V  V  V  G  0  V  V  V  V  V  V  V  
              2  E  E  E  E  E  E  E  N  0  E  E  E  E  E  E  E  
              6  D  D  D  D  D  D  D  D  0  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
RESERVED | 13                                                  57 | RESERVED 
     GND | 14                                                  56 | D1 
      WR | 15                                                  55 | D6 
      RD | 16                                                  54 | D7 
     GND | 17                                                  53 | GND 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
     GND | 19                                                  51 | GND 
 ~PIN008 | 20                                                  50 | ~PIN003 
 ~PIN007 | 21                                                  49 | ~PIN004 
 ~PIN006 | 22                                                  48 | ~PIN005 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  ~  G  R  R  R  R  R  R  ~  ~  
              E  E  E  E  E  E  E  P  N  E  E  E  E  E  E  P  P  
              S  S  S  S  S  S  S  I  D  S  S  S  S  S  S  I  I  
              E  E  E  E  E  E  E  N     E  E  E  E  E  E  N  N  
              R  R  R  R  R  R  R  0     R  R  R  R  R  R  0  0  
              V  V  V  V  V  V  V  3     V  V  V  V  V  V  3  2  
              E  E  E  E  E  E  E  1     E  E  E  E  E  E  0  5  
              D  D  D  D  D  D  D        D  D  D  D  D  D        


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res5

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     9/12( 75%)   1/12(  8%) 
B:    LC13 - LC24    12/12(100%)   1/12(  8%) 
C:    LC25 - LC36    12/12(100%)   2/12( 16%) 
D:    LC37 - LC48    12/12(100%)   1/12(  8%) 


Total dedicated input pins used:                11/16     ( 68%)
Total I/O pins used:                             5/48     ( 10%)
Total logic cells used:                         45/48     ( 93%)
Average fan-in:                                  8.77
Total fan-in:                                   395

Total input pins required:                      11
Total output pins required:                      5
Total bidirectional pins required:               0
Total logic cells required:                     45
Total flipflops required:                       40

Synthesized logic cells:                         5/  48   ( 10%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res5

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT    s         0    0    0   16  D1
  55      -   -       INPUT    s         0    0    0   16  D6
  54      -   -       INPUT    s         0    0    0    8  D7
  50      -   -       INPUT    s         0    0    5   40  ~PIN003
  49      -   -       INPUT    s         0    0    5   40  ~PIN004
  48      -   -       INPUT    s         0    0    5   40  ~PIN005
  22      -   -       INPUT    s         0    0    5   40  ~PIN006
  21      -   -       INPUT    s         0    0    5   40  ~PIN007
  20      -   -       INPUT    s         0    0    5   40  ~PIN008
  16      -   -       INPUT              0    0    5    0  RD
  15      -   -       INPUT              0    0    0   40  WR


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res5

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  68     48    D     OUTPUT    s         7    8    0    0  ~PIN000 (|plmt_or8_8:55|~26~5)
  43     32    C     OUTPUT    s         7    8    0    0  ~PIN025 (|plmt_or8_8:55|~20~3)
   9      8    A     OUTPUT    s         7    8    0    0  ~PIN026 (|plmt_or8_8:55|~20~4)
  42     31    C     OUTPUT    s         7    8    0    0  ~PIN030 (|plmt_or8_8:55|~25~3)
  34     24    B     OUTPUT    s         7    8    0    0  ~PIN031 (|plmt_or8_8:55|~25~4)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res5

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (60)    40    D        DFF              8    0    1    0  |plmt_d8_8:47|plmt_d8:19|plmt_d:11|O (|plmt_d8_8:47|plmt_d8:19|plmt_d:11|:4)
 (61)    41    D        DFF              8    0    1    0  |plmt_d8_8:47|plmt_d8:20|plmt_d:11|O (|plmt_d8_8:47|plmt_d8:20|plmt_d:11|:4)
 (47)    36    C        DFF              8    0    1    0  |plmt_d8_8:47|plmt_d8:21|plmt_d:2|O (|plmt_d8_8:47|plmt_d8:21|plmt_d:2|:4)
 (46)    35    C        DFF              8    0    1    0  |plmt_d8_8:47|plmt_d8:21|plmt_d:7|O (|plmt_d8_8:47|plmt_d8:21|plmt_d:7|:4)
 (62)    42    D        DFF              8    0    1    0  |plmt_d8_8:48|plmt_d8:17|plmt_d:11|O (|plmt_d8_8:48|plmt_d8:17|plmt_d:11|:4)
 (63)    43    D        DFF              8    0    1    0  |plmt_d8_8:48|plmt_d8:19|plmt_d:11|O (|plmt_d8_8:48|plmt_d8:19|plmt_d:11|:4)
 (64)    44    D        DFF              8    0    1    0  |plmt_d8_8:48|plmt_d8:20|plmt_d:11|O (|plmt_d8_8:48|plmt_d8:20|plmt_d:11|:4)
 (45)    34    C        DFF              8    0    1    0  |plmt_d8_8:48|plmt_d8:21|plmt_d:2|O (|plmt_d8_8:48|plmt_d8:21|plmt_d:2|:4)
 (36)    25    C        DFF              8    0    1    0  |plmt_d8_8:48|plmt_d8:21|plmt_d:7|O (|plmt_d8_8:48|plmt_d8:21|plmt_d:7|:4)
 (65)    45    D        DFF              8    0    1    0  |plmt_d8_8:49|plmt_d8:15|plmt_d:11|O (|plmt_d8_8:49|plmt_d8:15|plmt_d:11|:4)
 (66)    46    D        DFF              8    0    1    0  |plmt_d8_8:49|plmt_d8:16|plmt_d:11|O (|plmt_d8_8:49|plmt_d8:16|plmt_d:11|:4)
 (37)    26    C        DFF              8    0    1    0  |plmt_d8_8:49|plmt_d8:17|plmt_d:2|O (|plmt_d8_8:49|plmt_d8:17|plmt_d:2|:4)
 (10)     9    A        DFF     g        8    0    1    0  |plmt_d8_8:49|plmt_d8:17|plmt_d:7|O (|plmt_d8_8:49|plmt_d8:17|plmt_d:7|:4)
 (67)    47    D        DFF              8    0    1    0  |plmt_d8_8:49|plmt_d8:18|plmt_d:11|O (|plmt_d8_8:49|plmt_d8:18|plmt_d:11|:4)
 (38)    27    C        DFF              8    0    1    0  |plmt_d8_8:49|plmt_d8:19|plmt_d:2|O (|plmt_d8_8:49|plmt_d8:19|plmt_d:2|:4)
 (11)    10    A        DFF     g        8    0    1    0  |plmt_d8_8:49|plmt_d8:19|plmt_d:7|O (|plmt_d8_8:49|plmt_d8:19|plmt_d:7|:4)
 (39)    28    C        DFF              8    0    1    0  |plmt_d8_8:49|plmt_d8:20|plmt_d:2|O (|plmt_d8_8:49|plmt_d8:20|plmt_d:2|:4)
 (23)    13    B        DFF     g        8    0    1    0  |plmt_d8_8:49|plmt_d8:20|plmt_d:7|O (|plmt_d8_8:49|plmt_d8:20|plmt_d:7|:4)
 (24)    14    B        DFF     g        8    0    1    0  |plmt_d8_8:50|plmt_d8:17|plmt_d:2|O (|plmt_d8_8:50|plmt_d8:17|plmt_d:2|:4)
 (27)    17    B        DFF              8    0    1    0  |plmt_d8_8:50|plmt_d8:17|plmt_d:7|O (|plmt_d8_8:50|plmt_d8:17|plmt_d:7|:4)
 (25)    15    B        DFF     g        8    0    1    0  |plmt_d8_8:50|plmt_d8:19|plmt_d:2|O (|plmt_d8_8:50|plmt_d8:19|plmt_d:2|:4)
 (28)    18    B        DFF              8    0    1    0  |plmt_d8_8:50|plmt_d8:19|plmt_d:7|O (|plmt_d8_8:50|plmt_d8:19|plmt_d:7|:4)
 (13)    12    A        DFF              8    0    1    0  |plmt_d8_8:50|plmt_d8:20|plmt_d:2|O (|plmt_d8_8:50|plmt_d8:20|plmt_d:2|:4)
 (29)    19    B        DFF              8    0    1    0  |plmt_d8_8:50|plmt_d8:20|plmt_d:7|O (|plmt_d8_8:50|plmt_d8:20|plmt_d:7|:4)
 (40)    29    C        DFF              8    0    1    0  |plmt_d8_8:50|plmt_d8:21|plmt_d:2|O (|plmt_d8_8:50|plmt_d8:21|plmt_d:2|:4)
 (26)    16    B        DFF     g        8    0    1    0  |plmt_d8_8:50|plmt_d8:21|plmt_d:7|O (|plmt_d8_8:50|plmt_d8:21|plmt_d:7|:4)
  (2)     1    A        DFF              8    0    1    0  |plmt_d8_8:51|plmt_d8:15|plmt_d:2|O (|plmt_d8_8:51|plmt_d8:15|plmt_d:2|:4)
 (30)    20    B        DFF              8    0    1    0  |plmt_d8_8:51|plmt_d8:15|plmt_d:7|O (|plmt_d8_8:51|plmt_d8:15|plmt_d:7|:4)
  (3)     2    A        DFF              8    0    1    0  |plmt_d8_8:51|plmt_d8:16|plmt_d:2|O (|plmt_d8_8:51|plmt_d8:16|plmt_d:2|:4)
 (31)    21    B        DFF              8    0    1    0  |plmt_d8_8:51|plmt_d8:16|plmt_d:7|O (|plmt_d8_8:51|plmt_d8:16|plmt_d:7|:4)
  (4)     3    A        DFF              8    0    1    0  |plmt_d8_8:51|plmt_d8:18|plmt_d:2|O (|plmt_d8_8:51|plmt_d8:18|plmt_d:2|:4)
 (32)    22    B        DFF              8    0    1    0  |plmt_d8_8:51|plmt_d8:18|plmt_d:7|O (|plmt_d8_8:51|plmt_d8:18|plmt_d:7|:4)
  (5)     4    A        DFF              8    0    1    0  |plmt_d8_8:52|plmt_d8:15|plmt_d:2|O (|plmt_d8_8:52|plmt_d8:15|plmt_d:2|:4)
 (33)    23    B        DFF              8    0    1    0  |plmt_d8_8:52|plmt_d8:15|plmt_d:7|O (|plmt_d8_8:52|plmt_d8:15|plmt_d:7|:4)
 (44)    33    C        DFF     g        8    0    1    0  |plmt_d8_8:52|plmt_d8:16|plmt_d:2|O (|plmt_d8_8:52|plmt_d8:16|plmt_d:2|:4)
 (12)    11    A        DFF     g        8    0    1    0  |plmt_d8_8:52|plmt_d8:16|plmt_d:7|O (|plmt_d8_8:52|plmt_d8:16|plmt_d:7|:4)
 (41)    30    C        DFF              8    0    1    0  |plmt_d8_8:52|plmt_d8:18|plmt_d:2|O (|plmt_d8_8:52|plmt_d8:18|plmt_d:2|:4)
 (57)    37    D        DFF     g        8    0    1    0  |plmt_d8_8:52|plmt_d8:18|plmt_d:7|O (|plmt_d8_8:52|plmt_d8:18|plmt_d:7|:4)
 (58)    38    D        DFF     g        8    0    1    0  |plmt_d8_8:53|plmt_d8:14|plmt_d:2|O (|plmt_d8_8:53|plmt_d8:14|plmt_d:2|:4)
 (59)    39    D        DFF     g        8    0    1    0  |plmt_d8_8:53|plmt_d8:14|plmt_d:7|O (|plmt_d8_8:53|plmt_d8:14|plmt_d:7|:4)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res5

** LOGIC CELL INTERCONNECTIONS **

                           Logic cells placed in LAB 'A'
        +----------------- LC8 ~PIN026
        | +--------------- LC9 |plmt_d8_8:49|plmt_d8:17|plmt_d:7|O
        | | +------------- LC10 |plmt_d8_8:49|plmt_d8:19|plmt_d:7|O
        | | | +----------- LC12 |plmt_d8_8:50|plmt_d8:20|plmt_d:2|O
        | | | | +--------- LC1 |plmt_d8_8:51|plmt_d8:15|plmt_d:2|O
        | | | | | +------- LC2 |plmt_d8_8:51|plmt_d8:16|plmt_d:2|O
        | | | | | | +----- LC3 |plmt_d8_8:51|plmt_d8:18|plmt_d:2|O
        | | | | | | | +--- LC4 |plmt_d8_8:52|plmt_d8:15|plmt_d:2|O
        | | | | | | | | +- LC11 |plmt_d8_8:52|plmt_d8:16|plmt_d:7|O
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | 
LC8  -> - - - - - - - - - | <-- ~PIN026
LC9  -> - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:17|plmt_d:7|O
LC10 -> - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:19|plmt_d:7|O
LC12 -> @ - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:20|plmt_d:2|O
LC1  -> @ - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:15|plmt_d:2|O
LC2  -> @ - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:16|plmt_d:2|O
LC3  -> @ - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:18|plmt_d:2|O
LC4  -> @ - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:15|plmt_d:2|O
LC11 -> - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:16|plmt_d:7|O

Pin
56   -> - - - @ @ @ @ @ - | <-- D1
55   -> - @ @ - - - - - @ | <-- D6
54   -> - - - - - - - - - | <-- D7
50   -> @ @ @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ @ @ @ @ @ @ @ @ | <-- ~PIN004
48   -> @ @ @ @ @ @ @ @ @ | <-- ~PIN005
22   -> @ @ @ @ @ @ @ @ @ | <-- ~PIN006
21   -> @ @ @ @ @ @ @ @ @ | <-- ~PIN007
20   -> @ @ @ @ @ @ @ @ @ | <-- ~PIN008
16   -> @ - - - - - - - - | <-- RD
15   -> - @ @ @ @ @ @ @ @ | <-- WR
LC14 -> * - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:17|plmt_d:2|O
LC15 -> * - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:19|plmt_d:2|O
LC33 -> * - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:16|plmt_d:2|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res5

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC24 ~PIN031
        | +--------------------- LC13 |plmt_d8_8:49|plmt_d8:20|plmt_d:7|O
        | | +------------------- LC14 |plmt_d8_8:50|plmt_d8:17|plmt_d:2|O
        | | | +----------------- LC17 |plmt_d8_8:50|plmt_d8:17|plmt_d:7|O
        | | | | +--------------- LC15 |plmt_d8_8:50|plmt_d8:19|plmt_d:2|O
        | | | | | +------------- LC18 |plmt_d8_8:50|plmt_d8:19|plmt_d:7|O
        | | | | | | +----------- LC19 |plmt_d8_8:50|plmt_d8:20|plmt_d:7|O
        | | | | | | | +--------- LC16 |plmt_d8_8:50|plmt_d8:21|plmt_d:7|O
        | | | | | | | | +------- LC20 |plmt_d8_8:51|plmt_d8:15|plmt_d:7|O
        | | | | | | | | | +----- LC21 |plmt_d8_8:51|plmt_d8:16|plmt_d:7|O
        | | | | | | | | | | +--- LC22 |plmt_d8_8:51|plmt_d8:18|plmt_d:7|O
        | | | | | | | | | | | +- LC23 |plmt_d8_8:52|plmt_d8:15|plmt_d:7|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC24 -> - - - - - - - - - - - - | <-- ~PIN031
LC13 -> - - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:20|plmt_d:7|O
LC14 -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:17|plmt_d:2|O
LC17 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:17|plmt_d:7|O
LC15 -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:19|plmt_d:2|O
LC18 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:19|plmt_d:7|O
LC19 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:20|plmt_d:7|O
LC16 -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:21|plmt_d:7|O
LC20 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:15|plmt_d:7|O
LC21 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:16|plmt_d:7|O
LC22 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:18|plmt_d:7|O
LC23 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:15|plmt_d:7|O

Pin
56   -> - - @ - @ - - - - - - - | <-- D1
55   -> - @ - @ - @ @ @ @ @ @ @ | <-- D6
54   -> - - - - - - - - - - - - | <-- D7
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
21   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
20   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
16   -> @ - - - - - - - - - - - | <-- RD
15   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- WR
LC11 -> * - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:16|plmt_d:7|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res5

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC32 ~PIN025
        | +--------------------- LC31 ~PIN030
        | | +------------------- LC36 |plmt_d8_8:47|plmt_d8:21|plmt_d:2|O
        | | | +----------------- LC35 |plmt_d8_8:47|plmt_d8:21|plmt_d:7|O
        | | | | +--------------- LC34 |plmt_d8_8:48|plmt_d8:21|plmt_d:2|O
        | | | | | +------------- LC25 |plmt_d8_8:48|plmt_d8:21|plmt_d:7|O
        | | | | | | +----------- LC26 |plmt_d8_8:49|plmt_d8:17|plmt_d:2|O
        | | | | | | | +--------- LC27 |plmt_d8_8:49|plmt_d8:19|plmt_d:2|O
        | | | | | | | | +------- LC28 |plmt_d8_8:49|plmt_d8:20|plmt_d:2|O
        | | | | | | | | | +----- LC29 |plmt_d8_8:50|plmt_d8:21|plmt_d:2|O
        | | | | | | | | | | +--- LC33 |plmt_d8_8:52|plmt_d8:16|plmt_d:2|O
        | | | | | | | | | | | +- LC30 |plmt_d8_8:52|plmt_d8:18|plmt_d:2|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC32 -> - - - - - - - - - - - - | <-- ~PIN025
LC31 -> - - - - - - - - - - - - | <-- ~PIN030
LC36 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:21|plmt_d:2|O
LC35 -> - @ - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:21|plmt_d:7|O
LC34 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:21|plmt_d:2|O
LC25 -> - @ - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:21|plmt_d:7|O
LC26 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:17|plmt_d:2|O
LC27 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:19|plmt_d:2|O
LC28 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:20|plmt_d:2|O
LC29 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:21|plmt_d:2|O
LC33 -> - - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:16|plmt_d:2|O
LC30 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:18|plmt_d:2|O

Pin
56   -> - - @ - @ - @ @ @ @ @ @ | <-- D1
55   -> - - - @ - @ - - - - - - | <-- D6
54   -> - - - - - - - - - - - - | <-- D7
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
21   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
20   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
16   -> @ @ - - - - - - - - - - | <-- RD
15   -> - - @ @ @ @ @ @ @ @ @ @ | <-- WR
LC9  -> - * - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:17|plmt_d:7|O
LC10 -> - * - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:19|plmt_d:7|O
LC13 -> - * - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:20|plmt_d:7|O
LC16 -> - * - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:21|plmt_d:7|O
LC37 -> - * - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:18|plmt_d:7|O
LC38 -> * - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:14|plmt_d:2|O
LC39 -> - * - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:14|plmt_d:7|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res5

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC48 ~PIN000
        | +--------------------- LC40 |plmt_d8_8:47|plmt_d8:19|plmt_d:11|O
        | | +------------------- LC41 |plmt_d8_8:47|plmt_d8:20|plmt_d:11|O
        | | | +----------------- LC42 |plmt_d8_8:48|plmt_d8:17|plmt_d:11|O
        | | | | +--------------- LC43 |plmt_d8_8:48|plmt_d8:19|plmt_d:11|O
        | | | | | +------------- LC44 |plmt_d8_8:48|plmt_d8:20|plmt_d:11|O
        | | | | | | +----------- LC45 |plmt_d8_8:49|plmt_d8:15|plmt_d:11|O
        | | | | | | | +--------- LC46 |plmt_d8_8:49|plmt_d8:16|plmt_d:11|O
        | | | | | | | | +------- LC47 |plmt_d8_8:49|plmt_d8:18|plmt_d:11|O
        | | | | | | | | | +----- LC37 |plmt_d8_8:52|plmt_d8:18|plmt_d:7|O
        | | | | | | | | | | +--- LC38 |plmt_d8_8:53|plmt_d8:14|plmt_d:2|O
        | | | | | | | | | | | +- LC39 |plmt_d8_8:53|plmt_d8:14|plmt_d:7|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC48 -> - - - - - - - - - - - - | <-- ~PIN000
LC40 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:19|plmt_d:11|O
LC41 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:20|plmt_d:11|O
LC42 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:17|plmt_d:11|O
LC43 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:19|plmt_d:11|O
LC44 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:20|plmt_d:11|O
LC45 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:15|plmt_d:11|O
LC46 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:16|plmt_d:11|O
LC47 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:18|plmt_d:11|O
LC37 -> - - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:18|plmt_d:7|O
LC38 -> - - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:14|plmt_d:2|O
LC39 -> - - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:14|plmt_d:7|O

Pin
56   -> - - - - - - - - - - @ - | <-- D1
55   -> - - - - - - - - - @ - @ | <-- D6
54   -> - @ @ @ @ @ @ @ @ - - - | <-- D7
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
21   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
20   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
16   -> @ - - - - - - - - - - - | <-- RD
15   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- WR


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res5

** EQUATIONS **

D1       : INPUT;
D6       : INPUT;
D7       : INPUT;
RD       : INPUT;
WR       : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;

-- Node name is '|plmt_d8_8:47|plmt_d8:19|plmt_d:11|:4' = '|plmt_d8_8:47|plmt_d8:19|plmt_d:11|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( D7,  _EQ001,  VCC,  VCC);
  _EQ001 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:20|plmt_d:11|:4' = '|plmt_d8_8:47|plmt_d8:20|plmt_d:11|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( D7,  _EQ002,  VCC,  VCC);
  _EQ002 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:21|plmt_d:2|:4' = '|plmt_d8_8:47|plmt_d8:21|plmt_d:2|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( D1,  _EQ003,  VCC,  VCC);
  _EQ003 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:21|plmt_d:7|:4' = '|plmt_d8_8:47|plmt_d8:21|plmt_d:7|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( D6,  _EQ004,  VCC,  VCC);
  _EQ004 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:17|plmt_d:11|:4' = '|plmt_d8_8:48|plmt_d8:17|plmt_d:11|O' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFF( D7,  _EQ005,  VCC,  VCC);
  _EQ005 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:19|plmt_d:11|:4' = '|plmt_d8_8:48|plmt_d8:19|plmt_d:11|O' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFF( D7,  _EQ006,  VCC,  VCC);
  _EQ006 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:20|plmt_d:11|:4' = '|plmt_d8_8:48|plmt_d8:20|plmt_d:11|O' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFF( D7,  _EQ007,  VCC,  VCC);
  _EQ007 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:21|plmt_d:2|:4' = '|plmt_d8_8:48|plmt_d8:21|plmt_d:2|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( D1,  _EQ008,  VCC,  VCC);
  _EQ008 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:21|plmt_d:7|:4' = '|plmt_d8_8:48|plmt_d8:21|plmt_d:7|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( D6,  _EQ009,  VCC,  VCC);
  _EQ009 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:15|plmt_d:11|:4' = '|plmt_d8_8:49|plmt_d8:15|plmt_d:11|O' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFF( D7,  _EQ010,  VCC,  VCC);
  _EQ010 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:16|plmt_d:11|:4' = '|plmt_d8_8:49|plmt_d8:16|plmt_d:11|O' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFF( D7,  _EQ011,  VCC,  VCC);
  _EQ011 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:17|plmt_d:2|:4' = '|plmt_d8_8:49|plmt_d8:17|plmt_d:2|O' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFF( D1,  _EQ012,  VCC,  VCC);
  _EQ012 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:17|plmt_d:7|:4' = '|plmt_d8_8:49|plmt_d8:17|plmt_d:7|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( D6,  _EQ013,  VCC,  VCC);
  _EQ013 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:18|plmt_d:11|:4' = '|plmt_d8_8:49|plmt_d8:18|plmt_d:11|O' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFF( D7,  _EQ014,  VCC,  VCC);
  _EQ014 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:19|plmt_d:2|:4' = '|plmt_d8_8:49|plmt_d8:19|plmt_d:2|O' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFF( D1,  _EQ015,  VCC,  VCC);
  _EQ015 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:19|plmt_d:7|:4' = '|plmt_d8_8:49|plmt_d8:19|plmt_d:7|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( D6,  _EQ016,  VCC,  VCC);
  _EQ016 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:20|plmt_d:2|:4' = '|plmt_d8_8:49|plmt_d8:20|plmt_d:2|O' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFF( D1,  _EQ017,  VCC,  VCC);
  _EQ017 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:20|plmt_d:7|:4' = '|plmt_d8_8:49|plmt_d8:20|plmt_d:7|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( D6,  _EQ018,  VCC,  VCC);
  _EQ018 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:17|plmt_d:2|:4' = '|plmt_d8_8:50|plmt_d8:17|plmt_d:2|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( D1,  _EQ019,  VCC,  VCC);
  _EQ019 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:17|plmt_d:7|:4' = '|plmt_d8_8:50|plmt_d8:17|plmt_d:7|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( D6,  _EQ020,  VCC,  VCC);
  _EQ020 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:19|plmt_d:2|:4' = '|plmt_d8_8:50|plmt_d8:19|plmt_d:2|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( D1,  _EQ021,  VCC,  VCC);
  _EQ021 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:19|plmt_d:7|:4' = '|plmt_d8_8:50|plmt_d8:19|plmt_d:7|O' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFF( D6,  _EQ022,  VCC,  VCC);
  _EQ022 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:20|plmt_d:2|:4' = '|plmt_d8_8:50|plmt_d8:20|plmt_d:2|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( D1,  _EQ023,  VCC,  VCC);
  _EQ023 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:20|plmt_d:7|:4' = '|plmt_d8_8:50|plmt_d8:20|plmt_d:7|O' 
-- Equation name is '_LC019', type is buried 
_LC019   = DFF( D6,  _EQ024,  VCC,  VCC);
  _EQ024 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:21|plmt_d:2|:4' = '|plmt_d8_8:50|plmt_d8:21|plmt_d:2|O' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFF( D1,  _EQ025,  VCC,  VCC);
  _EQ025 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:21|plmt_d:7|:4' = '|plmt_d8_8:50|plmt_d8:21|plmt_d:7|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( D6,  _EQ026,  VCC,  VCC);
  _EQ026 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:15|plmt_d:2|:4' = '|plmt_d8_8:51|plmt_d8:15|plmt_d:2|O' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFF( D1,  _EQ027,  VCC,  VCC);
  _EQ027 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:15|plmt_d:7|:4' = '|plmt_d8_8:51|plmt_d8:15|plmt_d:7|O' 
-- Equation name is '_LC020', type is buried 
_LC020   = DFF( D6,  _EQ028,  VCC,  VCC);
  _EQ028 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:16|plmt_d:2|:4' = '|plmt_d8_8:51|plmt_d8:16|plmt_d:2|O' 
-- Equation name is '_LC002', type is buried 
_LC002   = DFF( D1,  _EQ029,  VCC,  VCC);
  _EQ029 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:16|plmt_d:7|:4' = '|plmt_d8_8:51|plmt_d8:16|plmt_d:7|O' 
-- Equation name is '_LC021', type is buried 
_LC021   = DFF( D6,  _EQ030,  VCC,  VCC);
  _EQ030 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:18|plmt_d:2|:4' = '|plmt_d8_8:51|plmt_d8:18|plmt_d:2|O' 
-- Equation name is '_LC003', type is buried 
_LC003   = DFF( D1,  _EQ031,  VCC,  VCC);
  _EQ031 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:18|plmt_d:7|:4' = '|plmt_d8_8:51|plmt_d8:18|plmt_d:7|O' 
-- Equation name is '_LC022', type is buried 
_LC022   = DFF( D6,  _EQ032,  VCC,  VCC);
  _EQ032 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:15|plmt_d:2|:4' = '|plmt_d8_8:52|plmt_d8:15|plmt_d:2|O' 
-- Equation name is '_LC004', type is buried 
_LC004   = DFF( D1,  _EQ033,  VCC,  VCC);
  _EQ033 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:15|plmt_d:7|:4' = '|plmt_d8_8:52|plmt_d8:15|plmt_d:7|O' 
-- Equation name is '_LC023', type is buried 
_LC023   = DFF( D6,  _EQ034,  VCC,  VCC);
  _EQ034 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:16|plmt_d:2|:4' = '|plmt_d8_8:52|plmt_d8:16|plmt_d:2|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( D1,  _EQ035,  VCC,  VCC);
  _EQ035 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:16|plmt_d:7|:4' = '|plmt_d8_8:52|plmt_d8:16|plmt_d:7|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( D6,  _EQ036,  VCC,  VCC);
  _EQ036 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:18|plmt_d:2|:4' = '|plmt_d8_8:52|plmt_d8:18|plmt_d:2|O' 
-- Equation name is '_LC030', type is buried 
_LC030   = DFF( D1,  _EQ037,  VCC,  VCC);
  _EQ037 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:18|plmt_d:7|:4' = '|plmt_d8_8:52|plmt_d8:18|plmt_d:7|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( D6,  _EQ038,  VCC,  VCC);
  _EQ038 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:14|plmt_d:2|:4' = '|plmt_d8_8:53|plmt_d8:14|plmt_d:2|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( D1,  _EQ039,  VCC,  VCC);
  _EQ039 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:14|plmt_d:7|:4' = '|plmt_d8_8:53|plmt_d8:14|plmt_d:7|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( D6,  _EQ040,  VCC,  VCC);
  _EQ040 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_or8_8:55|~26~5' = '~PIN000' 
-- Equation name is '_LC048', location is LC048, type is output.
 ~PIN000 = LCELL( _EQ041);
  _EQ041 =  _LC047 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC046 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC045 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC044 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC043 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC042 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC041 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC040 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~20~3' = '~PIN025' 
-- Equation name is '_LC032', location is LC032, type is output.
 ~PIN025 = LCELL( _EQ042);
  _EQ042 =  _LC029 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC028 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC027 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC026 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC034 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC036 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC038 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC030 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~20~4' = '~PIN026' 
-- Equation name is '_LC008', location is LC008, type is output.
 ~PIN026 = LCELL( _EQ043);
  _EQ043 =  _LC033 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC004 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC003 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC002 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC001 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC012 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC015 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC014 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~25~3' = '~PIN030' 
-- Equation name is '_LC031', location is LC031, type is output.
 ~PIN030 = LCELL( _EQ044);
  _EQ044 =  _LC016 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC013 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC010 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC009 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC025 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC035 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC039 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC037 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~25~4' = '~PIN031' 
-- Equation name is '_LC024', location is LC024, type is output.
 ~PIN031 = LCELL( _EQ045);
  _EQ045 =  _LC011 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC023 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC022 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC021 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC020 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC019 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC018 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC017 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res6

***** Logic for device 'res6' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  R  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              S  S  S  S  S  S  S  S     S  S  S  S  S  S  S  S  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  R  
              V  V  V  V  V  V  V  V  G  V  V  V  V  V  V  V  V  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  E  
              D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
RESERVED | 13                                                  57 | RESERVED 
     GND | 14                                                  56 | ~PIN003 
      WR | 15                                                  55 | ~PIN004 
      RD | 16                                                  54 | ~PIN005 
     GND | 17                                                  53 | GND 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
     GND | 19                                                  51 | GND 
 ~PIN029 | 20                                                  50 | ~PIN006 
 ~PIN028 | 21                                                  49 | ~PIN007 
 ~PIN027 | 22                                                  48 | ~PIN008 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | D0 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  R  R  R  R  R  R  R  Q  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  T  
              S  S  S  S  S  S  S  S  D  S  S  S  S  S  S  S  0  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R     
              V  V  V  V  V  V  V  V     V  V  V  V  V  V  V     
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              D  D  D  D  D  D  D  D     D  D  D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res6

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12    12/12(100%)   0/12(  0%) 
B:    LC13 - LC24    11/12( 91%)   0/12(  0%) 
C:    LC25 - LC36    12/12(100%)   2/12( 16%) 
D:    LC37 - LC48    12/12(100%)   0/12(  0%) 


Total dedicated input pins used:                11/16     ( 68%)
Total I/O pins used:                             2/48     (  4%)
Total logic cells used:                         47/48     ( 97%)
Average fan-in:                                  8.76
Total fan-in:                                   412

Total input pins required:                      11
Total output pins required:                      1
Total bidirectional pins required:               1
Total logic cells required:                     47
Total flipflops required:                       40

Synthesized logic cells:                         5/  48   ( 10%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res6

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  44     33    C      BIDIR     g        4    5    0   40  D0
  56      -   -       INPUT    s         0    0    0   45  ~PIN003
  55      -   -       INPUT    s         0    0    0   45  ~PIN004
  54      -   -       INPUT    s         0    0    0   45  ~PIN005
  50      -   -       INPUT    s         0    0    0   45  ~PIN006
  49      -   -       INPUT    s         0    0    0   45  ~PIN007
  48      -   -       INPUT    s         0    0    0   45  ~PIN008
  22      -   -       INPUT    s         0    0    2    0  ~PIN027
  21      -   -       INPUT    s         0    0    2    0  ~PIN028
  20      -   -       INPUT    s         0    0    2    0  ~PIN029
  16      -   -       INPUT              0    0    1    5  RD
  15      -   -       INPUT              0    0    0   40  WR


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res6

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  44     33    C        TRI     g        4    5    0   40  D0
  43     32    C     OUTPUT              3    5    0    0  QT0


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res6

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (13)    12    A        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:14|plmt_d:1|O (|plmt_d8_8:46|plmt_d8:14|plmt_d:1|:4)
 (57)    37    D        DFF     g        7    1    0    1  |plmt_d8_8:46|plmt_d8:15|plmt_d:1|O (|plmt_d8_8:46|plmt_d8:15|plmt_d:1|:4)
  (2)     1    A        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:16|plmt_d:1|O (|plmt_d8_8:46|plmt_d8:16|plmt_d:1|:4)
  (3)     2    A        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:17|plmt_d:1|O (|plmt_d8_8:46|plmt_d8:17|plmt_d:1|:4)
  (4)     3    A        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:18|plmt_d:1|O (|plmt_d8_8:46|plmt_d8:18|plmt_d:1|:4)
  (5)     4    A        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:14|plmt_d:1|O (|plmt_d8_8:47|plmt_d8:14|plmt_d:1|:4)
 (45)    34    C        DFF     g        7    1    0    1  |plmt_d8_8:47|plmt_d8:21|plmt_d:1|O (|plmt_d8_8:47|plmt_d8:21|plmt_d:1|:4)
  (6)     5    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:14|plmt_d:1|O (|plmt_d8_8:48|plmt_d8:14|plmt_d:1|:4)
  (7)     6    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:21|plmt_d:1|O (|plmt_d8_8:48|plmt_d8:21|plmt_d:1|:4)
 (58)    38    D        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:17|plmt_d:1|O (|plmt_d8_8:49|plmt_d8:17|plmt_d:1|:4)
 (23)    13    B        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:19|plmt_d:1|O (|plmt_d8_8:49|plmt_d8:19|plmt_d:1|:4)
 (24)    14    B        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:20|plmt_d:1|O (|plmt_d8_8:49|plmt_d8:20|plmt_d:1|:4)
 (61)    41    D        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:21|plmt_d:1|O (|plmt_d8_8:49|plmt_d8:21|plmt_d:1|:4)
  (8)     7    A        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:14|plmt_d:1|O (|plmt_d8_8:50|plmt_d8:14|plmt_d:1|:4)
 (10)     9    A        DFF     g        7    1    0    1  |plmt_d8_8:50|plmt_d8:17|plmt_d:1|O (|plmt_d8_8:50|plmt_d8:17|plmt_d:1|:4)
 (27)    17    B        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:19|plmt_d:1|O (|plmt_d8_8:50|plmt_d8:19|plmt_d:1|:4)
 (28)    18    B        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:20|plmt_d:1|O (|plmt_d8_8:50|plmt_d8:20|plmt_d:1|:4)
 (59)    39    D        DFF     g        7    1    0    1  |plmt_d8_8:50|plmt_d8:21|plmt_d:1|O (|plmt_d8_8:50|plmt_d8:21|plmt_d:1|:4)
 (29)    19    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:15|plmt_d:1|O (|plmt_d8_8:51|plmt_d8:15|plmt_d:1|:4)
 (30)    20    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:16|plmt_d:1|O (|plmt_d8_8:51|plmt_d8:16|plmt_d:1|:4)
 (25)    15    B        DFF     g        7    1    0    1  |plmt_d8_8:51|plmt_d8:17|plmt_d:1|O (|plmt_d8_8:51|plmt_d8:17|plmt_d:1|:4)
 (31)    21    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:18|plmt_d:1|O (|plmt_d8_8:51|plmt_d8:18|plmt_d:1|:4)
 (47)    36    C        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:19|plmt_d:1|O (|plmt_d8_8:51|plmt_d8:19|plmt_d:1|:4)
 (36)    25    C        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:20|plmt_d:1|O (|plmt_d8_8:51|plmt_d8:20|plmt_d:1|:4)
 (62)    42    D        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:21|plmt_d:1|O (|plmt_d8_8:51|plmt_d8:21|plmt_d:1|:4)
 (32)    22    B        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:15|plmt_d:1|O (|plmt_d8_8:52|plmt_d8:15|plmt_d:1|:4)
 (33)    23    B        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:16|plmt_d:1|O (|plmt_d8_8:52|plmt_d8:16|plmt_d:1|:4)
 (37)    26    C        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:17|plmt_d:1|O (|plmt_d8_8:52|plmt_d8:17|plmt_d:1|:4)
 (46)    35    C        DFF     g        7    1    0    1  |plmt_d8_8:52|plmt_d8:18|plmt_d:1|O (|plmt_d8_8:52|plmt_d8:18|plmt_d:1|:4)
 (38)    27    C        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:19|plmt_d:1|O (|plmt_d8_8:52|plmt_d8:19|plmt_d:1|:4)
 (39)    28    C        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:20|plmt_d:1|O (|plmt_d8_8:52|plmt_d8:20|plmt_d:1|:4)
 (63)    43    D        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:21|plmt_d:1|O (|plmt_d8_8:52|plmt_d8:21|plmt_d:1|:4)
  (9)     8    A        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:14|plmt_d:1|O (|plmt_d8_8:53|plmt_d8:14|plmt_d:1|:4)
 (40)    29    C        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:15|plmt_d:1|O (|plmt_d8_8:53|plmt_d8:15|plmt_d:1|:4)
 (41)    30    C        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:16|plmt_d:1|O (|plmt_d8_8:53|plmt_d8:16|plmt_d:1|:4)
 (64)    44    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:17|plmt_d:1|O (|plmt_d8_8:53|plmt_d8:17|plmt_d:1|:4)
 (65)    45    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:18|plmt_d:1|O (|plmt_d8_8:53|plmt_d8:18|plmt_d:1|:4)
 (66)    46    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:19|plmt_d:1|O (|plmt_d8_8:53|plmt_d8:19|plmt_d:1|:4)
 (67)    47    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:20|plmt_d:1|O (|plmt_d8_8:53|plmt_d8:20|plmt_d:1|:4)
 (68)    48    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:21|plmt_d:1|O (|plmt_d8_8:53|plmt_d8:21|plmt_d:1|:4)
 (60)    40    D       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q0~1 (|plmt_or8_8:55|~19~1)
 (42)    31    C       SOFT    s         7    8    2    0  |plmt_or8_8:55|Q0~2 (|plmt_or8_8:55|~19~2)
 (11)    10    A       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q0~3 (|plmt_or8_8:55|~19~3)
 (26)    16    B       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q0~4 (|plmt_or8_8:55|~19~4)
 (12)    11    A       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q0~8 (|plmt_or8_8:55|~19~8)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res6

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'A'
        +----------------------- LC12 |plmt_d8_8:46|plmt_d8:14|plmt_d:1|O
        | +--------------------- LC1 |plmt_d8_8:46|plmt_d8:16|plmt_d:1|O
        | | +------------------- LC2 |plmt_d8_8:46|plmt_d8:17|plmt_d:1|O
        | | | +----------------- LC3 |plmt_d8_8:46|plmt_d8:18|plmt_d:1|O
        | | | | +--------------- LC4 |plmt_d8_8:47|plmt_d8:14|plmt_d:1|O
        | | | | | +------------- LC5 |plmt_d8_8:48|plmt_d8:14|plmt_d:1|O
        | | | | | | +----------- LC6 |plmt_d8_8:48|plmt_d8:21|plmt_d:1|O
        | | | | | | | +--------- LC7 |plmt_d8_8:50|plmt_d8:14|plmt_d:1|O
        | | | | | | | | +------- LC9 |plmt_d8_8:50|plmt_d8:17|plmt_d:1|O
        | | | | | | | | | +----- LC8 |plmt_d8_8:53|plmt_d8:14|plmt_d:1|O
        | | | | | | | | | | +--- LC10 |plmt_or8_8:55|Q0~3
        | | | | | | | | | | | +- LC11 |plmt_or8_8:55|Q0~8
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | 
LC12 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:14|plmt_d:1|O
LC1  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:16|plmt_d:1|O
LC2  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:17|plmt_d:1|O
LC3  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:18|plmt_d:1|O
LC4  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:47|plmt_d8:14|plmt_d:1|O
LC5  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:48|plmt_d8:14|plmt_d:1|O
LC6  -> - - - - - - - - - - @ - | <-- |plmt_d8_8:48|plmt_d8:21|plmt_d:1|O
LC7  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:14|plmt_d:1|O
LC9  -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:17|plmt_d:1|O
LC8  -> - - - - - - - - - - @ - | <-- |plmt_d8_8:53|plmt_d8:14|plmt_d:1|O
LC10 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q0~3
LC11 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q0~8

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - - | <-- ~PIN027
21   -> - - - - - - - - - - - - | <-- ~PIN028
20   -> - - - - - - - - - - - - | <-- ~PIN029
16   -> - - - - - - - - - - @ @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ - - | <-- WR
LC33 -> * * * * * * * * * * - - | <-- D0
LC37 -> - - - - - - - - - - - * | <-- |plmt_d8_8:46|plmt_d8:15|plmt_d:1|O
LC34 -> - - - - - - - - - - * - | <-- |plmt_d8_8:47|plmt_d8:21|plmt_d:1|O
LC38 -> - - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:17|plmt_d:1|O
LC13 -> - - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:19|plmt_d:1|O
LC14 -> - - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:20|plmt_d:1|O
LC39 -> - - - - - - - - - - * - | <-- |plmt_d8_8:50|plmt_d8:21|plmt_d:1|O
LC35 -> - - - - - - - - - - * - | <-- |plmt_d8_8:52|plmt_d8:18|plmt_d:1|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res6

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'B'
        +--------------------- LC13 |plmt_d8_8:49|plmt_d8:19|plmt_d:1|O
        | +------------------- LC14 |plmt_d8_8:49|plmt_d8:20|plmt_d:1|O
        | | +----------------- LC17 |plmt_d8_8:50|plmt_d8:19|plmt_d:1|O
        | | | +--------------- LC18 |plmt_d8_8:50|plmt_d8:20|plmt_d:1|O
        | | | | +------------- LC19 |plmt_d8_8:51|plmt_d8:15|plmt_d:1|O
        | | | | | +----------- LC20 |plmt_d8_8:51|plmt_d8:16|plmt_d:1|O
        | | | | | | +--------- LC15 |plmt_d8_8:51|plmt_d8:17|plmt_d:1|O
        | | | | | | | +------- LC21 |plmt_d8_8:51|plmt_d8:18|plmt_d:1|O
        | | | | | | | | +----- LC22 |plmt_d8_8:52|plmt_d8:15|plmt_d:1|O
        | | | | | | | | | +--- LC23 |plmt_d8_8:52|plmt_d8:16|plmt_d:1|O
        | | | | | | | | | | +- LC16 |plmt_or8_8:55|Q0~4
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | 
LC13 -> - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:19|plmt_d:1|O
LC14 -> - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:20|plmt_d:1|O
LC17 -> - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:19|plmt_d:1|O
LC18 -> - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:20|plmt_d:1|O
LC19 -> - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:15|plmt_d:1|O
LC20 -> - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:16|plmt_d:1|O
LC15 -> - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:17|plmt_d:1|O
LC21 -> - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:18|plmt_d:1|O
LC22 -> - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:15|plmt_d:1|O
LC23 -> - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:16|plmt_d:1|O
LC16 -> - - - - - - - - - - - | <-- |plmt_or8_8:55|Q0~4

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - | <-- ~PIN027
21   -> - - - - - - - - - - - | <-- ~PIN028
20   -> - - - - - - - - - - - | <-- ~PIN029
16   -> - - - - - - - - - - @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC33 -> * * * * * * * * * * - | <-- D0
LC9  -> - - - - - - - - - - * | <-- |plmt_d8_8:50|plmt_d8:17|plmt_d:1|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res6

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC33 D0
        | +--------------------- LC34 |plmt_d8_8:47|plmt_d8:21|plmt_d:1|O
        | | +------------------- LC36 |plmt_d8_8:51|plmt_d8:19|plmt_d:1|O
        | | | +----------------- LC25 |plmt_d8_8:51|plmt_d8:20|plmt_d:1|O
        | | | | +--------------- LC26 |plmt_d8_8:52|plmt_d8:17|plmt_d:1|O
        | | | | | +------------- LC35 |plmt_d8_8:52|plmt_d8:18|plmt_d:1|O
        | | | | | | +----------- LC27 |plmt_d8_8:52|plmt_d8:19|plmt_d:1|O
        | | | | | | | +--------- LC28 |plmt_d8_8:52|plmt_d8:20|plmt_d:1|O
        | | | | | | | | +------- LC29 |plmt_d8_8:53|plmt_d8:15|plmt_d:1|O
        | | | | | | | | | +----- LC30 |plmt_d8_8:53|plmt_d8:16|plmt_d:1|O
        | | | | | | | | | | +--- LC31 |plmt_or8_8:55|Q0~2
        | | | | | | | | | | | +- LC32 QT0
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC33 -> - * * * * * * * * * - - | <-- D0
LC34 -> - - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:21|plmt_d:1|O
LC36 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:51|plmt_d8:19|plmt_d:1|O
LC25 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:51|plmt_d8:20|plmt_d:1|O
LC26 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:52|plmt_d8:17|plmt_d:1|O
LC35 -> - - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:18|plmt_d:1|O
LC27 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:52|plmt_d8:19|plmt_d:1|O
LC28 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:52|plmt_d8:20|plmt_d:1|O
LC29 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:53|plmt_d8:15|plmt_d:1|O
LC30 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:53|plmt_d8:16|plmt_d:1|O
LC31 -> @ - - - - - - - - - - @ | <-- |plmt_or8_8:55|Q0~2
LC32 -> - - - - - - - - - - - - | <-- QT0

Pin
56   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN003
55   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN004
54   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN005
50   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN006
49   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN007
48   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN008
22   -> @ - - - - - - - - - - @ | <-- ~PIN027
21   -> @ - - - - - - - - - - @ | <-- ~PIN028
20   -> @ - - - - - - - - - - @ | <-- ~PIN029
16   -> @ - - - - - - - - - @ - | <-- RD
15   -> - @ @ @ @ @ @ @ @ @ - - | <-- WR
LC15 -> - - - - - - - - - - * - | <-- |plmt_d8_8:51|plmt_d8:17|plmt_d:1|O
LC40 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q0~1
LC10 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q0~3
LC16 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q0~4
LC11 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q0~8


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res6

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC37 |plmt_d8_8:46|plmt_d8:15|plmt_d:1|O
        | +--------------------- LC38 |plmt_d8_8:49|plmt_d8:17|plmt_d:1|O
        | | +------------------- LC41 |plmt_d8_8:49|plmt_d8:21|plmt_d:1|O
        | | | +----------------- LC39 |plmt_d8_8:50|plmt_d8:21|plmt_d:1|O
        | | | | +--------------- LC42 |plmt_d8_8:51|plmt_d8:21|plmt_d:1|O
        | | | | | +------------- LC43 |plmt_d8_8:52|plmt_d8:21|plmt_d:1|O
        | | | | | | +----------- LC44 |plmt_d8_8:53|plmt_d8:17|plmt_d:1|O
        | | | | | | | +--------- LC45 |plmt_d8_8:53|plmt_d8:18|plmt_d:1|O
        | | | | | | | | +------- LC46 |plmt_d8_8:53|plmt_d8:19|plmt_d:1|O
        | | | | | | | | | +----- LC47 |plmt_d8_8:53|plmt_d8:20|plmt_d:1|O
        | | | | | | | | | | +--- LC48 |plmt_d8_8:53|plmt_d8:21|plmt_d:1|O
        | | | | | | | | | | | +- LC40 |plmt_or8_8:55|Q0~1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC37 -> - - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:15|plmt_d:1|O
LC38 -> - - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:17|plmt_d:1|O
LC41 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:49|plmt_d8:21|plmt_d:1|O
LC39 -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:21|plmt_d:1|O
LC42 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:21|plmt_d:1|O
LC43 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:21|plmt_d:1|O
LC44 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:17|plmt_d:1|O
LC45 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:18|plmt_d:1|O
LC46 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:19|plmt_d:1|O
LC47 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:20|plmt_d:1|O
LC48 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:21|plmt_d:1|O
LC40 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q0~1

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - - | <-- ~PIN027
21   -> - - - - - - - - - - - - | <-- ~PIN028
20   -> - - - - - - - - - - - - | <-- ~PIN029
16   -> - - - - - - - - - - - @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC33 -> * * * * * * * * * * * - | <-- D0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res6

** EQUATIONS **

RD       : INPUT;
WR       : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN027  : INPUT;
~PIN028  : INPUT;
~PIN029  : INPUT;

-- Node name is 'D0' 
-- Equation name is 'D0', location is LC033, type is bidir.
D0       = TRI(_LC033,  RD);
_LC033   = LCELL(!_EQ001);
  _EQ001 = !_LC010 & !_LC011 & !_LC016 & !_LC031 & !_LC040 & !~PIN027 & 
             !~PIN028 & !~PIN029;

-- Node name is 'QT0' 
-- Equation name is 'QT0', location is LC032, type is output.
 QT0     = LCELL(!_EQ002);
  _EQ002 = !_LC010 & !_LC011 & !_LC016 & !_LC031 & !_LC040 & !~PIN027 & 
             !~PIN028 & !~PIN029;

-- Node name is '|plmt_d8_8:46|plmt_d8:14|plmt_d:1|:4' = '|plmt_d8_8:46|plmt_d8:14|plmt_d:1|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( D0,  _EQ003,  VCC,  VCC);
  _EQ003 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:15|plmt_d:1|:4' = '|plmt_d8_8:46|plmt_d8:15|plmt_d:1|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( D0,  _EQ004,  VCC,  VCC);
  _EQ004 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:16|plmt_d:1|:4' = '|plmt_d8_8:46|plmt_d8:16|plmt_d:1|O' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFF( D0,  _EQ005,  VCC,  VCC);
  _EQ005 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:17|plmt_d:1|:4' = '|plmt_d8_8:46|plmt_d8:17|plmt_d:1|O' 
-- Equation name is '_LC002', type is buried 
_LC002   = DFF( D0,  _EQ006,  VCC,  VCC);
  _EQ006 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:18|plmt_d:1|:4' = '|plmt_d8_8:46|plmt_d8:18|plmt_d:1|O' 
-- Equation name is '_LC003', type is buried 
_LC003   = DFF( D0,  _EQ007,  VCC,  VCC);
  _EQ007 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:14|plmt_d:1|:4' = '|plmt_d8_8:47|plmt_d8:14|plmt_d:1|O' 
-- Equation name is '_LC004', type is buried 
_LC004   = DFF( D0,  _EQ008,  VCC,  VCC);
  _EQ008 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:21|plmt_d:1|:4' = '|plmt_d8_8:47|plmt_d8:21|plmt_d:1|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( D0,  _EQ009,  VCC,  VCC);
  _EQ009 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:14|plmt_d:1|:4' = '|plmt_d8_8:48|plmt_d8:14|plmt_d:1|O' 
-- Equation name is '_LC005', type is buried 
_LC005   = DFF( D0,  _EQ010,  VCC,  VCC);
  _EQ010 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:21|plmt_d:1|:4' = '|plmt_d8_8:48|plmt_d8:21|plmt_d:1|O' 
-- Equation name is '_LC006', type is buried 
_LC006   = DFF( D0,  _EQ011,  VCC,  VCC);
  _EQ011 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:17|plmt_d:1|:4' = '|plmt_d8_8:49|plmt_d8:17|plmt_d:1|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( D0,  _EQ012,  VCC,  VCC);
  _EQ012 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:19|plmt_d:1|:4' = '|plmt_d8_8:49|plmt_d8:19|plmt_d:1|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( D0,  _EQ013,  VCC,  VCC);
  _EQ013 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:20|plmt_d:1|:4' = '|plmt_d8_8:49|plmt_d8:20|plmt_d:1|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( D0,  _EQ014,  VCC,  VCC);
  _EQ014 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:21|plmt_d:1|:4' = '|plmt_d8_8:49|plmt_d8:21|plmt_d:1|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( D0,  _EQ015,  VCC,  VCC);
  _EQ015 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:14|plmt_d:1|:4' = '|plmt_d8_8:50|plmt_d8:14|plmt_d:1|O' 
-- Equation name is '_LC007', type is buried 
_LC007   = DFF( D0,  _EQ016,  VCC,  VCC);
  _EQ016 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:17|plmt_d:1|:4' = '|plmt_d8_8:50|plmt_d8:17|plmt_d:1|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( D0,  _EQ017,  VCC,  VCC);
  _EQ017 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:19|plmt_d:1|:4' = '|plmt_d8_8:50|plmt_d8:19|plmt_d:1|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( D0,  _EQ018,  VCC,  VCC);
  _EQ018 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:20|plmt_d:1|:4' = '|plmt_d8_8:50|plmt_d8:20|plmt_d:1|O' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFF( D0,  _EQ019,  VCC,  VCC);
  _EQ019 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:21|plmt_d:1|:4' = '|plmt_d8_8:50|plmt_d8:21|plmt_d:1|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( D0,  _EQ020,  VCC,  VCC);
  _EQ020 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:15|plmt_d:1|:4' = '|plmt_d8_8:51|plmt_d8:15|plmt_d:1|O' 
-- Equation name is '_LC019', type is buried 
_LC019   = DFF( D0,  _EQ021,  VCC,  VCC);
  _EQ021 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:16|plmt_d:1|:4' = '|plmt_d8_8:51|plmt_d8:16|plmt_d:1|O' 
-- Equation name is '_LC020', type is buried 
_LC020   = DFF( D0,  _EQ022,  VCC,  VCC);
  _EQ022 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:17|plmt_d:1|:4' = '|plmt_d8_8:51|plmt_d8:17|plmt_d:1|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( D0,  _EQ023,  VCC,  VCC);
  _EQ023 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:18|plmt_d:1|:4' = '|plmt_d8_8:51|plmt_d8:18|plmt_d:1|O' 
-- Equation name is '_LC021', type is buried 
_LC021   = DFF( D0,  _EQ024,  VCC,  VCC);
  _EQ024 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:19|plmt_d:1|:4' = '|plmt_d8_8:51|plmt_d8:19|plmt_d:1|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( D0,  _EQ025,  VCC,  VCC);
  _EQ025 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:20|plmt_d:1|:4' = '|plmt_d8_8:51|plmt_d8:20|plmt_d:1|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( D0,  _EQ026,  VCC,  VCC);
  _EQ026 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:21|plmt_d:1|:4' = '|plmt_d8_8:51|plmt_d8:21|plmt_d:1|O' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFF( D0,  _EQ027,  VCC,  VCC);
  _EQ027 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:15|plmt_d:1|:4' = '|plmt_d8_8:52|plmt_d8:15|plmt_d:1|O' 
-- Equation name is '_LC022', type is buried 
_LC022   = DFF( D0,  _EQ028,  VCC,  VCC);
  _EQ028 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:16|plmt_d:1|:4' = '|plmt_d8_8:52|plmt_d8:16|plmt_d:1|O' 
-- Equation name is '_LC023', type is buried 
_LC023   = DFF( D0,  _EQ029,  VCC,  VCC);
  _EQ029 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:17|plmt_d:1|:4' = '|plmt_d8_8:52|plmt_d8:17|plmt_d:1|O' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFF( D0,  _EQ030,  VCC,  VCC);
  _EQ030 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:18|plmt_d:1|:4' = '|plmt_d8_8:52|plmt_d8:18|plmt_d:1|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( D0,  _EQ031,  VCC,  VCC);
  _EQ031 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:19|plmt_d:1|:4' = '|plmt_d8_8:52|plmt_d8:19|plmt_d:1|O' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFF( D0,  _EQ032,  VCC,  VCC);
  _EQ032 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:20|plmt_d:1|:4' = '|plmt_d8_8:52|plmt_d8:20|plmt_d:1|O' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFF( D0,  _EQ033,  VCC,  VCC);
  _EQ033 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:21|plmt_d:1|:4' = '|plmt_d8_8:52|plmt_d8:21|plmt_d:1|O' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFF( D0,  _EQ034,  VCC,  VCC);
  _EQ034 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:14|plmt_d:1|:4' = '|plmt_d8_8:53|plmt_d8:14|plmt_d:1|O' 
-- Equation name is '_LC008', type is buried 
_LC008   = DFF( D0,  _EQ035,  VCC,  VCC);
  _EQ035 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:15|plmt_d:1|:4' = '|plmt_d8_8:53|plmt_d8:15|plmt_d:1|O' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFF( D0,  _EQ036,  VCC,  VCC);
  _EQ036 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:16|plmt_d:1|:4' = '|plmt_d8_8:53|plmt_d8:16|plmt_d:1|O' 
-- Equation name is '_LC030', type is buried 
_LC030   = DFF( D0,  _EQ037,  VCC,  VCC);
  _EQ037 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:17|plmt_d:1|:4' = '|plmt_d8_8:53|plmt_d8:17|plmt_d:1|O' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFF( D0,  _EQ038,  VCC,  VCC);
  _EQ038 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:18|plmt_d:1|:4' = '|plmt_d8_8:53|plmt_d8:18|plmt_d:1|O' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFF( D0,  _EQ039,  VCC,  VCC);
  _EQ039 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:19|plmt_d:1|:4' = '|plmt_d8_8:53|plmt_d8:19|plmt_d:1|O' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFF( D0,  _EQ040,  VCC,  VCC);
  _EQ040 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:20|plmt_d:1|:4' = '|plmt_d8_8:53|plmt_d8:20|plmt_d:1|O' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFF( D0,  _EQ041,  VCC,  VCC);
  _EQ041 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:21|plmt_d:1|:4' = '|plmt_d8_8:53|plmt_d8:21|plmt_d:1|O' 
-- Equation name is '_LC048', type is buried 
_LC048   = DFF( D0,  _EQ042,  VCC,  VCC);
  _EQ042 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_or8_8:55|~19~1' = '|plmt_or8_8:55|Q0~1' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ043);
  _EQ043 =  _LC048 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC047 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC046 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC044 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC043 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC042 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC041 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC045 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~19~2' = '|plmt_or8_8:55|Q0~2' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ044);
  _EQ044 =  _LC030 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC029 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC028 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC027 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC026 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC025 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC036 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC015 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~19~3' = '|plmt_or8_8:55|Q0~3' 
-- Equation name is '_LC010', type is buried 
-- synthesized logic cell 
_LC010   = LCELL( _EQ045);
  _EQ045 =  _LC039 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC014 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC013 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC038 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC006 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC034 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC008 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC035 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~19~4' = '|plmt_or8_8:55|Q0~4' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ046);
  _EQ046 =  _LC023 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC022 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC021 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC020 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC019 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC018 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC017 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC009 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~19~8' = '|plmt_or8_8:55|Q0~8' 
-- Equation name is '_LC011', type is buried 
-- synthesized logic cell 
_LC011   = LCELL( _EQ047);
  _EQ047 =  _LC002 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC007 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC005 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC004 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC003 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC001 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC037 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC012 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res7

***** Logic for device 'res7' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                 R  R  R  R  R  R  R        R  R  R  R  R  R  R  
              ~  E  E  E  E  E  E  E     ~  E  E  E  E  E  E  E  
              P  S  S  S  S  S  S  S     P  S  S  S  S  S  S  S  
              I  E  E  E  E  E  E  E     I  E  E  E  E  E  E  E  
              N  R  R  R  R  R  R  R     N  R  R  R  R  R  R  R  
              0  V  V  V  V  V  V  V  G  0  V  V  V  V  V  V  V  
              2  E  E  E  E  E  E  E  N  1  E  E  E  E  E  E  E  
              9  D  D  D  D  D  D  D  D  8  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | ~PIN008 
RESERVED | 13                                                  57 | ~PIN007 
     GND | 14                                                  56 | D0 
     GND | 15                                                  55 | D1 
      WR | 16                                                  54 | D2 
     GND | 17                                                  53 | WA 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
     GND | 19                                                  51 | GND 
      RD | 20                                                  50 | D3 
 ~PIN006 | 21                                                  49 | ~PIN003 
 ~PIN005 | 22                                                  48 | ~PIN004 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  ~  ~  G  R  R  R  R  R  R  R  ~  
              E  E  E  E  E  E  P  P  N  E  E  E  E  E  E  E  P  
              S  S  S  S  S  S  I  I  D  S  S  S  S  S  S  S  I  
              E  E  E  E  E  E  N  N     E  E  E  E  E  E  E  N  
              R  R  R  R  R  R  0  0     R  R  R  R  R  R  R  0  
              V  V  V  V  V  V  2  2     V  V  V  V  V  V  V  2  
              E  E  E  E  E  E  4  3     E  E  E  E  E  E  E  2  
              D  D  D  D  D  D           D  D  D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res7

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12    11/12( 91%)   1/12(  8%) 
B:    LC13 - LC24    12/12(100%)   2/12( 16%) 
C:    LC25 - LC36    12/12(100%)   1/12(  8%) 
D:    LC37 - LC48    12/12(100%)   3/12( 25%) 


Total dedicated input pins used:                11/16     ( 68%)
Total I/O pins used:                             7/48     ( 14%)
Total logic cells used:                         47/48     ( 97%)
Average fan-in:                                  8.48
Total fan-in:                                   399

Total input pins required:                      11
Total output pins required:                      7
Total bidirectional pins required:               0
Total logic cells required:                     47
Total flipflops required:                       42

Synthesized logic cells:                         5/  48   ( 10%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res7

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT    s         0    0    1    8  D0
  55      -   -       INPUT    s         0    0    1    8  D1
  54      -   -       INPUT    s         0    0    0   16  D2
  50      -   -       INPUT    s         0    0    0    8  D3
  49      -   -       INPUT    s         0    0    5   40  ~PIN003
  48      -   -       INPUT    s         0    0    5   40  ~PIN004
  22      -   -       INPUT    s         0    0    5   40  ~PIN005
  21      -   -       INPUT    s         0    0    5   40  ~PIN006
  20      -   -       INPUT              0    0    5    0  RD
  53      -   -       INPUT  G           0    0    0    0  WA
  16      -   -       INPUT              0    0    0   40  WR


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res7

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  57     37    D         FF   + g        1    0    5   40  ~PIN007 (|plmt_ra:29|:6)
  58     38    D         FF   + g        1    0    5   40  ~PIN008 (|plmt_ra:29|:1)
  68     48    D     OUTPUT    s         5   10    0    0  ~PIN018 (|plmt_or8_8:55|~22~6)
  43     32    C     OUTPUT    s         5   10    0    0  ~PIN022 (|plmt_or8_8:55|~21~6)
  34     24    B     OUTPUT    s         5   10    0    0  ~PIN023 (|plmt_or8_8:55|~21~7)
  33     23    B     OUTPUT    s         5   10    0    0  ~PIN024 (|plmt_or8_8:55|~20~1)
   9      8    A     OUTPUT    s         5   10    0    0  ~PIN029 (|plmt_or8_8:55|~19~7)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res7

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  (2)     1    A        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:19|plmt_d:1|O (|plmt_d8_8:46|plmt_d8:19|plmt_d:1|:4)
 (26)    16    B        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:19|plmt_d:3|O (|plmt_d8_8:46|plmt_d8:19|plmt_d:3|:4)
  (3)     2    A        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:20|plmt_d:1|O (|plmt_d8_8:46|plmt_d8:20|plmt_d:1|:4)
 (25)    15    B        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:20|plmt_d:3|O (|plmt_d8_8:46|plmt_d8:20|plmt_d:3|:4)
 (47)    36    C        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:21|plmt_d:3|O (|plmt_d8_8:46|plmt_d8:21|plmt_d:3|:4)
 (60)    40    D        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:21|plmt_d:4|O (|plmt_d8_8:46|plmt_d8:21|plmt_d:4|:4)
  (4)     3    A        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:15|plmt_d:1|O (|plmt_d8_8:47|plmt_d8:15|plmt_d:1|:4)
 (27)    17    B        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:15|plmt_d:3|O (|plmt_d8_8:47|plmt_d8:15|plmt_d:3|:4)
  (5)     4    A        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:16|plmt_d:1|O (|plmt_d8_8:47|plmt_d8:16|plmt_d:1|:4)
 (28)    18    B        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:16|plmt_d:3|O (|plmt_d8_8:47|plmt_d8:16|plmt_d:3|:4)
 (36)    25    C        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:17|plmt_d:3|O (|plmt_d8_8:47|plmt_d8:17|plmt_d:3|:4)
 (61)    41    D        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:17|plmt_d:4|O (|plmt_d8_8:47|plmt_d8:17|plmt_d:4|:4)
  (6)     5    A        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:18|plmt_d:1|O (|plmt_d8_8:47|plmt_d8:18|plmt_d:1|:4)
 (10)     9    A        DFF     g        6    2    1    0  |plmt_d8_8:47|plmt_d8:18|plmt_d:3|O (|plmt_d8_8:47|plmt_d8:18|plmt_d:3|:4)
 (23)    13    B        DFF     g        6    2    1    0  |plmt_d8_8:48|plmt_d8:15|plmt_d:1|O (|plmt_d8_8:48|plmt_d8:15|plmt_d:1|:4)
 (29)    19    B        DFF              6    2    1    0  |plmt_d8_8:48|plmt_d8:15|plmt_d:3|O (|plmt_d8_8:48|plmt_d8:15|plmt_d:3|:4)
  (7)     6    A        DFF              6    2    1    0  |plmt_d8_8:48|plmt_d8:16|plmt_d:1|O (|plmt_d8_8:48|plmt_d8:16|plmt_d:1|:4)
 (11)    10    A        DFF     g        6    2    1    0  |plmt_d8_8:48|plmt_d8:16|plmt_d:3|O (|plmt_d8_8:48|plmt_d8:16|plmt_d:3|:4)
 (24)    14    B        DFF     g        6    2    1    0  |plmt_d8_8:48|plmt_d8:18|plmt_d:1|O (|plmt_d8_8:48|plmt_d8:18|plmt_d:1|:4)
 (12)    11    A        DFF     g        6    2    1    0  |plmt_d8_8:48|plmt_d8:18|plmt_d:3|O (|plmt_d8_8:48|plmt_d8:18|plmt_d:3|:4)
 (37)    26    C        DFF              6    2    1    0  |plmt_d8_8:49|plmt_d8:14|plmt_d:3|O (|plmt_d8_8:49|plmt_d8:14|plmt_d:3|:4)
 (62)    42    D        DFF              6    2    1    0  |plmt_d8_8:49|plmt_d8:14|plmt_d:4|O (|plmt_d8_8:49|plmt_d8:14|plmt_d:4|:4)
 (30)    20    B        DFF              6    2    1    0  |plmt_d8_8:49|plmt_d8:21|plmt_d:2|O (|plmt_d8_8:49|plmt_d8:21|plmt_d:2|:4)
 (38)    27    C        DFF              6    2    1    0  |plmt_d8_8:50|plmt_d8:15|plmt_d:3|O (|plmt_d8_8:50|plmt_d8:15|plmt_d:3|:4)
 (63)    43    D        DFF              6    2    1    0  |plmt_d8_8:50|plmt_d8:15|plmt_d:4|O (|plmt_d8_8:50|plmt_d8:15|plmt_d:4|:4)
 (39)    28    C        DFF              6    2    1    0  |plmt_d8_8:50|plmt_d8:16|plmt_d:3|O (|plmt_d8_8:50|plmt_d8:16|plmt_d:3|:4)
 (64)    44    D        DFF              6    2    1    0  |plmt_d8_8:50|plmt_d8:16|plmt_d:4|O (|plmt_d8_8:50|plmt_d8:16|plmt_d:4|:4)
 (40)    29    C        DFF              6    2    1    0  |plmt_d8_8:50|plmt_d8:18|plmt_d:3|O (|plmt_d8_8:50|plmt_d8:18|plmt_d:3|:4)
 (65)    45    D        DFF              6    2    1    0  |plmt_d8_8:50|plmt_d8:18|plmt_d:4|O (|plmt_d8_8:50|plmt_d8:18|plmt_d:4|:4)
 (41)    30    C        DFF              6    2    1    0  |plmt_d8_8:51|plmt_d8:14|plmt_d:3|O (|plmt_d8_8:51|plmt_d8:14|plmt_d:3|:4)
 (66)    46    D        DFF              6    2    1    0  |plmt_d8_8:51|plmt_d8:14|plmt_d:4|O (|plmt_d8_8:51|plmt_d8:14|plmt_d:4|:4)
 (13)    12    A        DFF     g        6    2    1    0  |plmt_d8_8:51|plmt_d8:21|plmt_d:2|O (|plmt_d8_8:51|plmt_d8:21|plmt_d:2|:4)
 (42)    31    C        DFF              6    2    1    0  |plmt_d8_8:52|plmt_d8:14|plmt_d:3|O (|plmt_d8_8:52|plmt_d8:14|plmt_d:3|:4)
 (67)    47    D        DFF              6    2    1    0  |plmt_d8_8:52|plmt_d8:14|plmt_d:4|O (|plmt_d8_8:52|plmt_d8:14|plmt_d:4|:4)
 (31)    21    B        DFF              6    2    1    0  |plmt_d8_8:52|plmt_d8:21|plmt_d:2|O (|plmt_d8_8:52|plmt_d8:21|plmt_d:2|:4)
 (44)    33    C        DFF     g        6    2    1    0  |plmt_d8_8:53|plmt_d8:17|plmt_d:2|O (|plmt_d8_8:53|plmt_d8:17|plmt_d:2|:4)
 (32)    22    B        DFF              6    2    1    0  |plmt_d8_8:53|plmt_d8:18|plmt_d:2|O (|plmt_d8_8:53|plmt_d8:18|plmt_d:2|:4)
 (45)    34    C        DFF     g        6    2    1    0  |plmt_d8_8:53|plmt_d8:19|plmt_d:2|O (|plmt_d8_8:53|plmt_d8:19|plmt_d:2|:4)
 (46)    35    C        DFF     g        6    2    1    0  |plmt_d8_8:53|plmt_d8:20|plmt_d:2|O (|plmt_d8_8:53|plmt_d8:20|plmt_d:2|:4)
 (59)    39    D        DFF     g        6    2    1    0  |plmt_d8_8:53|plmt_d8:21|plmt_d:2|O (|plmt_d8_8:53|plmt_d8:21|plmt_d:2|:4)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res7

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'A'
        +--------------------- LC8 ~PIN029
        | +------------------- LC1 |plmt_d8_8:46|plmt_d8:19|plmt_d:1|O
        | | +----------------- LC2 |plmt_d8_8:46|plmt_d8:20|plmt_d:1|O
        | | | +--------------- LC3 |plmt_d8_8:47|plmt_d8:15|plmt_d:1|O
        | | | | +------------- LC4 |plmt_d8_8:47|plmt_d8:16|plmt_d:1|O
        | | | | | +----------- LC5 |plmt_d8_8:47|plmt_d8:18|plmt_d:1|O
        | | | | | | +--------- LC9 |plmt_d8_8:47|plmt_d8:18|plmt_d:3|O
        | | | | | | | +------- LC6 |plmt_d8_8:48|plmt_d8:16|plmt_d:1|O
        | | | | | | | | +----- LC10 |plmt_d8_8:48|plmt_d8:16|plmt_d:3|O
        | | | | | | | | | +--- LC11 |plmt_d8_8:48|plmt_d8:18|plmt_d:3|O
        | | | | | | | | | | +- LC12 |plmt_d8_8:51|plmt_d8:21|plmt_d:2|O
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | 
LC8  -> - - - - - - - - - - - | <-- ~PIN029
LC1  -> @ - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:19|plmt_d:1|O
LC2  -> @ - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:20|plmt_d:1|O
LC3  -> @ - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:15|plmt_d:1|O
LC4  -> @ - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:16|plmt_d:1|O
LC5  -> @ - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:18|plmt_d:1|O
LC9  -> - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:18|plmt_d:3|O
LC6  -> @ - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:16|plmt_d:1|O
LC10 -> - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:16|plmt_d:3|O
LC11 -> - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:18|plmt_d:3|O
LC12 -> - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:21|plmt_d:2|O

Pin
56   -> - @ @ @ @ @ - @ - - - | <-- D0
55   -> - - - - - - - - - - @ | <-- D1
54   -> - - - - - - @ - @ @ - | <-- D2
50   -> - - - - - - - - - - - | <-- D3
49   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
48   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
22   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
21   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
20   -> @ - - - - - - - - - - | <-- RD
53   -> - - - - - - - - - - - | <-- WA
16   -> - @ @ @ @ @ @ @ @ @ @ | <-- WR
LC37 -> * * * * * * * * * * * | <-- ~PIN007
LC38 -> * * * * * * * * * * * | <-- ~PIN008
LC13 -> * - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:15|plmt_d:1|O
LC14 -> * - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:18|plmt_d:1|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res7

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC24 ~PIN023
        | +--------------------- LC23 ~PIN024
        | | +------------------- LC16 |plmt_d8_8:46|plmt_d8:19|plmt_d:3|O
        | | | +----------------- LC15 |plmt_d8_8:46|plmt_d8:20|plmt_d:3|O
        | | | | +--------------- LC17 |plmt_d8_8:47|plmt_d8:15|plmt_d:3|O
        | | | | | +------------- LC18 |plmt_d8_8:47|plmt_d8:16|plmt_d:3|O
        | | | | | | +----------- LC13 |plmt_d8_8:48|plmt_d8:15|plmt_d:1|O
        | | | | | | | +--------- LC19 |plmt_d8_8:48|plmt_d8:15|plmt_d:3|O
        | | | | | | | | +------- LC14 |plmt_d8_8:48|plmt_d8:18|plmt_d:1|O
        | | | | | | | | | +----- LC20 |plmt_d8_8:49|plmt_d8:21|plmt_d:2|O
        | | | | | | | | | | +--- LC21 |plmt_d8_8:52|plmt_d8:21|plmt_d:2|O
        | | | | | | | | | | | +- LC22 |plmt_d8_8:53|plmt_d8:18|plmt_d:2|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC24 -> - - - - - - - - - - - - | <-- ~PIN023
LC23 -> - - - - - - - - - - - - | <-- ~PIN024
LC16 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:19|plmt_d:3|O
LC15 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:20|plmt_d:3|O
LC17 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:15|plmt_d:3|O
LC18 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:16|plmt_d:3|O
LC13 -> - - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:15|plmt_d:1|O
LC19 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:15|plmt_d:3|O
LC14 -> - - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:18|plmt_d:1|O
LC20 -> - @ - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:21|plmt_d:2|O
LC21 -> - @ - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:21|plmt_d:2|O
LC22 -> - @ - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:18|plmt_d:2|O

Pin
56   -> - - - - - - @ - @ - - - | <-- D0
55   -> - - - - - - - - - @ @ @ | <-- D1
54   -> - - @ @ @ @ - @ - - - - | <-- D2
50   -> - - - - - - - - - - - - | <-- D3
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
21   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
20   -> @ @ - - - - - - - - - - | <-- RD
53   -> - - - - - - - - - - - - | <-- WA
16   -> - - @ @ @ @ @ @ @ @ @ @ | <-- WR
LC37 -> * * * * * * * * * * * * | <-- ~PIN007
LC38 -> * * * * * * * * * * * * | <-- ~PIN008
LC9  -> * - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:18|plmt_d:3|O
LC10 -> * - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:16|plmt_d:3|O
LC11 -> * - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:18|plmt_d:3|O
LC12 -> - * - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:21|plmt_d:2|O
LC33 -> - * - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:17|plmt_d:2|O
LC34 -> - * - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:19|plmt_d:2|O
LC35 -> - * - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:20|plmt_d:2|O
LC39 -> - * - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:21|plmt_d:2|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res7

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC32 ~PIN022
        | +--------------------- LC36 |plmt_d8_8:46|plmt_d8:21|plmt_d:3|O
        | | +------------------- LC25 |plmt_d8_8:47|plmt_d8:17|plmt_d:3|O
        | | | +----------------- LC26 |plmt_d8_8:49|plmt_d8:14|plmt_d:3|O
        | | | | +--------------- LC27 |plmt_d8_8:50|plmt_d8:15|plmt_d:3|O
        | | | | | +------------- LC28 |plmt_d8_8:50|plmt_d8:16|plmt_d:3|O
        | | | | | | +----------- LC29 |plmt_d8_8:50|plmt_d8:18|plmt_d:3|O
        | | | | | | | +--------- LC30 |plmt_d8_8:51|plmt_d8:14|plmt_d:3|O
        | | | | | | | | +------- LC31 |plmt_d8_8:52|plmt_d8:14|plmt_d:3|O
        | | | | | | | | | +----- LC33 |plmt_d8_8:53|plmt_d8:17|plmt_d:2|O
        | | | | | | | | | | +--- LC34 |plmt_d8_8:53|plmt_d8:19|plmt_d:2|O
        | | | | | | | | | | | +- LC35 |plmt_d8_8:53|plmt_d8:20|plmt_d:2|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC32 -> - - - - - - - - - - - - | <-- ~PIN022
LC36 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:21|plmt_d:3|O
LC25 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:17|plmt_d:3|O
LC26 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:14|plmt_d:3|O
LC27 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:15|plmt_d:3|O
LC28 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:16|plmt_d:3|O
LC29 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:18|plmt_d:3|O
LC30 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:14|plmt_d:3|O
LC31 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:14|plmt_d:3|O
LC33 -> - - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:17|plmt_d:2|O
LC34 -> - - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:19|plmt_d:2|O
LC35 -> - - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:20|plmt_d:2|O

Pin
56   -> - - - - - - - - - - - - | <-- D0
55   -> - - - - - - - - - @ @ @ | <-- D1
54   -> - @ @ @ @ @ @ @ @ - - - | <-- D2
50   -> - - - - - - - - - - - - | <-- D3
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
21   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
20   -> @ - - - - - - - - - - - | <-- RD
53   -> - - - - - - - - - - - - | <-- WA
16   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- WR
LC37 -> * * * * * * * * * * * * | <-- ~PIN007
LC38 -> * * * * * * * * * * * * | <-- ~PIN008


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res7

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC37 ~PIN007
        | +--------------------- LC38 ~PIN008
        | | +------------------- LC48 ~PIN018
        | | | +----------------- LC40 |plmt_d8_8:46|plmt_d8:21|plmt_d:4|O
        | | | | +--------------- LC41 |plmt_d8_8:47|plmt_d8:17|plmt_d:4|O
        | | | | | +------------- LC42 |plmt_d8_8:49|plmt_d8:14|plmt_d:4|O
        | | | | | | +----------- LC43 |plmt_d8_8:50|plmt_d8:15|plmt_d:4|O
        | | | | | | | +--------- LC44 |plmt_d8_8:50|plmt_d8:16|plmt_d:4|O
        | | | | | | | | +------- LC45 |plmt_d8_8:50|plmt_d8:18|plmt_d:4|O
        | | | | | | | | | +----- LC46 |plmt_d8_8:51|plmt_d8:14|plmt_d:4|O
        | | | | | | | | | | +--- LC47 |plmt_d8_8:52|plmt_d8:14|plmt_d:4|O
        | | | | | | | | | | | +- LC39 |plmt_d8_8:53|plmt_d8:21|plmt_d:2|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC37 -> - - @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
LC38 -> - - @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
LC48 -> - - - - - - - - - - - - | <-- ~PIN018
LC40 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:21|plmt_d:4|O
LC41 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:17|plmt_d:4|O
LC42 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:14|plmt_d:4|O
LC43 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:15|plmt_d:4|O
LC44 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:16|plmt_d:4|O
LC45 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:18|plmt_d:4|O
LC46 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:14|plmt_d:4|O
LC47 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:14|plmt_d:4|O
LC39 -> - - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:21|plmt_d:2|O

Pin
56   -> - @ - - - - - - - - - - | <-- D0
55   -> @ - - - - - - - - - - @ | <-- D1
54   -> - - - - - - - - - - - - | <-- D2
50   -> - - - @ @ @ @ @ @ @ @ - | <-- D3
49   -> - - @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
48   -> - - @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
22   -> - - @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
21   -> - - @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
20   -> - - @ - - - - - - - - - | <-- RD
53   -> - - - - - - - - - - - - | <-- WA
16   -> - - - @ @ @ @ @ @ @ @ @ | <-- WR


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res7

** EQUATIONS **

D0       : INPUT;
D1       : INPUT;
D2       : INPUT;
D3       : INPUT;
RD       : INPUT;
WA       : INPUT;
WR       : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;

-- Node name is '|plmt_d8_8:46|plmt_d8:19|plmt_d:1|:4' = '|plmt_d8_8:46|plmt_d8:19|plmt_d:1|O' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFF( D0,  _EQ001,  VCC,  VCC);
  _EQ001 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:19|plmt_d:3|:4' = '|plmt_d8_8:46|plmt_d8:19|plmt_d:3|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( D2,  _EQ002,  VCC,  VCC);
  _EQ002 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:20|plmt_d:1|:4' = '|plmt_d8_8:46|plmt_d8:20|plmt_d:1|O' 
-- Equation name is '_LC002', type is buried 
_LC002   = DFF( D0,  _EQ003,  VCC,  VCC);
  _EQ003 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:20|plmt_d:3|:4' = '|plmt_d8_8:46|plmt_d8:20|plmt_d:3|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( D2,  _EQ004,  VCC,  VCC);
  _EQ004 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:21|plmt_d:3|:4' = '|plmt_d8_8:46|plmt_d8:21|plmt_d:3|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( D2,  _EQ005,  VCC,  VCC);
  _EQ005 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:21|plmt_d:4|:4' = '|plmt_d8_8:46|plmt_d8:21|plmt_d:4|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( D3,  _EQ006,  VCC,  VCC);
  _EQ006 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:15|plmt_d:1|:4' = '|plmt_d8_8:47|plmt_d8:15|plmt_d:1|O' 
-- Equation name is '_LC003', type is buried 
_LC003   = DFF( D0,  _EQ007,  VCC,  VCC);
  _EQ007 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:15|plmt_d:3|:4' = '|plmt_d8_8:47|plmt_d8:15|plmt_d:3|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( D2,  _EQ008,  VCC,  VCC);
  _EQ008 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:16|plmt_d:1|:4' = '|plmt_d8_8:47|plmt_d8:16|plmt_d:1|O' 
-- Equation name is '_LC004', type is buried 
_LC004   = DFF( D0,  _EQ009,  VCC,  VCC);
  _EQ009 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:16|plmt_d:3|:4' = '|plmt_d8_8:47|plmt_d8:16|plmt_d:3|O' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFF( D2,  _EQ010,  VCC,  VCC);
  _EQ010 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:17|plmt_d:3|:4' = '|plmt_d8_8:47|plmt_d8:17|plmt_d:3|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( D2,  _EQ011,  VCC,  VCC);
  _EQ011 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:17|plmt_d:4|:4' = '|plmt_d8_8:47|plmt_d8:17|plmt_d:4|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( D3,  _EQ012,  VCC,  VCC);
  _EQ012 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:18|plmt_d:1|:4' = '|plmt_d8_8:47|plmt_d8:18|plmt_d:1|O' 
-- Equation name is '_LC005', type is buried 
_LC005   = DFF( D0,  _EQ013,  VCC,  VCC);
  _EQ013 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:18|plmt_d:3|:4' = '|plmt_d8_8:47|plmt_d8:18|plmt_d:3|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( D2,  _EQ014,  VCC,  VCC);
  _EQ014 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:15|plmt_d:1|:4' = '|plmt_d8_8:48|plmt_d8:15|plmt_d:1|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( D0,  _EQ015,  VCC,  VCC);
  _EQ015 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:15|plmt_d:3|:4' = '|plmt_d8_8:48|plmt_d8:15|plmt_d:3|O' 
-- Equation name is '_LC019', type is buried 
_LC019   = DFF( D2,  _EQ016,  VCC,  VCC);
  _EQ016 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:16|plmt_d:1|:4' = '|plmt_d8_8:48|plmt_d8:16|plmt_d:1|O' 
-- Equation name is '_LC006', type is buried 
_LC006   = DFF( D0,  _EQ017,  VCC,  VCC);
  _EQ017 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:16|plmt_d:3|:4' = '|plmt_d8_8:48|plmt_d8:16|plmt_d:3|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( D2,  _EQ018,  VCC,  VCC);
  _EQ018 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:18|plmt_d:1|:4' = '|plmt_d8_8:48|plmt_d8:18|plmt_d:1|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( D0,  _EQ019,  VCC,  VCC);
  _EQ019 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:18|plmt_d:3|:4' = '|plmt_d8_8:48|plmt_d8:18|plmt_d:3|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( D2,  _EQ020,  VCC,  VCC);
  _EQ020 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:14|plmt_d:3|:4' = '|plmt_d8_8:49|plmt_d8:14|plmt_d:3|O' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFF( D2,  _EQ021,  VCC,  VCC);
  _EQ021 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:14|plmt_d:4|:4' = '|plmt_d8_8:49|plmt_d8:14|plmt_d:4|O' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFF( D3,  _EQ022,  VCC,  VCC);
  _EQ022 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:21|plmt_d:2|:4' = '|plmt_d8_8:49|plmt_d8:21|plmt_d:2|O' 
-- Equation name is '_LC020', type is buried 
_LC020   = DFF( D1,  _EQ023,  VCC,  VCC);
  _EQ023 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:15|plmt_d:3|:4' = '|plmt_d8_8:50|plmt_d8:15|plmt_d:3|O' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFF( D2,  _EQ024,  VCC,  VCC);
  _EQ024 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:15|plmt_d:4|:4' = '|plmt_d8_8:50|plmt_d8:15|plmt_d:4|O' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFF( D3,  _EQ025,  VCC,  VCC);
  _EQ025 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:16|plmt_d:3|:4' = '|plmt_d8_8:50|plmt_d8:16|plmt_d:3|O' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFF( D2,  _EQ026,  VCC,  VCC);
  _EQ026 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:16|plmt_d:4|:4' = '|plmt_d8_8:50|plmt_d8:16|plmt_d:4|O' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFF( D3,  _EQ027,  VCC,  VCC);
  _EQ027 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:18|plmt_d:3|:4' = '|plmt_d8_8:50|plmt_d8:18|plmt_d:3|O' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFF( D2,  _EQ028,  VCC,  VCC);
  _EQ028 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:18|plmt_d:4|:4' = '|plmt_d8_8:50|plmt_d8:18|plmt_d:4|O' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFF( D3,  _EQ029,  VCC,  VCC);
  _EQ029 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:14|plmt_d:3|:4' = '|plmt_d8_8:51|plmt_d8:14|plmt_d:3|O' 
-- Equation name is '_LC030', type is buried 
_LC030   = DFF( D2,  _EQ030,  VCC,  VCC);
  _EQ030 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:14|plmt_d:4|:4' = '|plmt_d8_8:51|plmt_d8:14|plmt_d:4|O' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFF( D3,  _EQ031,  VCC,  VCC);
  _EQ031 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:21|plmt_d:2|:4' = '|plmt_d8_8:51|plmt_d8:21|plmt_d:2|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( D1,  _EQ032,  VCC,  VCC);
  _EQ032 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:14|plmt_d:3|:4' = '|plmt_d8_8:52|plmt_d8:14|plmt_d:3|O' 
-- Equation name is '_LC031', type is buried 
_LC031   = DFF( D2,  _EQ033,  VCC,  VCC);
  _EQ033 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:14|plmt_d:4|:4' = '|plmt_d8_8:52|plmt_d8:14|plmt_d:4|O' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFF( D3,  _EQ034,  VCC,  VCC);
  _EQ034 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:21|plmt_d:2|:4' = '|plmt_d8_8:52|plmt_d8:21|plmt_d:2|O' 
-- Equation name is '_LC021', type is buried 
_LC021   = DFF( D1,  _EQ035,  VCC,  VCC);
  _EQ035 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:17|plmt_d:2|:4' = '|plmt_d8_8:53|plmt_d8:17|plmt_d:2|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( D1,  _EQ036,  VCC,  VCC);
  _EQ036 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:18|plmt_d:2|:4' = '|plmt_d8_8:53|plmt_d8:18|plmt_d:2|O' 
-- Equation name is '_LC022', type is buried 
_LC022   = DFF( D1,  _EQ037,  VCC,  VCC);
  _EQ037 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:19|plmt_d:2|:4' = '|plmt_d8_8:53|plmt_d8:19|plmt_d:2|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( D1,  _EQ038,  VCC,  VCC);
  _EQ038 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:20|plmt_d:2|:4' = '|plmt_d8_8:53|plmt_d8:20|plmt_d:2|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( D1,  _EQ039,  VCC,  VCC);
  _EQ039 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:21|plmt_d:2|:4' = '|plmt_d8_8:53|plmt_d8:21|plmt_d:2|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( D1,  _EQ040,  VCC,  VCC);
  _EQ040 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_ra:29|:6' = '~PIN007' 
-- Equation name is '~PIN007', location is LC037, type is output.
 ~PIN007 = DFF( D1, GLOBAL( WA),  VCC,  VCC);

-- Node name is '|plmt_ra:29|:1' = '~PIN008' 
-- Equation name is '~PIN008', location is LC038, type is output.
 ~PIN008 = DFF( D0, GLOBAL( WA),  VCC,  VCC);

-- Node name is '|plmt_or8_8:55|~22~6' = '~PIN018' 
-- Equation name is '_LC048', location is LC048, type is output.
 ~PIN018 = LCELL( _EQ041);
  _EQ041 =  _LC041 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC040 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC047 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC046 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC045 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC044 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC043 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC042 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~21~6' = '~PIN022' 
-- Equation name is '_LC032', location is LC032, type is output.
 ~PIN022 = LCELL( _EQ042);
  _EQ042 =  _LC025 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC036 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC031 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC030 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC029 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC028 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC027 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC026 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~21~7' = '~PIN023' 
-- Equation name is '_LC024', location is LC024, type is output.
 ~PIN023 = LCELL( _EQ043);
  _EQ043 =  _LC011 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC010 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC019 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC009 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC018 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC017 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC015 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC016 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~20~1' = '~PIN024' 
-- Equation name is '_LC023', location is LC023, type is output.
 ~PIN024 = LCELL( _EQ044);
  _EQ044 =  _LC039 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC035 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC034 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC033 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC021 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC012 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC020 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC022 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~19~7' = '~PIN029' 
-- Equation name is '_LC008', location is LC008, type is output.
 ~PIN029 = LCELL( _EQ045);
  _EQ045 =  _LC014 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC006 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC013 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC005 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC004 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC003 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC002 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC001 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res8

***** Logic for device 'res8' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  R  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              S  S  S  S  S  S  S  S     S  S  S  S  S  S  S  S  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  R  
              V  V  V  V  V  V  V  V  G  V  V  V  V  V  V  V  V  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  E  
              D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
RESERVED | 13                                                  57 | RESERVED 
     GND | 14                                                  56 | ~PIN000 
      WR | 15                                                  55 | ~PIN001 
      RD | 16                                                  54 | ~PIN002 
     GND | 17                                                  53 | GND 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
     GND | 19                                                  51 | GND 
 ~PIN008 | 20                                                  50 | ~PIN003 
 ~PIN007 | 21                                                  49 | ~PIN004 
 ~PIN006 | 22                                                  48 | ~PIN005 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | D7 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  R  R  R  R  R  R  R  Q  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  T  
              S  S  S  S  S  S  S  S  D  S  S  S  S  S  S  S  7  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R     
              V  V  V  V  V  V  V  V     V  V  V  V  V  V  V     
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              D  D  D  D  D  D  D  D     D  D  D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res8

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12    12/12(100%)   0/12(  0%) 
B:    LC13 - LC24    11/12( 91%)   0/12(  0%) 
C:    LC25 - LC36    12/12(100%)   2/12( 16%) 
D:    LC37 - LC48    12/12(100%)   0/12(  0%) 


Total dedicated input pins used:                11/16     ( 68%)
Total I/O pins used:                             2/48     (  4%)
Total logic cells used:                         47/48     ( 97%)
Average fan-in:                                  8.76
Total fan-in:                                   412

Total input pins required:                      11
Total output pins required:                      1
Total bidirectional pins required:               1
Total logic cells required:                     47
Total flipflops required:                       40

Synthesized logic cells:                         5/  48   ( 10%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res8

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  44     33    C      BIDIR     g        4    5    0   40  D7
  56      -   -       INPUT    s         0    0    2    0  ~PIN000
  55      -   -       INPUT    s         0    0    2    0  ~PIN001
  54      -   -       INPUT    s         0    0    2    0  ~PIN002
  50      -   -       INPUT    s         0    0    0   45  ~PIN003
  49      -   -       INPUT    s         0    0    0   45  ~PIN004
  48      -   -       INPUT    s         0    0    0   45  ~PIN005
  22      -   -       INPUT    s         0    0    0   45  ~PIN006
  21      -   -       INPUT    s         0    0    0   45  ~PIN007
  20      -   -       INPUT    s         0    0    0   45  ~PIN008
  16      -   -       INPUT              0    0    1    5  RD
  15      -   -       INPUT              0    0    0   40  WR


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res8

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  44     33    C        TRI     g        4    5    0   40  D7
  43     32    C     OUTPUT              3    5    0    0  QT7


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res8

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (13)    12    A        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:19|plmt_d:11|O (|plmt_d8_8:46|plmt_d8:19|plmt_d:11|:4)
 (57)    37    D        DFF     g        7    1    0    1  |plmt_d8_8:46|plmt_d8:20|plmt_d:11|O (|plmt_d8_8:46|plmt_d8:20|plmt_d:11|:4)
  (2)     1    A        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:15|plmt_d:11|O (|plmt_d8_8:47|plmt_d8:15|plmt_d:11|:4)
  (3)     2    A        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:16|plmt_d:11|O (|plmt_d8_8:47|plmt_d8:16|plmt_d:11|:4)
  (4)     3    A        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:18|plmt_d:11|O (|plmt_d8_8:47|plmt_d8:18|plmt_d:11|:4)
 (45)    34    C        DFF     g        7    1    0    1  |plmt_d8_8:47|plmt_d8:21|plmt_d:11|O (|plmt_d8_8:47|plmt_d8:21|plmt_d:11|:4)
  (5)     4    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:15|plmt_d:11|O (|plmt_d8_8:48|plmt_d8:15|plmt_d:11|:4)
  (6)     5    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:16|plmt_d:11|O (|plmt_d8_8:48|plmt_d8:16|plmt_d:11|:4)
  (7)     6    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:18|plmt_d:11|O (|plmt_d8_8:48|plmt_d8:18|plmt_d:11|:4)
  (8)     7    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:21|plmt_d:11|O (|plmt_d8_8:48|plmt_d8:21|plmt_d:11|:4)
 (58)    38    D        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:17|plmt_d:11|O (|plmt_d8_8:49|plmt_d8:17|plmt_d:11|:4)
 (23)    13    B        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:19|plmt_d:11|O (|plmt_d8_8:49|plmt_d8:19|plmt_d:11|:4)
 (24)    14    B        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:20|plmt_d:11|O (|plmt_d8_8:49|plmt_d8:20|plmt_d:11|:4)
 (61)    41    D        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:21|plmt_d:11|O (|plmt_d8_8:49|plmt_d8:21|plmt_d:11|:4)
 (10)     9    A        DFF     g        7    1    0    1  |plmt_d8_8:50|plmt_d8:17|plmt_d:11|O (|plmt_d8_8:50|plmt_d8:17|plmt_d:11|:4)
 (27)    17    B        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:19|plmt_d:11|O (|plmt_d8_8:50|plmt_d8:19|plmt_d:11|:4)
 (28)    18    B        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:20|plmt_d:11|O (|plmt_d8_8:50|plmt_d8:20|plmt_d:11|:4)
 (59)    39    D        DFF     g        7    1    0    1  |plmt_d8_8:50|plmt_d8:21|plmt_d:11|O (|plmt_d8_8:50|plmt_d8:21|plmt_d:11|:4)
 (29)    19    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:15|plmt_d:11|O (|plmt_d8_8:51|plmt_d8:15|plmt_d:11|:4)
 (30)    20    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:16|plmt_d:11|O (|plmt_d8_8:51|plmt_d8:16|plmt_d:11|:4)
 (25)    15    B        DFF     g        7    1    0    1  |plmt_d8_8:51|plmt_d8:17|plmt_d:11|O (|plmt_d8_8:51|plmt_d8:17|plmt_d:11|:4)
 (31)    21    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:18|plmt_d:11|O (|plmt_d8_8:51|plmt_d8:18|plmt_d:11|:4)
 (47)    36    C        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:19|plmt_d:11|O (|plmt_d8_8:51|plmt_d8:19|plmt_d:11|:4)
 (36)    25    C        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:20|plmt_d:11|O (|plmt_d8_8:51|plmt_d8:20|plmt_d:11|:4)
 (62)    42    D        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:21|plmt_d:11|O (|plmt_d8_8:51|plmt_d8:21|plmt_d:11|:4)
 (32)    22    B        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:15|plmt_d:11|O (|plmt_d8_8:52|plmt_d8:15|plmt_d:11|:4)
 (33)    23    B        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:16|plmt_d:11|O (|plmt_d8_8:52|plmt_d8:16|plmt_d:11|:4)
 (37)    26    C        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:17|plmt_d:11|O (|plmt_d8_8:52|plmt_d8:17|plmt_d:11|:4)
 (46)    35    C        DFF     g        7    1    0    1  |plmt_d8_8:52|plmt_d8:18|plmt_d:11|O (|plmt_d8_8:52|plmt_d8:18|plmt_d:11|:4)
 (38)    27    C        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:19|plmt_d:11|O (|plmt_d8_8:52|plmt_d8:19|plmt_d:11|:4)
 (39)    28    C        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:20|plmt_d:11|O (|plmt_d8_8:52|plmt_d8:20|plmt_d:11|:4)
 (63)    43    D        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:21|plmt_d:11|O (|plmt_d8_8:52|plmt_d8:21|plmt_d:11|:4)
  (9)     8    A        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:14|plmt_d:11|O (|plmt_d8_8:53|plmt_d8:14|plmt_d:11|:4)
 (40)    29    C        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:15|plmt_d:11|O (|plmt_d8_8:53|plmt_d8:15|plmt_d:11|:4)
 (41)    30    C        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:16|plmt_d:11|O (|plmt_d8_8:53|plmt_d8:16|plmt_d:11|:4)
 (64)    44    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:17|plmt_d:11|O (|plmt_d8_8:53|plmt_d8:17|plmt_d:11|:4)
 (65)    45    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:18|plmt_d:11|O (|plmt_d8_8:53|plmt_d8:18|plmt_d:11|:4)
 (66)    46    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:19|plmt_d:11|O (|plmt_d8_8:53|plmt_d8:19|plmt_d:11|:4)
 (67)    47    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:20|plmt_d:11|O (|plmt_d8_8:53|plmt_d8:20|plmt_d:11|:4)
 (68)    48    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:21|plmt_d:11|O (|plmt_d8_8:53|plmt_d8:21|plmt_d:11|:4)
 (60)    40    D       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q7~1 (|plmt_or8_8:55|~26~1)
 (42)    31    C       SOFT    s         7    8    2    0  |plmt_or8_8:55|Q7~2 (|plmt_or8_8:55|~26~2)
 (11)    10    A       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q7~3 (|plmt_or8_8:55|~26~3)
 (26)    16    B       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q7~4 (|plmt_or8_8:55|~26~4)
 (12)    11    A       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q7~7 (|plmt_or8_8:55|~26~7)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res8

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'A'
        +----------------------- LC12 |plmt_d8_8:46|plmt_d8:19|plmt_d:11|O
        | +--------------------- LC1 |plmt_d8_8:47|plmt_d8:15|plmt_d:11|O
        | | +------------------- LC2 |plmt_d8_8:47|plmt_d8:16|plmt_d:11|O
        | | | +----------------- LC3 |plmt_d8_8:47|plmt_d8:18|plmt_d:11|O
        | | | | +--------------- LC4 |plmt_d8_8:48|plmt_d8:15|plmt_d:11|O
        | | | | | +------------- LC5 |plmt_d8_8:48|plmt_d8:16|plmt_d:11|O
        | | | | | | +----------- LC6 |plmt_d8_8:48|plmt_d8:18|plmt_d:11|O
        | | | | | | | +--------- LC7 |plmt_d8_8:48|plmt_d8:21|plmt_d:11|O
        | | | | | | | | +------- LC9 |plmt_d8_8:50|plmt_d8:17|plmt_d:11|O
        | | | | | | | | | +----- LC8 |plmt_d8_8:53|plmt_d8:14|plmt_d:11|O
        | | | | | | | | | | +--- LC10 |plmt_or8_8:55|Q7~3
        | | | | | | | | | | | +- LC11 |plmt_or8_8:55|Q7~7
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | 
LC12 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:19|plmt_d:11|O
LC1  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:47|plmt_d8:15|plmt_d:11|O
LC2  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:47|plmt_d8:16|plmt_d:11|O
LC3  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:47|plmt_d8:18|plmt_d:11|O
LC4  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:48|plmt_d8:15|plmt_d:11|O
LC5  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:48|plmt_d8:16|plmt_d:11|O
LC6  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:48|plmt_d8:18|plmt_d:11|O
LC7  -> - - - - - - - - - - @ - | <-- |plmt_d8_8:48|plmt_d8:21|plmt_d:11|O
LC9  -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:17|plmt_d:11|O
LC8  -> - - - - - - - - - - @ - | <-- |plmt_d8_8:53|plmt_d8:14|plmt_d:11|O
LC10 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q7~3
LC11 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q7~7

Pin
56   -> - - - - - - - - - - - - | <-- ~PIN000
55   -> - - - - - - - - - - - - | <-- ~PIN001
54   -> - - - - - - - - - - - - | <-- ~PIN002
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
21   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
20   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
16   -> - - - - - - - - - - @ @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ - - | <-- WR
LC33 -> * * * * * * * * * * - - | <-- D7
LC37 -> - - - - - - - - - - - * | <-- |plmt_d8_8:46|plmt_d8:20|plmt_d:11|O
LC34 -> - - - - - - - - - - * - | <-- |plmt_d8_8:47|plmt_d8:21|plmt_d:11|O
LC38 -> - - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:17|plmt_d:11|O
LC13 -> - - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:19|plmt_d:11|O
LC14 -> - - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:20|plmt_d:11|O
LC39 -> - - - - - - - - - - * - | <-- |plmt_d8_8:50|plmt_d8:21|plmt_d:11|O
LC35 -> - - - - - - - - - - * - | <-- |plmt_d8_8:52|plmt_d8:18|plmt_d:11|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res8

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'B'
        +--------------------- LC13 |plmt_d8_8:49|plmt_d8:19|plmt_d:11|O
        | +------------------- LC14 |plmt_d8_8:49|plmt_d8:20|plmt_d:11|O
        | | +----------------- LC17 |plmt_d8_8:50|plmt_d8:19|plmt_d:11|O
        | | | +--------------- LC18 |plmt_d8_8:50|plmt_d8:20|plmt_d:11|O
        | | | | +------------- LC19 |plmt_d8_8:51|plmt_d8:15|plmt_d:11|O
        | | | | | +----------- LC20 |plmt_d8_8:51|plmt_d8:16|plmt_d:11|O
        | | | | | | +--------- LC15 |plmt_d8_8:51|plmt_d8:17|plmt_d:11|O
        | | | | | | | +------- LC21 |plmt_d8_8:51|plmt_d8:18|plmt_d:11|O
        | | | | | | | | +----- LC22 |plmt_d8_8:52|plmt_d8:15|plmt_d:11|O
        | | | | | | | | | +--- LC23 |plmt_d8_8:52|plmt_d8:16|plmt_d:11|O
        | | | | | | | | | | +- LC16 |plmt_or8_8:55|Q7~4
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | 
LC13 -> - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:19|plmt_d:11|O
LC14 -> - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:20|plmt_d:11|O
LC17 -> - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:19|plmt_d:11|O
LC18 -> - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:20|plmt_d:11|O
LC19 -> - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:15|plmt_d:11|O
LC20 -> - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:16|plmt_d:11|O
LC15 -> - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:17|plmt_d:11|O
LC21 -> - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:18|plmt_d:11|O
LC22 -> - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:15|plmt_d:11|O
LC23 -> - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:16|plmt_d:11|O
LC16 -> - - - - - - - - - - - | <-- |plmt_or8_8:55|Q7~4

Pin
56   -> - - - - - - - - - - - | <-- ~PIN000
55   -> - - - - - - - - - - - | <-- ~PIN001
54   -> - - - - - - - - - - - | <-- ~PIN002
50   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
48   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
22   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
21   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
20   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
16   -> - - - - - - - - - - @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC33 -> * * * * * * * * * * - | <-- D7
LC9  -> - - - - - - - - - - * | <-- |plmt_d8_8:50|plmt_d8:17|plmt_d:11|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res8

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC33 D7
        | +--------------------- LC34 |plmt_d8_8:47|plmt_d8:21|plmt_d:11|O
        | | +------------------- LC36 |plmt_d8_8:51|plmt_d8:19|plmt_d:11|O
        | | | +----------------- LC25 |plmt_d8_8:51|plmt_d8:20|plmt_d:11|O
        | | | | +--------------- LC26 |plmt_d8_8:52|plmt_d8:17|plmt_d:11|O
        | | | | | +------------- LC35 |plmt_d8_8:52|plmt_d8:18|plmt_d:11|O
        | | | | | | +----------- LC27 |plmt_d8_8:52|plmt_d8:19|plmt_d:11|O
        | | | | | | | +--------- LC28 |plmt_d8_8:52|plmt_d8:20|plmt_d:11|O
        | | | | | | | | +------- LC29 |plmt_d8_8:53|plmt_d8:15|plmt_d:11|O
        | | | | | | | | | +----- LC30 |plmt_d8_8:53|plmt_d8:16|plmt_d:11|O
        | | | | | | | | | | +--- LC31 |plmt_or8_8:55|Q7~2
        | | | | | | | | | | | +- LC32 QT7
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC33 -> - * * * * * * * * * - - | <-- D7
LC34 -> - - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:21|plmt_d:11|O
LC36 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:51|plmt_d8:19|plmt_d:11|O
LC25 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:51|plmt_d8:20|plmt_d:11|O
LC26 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:52|plmt_d8:17|plmt_d:11|O
LC35 -> - - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:18|plmt_d:11|O
LC27 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:52|plmt_d8:19|plmt_d:11|O
LC28 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:52|plmt_d8:20|plmt_d:11|O
LC29 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:53|plmt_d8:15|plmt_d:11|O
LC30 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:53|plmt_d8:16|plmt_d:11|O
LC31 -> @ - - - - - - - - - - @ | <-- |plmt_or8_8:55|Q7~2
LC32 -> - - - - - - - - - - - - | <-- QT7

Pin
56   -> @ - - - - - - - - - - @ | <-- ~PIN000
55   -> @ - - - - - - - - - - @ | <-- ~PIN001
54   -> @ - - - - - - - - - - @ | <-- ~PIN002
50   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN003
49   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN004
48   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN005
22   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN006
21   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN007
20   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN008
16   -> @ - - - - - - - - - @ - | <-- RD
15   -> - @ @ @ @ @ @ @ @ @ - - | <-- WR
LC15 -> - - - - - - - - - - * - | <-- |plmt_d8_8:51|plmt_d8:17|plmt_d:11|O
LC40 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q7~1
LC10 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q7~3
LC16 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q7~4
LC11 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q7~7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res8

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC37 |plmt_d8_8:46|plmt_d8:20|plmt_d:11|O
        | +--------------------- LC38 |plmt_d8_8:49|plmt_d8:17|plmt_d:11|O
        | | +------------------- LC41 |plmt_d8_8:49|plmt_d8:21|plmt_d:11|O
        | | | +----------------- LC39 |plmt_d8_8:50|plmt_d8:21|plmt_d:11|O
        | | | | +--------------- LC42 |plmt_d8_8:51|plmt_d8:21|plmt_d:11|O
        | | | | | +------------- LC43 |plmt_d8_8:52|plmt_d8:21|plmt_d:11|O
        | | | | | | +----------- LC44 |plmt_d8_8:53|plmt_d8:17|plmt_d:11|O
        | | | | | | | +--------- LC45 |plmt_d8_8:53|plmt_d8:18|plmt_d:11|O
        | | | | | | | | +------- LC46 |plmt_d8_8:53|plmt_d8:19|plmt_d:11|O
        | | | | | | | | | +----- LC47 |plmt_d8_8:53|plmt_d8:20|plmt_d:11|O
        | | | | | | | | | | +--- LC48 |plmt_d8_8:53|plmt_d8:21|plmt_d:11|O
        | | | | | | | | | | | +- LC40 |plmt_or8_8:55|Q7~1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC37 -> - - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:20|plmt_d:11|O
LC38 -> - - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:17|plmt_d:11|O
LC41 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:49|plmt_d8:21|plmt_d:11|O
LC39 -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:21|plmt_d:11|O
LC42 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:21|plmt_d:11|O
LC43 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:21|plmt_d:11|O
LC44 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:17|plmt_d:11|O
LC45 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:18|plmt_d:11|O
LC46 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:19|plmt_d:11|O
LC47 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:20|plmt_d:11|O
LC48 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:21|plmt_d:11|O
LC40 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q7~1

Pin
56   -> - - - - - - - - - - - - | <-- ~PIN000
55   -> - - - - - - - - - - - - | <-- ~PIN001
54   -> - - - - - - - - - - - - | <-- ~PIN002
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
21   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
20   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
16   -> - - - - - - - - - - - @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC33 -> * * * * * * * * * * * - | <-- D7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res8

** EQUATIONS **

RD       : INPUT;
WR       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;

-- Node name is 'D7' 
-- Equation name is 'D7', location is LC033, type is bidir.
D7       = TRI(_LC033,  RD);
_LC033   = LCELL(!_EQ001);
  _EQ001 = !_LC010 & !_LC011 & !_LC016 & !_LC031 & !_LC040 & !~PIN000 & 
             !~PIN001 & !~PIN002;

-- Node name is 'QT7' 
-- Equation name is 'QT7', location is LC032, type is output.
 QT7     = LCELL(!_EQ002);
  _EQ002 = !_LC010 & !_LC011 & !_LC016 & !_LC031 & !_LC040 & !~PIN000 & 
             !~PIN001 & !~PIN002;

-- Node name is '|plmt_d8_8:46|plmt_d8:19|plmt_d:11|:4' = '|plmt_d8_8:46|plmt_d8:19|plmt_d:11|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( D7,  _EQ003,  VCC,  VCC);
  _EQ003 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:20|plmt_d:11|:4' = '|plmt_d8_8:46|plmt_d8:20|plmt_d:11|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( D7,  _EQ004,  VCC,  VCC);
  _EQ004 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:15|plmt_d:11|:4' = '|plmt_d8_8:47|plmt_d8:15|plmt_d:11|O' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFF( D7,  _EQ005,  VCC,  VCC);
  _EQ005 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:16|plmt_d:11|:4' = '|plmt_d8_8:47|plmt_d8:16|plmt_d:11|O' 
-- Equation name is '_LC002', type is buried 
_LC002   = DFF( D7,  _EQ006,  VCC,  VCC);
  _EQ006 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:18|plmt_d:11|:4' = '|plmt_d8_8:47|plmt_d8:18|plmt_d:11|O' 
-- Equation name is '_LC003', type is buried 
_LC003   = DFF( D7,  _EQ007,  VCC,  VCC);
  _EQ007 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:21|plmt_d:11|:4' = '|plmt_d8_8:47|plmt_d8:21|plmt_d:11|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( D7,  _EQ008,  VCC,  VCC);
  _EQ008 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:15|plmt_d:11|:4' = '|plmt_d8_8:48|plmt_d8:15|plmt_d:11|O' 
-- Equation name is '_LC004', type is buried 
_LC004   = DFF( D7,  _EQ009,  VCC,  VCC);
  _EQ009 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:16|plmt_d:11|:4' = '|plmt_d8_8:48|plmt_d8:16|plmt_d:11|O' 
-- Equation name is '_LC005', type is buried 
_LC005   = DFF( D7,  _EQ010,  VCC,  VCC);
  _EQ010 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:18|plmt_d:11|:4' = '|plmt_d8_8:48|plmt_d8:18|plmt_d:11|O' 
-- Equation name is '_LC006', type is buried 
_LC006   = DFF( D7,  _EQ011,  VCC,  VCC);
  _EQ011 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:21|plmt_d:11|:4' = '|plmt_d8_8:48|plmt_d8:21|plmt_d:11|O' 
-- Equation name is '_LC007', type is buried 
_LC007   = DFF( D7,  _EQ012,  VCC,  VCC);
  _EQ012 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:17|plmt_d:11|:4' = '|plmt_d8_8:49|plmt_d8:17|plmt_d:11|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( D7,  _EQ013,  VCC,  VCC);
  _EQ013 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:19|plmt_d:11|:4' = '|plmt_d8_8:49|plmt_d8:19|plmt_d:11|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( D7,  _EQ014,  VCC,  VCC);
  _EQ014 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:20|plmt_d:11|:4' = '|plmt_d8_8:49|plmt_d8:20|plmt_d:11|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( D7,  _EQ015,  VCC,  VCC);
  _EQ015 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:21|plmt_d:11|:4' = '|plmt_d8_8:49|plmt_d8:21|plmt_d:11|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( D7,  _EQ016,  VCC,  VCC);
  _EQ016 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:17|plmt_d:11|:4' = '|plmt_d8_8:50|plmt_d8:17|plmt_d:11|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( D7,  _EQ017,  VCC,  VCC);
  _EQ017 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:19|plmt_d:11|:4' = '|plmt_d8_8:50|plmt_d8:19|plmt_d:11|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( D7,  _EQ018,  VCC,  VCC);
  _EQ018 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:20|plmt_d:11|:4' = '|plmt_d8_8:50|plmt_d8:20|plmt_d:11|O' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFF( D7,  _EQ019,  VCC,  VCC);
  _EQ019 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:21|plmt_d:11|:4' = '|plmt_d8_8:50|plmt_d8:21|plmt_d:11|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( D7,  _EQ020,  VCC,  VCC);
  _EQ020 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:15|plmt_d:11|:4' = '|plmt_d8_8:51|plmt_d8:15|plmt_d:11|O' 
-- Equation name is '_LC019', type is buried 
_LC019   = DFF( D7,  _EQ021,  VCC,  VCC);
  _EQ021 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:16|plmt_d:11|:4' = '|plmt_d8_8:51|plmt_d8:16|plmt_d:11|O' 
-- Equation name is '_LC020', type is buried 
_LC020   = DFF( D7,  _EQ022,  VCC,  VCC);
  _EQ022 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:17|plmt_d:11|:4' = '|plmt_d8_8:51|plmt_d8:17|plmt_d:11|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( D7,  _EQ023,  VCC,  VCC);
  _EQ023 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:18|plmt_d:11|:4' = '|plmt_d8_8:51|plmt_d8:18|plmt_d:11|O' 
-- Equation name is '_LC021', type is buried 
_LC021   = DFF( D7,  _EQ024,  VCC,  VCC);
  _EQ024 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:19|plmt_d:11|:4' = '|plmt_d8_8:51|plmt_d8:19|plmt_d:11|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( D7,  _EQ025,  VCC,  VCC);
  _EQ025 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:20|plmt_d:11|:4' = '|plmt_d8_8:51|plmt_d8:20|plmt_d:11|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( D7,  _EQ026,  VCC,  VCC);
  _EQ026 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:21|plmt_d:11|:4' = '|plmt_d8_8:51|plmt_d8:21|plmt_d:11|O' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFF( D7,  _EQ027,  VCC,  VCC);
  _EQ027 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:15|plmt_d:11|:4' = '|plmt_d8_8:52|plmt_d8:15|plmt_d:11|O' 
-- Equation name is '_LC022', type is buried 
_LC022   = DFF( D7,  _EQ028,  VCC,  VCC);
  _EQ028 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:16|plmt_d:11|:4' = '|plmt_d8_8:52|plmt_d8:16|plmt_d:11|O' 
-- Equation name is '_LC023', type is buried 
_LC023   = DFF( D7,  _EQ029,  VCC,  VCC);
  _EQ029 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:17|plmt_d:11|:4' = '|plmt_d8_8:52|plmt_d8:17|plmt_d:11|O' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFF( D7,  _EQ030,  VCC,  VCC);
  _EQ030 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:18|plmt_d:11|:4' = '|plmt_d8_8:52|plmt_d8:18|plmt_d:11|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( D7,  _EQ031,  VCC,  VCC);
  _EQ031 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:19|plmt_d:11|:4' = '|plmt_d8_8:52|plmt_d8:19|plmt_d:11|O' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFF( D7,  _EQ032,  VCC,  VCC);
  _EQ032 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:20|plmt_d:11|:4' = '|plmt_d8_8:52|plmt_d8:20|plmt_d:11|O' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFF( D7,  _EQ033,  VCC,  VCC);
  _EQ033 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:21|plmt_d:11|:4' = '|plmt_d8_8:52|plmt_d8:21|plmt_d:11|O' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFF( D7,  _EQ034,  VCC,  VCC);
  _EQ034 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:14|plmt_d:11|:4' = '|plmt_d8_8:53|plmt_d8:14|plmt_d:11|O' 
-- Equation name is '_LC008', type is buried 
_LC008   = DFF( D7,  _EQ035,  VCC,  VCC);
  _EQ035 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:15|plmt_d:11|:4' = '|plmt_d8_8:53|plmt_d8:15|plmt_d:11|O' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFF( D7,  _EQ036,  VCC,  VCC);
  _EQ036 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:16|plmt_d:11|:4' = '|plmt_d8_8:53|plmt_d8:16|plmt_d:11|O' 
-- Equation name is '_LC030', type is buried 
_LC030   = DFF( D7,  _EQ037,  VCC,  VCC);
  _EQ037 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:17|plmt_d:11|:4' = '|plmt_d8_8:53|plmt_d8:17|plmt_d:11|O' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFF( D7,  _EQ038,  VCC,  VCC);
  _EQ038 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:18|plmt_d:11|:4' = '|plmt_d8_8:53|plmt_d8:18|plmt_d:11|O' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFF( D7,  _EQ039,  VCC,  VCC);
  _EQ039 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:19|plmt_d:11|:4' = '|plmt_d8_8:53|plmt_d8:19|plmt_d:11|O' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFF( D7,  _EQ040,  VCC,  VCC);
  _EQ040 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:20|plmt_d:11|:4' = '|plmt_d8_8:53|plmt_d8:20|plmt_d:11|O' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFF( D7,  _EQ041,  VCC,  VCC);
  _EQ041 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:21|plmt_d:11|:4' = '|plmt_d8_8:53|plmt_d8:21|plmt_d:11|O' 
-- Equation name is '_LC048', type is buried 
_LC048   = DFF( D7,  _EQ042,  VCC,  VCC);
  _EQ042 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_or8_8:55|~26~1' = '|plmt_or8_8:55|Q7~1' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ043);
  _EQ043 =  _LC048 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC047 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC046 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC044 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC043 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC042 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC041 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC045 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~26~2' = '|plmt_or8_8:55|Q7~2' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ044);
  _EQ044 =  _LC030 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC029 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC028 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC027 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC026 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC025 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC036 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC015 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~26~3' = '|plmt_or8_8:55|Q7~3' 
-- Equation name is '_LC010', type is buried 
-- synthesized logic cell 
_LC010   = LCELL( _EQ045);
  _EQ045 =  _LC039 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC014 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC013 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC038 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC007 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC034 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC008 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC035 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~26~4' = '|plmt_or8_8:55|Q7~4' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ046);
  _EQ046 =  _LC023 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC022 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC021 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC020 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC019 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC018 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC017 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC009 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~26~7' = '|plmt_or8_8:55|Q7~7' 
-- Equation name is '_LC011', type is buried 
-- synthesized logic cell 
_LC011   = LCELL( _EQ047);
  _EQ047 =  _LC006 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC005 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC004 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC003 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC002 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC001 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC037 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC012 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res9

***** Logic for device 'res9' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  R  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              S  S  S  S  S  S  S  S     S  S  S  S  S  S  S  S  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  R  
              V  V  V  V  V  V  V  V  G  V  V  V  V  V  V  V  V  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  E  
              D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
RESERVED | 13                                                  57 | RESERVED 
     GND | 14                                                  56 | ~PIN003 
      WR | 15                                                  55 | ~PIN004 
      RD | 16                                                  54 | ~PIN005 
     GND | 17                                                  53 | GND 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
     GND | 19                                                  51 | GND 
 ~PIN023 | 20                                                  50 | ~PIN006 
 ~PIN022 | 21                                                  49 | ~PIN007 
 ~PIN021 | 22                                                  48 | ~PIN008 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | D2 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  R  R  R  R  R  R  R  Q  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  T  
              S  S  S  S  S  S  S  S  D  S  S  S  S  S  S  S  2  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R     
              V  V  V  V  V  V  V  V     V  V  V  V  V  V  V     
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              D  D  D  D  D  D  D  D     D  D  D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res9

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12    12/12(100%)   0/12(  0%) 
B:    LC13 - LC24    11/12( 91%)   0/12(  0%) 
C:    LC25 - LC36    12/12(100%)   2/12( 16%) 
D:    LC37 - LC48    12/12(100%)   0/12(  0%) 


Total dedicated input pins used:                11/16     ( 68%)
Total I/O pins used:                             2/48     (  4%)
Total logic cells used:                         47/48     ( 97%)
Average fan-in:                                  8.76
Total fan-in:                                   412

Total input pins required:                      11
Total output pins required:                      1
Total bidirectional pins required:               1
Total logic cells required:                     47
Total flipflops required:                       40

Synthesized logic cells:                         5/  48   ( 10%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res9

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  44     33    C      BIDIR     g        4    5    0   40  D2
  56      -   -       INPUT    s         0    0    0   45  ~PIN003
  55      -   -       INPUT    s         0    0    0   45  ~PIN004
  54      -   -       INPUT    s         0    0    0   45  ~PIN005
  50      -   -       INPUT    s         0    0    0   45  ~PIN006
  49      -   -       INPUT    s         0    0    0   45  ~PIN007
  48      -   -       INPUT    s         0    0    0   45  ~PIN008
  22      -   -       INPUT    s         0    0    2    0  ~PIN021
  21      -   -       INPUT    s         0    0    2    0  ~PIN022
  20      -   -       INPUT    s         0    0    2    0  ~PIN023
  16      -   -       INPUT              0    0    1    5  RD
  15      -   -       INPUT              0    0    0   40  WR


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res9

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  44     33    C        TRI     g        4    5    0   40  D2
  43     32    C     OUTPUT              3    5    0    0  QT2


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res9

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (13)    12    A        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:14|plmt_d:3|O (|plmt_d8_8:46|plmt_d8:14|plmt_d:3|:4)
 (57)    37    D        DFF     g        7    1    0    1  |plmt_d8_8:46|plmt_d8:15|plmt_d:3|O (|plmt_d8_8:46|plmt_d8:15|plmt_d:3|:4)
  (2)     1    A        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:16|plmt_d:3|O (|plmt_d8_8:46|plmt_d8:16|plmt_d:3|:4)
  (3)     2    A        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:17|plmt_d:3|O (|plmt_d8_8:46|plmt_d8:17|plmt_d:3|:4)
  (4)     3    A        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:18|plmt_d:3|O (|plmt_d8_8:46|plmt_d8:18|plmt_d:3|:4)
  (5)     4    A        DFF              7    1    0    1  |plmt_d8_8:47|plmt_d8:14|plmt_d:3|O (|plmt_d8_8:47|plmt_d8:14|plmt_d:3|:4)
 (45)    34    C        DFF     g        7    1    0    1  |plmt_d8_8:47|plmt_d8:21|plmt_d:3|O (|plmt_d8_8:47|plmt_d8:21|plmt_d:3|:4)
  (6)     5    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:14|plmt_d:3|O (|plmt_d8_8:48|plmt_d8:14|plmt_d:3|:4)
  (7)     6    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:21|plmt_d:3|O (|plmt_d8_8:48|plmt_d8:21|plmt_d:3|:4)
 (58)    38    D        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:17|plmt_d:3|O (|plmt_d8_8:49|plmt_d8:17|plmt_d:3|:4)
 (23)    13    B        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:19|plmt_d:3|O (|plmt_d8_8:49|plmt_d8:19|plmt_d:3|:4)
 (24)    14    B        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:20|plmt_d:3|O (|plmt_d8_8:49|plmt_d8:20|plmt_d:3|:4)
 (61)    41    D        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:21|plmt_d:3|O (|plmt_d8_8:49|plmt_d8:21|plmt_d:3|:4)
  (8)     7    A        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:14|plmt_d:3|O (|plmt_d8_8:50|plmt_d8:14|plmt_d:3|:4)
 (10)     9    A        DFF     g        7    1    0    1  |plmt_d8_8:50|plmt_d8:17|plmt_d:3|O (|plmt_d8_8:50|plmt_d8:17|plmt_d:3|:4)
 (27)    17    B        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:19|plmt_d:3|O (|plmt_d8_8:50|plmt_d8:19|plmt_d:3|:4)
 (28)    18    B        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:20|plmt_d:3|O (|plmt_d8_8:50|plmt_d8:20|plmt_d:3|:4)
 (59)    39    D        DFF     g        7    1    0    1  |plmt_d8_8:50|plmt_d8:21|plmt_d:3|O (|plmt_d8_8:50|plmt_d8:21|plmt_d:3|:4)
 (29)    19    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:15|plmt_d:3|O (|plmt_d8_8:51|plmt_d8:15|plmt_d:3|:4)
 (30)    20    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:16|plmt_d:3|O (|plmt_d8_8:51|plmt_d8:16|plmt_d:3|:4)
 (25)    15    B        DFF     g        7    1    0    1  |plmt_d8_8:51|plmt_d8:17|plmt_d:3|O (|plmt_d8_8:51|plmt_d8:17|plmt_d:3|:4)
 (31)    21    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:18|plmt_d:3|O (|plmt_d8_8:51|plmt_d8:18|plmt_d:3|:4)
 (47)    36    C        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:19|plmt_d:3|O (|plmt_d8_8:51|plmt_d8:19|plmt_d:3|:4)
 (36)    25    C        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:20|plmt_d:3|O (|plmt_d8_8:51|plmt_d8:20|plmt_d:3|:4)
 (62)    42    D        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:21|plmt_d:3|O (|plmt_d8_8:51|plmt_d8:21|plmt_d:3|:4)
 (32)    22    B        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:15|plmt_d:3|O (|plmt_d8_8:52|plmt_d8:15|plmt_d:3|:4)
 (33)    23    B        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:16|plmt_d:3|O (|plmt_d8_8:52|plmt_d8:16|plmt_d:3|:4)
 (37)    26    C        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:17|plmt_d:3|O (|plmt_d8_8:52|plmt_d8:17|plmt_d:3|:4)
 (46)    35    C        DFF     g        7    1    0    1  |plmt_d8_8:52|plmt_d8:18|plmt_d:3|O (|plmt_d8_8:52|plmt_d8:18|plmt_d:3|:4)
 (38)    27    C        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:19|plmt_d:3|O (|plmt_d8_8:52|plmt_d8:19|plmt_d:3|:4)
 (39)    28    C        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:20|plmt_d:3|O (|plmt_d8_8:52|plmt_d8:20|plmt_d:3|:4)
 (63)    43    D        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:21|plmt_d:3|O (|plmt_d8_8:52|plmt_d8:21|plmt_d:3|:4)
  (9)     8    A        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:14|plmt_d:3|O (|plmt_d8_8:53|plmt_d8:14|plmt_d:3|:4)
 (40)    29    C        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:15|plmt_d:3|O (|plmt_d8_8:53|plmt_d8:15|plmt_d:3|:4)
 (41)    30    C        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:16|plmt_d:3|O (|plmt_d8_8:53|plmt_d8:16|plmt_d:3|:4)
 (64)    44    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:17|plmt_d:3|O (|plmt_d8_8:53|plmt_d8:17|plmt_d:3|:4)
 (65)    45    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:18|plmt_d:3|O (|plmt_d8_8:53|plmt_d8:18|plmt_d:3|:4)
 (66)    46    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:19|plmt_d:3|O (|plmt_d8_8:53|plmt_d8:19|plmt_d:3|:4)
 (67)    47    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:20|plmt_d:3|O (|plmt_d8_8:53|plmt_d8:20|plmt_d:3|:4)
 (68)    48    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:21|plmt_d:3|O (|plmt_d8_8:53|plmt_d8:21|plmt_d:3|:4)
 (60)    40    D       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q2~1 (|plmt_or8_8:55|~21~1)
 (42)    31    C       SOFT    s         7    8    2    0  |plmt_or8_8:55|Q2~2 (|plmt_or8_8:55|~21~2)
 (11)    10    A       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q2~3 (|plmt_or8_8:55|~21~3)
 (26)    16    B       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q2~4 (|plmt_or8_8:55|~21~4)
 (12)    11    A       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q2~8 (|plmt_or8_8:55|~21~8)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res9

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'A'
        +----------------------- LC12 |plmt_d8_8:46|plmt_d8:14|plmt_d:3|O
        | +--------------------- LC1 |plmt_d8_8:46|plmt_d8:16|plmt_d:3|O
        | | +------------------- LC2 |plmt_d8_8:46|plmt_d8:17|plmt_d:3|O
        | | | +----------------- LC3 |plmt_d8_8:46|plmt_d8:18|plmt_d:3|O
        | | | | +--------------- LC4 |plmt_d8_8:47|plmt_d8:14|plmt_d:3|O
        | | | | | +------------- LC5 |plmt_d8_8:48|plmt_d8:14|plmt_d:3|O
        | | | | | | +----------- LC6 |plmt_d8_8:48|plmt_d8:21|plmt_d:3|O
        | | | | | | | +--------- LC7 |plmt_d8_8:50|plmt_d8:14|plmt_d:3|O
        | | | | | | | | +------- LC9 |plmt_d8_8:50|plmt_d8:17|plmt_d:3|O
        | | | | | | | | | +----- LC8 |plmt_d8_8:53|plmt_d8:14|plmt_d:3|O
        | | | | | | | | | | +--- LC10 |plmt_or8_8:55|Q2~3
        | | | | | | | | | | | +- LC11 |plmt_or8_8:55|Q2~8
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | 
LC12 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:14|plmt_d:3|O
LC1  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:16|plmt_d:3|O
LC2  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:17|plmt_d:3|O
LC3  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:18|plmt_d:3|O
LC4  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:47|plmt_d8:14|plmt_d:3|O
LC5  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:48|plmt_d8:14|plmt_d:3|O
LC6  -> - - - - - - - - - - @ - | <-- |plmt_d8_8:48|plmt_d8:21|plmt_d:3|O
LC7  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:14|plmt_d:3|O
LC9  -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:17|plmt_d:3|O
LC8  -> - - - - - - - - - - @ - | <-- |plmt_d8_8:53|plmt_d8:14|plmt_d:3|O
LC10 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q2~3
LC11 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q2~8

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - - | <-- ~PIN021
21   -> - - - - - - - - - - - - | <-- ~PIN022
20   -> - - - - - - - - - - - - | <-- ~PIN023
16   -> - - - - - - - - - - @ @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ - - | <-- WR
LC33 -> * * * * * * * * * * - - | <-- D2
LC37 -> - - - - - - - - - - - * | <-- |plmt_d8_8:46|plmt_d8:15|plmt_d:3|O
LC34 -> - - - - - - - - - - * - | <-- |plmt_d8_8:47|plmt_d8:21|plmt_d:3|O
LC38 -> - - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:17|plmt_d:3|O
LC13 -> - - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:19|plmt_d:3|O
LC14 -> - - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:20|plmt_d:3|O
LC39 -> - - - - - - - - - - * - | <-- |plmt_d8_8:50|plmt_d8:21|plmt_d:3|O
LC35 -> - - - - - - - - - - * - | <-- |plmt_d8_8:52|plmt_d8:18|plmt_d:3|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res9

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'B'
        +--------------------- LC13 |plmt_d8_8:49|plmt_d8:19|plmt_d:3|O
        | +------------------- LC14 |plmt_d8_8:49|plmt_d8:20|plmt_d:3|O
        | | +----------------- LC17 |plmt_d8_8:50|plmt_d8:19|plmt_d:3|O
        | | | +--------------- LC18 |plmt_d8_8:50|plmt_d8:20|plmt_d:3|O
        | | | | +------------- LC19 |plmt_d8_8:51|plmt_d8:15|plmt_d:3|O
        | | | | | +----------- LC20 |plmt_d8_8:51|plmt_d8:16|plmt_d:3|O
        | | | | | | +--------- LC15 |plmt_d8_8:51|plmt_d8:17|plmt_d:3|O
        | | | | | | | +------- LC21 |plmt_d8_8:51|plmt_d8:18|plmt_d:3|O
        | | | | | | | | +----- LC22 |plmt_d8_8:52|plmt_d8:15|plmt_d:3|O
        | | | | | | | | | +--- LC23 |plmt_d8_8:52|plmt_d8:16|plmt_d:3|O
        | | | | | | | | | | +- LC16 |plmt_or8_8:55|Q2~4
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | 
LC13 -> - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:19|plmt_d:3|O
LC14 -> - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:20|plmt_d:3|O
LC17 -> - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:19|plmt_d:3|O
LC18 -> - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:20|plmt_d:3|O
LC19 -> - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:15|plmt_d:3|O
LC20 -> - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:16|plmt_d:3|O
LC15 -> - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:17|plmt_d:3|O
LC21 -> - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:18|plmt_d:3|O
LC22 -> - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:15|plmt_d:3|O
LC23 -> - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:16|plmt_d:3|O
LC16 -> - - - - - - - - - - - | <-- |plmt_or8_8:55|Q2~4

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - | <-- ~PIN021
21   -> - - - - - - - - - - - | <-- ~PIN022
20   -> - - - - - - - - - - - | <-- ~PIN023
16   -> - - - - - - - - - - @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC33 -> * * * * * * * * * * - | <-- D2
LC9  -> - - - - - - - - - - * | <-- |plmt_d8_8:50|plmt_d8:17|plmt_d:3|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res9

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC33 D2
        | +--------------------- LC34 |plmt_d8_8:47|plmt_d8:21|plmt_d:3|O
        | | +------------------- LC36 |plmt_d8_8:51|plmt_d8:19|plmt_d:3|O
        | | | +----------------- LC25 |plmt_d8_8:51|plmt_d8:20|plmt_d:3|O
        | | | | +--------------- LC26 |plmt_d8_8:52|plmt_d8:17|plmt_d:3|O
        | | | | | +------------- LC35 |plmt_d8_8:52|plmt_d8:18|plmt_d:3|O
        | | | | | | +----------- LC27 |plmt_d8_8:52|plmt_d8:19|plmt_d:3|O
        | | | | | | | +--------- LC28 |plmt_d8_8:52|plmt_d8:20|plmt_d:3|O
        | | | | | | | | +------- LC29 |plmt_d8_8:53|plmt_d8:15|plmt_d:3|O
        | | | | | | | | | +----- LC30 |plmt_d8_8:53|plmt_d8:16|plmt_d:3|O
        | | | | | | | | | | +--- LC31 |plmt_or8_8:55|Q2~2
        | | | | | | | | | | | +- LC32 QT2
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC33 -> - * * * * * * * * * - - | <-- D2
LC34 -> - - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:21|plmt_d:3|O
LC36 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:51|plmt_d8:19|plmt_d:3|O
LC25 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:51|plmt_d8:20|plmt_d:3|O
LC26 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:52|plmt_d8:17|plmt_d:3|O
LC35 -> - - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:18|plmt_d:3|O
LC27 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:52|plmt_d8:19|plmt_d:3|O
LC28 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:52|plmt_d8:20|plmt_d:3|O
LC29 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:53|plmt_d8:15|plmt_d:3|O
LC30 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:53|plmt_d8:16|plmt_d:3|O
LC31 -> @ - - - - - - - - - - @ | <-- |plmt_or8_8:55|Q2~2
LC32 -> - - - - - - - - - - - - | <-- QT2

Pin
56   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN003
55   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN004
54   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN005
50   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN006
49   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN007
48   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN008
22   -> @ - - - - - - - - - - @ | <-- ~PIN021
21   -> @ - - - - - - - - - - @ | <-- ~PIN022
20   -> @ - - - - - - - - - - @ | <-- ~PIN023
16   -> @ - - - - - - - - - @ - | <-- RD
15   -> - @ @ @ @ @ @ @ @ @ - - | <-- WR
LC15 -> - - - - - - - - - - * - | <-- |plmt_d8_8:51|plmt_d8:17|plmt_d:3|O
LC40 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q2~1
LC10 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q2~3
LC16 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q2~4
LC11 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q2~8


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res9

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC37 |plmt_d8_8:46|plmt_d8:15|plmt_d:3|O
        | +--------------------- LC38 |plmt_d8_8:49|plmt_d8:17|plmt_d:3|O
        | | +------------------- LC41 |plmt_d8_8:49|plmt_d8:21|plmt_d:3|O
        | | | +----------------- LC39 |plmt_d8_8:50|plmt_d8:21|plmt_d:3|O
        | | | | +--------------- LC42 |plmt_d8_8:51|plmt_d8:21|plmt_d:3|O
        | | | | | +------------- LC43 |plmt_d8_8:52|plmt_d8:21|plmt_d:3|O
        | | | | | | +----------- LC44 |plmt_d8_8:53|plmt_d8:17|plmt_d:3|O
        | | | | | | | +--------- LC45 |plmt_d8_8:53|plmt_d8:18|plmt_d:3|O
        | | | | | | | | +------- LC46 |plmt_d8_8:53|plmt_d8:19|plmt_d:3|O
        | | | | | | | | | +----- LC47 |plmt_d8_8:53|plmt_d8:20|plmt_d:3|O
        | | | | | | | | | | +--- LC48 |plmt_d8_8:53|plmt_d8:21|plmt_d:3|O
        | | | | | | | | | | | +- LC40 |plmt_or8_8:55|Q2~1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC37 -> - - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:15|plmt_d:3|O
LC38 -> - - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:17|plmt_d:3|O
LC41 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:49|plmt_d8:21|plmt_d:3|O
LC39 -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:21|plmt_d:3|O
LC42 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:21|plmt_d:3|O
LC43 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:21|plmt_d:3|O
LC44 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:17|plmt_d:3|O
LC45 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:18|plmt_d:3|O
LC46 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:19|plmt_d:3|O
LC47 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:20|plmt_d:3|O
LC48 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:21|plmt_d:3|O
LC40 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q2~1

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - - | <-- ~PIN021
21   -> - - - - - - - - - - - - | <-- ~PIN022
20   -> - - - - - - - - - - - - | <-- ~PIN023
16   -> - - - - - - - - - - - @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC33 -> * * * * * * * * * * * - | <-- D2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res9

** EQUATIONS **

RD       : INPUT;
WR       : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN021  : INPUT;
~PIN022  : INPUT;
~PIN023  : INPUT;

-- Node name is 'D2' 
-- Equation name is 'D2', location is LC033, type is bidir.
D2       = TRI(_LC033,  RD);
_LC033   = LCELL(!_EQ001);
  _EQ001 = !_LC010 & !_LC011 & !_LC016 & !_LC031 & !_LC040 & !~PIN021 & 
             !~PIN022 & !~PIN023;

-- Node name is 'QT2' 
-- Equation name is 'QT2', location is LC032, type is output.
 QT2     = LCELL(!_EQ002);
  _EQ002 = !_LC010 & !_LC011 & !_LC016 & !_LC031 & !_LC040 & !~PIN021 & 
             !~PIN022 & !~PIN023;

-- Node name is '|plmt_d8_8:46|plmt_d8:14|plmt_d:3|:4' = '|plmt_d8_8:46|plmt_d8:14|plmt_d:3|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( D2,  _EQ003,  VCC,  VCC);
  _EQ003 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:15|plmt_d:3|:4' = '|plmt_d8_8:46|plmt_d8:15|plmt_d:3|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( D2,  _EQ004,  VCC,  VCC);
  _EQ004 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:16|plmt_d:3|:4' = '|plmt_d8_8:46|plmt_d8:16|plmt_d:3|O' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFF( D2,  _EQ005,  VCC,  VCC);
  _EQ005 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:17|plmt_d:3|:4' = '|plmt_d8_8:46|plmt_d8:17|plmt_d:3|O' 
-- Equation name is '_LC002', type is buried 
_LC002   = DFF( D2,  _EQ006,  VCC,  VCC);
  _EQ006 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:18|plmt_d:3|:4' = '|plmt_d8_8:46|plmt_d8:18|plmt_d:3|O' 
-- Equation name is '_LC003', type is buried 
_LC003   = DFF( D2,  _EQ007,  VCC,  VCC);
  _EQ007 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:14|plmt_d:3|:4' = '|plmt_d8_8:47|plmt_d8:14|plmt_d:3|O' 
-- Equation name is '_LC004', type is buried 
_LC004   = DFF( D2,  _EQ008,  VCC,  VCC);
  _EQ008 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:21|plmt_d:3|:4' = '|plmt_d8_8:47|plmt_d8:21|plmt_d:3|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( D2,  _EQ009,  VCC,  VCC);
  _EQ009 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:14|plmt_d:3|:4' = '|plmt_d8_8:48|plmt_d8:14|plmt_d:3|O' 
-- Equation name is '_LC005', type is buried 
_LC005   = DFF( D2,  _EQ010,  VCC,  VCC);
  _EQ010 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:21|plmt_d:3|:4' = '|plmt_d8_8:48|plmt_d8:21|plmt_d:3|O' 
-- Equation name is '_LC006', type is buried 
_LC006   = DFF( D2,  _EQ011,  VCC,  VCC);
  _EQ011 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:17|plmt_d:3|:4' = '|plmt_d8_8:49|plmt_d8:17|plmt_d:3|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( D2,  _EQ012,  VCC,  VCC);
  _EQ012 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:19|plmt_d:3|:4' = '|plmt_d8_8:49|plmt_d8:19|plmt_d:3|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( D2,  _EQ013,  VCC,  VCC);
  _EQ013 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:20|plmt_d:3|:4' = '|plmt_d8_8:49|plmt_d8:20|plmt_d:3|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( D2,  _EQ014,  VCC,  VCC);
  _EQ014 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:21|plmt_d:3|:4' = '|plmt_d8_8:49|plmt_d8:21|plmt_d:3|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( D2,  _EQ015,  VCC,  VCC);
  _EQ015 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:14|plmt_d:3|:4' = '|plmt_d8_8:50|plmt_d8:14|plmt_d:3|O' 
-- Equation name is '_LC007', type is buried 
_LC007   = DFF( D2,  _EQ016,  VCC,  VCC);
  _EQ016 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:17|plmt_d:3|:4' = '|plmt_d8_8:50|plmt_d8:17|plmt_d:3|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( D2,  _EQ017,  VCC,  VCC);
  _EQ017 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:19|plmt_d:3|:4' = '|plmt_d8_8:50|plmt_d8:19|plmt_d:3|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( D2,  _EQ018,  VCC,  VCC);
  _EQ018 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:20|plmt_d:3|:4' = '|plmt_d8_8:50|plmt_d8:20|plmt_d:3|O' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFF( D2,  _EQ019,  VCC,  VCC);
  _EQ019 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:21|plmt_d:3|:4' = '|plmt_d8_8:50|plmt_d8:21|plmt_d:3|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( D2,  _EQ020,  VCC,  VCC);
  _EQ020 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:15|plmt_d:3|:4' = '|plmt_d8_8:51|plmt_d8:15|plmt_d:3|O' 
-- Equation name is '_LC019', type is buried 
_LC019   = DFF( D2,  _EQ021,  VCC,  VCC);
  _EQ021 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:16|plmt_d:3|:4' = '|plmt_d8_8:51|plmt_d8:16|plmt_d:3|O' 
-- Equation name is '_LC020', type is buried 
_LC020   = DFF( D2,  _EQ022,  VCC,  VCC);
  _EQ022 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:17|plmt_d:3|:4' = '|plmt_d8_8:51|plmt_d8:17|plmt_d:3|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( D2,  _EQ023,  VCC,  VCC);
  _EQ023 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:18|plmt_d:3|:4' = '|plmt_d8_8:51|plmt_d8:18|plmt_d:3|O' 
-- Equation name is '_LC021', type is buried 
_LC021   = DFF( D2,  _EQ024,  VCC,  VCC);
  _EQ024 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:19|plmt_d:3|:4' = '|plmt_d8_8:51|plmt_d8:19|plmt_d:3|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( D2,  _EQ025,  VCC,  VCC);
  _EQ025 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:20|plmt_d:3|:4' = '|plmt_d8_8:51|plmt_d8:20|plmt_d:3|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( D2,  _EQ026,  VCC,  VCC);
  _EQ026 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:21|plmt_d:3|:4' = '|plmt_d8_8:51|plmt_d8:21|plmt_d:3|O' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFF( D2,  _EQ027,  VCC,  VCC);
  _EQ027 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:15|plmt_d:3|:4' = '|plmt_d8_8:52|plmt_d8:15|plmt_d:3|O' 
-- Equation name is '_LC022', type is buried 
_LC022   = DFF( D2,  _EQ028,  VCC,  VCC);
  _EQ028 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:16|plmt_d:3|:4' = '|plmt_d8_8:52|plmt_d8:16|plmt_d:3|O' 
-- Equation name is '_LC023', type is buried 
_LC023   = DFF( D2,  _EQ029,  VCC,  VCC);
  _EQ029 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:17|plmt_d:3|:4' = '|plmt_d8_8:52|plmt_d8:17|plmt_d:3|O' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFF( D2,  _EQ030,  VCC,  VCC);
  _EQ030 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:18|plmt_d:3|:4' = '|plmt_d8_8:52|plmt_d8:18|plmt_d:3|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( D2,  _EQ031,  VCC,  VCC);
  _EQ031 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:19|plmt_d:3|:4' = '|plmt_d8_8:52|plmt_d8:19|plmt_d:3|O' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFF( D2,  _EQ032,  VCC,  VCC);
  _EQ032 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:20|plmt_d:3|:4' = '|plmt_d8_8:52|plmt_d8:20|plmt_d:3|O' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFF( D2,  _EQ033,  VCC,  VCC);
  _EQ033 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:21|plmt_d:3|:4' = '|plmt_d8_8:52|plmt_d8:21|plmt_d:3|O' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFF( D2,  _EQ034,  VCC,  VCC);
  _EQ034 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:14|plmt_d:3|:4' = '|plmt_d8_8:53|plmt_d8:14|plmt_d:3|O' 
-- Equation name is '_LC008', type is buried 
_LC008   = DFF( D2,  _EQ035,  VCC,  VCC);
  _EQ035 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:15|plmt_d:3|:4' = '|plmt_d8_8:53|plmt_d8:15|plmt_d:3|O' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFF( D2,  _EQ036,  VCC,  VCC);
  _EQ036 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:16|plmt_d:3|:4' = '|plmt_d8_8:53|plmt_d8:16|plmt_d:3|O' 
-- Equation name is '_LC030', type is buried 
_LC030   = DFF( D2,  _EQ037,  VCC,  VCC);
  _EQ037 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:17|plmt_d:3|:4' = '|plmt_d8_8:53|plmt_d8:17|plmt_d:3|O' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFF( D2,  _EQ038,  VCC,  VCC);
  _EQ038 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:18|plmt_d:3|:4' = '|plmt_d8_8:53|plmt_d8:18|plmt_d:3|O' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFF( D2,  _EQ039,  VCC,  VCC);
  _EQ039 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:19|plmt_d:3|:4' = '|plmt_d8_8:53|plmt_d8:19|plmt_d:3|O' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFF( D2,  _EQ040,  VCC,  VCC);
  _EQ040 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:20|plmt_d:3|:4' = '|plmt_d8_8:53|plmt_d8:20|plmt_d:3|O' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFF( D2,  _EQ041,  VCC,  VCC);
  _EQ041 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:21|plmt_d:3|:4' = '|plmt_d8_8:53|plmt_d8:21|plmt_d:3|O' 
-- Equation name is '_LC048', type is buried 
_LC048   = DFF( D2,  _EQ042,  VCC,  VCC);
  _EQ042 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_or8_8:55|~21~1' = '|plmt_or8_8:55|Q2~1' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ043);
  _EQ043 =  _LC048 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC047 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC046 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC044 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC043 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC042 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC041 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC045 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~21~2' = '|plmt_or8_8:55|Q2~2' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ044);
  _EQ044 =  _LC030 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC029 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC028 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC027 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC026 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC025 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC036 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC015 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~21~3' = '|plmt_or8_8:55|Q2~3' 
-- Equation name is '_LC010', type is buried 
-- synthesized logic cell 
_LC010   = LCELL( _EQ045);
  _EQ045 =  _LC039 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC014 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC013 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC038 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC006 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC034 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC008 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC035 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~21~4' = '|plmt_or8_8:55|Q2~4' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ046);
  _EQ046 =  _LC023 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC022 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC021 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC020 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC019 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC018 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC017 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC009 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~21~8' = '|plmt_or8_8:55|Q2~8' 
-- Equation name is '_LC011', type is buried 
-- synthesized logic cell 
_LC011   = LCELL( _EQ047);
  _EQ047 =  _LC002 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC007 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC005 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC004 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC003 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC001 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC037 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC012 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res10

***** Logic for device 'res10' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                    R  R  R  R  R  R        R  R  R  R  R  R  R  
              ~  ~  E  E  E  E  E  E     ~  E  E  E  E  E  E  E  
              P  P  S  S  S  S  S  S     P  S  S  S  S  S  S  S  
              I  I  E  E  E  E  E  E     I  E  E  E  E  E  E  E  
              N  N  R  R  R  R  R  R     N  R  R  R  R  R  R  R  
              0  0  V  V  V  V  V  V  G  0  V  V  V  V  V  V  V  
              1  2  E  E  E  E  E  E  N  1  E  E  E  E  E  E  E  
              5  1  D  D  D  D  D  D  D  7  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | ~PIN006 
RESERVED | 13                                                  57 | ~PIN005 
     GND | 14                                                  56 | D2 
     GND | 15                                                  55 | D3 
     GND | 16                                                  54 | D4 
     GND | 17                                                  53 | WA 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
     GND | 19                                                  51 | GND 
      WR | 20                                                  50 | ~PIN003 
      RD | 21                                                  49 | ~PIN004 
 ~PIN008 | 22                                                  48 | ~PIN007 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  ~  G  R  R  R  R  R  R  R  ~  
              E  E  E  E  E  E  E  P  N  E  E  E  E  E  E  E  P  
              S  S  S  S  S  S  S  I  D  S  S  S  S  S  S  S  I  
              E  E  E  E  E  E  E  N     E  E  E  E  E  E  E  N  
              R  R  R  R  R  R  R  0     R  R  R  R  R  R  R  0  
              V  V  V  V  V  V  V  1     V  V  V  V  V  V  V  1  
              E  E  E  E  E  E  E  4     E  E  E  E  E  E  E  6  
              D  D  D  D  D  D  D        D  D  D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res10

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12    12/12(100%)   2/12( 16%) 
B:    LC13 - LC24    12/12(100%)   1/12(  8%) 
C:    LC25 - LC36    12/12(100%)   1/12(  8%) 
D:    LC37 - LC48    11/12( 91%)   3/12( 25%) 


Total dedicated input pins used:                10/16     ( 62%)
Total I/O pins used:                             7/48     ( 14%)
Total logic cells used:                         47/48     ( 97%)
Average fan-in:                                  8.48
Total fan-in:                                   399

Total input pins required:                      10
Total output pins required:                      7
Total bidirectional pins required:               0
Total logic cells required:                     47
Total flipflops required:                       42

Synthesized logic cells:                         5/  48   ( 10%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res10

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT    s         0    0    1    8  D2
  55      -   -       INPUT    s         0    0    1   16  D3
  54      -   -       INPUT    s         0    0    0   16  D4
  50      -   -       INPUT    s         0    0    5   40  ~PIN003
  49      -   -       INPUT    s         0    0    5   40  ~PIN004
  48      -   -       INPUT    s         0    0    5   40  ~PIN007
  22      -   -       INPUT    s         0    0    5   40  ~PIN008
  21      -   -       INPUT              0    0    5    0  RD
  53      -   -       INPUT  G           0    0    0    0  WA
  20      -   -       INPUT              0    0    0   40  WR


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res10

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  57     37    D         FF   + g        1    0    5   40  ~PIN005 (|plmt_ra:29|:8)
  58     38    D         FF   + g        1    0    5   40  ~PIN006 (|plmt_ra:29|:7)
  34     24    B     OUTPUT    s         5   10    0    0  ~PIN014 (|plmt_or8_8:55|~23~7)
   9      8    A     OUTPUT    s         5   10    0    0  ~PIN015 (|plmt_or8_8:55|~23~8)
  43     32    C     OUTPUT    s         5   10    0    0  ~PIN016 (|plmt_or8_8:55|~22~1)
  68     48    D     OUTPUT    s         5   10    0    0  ~PIN017 (|plmt_or8_8:55|~22~4)
   8      7    A     OUTPUT    s         5   10    0    0  ~PIN021 (|plmt_or8_8:55|~21~5)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res10

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (44)    33    C        DFF     g        6    2    1    0  |plmt_d8_8:46|plmt_d8:14|plmt_d:5|O (|plmt_d8_8:46|plmt_d8:14|plmt_d:5|:4)
 (45)    34    C        DFF     g        6    2    1    0  |plmt_d8_8:46|plmt_d8:15|plmt_d:5|O (|plmt_d8_8:46|plmt_d8:15|plmt_d:5|:4)
 (46)    35    C        DFF     g        6    2    1    0  |plmt_d8_8:46|plmt_d8:16|plmt_d:5|O (|plmt_d8_8:46|plmt_d8:16|plmt_d:5|:4)
 (13)    12    A        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:17|plmt_d:5|O (|plmt_d8_8:46|plmt_d8:17|plmt_d:5|:4)
 (12)    11    A        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:18|plmt_d:5|O (|plmt_d8_8:46|plmt_d8:18|plmt_d:5|:4)
 (26)    16    B        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:19|plmt_d:5|O (|plmt_d8_8:46|plmt_d8:19|plmt_d:5|:4)
 (27)    17    B        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:20|plmt_d:5|O (|plmt_d8_8:46|plmt_d8:20|plmt_d:5|:4)
 (11)    10    A        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:14|plmt_d:5|O (|plmt_d8_8:47|plmt_d8:14|plmt_d:5|:4)
 (28)    18    B        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:15|plmt_d:5|O (|plmt_d8_8:47|plmt_d8:15|plmt_d:5|:4)
 (29)    19    B        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:16|plmt_d:5|O (|plmt_d8_8:47|plmt_d8:16|plmt_d:5|:4)
 (30)    20    B        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:18|plmt_d:5|O (|plmt_d8_8:47|plmt_d8:18|plmt_d:5|:4)
 (10)     9    A        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:19|plmt_d:3|O (|plmt_d8_8:47|plmt_d8:19|plmt_d:3|:4)
 (23)    13    B        DFF     g        6    2    1    0  |plmt_d8_8:47|plmt_d8:20|plmt_d:3|O (|plmt_d8_8:47|plmt_d8:20|plmt_d:3|:4)
 (24)    14    B        DFF     g        6    2    1    0  |plmt_d8_8:48|plmt_d8:14|plmt_d:5|O (|plmt_d8_8:48|plmt_d8:14|plmt_d:5|:4)
 (31)    21    B        DFF              6    2    1    0  |plmt_d8_8:48|plmt_d8:15|plmt_d:5|O (|plmt_d8_8:48|plmt_d8:15|plmt_d:5|:4)
 (32)    22    B        DFF              6    2    1    0  |plmt_d8_8:48|plmt_d8:16|plmt_d:5|O (|plmt_d8_8:48|plmt_d8:16|plmt_d:5|:4)
 (25)    15    B        DFF     g        6    2    1    0  |plmt_d8_8:48|plmt_d8:17|plmt_d:3|O (|plmt_d8_8:48|plmt_d8:17|plmt_d:3|:4)
 (33)    23    B        DFF              6    2    1    0  |plmt_d8_8:48|plmt_d8:18|plmt_d:5|O (|plmt_d8_8:48|plmt_d8:18|plmt_d:5|:4)
  (2)     1    A        DFF              6    2    1    0  |plmt_d8_8:48|plmt_d8:19|plmt_d:3|O (|plmt_d8_8:48|plmt_d8:19|plmt_d:3|:4)
  (3)     2    A        DFF              6    2    1    0  |plmt_d8_8:48|plmt_d8:20|plmt_d:3|O (|plmt_d8_8:48|plmt_d8:20|plmt_d:3|:4)
  (4)     3    A        DFF              6    2    1    0  |plmt_d8_8:49|plmt_d8:15|plmt_d:3|O (|plmt_d8_8:49|plmt_d8:15|plmt_d:3|:4)
  (5)     4    A        DFF              6    2    1    0  |plmt_d8_8:49|plmt_d8:16|plmt_d:3|O (|plmt_d8_8:49|plmt_d8:16|plmt_d:3|:4)
  (6)     5    A        DFF              6    2    1    0  |plmt_d8_8:49|plmt_d8:18|plmt_d:3|O (|plmt_d8_8:49|plmt_d8:18|plmt_d:3|:4)
 (47)    36    C        DFF              6    2    1    0  |plmt_d8_8:49|plmt_d8:21|plmt_d:4|O (|plmt_d8_8:49|plmt_d8:21|plmt_d:4|:4)
  (7)     6    A        DFF              6    2    1    0  |plmt_d8_8:50|plmt_d8:14|plmt_d:5|O (|plmt_d8_8:50|plmt_d8:14|plmt_d:5|:4)
 (60)    40    D        DFF              6    2    1    0  |plmt_d8_8:50|plmt_d8:17|plmt_d:4|O (|plmt_d8_8:50|plmt_d8:17|plmt_d:4|:4)
 (59)    39    D        DFF              6    2    1    0  |plmt_d8_8:50|plmt_d8:19|plmt_d:4|O (|plmt_d8_8:50|plmt_d8:19|plmt_d:4|:4)
 (61)    41    D        DFF              6    2    1    0  |plmt_d8_8:50|plmt_d8:20|plmt_d:4|O (|plmt_d8_8:50|plmt_d8:20|plmt_d:4|:4)
 (62)    42    D        DFF              6    2    1    0  |plmt_d8_8:51|plmt_d8:15|plmt_d:4|O (|plmt_d8_8:51|plmt_d8:15|plmt_d:4|:4)
 (63)    43    D        DFF              6    2    1    0  |plmt_d8_8:51|plmt_d8:16|plmt_d:4|O (|plmt_d8_8:51|plmt_d8:16|plmt_d:4|:4)
 (64)    44    D        DFF              6    2    1    0  |plmt_d8_8:51|plmt_d8:18|plmt_d:4|O (|plmt_d8_8:51|plmt_d8:18|plmt_d:4|:4)
 (36)    25    C        DFF              6    2    1    0  |plmt_d8_8:51|plmt_d8:21|plmt_d:4|O (|plmt_d8_8:51|plmt_d8:21|plmt_d:4|:4)
 (65)    45    D        DFF              6    2    1    0  |plmt_d8_8:52|plmt_d8:15|plmt_d:4|O (|plmt_d8_8:52|plmt_d8:15|plmt_d:4|:4)
 (66)    46    D        DFF              6    2    1    0  |plmt_d8_8:52|plmt_d8:16|plmt_d:4|O (|plmt_d8_8:52|plmt_d8:16|plmt_d:4|:4)
 (37)    26    C        DFF              6    2    1    0  |plmt_d8_8:52|plmt_d8:21|plmt_d:4|O (|plmt_d8_8:52|plmt_d8:21|plmt_d:4|:4)
 (38)    27    C        DFF              6    2    1    0  |plmt_d8_8:53|plmt_d8:17|plmt_d:4|O (|plmt_d8_8:53|plmt_d8:17|plmt_d:4|:4)
 (39)    28    C        DFF              6    2    1    0  |plmt_d8_8:53|plmt_d8:18|plmt_d:4|O (|plmt_d8_8:53|plmt_d8:18|plmt_d:4|:4)
 (40)    29    C        DFF              6    2    1    0  |plmt_d8_8:53|plmt_d8:19|plmt_d:4|O (|plmt_d8_8:53|plmt_d8:19|plmt_d:4|:4)
 (41)    30    C        DFF              6    2    1    0  |plmt_d8_8:53|plmt_d8:20|plmt_d:4|O (|plmt_d8_8:53|plmt_d8:20|plmt_d:4|:4)
 (42)    31    C        DFF              6    2    1    0  |plmt_d8_8:53|plmt_d8:21|plmt_d:4|O (|plmt_d8_8:53|plmt_d8:21|plmt_d:4|:4)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res10

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'A'
        +----------------------- LC8 ~PIN015
        | +--------------------- LC7 ~PIN021
        | | +------------------- LC12 |plmt_d8_8:46|plmt_d8:17|plmt_d:5|O
        | | | +----------------- LC11 |plmt_d8_8:46|plmt_d8:18|plmt_d:5|O
        | | | | +--------------- LC10 |plmt_d8_8:47|plmt_d8:14|plmt_d:5|O
        | | | | | +------------- LC9 |plmt_d8_8:47|plmt_d8:19|plmt_d:3|O
        | | | | | | +----------- LC1 |plmt_d8_8:48|plmt_d8:19|plmt_d:3|O
        | | | | | | | +--------- LC2 |plmt_d8_8:48|plmt_d8:20|plmt_d:3|O
        | | | | | | | | +------- LC3 |plmt_d8_8:49|plmt_d8:15|plmt_d:3|O
        | | | | | | | | | +----- LC4 |plmt_d8_8:49|plmt_d8:16|plmt_d:3|O
        | | | | | | | | | | +--- LC5 |plmt_d8_8:49|plmt_d8:18|plmt_d:3|O
        | | | | | | | | | | | +- LC6 |plmt_d8_8:50|plmt_d8:14|plmt_d:5|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | 
LC8  -> - - - - - - - - - - - - | <-- ~PIN015
LC7  -> - - - - - - - - - - - - | <-- ~PIN021
LC12 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:17|plmt_d:5|O
LC11 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:18|plmt_d:5|O
LC10 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:14|plmt_d:5|O
LC9  -> - @ - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:19|plmt_d:3|O
LC1  -> - @ - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:19|plmt_d:3|O
LC2  -> - @ - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:20|plmt_d:3|O
LC3  -> - @ - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:15|plmt_d:3|O
LC4  -> - @ - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:16|plmt_d:3|O
LC5  -> - @ - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:18|plmt_d:3|O
LC6  -> @ - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:14|plmt_d:5|O

Pin
56   -> - - - - - @ @ @ @ @ @ - | <-- D2
55   -> - - - - - - - - - - - - | <-- D3
54   -> - - @ @ @ - - - - - - @ | <-- D4
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
21   -> @ @ - - - - - - - - - - | <-- RD
53   -> - - - - - - - - - - - - | <-- WA
20   -> - - @ @ @ @ @ @ @ @ @ @ | <-- WR
LC37 -> * * * * * * * * * * * * | <-- ~PIN005
LC38 -> * * * * * * * * * * * * | <-- ~PIN006
LC33 -> * - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:14|plmt_d:5|O
LC34 -> * - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:15|plmt_d:5|O
LC35 -> * - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:16|plmt_d:5|O
LC13 -> - * - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:20|plmt_d:3|O
LC14 -> * - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:14|plmt_d:5|O
LC15 -> - * - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:17|plmt_d:3|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res10

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC24 ~PIN014
        | +--------------------- LC16 |plmt_d8_8:46|plmt_d8:19|plmt_d:5|O
        | | +------------------- LC17 |plmt_d8_8:46|plmt_d8:20|plmt_d:5|O
        | | | +----------------- LC18 |plmt_d8_8:47|plmt_d8:15|plmt_d:5|O
        | | | | +--------------- LC19 |plmt_d8_8:47|plmt_d8:16|plmt_d:5|O
        | | | | | +------------- LC20 |plmt_d8_8:47|plmt_d8:18|plmt_d:5|O
        | | | | | | +----------- LC13 |plmt_d8_8:47|plmt_d8:20|plmt_d:3|O
        | | | | | | | +--------- LC14 |plmt_d8_8:48|plmt_d8:14|plmt_d:5|O
        | | | | | | | | +------- LC21 |plmt_d8_8:48|plmt_d8:15|plmt_d:5|O
        | | | | | | | | | +----- LC22 |plmt_d8_8:48|plmt_d8:16|plmt_d:5|O
        | | | | | | | | | | +--- LC15 |plmt_d8_8:48|plmt_d8:17|plmt_d:3|O
        | | | | | | | | | | | +- LC23 |plmt_d8_8:48|plmt_d8:18|plmt_d:5|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC24 -> - - - - - - - - - - - - | <-- ~PIN014
LC16 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:19|plmt_d:5|O
LC17 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:20|plmt_d:5|O
LC18 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:15|plmt_d:5|O
LC19 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:16|plmt_d:5|O
LC20 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:18|plmt_d:5|O
LC13 -> - - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:20|plmt_d:3|O
LC14 -> - - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:14|plmt_d:5|O
LC21 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:15|plmt_d:5|O
LC22 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:16|plmt_d:5|O
LC15 -> - - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:17|plmt_d:3|O
LC23 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:18|plmt_d:5|O

Pin
56   -> - - - - - - @ - - - @ - | <-- D2
55   -> - - - - - - - - - - - - | <-- D3
54   -> - @ @ @ @ @ - @ @ @ - @ | <-- D4
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
21   -> @ - - - - - - - - - - - | <-- RD
53   -> - - - - - - - - - - - - | <-- WA
20   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- WR
LC37 -> * * * * * * * * * * * * | <-- ~PIN005
LC38 -> * * * * * * * * * * * * | <-- ~PIN006


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res10

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC32 ~PIN016
        | +--------------------- LC33 |plmt_d8_8:46|plmt_d8:14|plmt_d:5|O
        | | +------------------- LC34 |plmt_d8_8:46|plmt_d8:15|plmt_d:5|O
        | | | +----------------- LC35 |plmt_d8_8:46|plmt_d8:16|plmt_d:5|O
        | | | | +--------------- LC36 |plmt_d8_8:49|plmt_d8:21|plmt_d:4|O
        | | | | | +------------- LC25 |plmt_d8_8:51|plmt_d8:21|plmt_d:4|O
        | | | | | | +----------- LC26 |plmt_d8_8:52|plmt_d8:21|plmt_d:4|O
        | | | | | | | +--------- LC27 |plmt_d8_8:53|plmt_d8:17|plmt_d:4|O
        | | | | | | | | +------- LC28 |plmt_d8_8:53|plmt_d8:18|plmt_d:4|O
        | | | | | | | | | +----- LC29 |plmt_d8_8:53|plmt_d8:19|plmt_d:4|O
        | | | | | | | | | | +--- LC30 |plmt_d8_8:53|plmt_d8:20|plmt_d:4|O
        | | | | | | | | | | | +- LC31 |plmt_d8_8:53|plmt_d8:21|plmt_d:4|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC32 -> - - - - - - - - - - - - | <-- ~PIN016
LC33 -> - - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:14|plmt_d:5|O
LC34 -> - - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:15|plmt_d:5|O
LC35 -> - - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:16|plmt_d:5|O
LC36 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:21|plmt_d:4|O
LC25 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:21|plmt_d:4|O
LC26 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:21|plmt_d:4|O
LC27 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:17|plmt_d:4|O
LC28 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:18|plmt_d:4|O
LC29 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:19|plmt_d:4|O
LC30 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:20|plmt_d:4|O
LC31 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:53|plmt_d8:21|plmt_d:4|O

Pin
56   -> - - - - - - - - - - - - | <-- D2
55   -> - - - - @ @ @ @ @ @ @ @ | <-- D3
54   -> - @ @ @ - - - - - - - - | <-- D4
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
21   -> @ - - - - - - - - - - - | <-- RD
53   -> - - - - - - - - - - - - | <-- WA
20   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- WR
LC37 -> * * * * * * * * * * * * | <-- ~PIN005
LC38 -> * * * * * * * * * * * * | <-- ~PIN006


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res10

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'D'
        +--------------------- LC37 ~PIN005
        | +------------------- LC38 ~PIN006
        | | +----------------- LC48 ~PIN017
        | | | +--------------- LC40 |plmt_d8_8:50|plmt_d8:17|plmt_d:4|O
        | | | | +------------- LC39 |plmt_d8_8:50|plmt_d8:19|plmt_d:4|O
        | | | | | +----------- LC41 |plmt_d8_8:50|plmt_d8:20|plmt_d:4|O
        | | | | | | +--------- LC42 |plmt_d8_8:51|plmt_d8:15|plmt_d:4|O
        | | | | | | | +------- LC43 |plmt_d8_8:51|plmt_d8:16|plmt_d:4|O
        | | | | | | | | +----- LC44 |plmt_d8_8:51|plmt_d8:18|plmt_d:4|O
        | | | | | | | | | +--- LC45 |plmt_d8_8:52|plmt_d8:15|plmt_d:4|O
        | | | | | | | | | | +- LC46 |plmt_d8_8:52|plmt_d8:16|plmt_d:4|O
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | 
LC37 -> - - @ @ @ @ @ @ @ @ @ | <-- ~PIN005
LC38 -> - - @ @ @ @ @ @ @ @ @ | <-- ~PIN006
LC48 -> - - - - - - - - - - - | <-- ~PIN017
LC40 -> - - @ - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:17|plmt_d:4|O
LC39 -> - - @ - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:19|plmt_d:4|O
LC41 -> - - @ - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:20|plmt_d:4|O
LC42 -> - - @ - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:15|plmt_d:4|O
LC43 -> - - @ - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:16|plmt_d:4|O
LC44 -> - - @ - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:18|plmt_d:4|O
LC45 -> - - @ - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:15|plmt_d:4|O
LC46 -> - - @ - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:16|plmt_d:4|O

Pin
56   -> - @ - - - - - - - - - | <-- D2
55   -> @ - - @ @ @ @ @ @ @ @ | <-- D3
54   -> - - - - - - - - - - - | <-- D4
50   -> - - @ @ @ @ @ @ @ @ @ | <-- ~PIN003
49   -> - - @ @ @ @ @ @ @ @ @ | <-- ~PIN004
48   -> - - @ @ @ @ @ @ @ @ @ | <-- ~PIN007
22   -> - - @ @ @ @ @ @ @ @ @ | <-- ~PIN008
21   -> - - @ - - - - - - - - | <-- RD
53   -> - - - - - - - - - - - | <-- WA
20   -> - - - @ @ @ @ @ @ @ @ | <-- WR


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res10

** EQUATIONS **

D2       : INPUT;
D3       : INPUT;
D4       : INPUT;
RD       : INPUT;
WA       : INPUT;
WR       : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;

-- Node name is '|plmt_d8_8:46|plmt_d8:14|plmt_d:5|:4' = '|plmt_d8_8:46|plmt_d8:14|plmt_d:5|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( D4,  _EQ001,  VCC,  VCC);
  _EQ001 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:15|plmt_d:5|:4' = '|plmt_d8_8:46|plmt_d8:15|plmt_d:5|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( D4,  _EQ002,  VCC,  VCC);
  _EQ002 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:16|plmt_d:5|:4' = '|plmt_d8_8:46|plmt_d8:16|plmt_d:5|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( D4,  _EQ003,  VCC,  VCC);
  _EQ003 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:17|plmt_d:5|:4' = '|plmt_d8_8:46|plmt_d8:17|plmt_d:5|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( D4,  _EQ004,  VCC,  VCC);
  _EQ004 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:18|plmt_d:5|:4' = '|plmt_d8_8:46|plmt_d8:18|plmt_d:5|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( D4,  _EQ005,  VCC,  VCC);
  _EQ005 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:19|plmt_d:5|:4' = '|plmt_d8_8:46|plmt_d8:19|plmt_d:5|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( D4,  _EQ006,  VCC,  VCC);
  _EQ006 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:20|plmt_d:5|:4' = '|plmt_d8_8:46|plmt_d8:20|plmt_d:5|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( D4,  _EQ007,  VCC,  VCC);
  _EQ007 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:14|plmt_d:5|:4' = '|plmt_d8_8:47|plmt_d8:14|plmt_d:5|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( D4,  _EQ008,  VCC,  VCC);
  _EQ008 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:15|plmt_d:5|:4' = '|plmt_d8_8:47|plmt_d8:15|plmt_d:5|O' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFF( D4,  _EQ009,  VCC,  VCC);
  _EQ009 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:16|plmt_d:5|:4' = '|plmt_d8_8:47|plmt_d8:16|plmt_d:5|O' 
-- Equation name is '_LC019', type is buried 
_LC019   = DFF( D4,  _EQ010,  VCC,  VCC);
  _EQ010 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:18|plmt_d:5|:4' = '|plmt_d8_8:47|plmt_d8:18|plmt_d:5|O' 
-- Equation name is '_LC020', type is buried 
_LC020   = DFF( D4,  _EQ011,  VCC,  VCC);
  _EQ011 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:19|plmt_d:3|:4' = '|plmt_d8_8:47|plmt_d8:19|plmt_d:3|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( D2,  _EQ012,  VCC,  VCC);
  _EQ012 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:20|plmt_d:3|:4' = '|plmt_d8_8:47|plmt_d8:20|plmt_d:3|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( D2,  _EQ013,  VCC,  VCC);
  _EQ013 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:14|plmt_d:5|:4' = '|plmt_d8_8:48|plmt_d8:14|plmt_d:5|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( D4,  _EQ014,  VCC,  VCC);
  _EQ014 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:15|plmt_d:5|:4' = '|plmt_d8_8:48|plmt_d8:15|plmt_d:5|O' 
-- Equation name is '_LC021', type is buried 
_LC021   = DFF( D4,  _EQ015,  VCC,  VCC);
  _EQ015 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:16|plmt_d:5|:4' = '|plmt_d8_8:48|plmt_d8:16|plmt_d:5|O' 
-- Equation name is '_LC022', type is buried 
_LC022   = DFF( D4,  _EQ016,  VCC,  VCC);
  _EQ016 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:17|plmt_d:3|:4' = '|plmt_d8_8:48|plmt_d8:17|plmt_d:3|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( D2,  _EQ017,  VCC,  VCC);
  _EQ017 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:18|plmt_d:5|:4' = '|plmt_d8_8:48|plmt_d8:18|plmt_d:5|O' 
-- Equation name is '_LC023', type is buried 
_LC023   = DFF( D4,  _EQ018,  VCC,  VCC);
  _EQ018 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:19|plmt_d:3|:4' = '|plmt_d8_8:48|plmt_d8:19|plmt_d:3|O' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFF( D2,  _EQ019,  VCC,  VCC);
  _EQ019 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:20|plmt_d:3|:4' = '|plmt_d8_8:48|plmt_d8:20|plmt_d:3|O' 
-- Equation name is '_LC002', type is buried 
_LC002   = DFF( D2,  _EQ020,  VCC,  VCC);
  _EQ020 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:15|plmt_d:3|:4' = '|plmt_d8_8:49|plmt_d8:15|plmt_d:3|O' 
-- Equation name is '_LC003', type is buried 
_LC003   = DFF( D2,  _EQ021,  VCC,  VCC);
  _EQ021 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:16|plmt_d:3|:4' = '|plmt_d8_8:49|plmt_d8:16|plmt_d:3|O' 
-- Equation name is '_LC004', type is buried 
_LC004   = DFF( D2,  _EQ022,  VCC,  VCC);
  _EQ022 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:18|plmt_d:3|:4' = '|plmt_d8_8:49|plmt_d8:18|plmt_d:3|O' 
-- Equation name is '_LC005', type is buried 
_LC005   = DFF( D2,  _EQ023,  VCC,  VCC);
  _EQ023 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:21|plmt_d:4|:4' = '|plmt_d8_8:49|plmt_d8:21|plmt_d:4|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( D3,  _EQ024,  VCC,  VCC);
  _EQ024 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:14|plmt_d:5|:4' = '|plmt_d8_8:50|plmt_d8:14|plmt_d:5|O' 
-- Equation name is '_LC006', type is buried 
_LC006   = DFF( D4,  _EQ025,  VCC,  VCC);
  _EQ025 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:17|plmt_d:4|:4' = '|plmt_d8_8:50|plmt_d8:17|plmt_d:4|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( D3,  _EQ026,  VCC,  VCC);
  _EQ026 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:19|plmt_d:4|:4' = '|plmt_d8_8:50|plmt_d8:19|plmt_d:4|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( D3,  _EQ027,  VCC,  VCC);
  _EQ027 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:20|plmt_d:4|:4' = '|plmt_d8_8:50|plmt_d8:20|plmt_d:4|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( D3,  _EQ028,  VCC,  VCC);
  _EQ028 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:15|plmt_d:4|:4' = '|plmt_d8_8:51|plmt_d8:15|plmt_d:4|O' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFF( D3,  _EQ029,  VCC,  VCC);
  _EQ029 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:16|plmt_d:4|:4' = '|plmt_d8_8:51|plmt_d8:16|plmt_d:4|O' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFF( D3,  _EQ030,  VCC,  VCC);
  _EQ030 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:18|plmt_d:4|:4' = '|plmt_d8_8:51|plmt_d8:18|plmt_d:4|O' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFF( D3,  _EQ031,  VCC,  VCC);
  _EQ031 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:21|plmt_d:4|:4' = '|plmt_d8_8:51|plmt_d8:21|plmt_d:4|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( D3,  _EQ032,  VCC,  VCC);
  _EQ032 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:15|plmt_d:4|:4' = '|plmt_d8_8:52|plmt_d8:15|plmt_d:4|O' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFF( D3,  _EQ033,  VCC,  VCC);
  _EQ033 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:16|plmt_d:4|:4' = '|plmt_d8_8:52|plmt_d8:16|plmt_d:4|O' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFF( D3,  _EQ034,  VCC,  VCC);
  _EQ034 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:21|plmt_d:4|:4' = '|plmt_d8_8:52|plmt_d8:21|plmt_d:4|O' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFF( D3,  _EQ035,  VCC,  VCC);
  _EQ035 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:17|plmt_d:4|:4' = '|plmt_d8_8:53|plmt_d8:17|plmt_d:4|O' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFF( D3,  _EQ036,  VCC,  VCC);
  _EQ036 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:18|plmt_d:4|:4' = '|plmt_d8_8:53|plmt_d8:18|plmt_d:4|O' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFF( D3,  _EQ037,  VCC,  VCC);
  _EQ037 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:19|plmt_d:4|:4' = '|plmt_d8_8:53|plmt_d8:19|plmt_d:4|O' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFF( D3,  _EQ038,  VCC,  VCC);
  _EQ038 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:20|plmt_d:4|:4' = '|plmt_d8_8:53|plmt_d8:20|plmt_d:4|O' 
-- Equation name is '_LC030', type is buried 
_LC030   = DFF( D3,  _EQ039,  VCC,  VCC);
  _EQ039 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:21|plmt_d:4|:4' = '|plmt_d8_8:53|plmt_d8:21|plmt_d:4|O' 
-- Equation name is '_LC031', type is buried 
_LC031   = DFF( D3,  _EQ040,  VCC,  VCC);
  _EQ040 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_ra:29|:8' = '~PIN005' 
-- Equation name is '~PIN005', location is LC037, type is output.
 ~PIN005 = DFF( D3, GLOBAL( WA),  VCC,  VCC);

-- Node name is '|plmt_ra:29|:7' = '~PIN006' 
-- Equation name is '~PIN006', location is LC038, type is output.
 ~PIN006 = DFF( D2, GLOBAL( WA),  VCC,  VCC);

-- Node name is '|plmt_or8_8:55|~23~7' = '~PIN014' 
-- Equation name is '_LC024', location is LC024, type is output.
 ~PIN014 = LCELL( _EQ041);
  _EQ041 =  _LC023 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC022 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC021 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC020 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC019 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC018 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC017 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC016 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~23~8' = '~PIN015' 
-- Equation name is '_LC008', location is LC008, type is output.
 ~PIN015 = LCELL( _EQ042);
  _EQ042 =  _LC012 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC006 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC014 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC010 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC011 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC035 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC034 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC033 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~22~1' = '~PIN016' 
-- Equation name is '_LC032', location is LC032, type is output.
 ~PIN016 = LCELL( _EQ043);
  _EQ043 =  _LC031 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC030 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC029 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC027 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC026 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC025 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC036 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC028 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~22~4' = '~PIN017' 
-- Equation name is '_LC048', location is LC048, type is output.
 ~PIN017 = LCELL( _EQ044);
  _EQ044 =  _LC046 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC045 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC044 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC043 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC042 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC041 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC039 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC040 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~21~5' = '~PIN021' 
-- Equation name is '_LC007', location is LC007, type is output.
 ~PIN021 = LCELL( _EQ045);
  _EQ045 =  _LC005 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC004 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC003 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC002 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC001 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC015 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC013 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC009 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res11

***** Logic for device 'res11' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  R  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              S  S  S  S  S  S  S  S     S  S  S  S  S  S  S  S  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  R  
              V  V  V  V  V  V  V  V  G  V  V  V  V  V  V  V  V  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  E  
              D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | RESERVED 
RESERVED | 13                                                  57 | RESERVED 
     GND | 14                                                  56 | ~PIN003 
      WR | 15                                                  55 | ~PIN004 
      RD | 16                                                  54 | ~PIN005 
     GND | 17                                                  53 | GND 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
     GND | 19                                                  51 | GND 
 ~PIN015 | 20                                                  50 | ~PIN006 
 ~PIN014 | 21                                                  49 | ~PIN007 
 ~PIN013 | 22                                                  48 | ~PIN008 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | D4 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  R  R  R  R  R  R  R  Q  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  T  
              S  S  S  S  S  S  S  S  D  S  S  S  S  S  S  S  4  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R     
              V  V  V  V  V  V  V  V     V  V  V  V  V  V  V     
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              D  D  D  D  D  D  D  D     D  D  D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res11

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12    12/12(100%)   0/12(  0%) 
B:    LC13 - LC24    11/12( 91%)   0/12(  0%) 
C:    LC25 - LC36    12/12(100%)   2/12( 16%) 
D:    LC37 - LC48    12/12(100%)   0/12(  0%) 


Total dedicated input pins used:                11/16     ( 68%)
Total I/O pins used:                             2/48     (  4%)
Total logic cells used:                         47/48     ( 97%)
Average fan-in:                                  8.76
Total fan-in:                                   412

Total input pins required:                      11
Total output pins required:                      1
Total bidirectional pins required:               1
Total logic cells required:                     47
Total flipflops required:                       40

Synthesized logic cells:                         5/  48   ( 10%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res11

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  44     33    C      BIDIR     g        4    5    0   40  D4
  56      -   -       INPUT    s         0    0    0   45  ~PIN003
  55      -   -       INPUT    s         0    0    0   45  ~PIN004
  54      -   -       INPUT    s         0    0    0   45  ~PIN005
  50      -   -       INPUT    s         0    0    0   45  ~PIN006
  49      -   -       INPUT    s         0    0    0   45  ~PIN007
  48      -   -       INPUT    s         0    0    0   45  ~PIN008
  22      -   -       INPUT    s         0    0    2    0  ~PIN013
  21      -   -       INPUT    s         0    0    2    0  ~PIN014
  20      -   -       INPUT    s         0    0    2    0  ~PIN015
  16      -   -       INPUT              0    0    1    5  RD
  15      -   -       INPUT              0    0    0   40  WR


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res11

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  44     33    C        TRI     g        4    5    0   40  D4
  43     32    C     OUTPUT              3    5    0    0  QT4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res11

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (13)    12    A        DFF              7    1    0    1  |plmt_d8_8:46|plmt_d8:21|plmt_d:5|O (|plmt_d8_8:46|plmt_d8:21|plmt_d:5|:4)
 (57)    37    D        DFF     g        7    1    0    1  |plmt_d8_8:47|plmt_d8:17|plmt_d:5|O (|plmt_d8_8:47|plmt_d8:17|plmt_d:5|:4)
 (45)    34    C        DFF     g        7    1    0    1  |plmt_d8_8:47|plmt_d8:21|plmt_d:5|O (|plmt_d8_8:47|plmt_d8:21|plmt_d:5|:4)
  (2)     1    A        DFF              7    1    0    1  |plmt_d8_8:48|plmt_d8:21|plmt_d:5|O (|plmt_d8_8:48|plmt_d8:21|plmt_d:5|:4)
  (3)     2    A        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:14|plmt_d:5|O (|plmt_d8_8:49|plmt_d8:14|plmt_d:5|:4)
 (58)    38    D        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:17|plmt_d:5|O (|plmt_d8_8:49|plmt_d8:17|plmt_d:5|:4)
 (23)    13    B        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:19|plmt_d:5|O (|plmt_d8_8:49|plmt_d8:19|plmt_d:5|:4)
 (24)    14    B        DFF     g        7    1    0    1  |plmt_d8_8:49|plmt_d8:20|plmt_d:5|O (|plmt_d8_8:49|plmt_d8:20|plmt_d:5|:4)
 (61)    41    D        DFF              7    1    0    1  |plmt_d8_8:49|plmt_d8:21|plmt_d:5|O (|plmt_d8_8:49|plmt_d8:21|plmt_d:5|:4)
  (4)     3    A        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:15|plmt_d:5|O (|plmt_d8_8:50|plmt_d8:15|plmt_d:5|:4)
  (5)     4    A        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:16|plmt_d:5|O (|plmt_d8_8:50|plmt_d8:16|plmt_d:5|:4)
 (10)     9    A        DFF     g        7    1    0    1  |plmt_d8_8:50|plmt_d8:17|plmt_d:5|O (|plmt_d8_8:50|plmt_d8:17|plmt_d:5|:4)
  (6)     5    A        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:18|plmt_d:5|O (|plmt_d8_8:50|plmt_d8:18|plmt_d:5|:4)
 (27)    17    B        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:19|plmt_d:5|O (|plmt_d8_8:50|plmt_d8:19|plmt_d:5|:4)
 (28)    18    B        DFF              7    1    0    1  |plmt_d8_8:50|plmt_d8:20|plmt_d:5|O (|plmt_d8_8:50|plmt_d8:20|plmt_d:5|:4)
 (59)    39    D        DFF     g        7    1    0    1  |plmt_d8_8:50|plmt_d8:21|plmt_d:5|O (|plmt_d8_8:50|plmt_d8:21|plmt_d:5|:4)
  (7)     6    A        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:14|plmt_d:5|O (|plmt_d8_8:51|plmt_d8:14|plmt_d:5|:4)
 (29)    19    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:15|plmt_d:5|O (|plmt_d8_8:51|plmt_d8:15|plmt_d:5|:4)
 (30)    20    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:16|plmt_d:5|O (|plmt_d8_8:51|plmt_d8:16|plmt_d:5|:4)
 (25)    15    B        DFF     g        7    1    0    1  |plmt_d8_8:51|plmt_d8:17|plmt_d:5|O (|plmt_d8_8:51|plmt_d8:17|plmt_d:5|:4)
 (31)    21    B        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:18|plmt_d:5|O (|plmt_d8_8:51|plmt_d8:18|plmt_d:5|:4)
 (47)    36    C        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:19|plmt_d:5|O (|plmt_d8_8:51|plmt_d8:19|plmt_d:5|:4)
 (36)    25    C        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:20|plmt_d:5|O (|plmt_d8_8:51|plmt_d8:20|plmt_d:5|:4)
 (62)    42    D        DFF              7    1    0    1  |plmt_d8_8:51|plmt_d8:21|plmt_d:5|O (|plmt_d8_8:51|plmt_d8:21|plmt_d:5|:4)
  (8)     7    A        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:14|plmt_d:5|O (|plmt_d8_8:52|plmt_d8:14|plmt_d:5|:4)
 (32)    22    B        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:15|plmt_d:5|O (|plmt_d8_8:52|plmt_d8:15|plmt_d:5|:4)
 (33)    23    B        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:16|plmt_d:5|O (|plmt_d8_8:52|plmt_d8:16|plmt_d:5|:4)
 (37)    26    C        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:17|plmt_d:5|O (|plmt_d8_8:52|plmt_d8:17|plmt_d:5|:4)
 (46)    35    C        DFF     g        7    1    0    1  |plmt_d8_8:52|plmt_d8:18|plmt_d:5|O (|plmt_d8_8:52|plmt_d8:18|plmt_d:5|:4)
 (38)    27    C        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:19|plmt_d:5|O (|plmt_d8_8:52|plmt_d8:19|plmt_d:5|:4)
 (39)    28    C        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:20|plmt_d:5|O (|plmt_d8_8:52|plmt_d8:20|plmt_d:5|:4)
 (63)    43    D        DFF              7    1    0    1  |plmt_d8_8:52|plmt_d8:21|plmt_d:5|O (|plmt_d8_8:52|plmt_d8:21|plmt_d:5|:4)
  (9)     8    A        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:14|plmt_d:5|O (|plmt_d8_8:53|plmt_d8:14|plmt_d:5|:4)
 (40)    29    C        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:15|plmt_d:5|O (|plmt_d8_8:53|plmt_d8:15|plmt_d:5|:4)
 (41)    30    C        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:16|plmt_d:5|O (|plmt_d8_8:53|plmt_d8:16|plmt_d:5|:4)
 (64)    44    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:17|plmt_d:5|O (|plmt_d8_8:53|plmt_d8:17|plmt_d:5|:4)
 (65)    45    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:18|plmt_d:5|O (|plmt_d8_8:53|plmt_d8:18|plmt_d:5|:4)
 (66)    46    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:19|plmt_d:5|O (|plmt_d8_8:53|plmt_d8:19|plmt_d:5|:4)
 (67)    47    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:20|plmt_d:5|O (|plmt_d8_8:53|plmt_d8:20|plmt_d:5|:4)
 (68)    48    D        DFF              7    1    0    1  |plmt_d8_8:53|plmt_d8:21|plmt_d:5|O (|plmt_d8_8:53|plmt_d8:21|plmt_d:5|:4)
 (60)    40    D       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q4~1 (|plmt_or8_8:55|~23~1)
 (42)    31    C       SOFT    s         7    8    2    0  |plmt_or8_8:55|Q4~2 (|plmt_or8_8:55|~23~2)
 (11)    10    A       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q4~3 (|plmt_or8_8:55|~23~3)
 (26)    16    B       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q4~4 (|plmt_or8_8:55|~23~4)
 (12)    11    A       SOFT    sg        7    8    2    0  |plmt_or8_8:55|Q4~6 (|plmt_or8_8:55|~23~6)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res11

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'A'
        +----------------------- LC12 |plmt_d8_8:46|plmt_d8:21|plmt_d:5|O
        | +--------------------- LC1 |plmt_d8_8:48|plmt_d8:21|plmt_d:5|O
        | | +------------------- LC2 |plmt_d8_8:49|plmt_d8:14|plmt_d:5|O
        | | | +----------------- LC3 |plmt_d8_8:50|plmt_d8:15|plmt_d:5|O
        | | | | +--------------- LC4 |plmt_d8_8:50|plmt_d8:16|plmt_d:5|O
        | | | | | +------------- LC9 |plmt_d8_8:50|plmt_d8:17|plmt_d:5|O
        | | | | | | +----------- LC5 |plmt_d8_8:50|plmt_d8:18|plmt_d:5|O
        | | | | | | | +--------- LC6 |plmt_d8_8:51|plmt_d8:14|plmt_d:5|O
        | | | | | | | | +------- LC7 |plmt_d8_8:52|plmt_d8:14|plmt_d:5|O
        | | | | | | | | | +----- LC8 |plmt_d8_8:53|plmt_d8:14|plmt_d:5|O
        | | | | | | | | | | +--- LC10 |plmt_or8_8:55|Q4~3
        | | | | | | | | | | | +- LC11 |plmt_or8_8:55|Q4~6
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | 
LC12 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:46|plmt_d8:21|plmt_d:5|O
LC1  -> - - - - - - - - - - @ - | <-- |plmt_d8_8:48|plmt_d8:21|plmt_d:5|O
LC2  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:49|plmt_d8:14|plmt_d:5|O
LC3  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:15|plmt_d:5|O
LC4  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:16|plmt_d:5|O
LC9  -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:17|plmt_d:5|O
LC5  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:18|plmt_d:5|O
LC6  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:14|plmt_d:5|O
LC7  -> - - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:14|plmt_d:5|O
LC8  -> - - - - - - - - - - @ - | <-- |plmt_d8_8:53|plmt_d8:14|plmt_d:5|O
LC10 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q4~3
LC11 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q4~6

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - - | <-- ~PIN013
21   -> - - - - - - - - - - - - | <-- ~PIN014
20   -> - - - - - - - - - - - - | <-- ~PIN015
16   -> - - - - - - - - - - @ @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ - - | <-- WR
LC33 -> * * * * * * * * * * - - | <-- D4
LC37 -> - - - - - - - - - - - * | <-- |plmt_d8_8:47|plmt_d8:17|plmt_d:5|O
LC34 -> - - - - - - - - - - * - | <-- |plmt_d8_8:47|plmt_d8:21|plmt_d:5|O
LC38 -> - - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:17|plmt_d:5|O
LC13 -> - - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:19|plmt_d:5|O
LC14 -> - - - - - - - - - - * - | <-- |plmt_d8_8:49|plmt_d8:20|plmt_d:5|O
LC39 -> - - - - - - - - - - * - | <-- |plmt_d8_8:50|plmt_d8:21|plmt_d:5|O
LC35 -> - - - - - - - - - - * - | <-- |plmt_d8_8:52|plmt_d8:18|plmt_d:5|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res11

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'B'
        +--------------------- LC13 |plmt_d8_8:49|plmt_d8:19|plmt_d:5|O
        | +------------------- LC14 |plmt_d8_8:49|plmt_d8:20|plmt_d:5|O
        | | +----------------- LC17 |plmt_d8_8:50|plmt_d8:19|plmt_d:5|O
        | | | +--------------- LC18 |plmt_d8_8:50|plmt_d8:20|plmt_d:5|O
        | | | | +------------- LC19 |plmt_d8_8:51|plmt_d8:15|plmt_d:5|O
        | | | | | +----------- LC20 |plmt_d8_8:51|plmt_d8:16|plmt_d:5|O
        | | | | | | +--------- LC15 |plmt_d8_8:51|plmt_d8:17|plmt_d:5|O
        | | | | | | | +------- LC21 |plmt_d8_8:51|plmt_d8:18|plmt_d:5|O
        | | | | | | | | +----- LC22 |plmt_d8_8:52|plmt_d8:15|plmt_d:5|O
        | | | | | | | | | +--- LC23 |plmt_d8_8:52|plmt_d8:16|plmt_d:5|O
        | | | | | | | | | | +- LC16 |plmt_or8_8:55|Q4~4
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | 
LC13 -> - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:19|plmt_d:5|O
LC14 -> - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:20|plmt_d:5|O
LC17 -> - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:19|plmt_d:5|O
LC18 -> - - - - - - - - - - @ | <-- |plmt_d8_8:50|plmt_d8:20|plmt_d:5|O
LC19 -> - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:15|plmt_d:5|O
LC20 -> - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:16|plmt_d:5|O
LC15 -> - - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:17|plmt_d:5|O
LC21 -> - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:18|plmt_d:5|O
LC22 -> - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:15|plmt_d:5|O
LC23 -> - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:16|plmt_d:5|O
LC16 -> - - - - - - - - - - - | <-- |plmt_or8_8:55|Q4~4

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - | <-- ~PIN013
21   -> - - - - - - - - - - - | <-- ~PIN014
20   -> - - - - - - - - - - - | <-- ~PIN015
16   -> - - - - - - - - - - @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC33 -> * * * * * * * * * * - | <-- D4
LC9  -> - - - - - - - - - - * | <-- |plmt_d8_8:50|plmt_d8:17|plmt_d:5|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res11

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC33 D4
        | +--------------------- LC34 |plmt_d8_8:47|plmt_d8:21|plmt_d:5|O
        | | +------------------- LC36 |plmt_d8_8:51|plmt_d8:19|plmt_d:5|O
        | | | +----------------- LC25 |plmt_d8_8:51|plmt_d8:20|plmt_d:5|O
        | | | | +--------------- LC26 |plmt_d8_8:52|plmt_d8:17|plmt_d:5|O
        | | | | | +------------- LC35 |plmt_d8_8:52|plmt_d8:18|plmt_d:5|O
        | | | | | | +----------- LC27 |plmt_d8_8:52|plmt_d8:19|plmt_d:5|O
        | | | | | | | +--------- LC28 |plmt_d8_8:52|plmt_d8:20|plmt_d:5|O
        | | | | | | | | +------- LC29 |plmt_d8_8:53|plmt_d8:15|plmt_d:5|O
        | | | | | | | | | +----- LC30 |plmt_d8_8:53|plmt_d8:16|plmt_d:5|O
        | | | | | | | | | | +--- LC31 |plmt_or8_8:55|Q4~2
        | | | | | | | | | | | +- LC32 QT4
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC33 -> - * * * * * * * * * - - | <-- D4
LC34 -> - - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:21|plmt_d:5|O
LC36 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:51|plmt_d8:19|plmt_d:5|O
LC25 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:51|plmt_d8:20|plmt_d:5|O
LC26 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:52|plmt_d8:17|plmt_d:5|O
LC35 -> - - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:18|plmt_d:5|O
LC27 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:52|plmt_d8:19|plmt_d:5|O
LC28 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:52|plmt_d8:20|plmt_d:5|O
LC29 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:53|plmt_d8:15|plmt_d:5|O
LC30 -> - - - - - - - - - - @ - | <-- |plmt_d8_8:53|plmt_d8:16|plmt_d:5|O
LC31 -> @ - - - - - - - - - - @ | <-- |plmt_or8_8:55|Q4~2
LC32 -> - - - - - - - - - - - - | <-- QT4

Pin
56   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN003
55   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN004
54   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN005
50   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN006
49   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN007
48   -> - @ @ @ @ @ @ @ @ @ @ - | <-- ~PIN008
22   -> @ - - - - - - - - - - @ | <-- ~PIN013
21   -> @ - - - - - - - - - - @ | <-- ~PIN014
20   -> @ - - - - - - - - - - @ | <-- ~PIN015
16   -> @ - - - - - - - - - @ - | <-- RD
15   -> - @ @ @ @ @ @ @ @ @ - - | <-- WR
LC15 -> - - - - - - - - - - * - | <-- |plmt_d8_8:51|plmt_d8:17|plmt_d:5|O
LC40 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q4~1
LC10 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q4~3
LC16 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q4~4
LC11 -> * - - - - - - - - - - * | <-- |plmt_or8_8:55|Q4~6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res11

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC37 |plmt_d8_8:47|plmt_d8:17|plmt_d:5|O
        | +--------------------- LC38 |plmt_d8_8:49|plmt_d8:17|plmt_d:5|O
        | | +------------------- LC41 |plmt_d8_8:49|plmt_d8:21|plmt_d:5|O
        | | | +----------------- LC39 |plmt_d8_8:50|plmt_d8:21|plmt_d:5|O
        | | | | +--------------- LC42 |plmt_d8_8:51|plmt_d8:21|plmt_d:5|O
        | | | | | +------------- LC43 |plmt_d8_8:52|plmt_d8:21|plmt_d:5|O
        | | | | | | +----------- LC44 |plmt_d8_8:53|plmt_d8:17|plmt_d:5|O
        | | | | | | | +--------- LC45 |plmt_d8_8:53|plmt_d8:18|plmt_d:5|O
        | | | | | | | | +------- LC46 |plmt_d8_8:53|plmt_d8:19|plmt_d:5|O
        | | | | | | | | | +----- LC47 |plmt_d8_8:53|plmt_d8:20|plmt_d:5|O
        | | | | | | | | | | +--- LC48 |plmt_d8_8:53|plmt_d8:21|plmt_d:5|O
        | | | | | | | | | | | +- LC40 |plmt_or8_8:55|Q4~1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC37 -> - - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:17|plmt_d:5|O
LC38 -> - - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:17|plmt_d:5|O
LC41 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:49|plmt_d8:21|plmt_d:5|O
LC39 -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:21|plmt_d:5|O
LC42 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:51|plmt_d8:21|plmt_d:5|O
LC43 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:52|plmt_d8:21|plmt_d:5|O
LC44 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:17|plmt_d:5|O
LC45 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:18|plmt_d:5|O
LC46 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:19|plmt_d:5|O
LC47 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:20|plmt_d:5|O
LC48 -> - - - - - - - - - - - @ | <-- |plmt_d8_8:53|plmt_d8:21|plmt_d:5|O
LC40 -> - - - - - - - - - - - - | <-- |plmt_or8_8:55|Q4~1

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
22   -> - - - - - - - - - - - - | <-- ~PIN013
21   -> - - - - - - - - - - - - | <-- ~PIN014
20   -> - - - - - - - - - - - - | <-- ~PIN015
16   -> - - - - - - - - - - - @ | <-- RD
15   -> @ @ @ @ @ @ @ @ @ @ @ - | <-- WR
LC33 -> * * * * * * * * * * * - | <-- D4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res11

** EQUATIONS **

RD       : INPUT;
WR       : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN013  : INPUT;
~PIN014  : INPUT;
~PIN015  : INPUT;

-- Node name is 'D4' 
-- Equation name is 'D4', location is LC033, type is bidir.
D4       = TRI(_LC033,  RD);
_LC033   = LCELL(!_EQ001);
  _EQ001 = !_LC010 & !_LC011 & !_LC016 & !_LC031 & !_LC040 & !~PIN013 & 
             !~PIN014 & !~PIN015;

-- Node name is 'QT4' 
-- Equation name is 'QT4', location is LC032, type is output.
 QT4     = LCELL(!_EQ002);
  _EQ002 = !_LC010 & !_LC011 & !_LC016 & !_LC031 & !_LC040 & !~PIN013 & 
             !~PIN014 & !~PIN015;

-- Node name is '|plmt_d8_8:46|plmt_d8:21|plmt_d:5|:4' = '|plmt_d8_8:46|plmt_d8:21|plmt_d:5|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( D4,  _EQ003,  VCC,  VCC);
  _EQ003 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:17|plmt_d:5|:4' = '|plmt_d8_8:47|plmt_d8:17|plmt_d:5|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( D4,  _EQ004,  VCC,  VCC);
  _EQ004 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:21|plmt_d:5|:4' = '|plmt_d8_8:47|plmt_d8:21|plmt_d:5|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( D4,  _EQ005,  VCC,  VCC);
  _EQ005 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:21|plmt_d:5|:4' = '|plmt_d8_8:48|plmt_d8:21|plmt_d:5|O' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFF( D4,  _EQ006,  VCC,  VCC);
  _EQ006 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:14|plmt_d:5|:4' = '|plmt_d8_8:49|plmt_d8:14|plmt_d:5|O' 
-- Equation name is '_LC002', type is buried 
_LC002   = DFF( D4,  _EQ007,  VCC,  VCC);
  _EQ007 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:17|plmt_d:5|:4' = '|plmt_d8_8:49|plmt_d8:17|plmt_d:5|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( D4,  _EQ008,  VCC,  VCC);
  _EQ008 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:19|plmt_d:5|:4' = '|plmt_d8_8:49|plmt_d8:19|plmt_d:5|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( D4,  _EQ009,  VCC,  VCC);
  _EQ009 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:20|plmt_d:5|:4' = '|plmt_d8_8:49|plmt_d8:20|plmt_d:5|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( D4,  _EQ010,  VCC,  VCC);
  _EQ010 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:21|plmt_d:5|:4' = '|plmt_d8_8:49|plmt_d8:21|plmt_d:5|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( D4,  _EQ011,  VCC,  VCC);
  _EQ011 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:15|plmt_d:5|:4' = '|plmt_d8_8:50|plmt_d8:15|plmt_d:5|O' 
-- Equation name is '_LC003', type is buried 
_LC003   = DFF( D4,  _EQ012,  VCC,  VCC);
  _EQ012 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:16|plmt_d:5|:4' = '|plmt_d8_8:50|plmt_d8:16|plmt_d:5|O' 
-- Equation name is '_LC004', type is buried 
_LC004   = DFF( D4,  _EQ013,  VCC,  VCC);
  _EQ013 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:17|plmt_d:5|:4' = '|plmt_d8_8:50|plmt_d8:17|plmt_d:5|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( D4,  _EQ014,  VCC,  VCC);
  _EQ014 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:18|plmt_d:5|:4' = '|plmt_d8_8:50|plmt_d8:18|plmt_d:5|O' 
-- Equation name is '_LC005', type is buried 
_LC005   = DFF( D4,  _EQ015,  VCC,  VCC);
  _EQ015 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:19|plmt_d:5|:4' = '|plmt_d8_8:50|plmt_d8:19|plmt_d:5|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( D4,  _EQ016,  VCC,  VCC);
  _EQ016 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:20|plmt_d:5|:4' = '|plmt_d8_8:50|plmt_d8:20|plmt_d:5|O' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFF( D4,  _EQ017,  VCC,  VCC);
  _EQ017 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:21|plmt_d:5|:4' = '|plmt_d8_8:50|plmt_d8:21|plmt_d:5|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( D4,  _EQ018,  VCC,  VCC);
  _EQ018 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:14|plmt_d:5|:4' = '|plmt_d8_8:51|plmt_d8:14|plmt_d:5|O' 
-- Equation name is '_LC006', type is buried 
_LC006   = DFF( D4,  _EQ019,  VCC,  VCC);
  _EQ019 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:15|plmt_d:5|:4' = '|plmt_d8_8:51|plmt_d8:15|plmt_d:5|O' 
-- Equation name is '_LC019', type is buried 
_LC019   = DFF( D4,  _EQ020,  VCC,  VCC);
  _EQ020 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:16|plmt_d:5|:4' = '|plmt_d8_8:51|plmt_d8:16|plmt_d:5|O' 
-- Equation name is '_LC020', type is buried 
_LC020   = DFF( D4,  _EQ021,  VCC,  VCC);
  _EQ021 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:17|plmt_d:5|:4' = '|plmt_d8_8:51|plmt_d8:17|plmt_d:5|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( D4,  _EQ022,  VCC,  VCC);
  _EQ022 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:18|plmt_d:5|:4' = '|plmt_d8_8:51|plmt_d8:18|plmt_d:5|O' 
-- Equation name is '_LC021', type is buried 
_LC021   = DFF( D4,  _EQ023,  VCC,  VCC);
  _EQ023 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:19|plmt_d:5|:4' = '|plmt_d8_8:51|plmt_d8:19|plmt_d:5|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( D4,  _EQ024,  VCC,  VCC);
  _EQ024 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:20|plmt_d:5|:4' = '|plmt_d8_8:51|plmt_d8:20|plmt_d:5|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( D4,  _EQ025,  VCC,  VCC);
  _EQ025 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:21|plmt_d:5|:4' = '|plmt_d8_8:51|plmt_d8:21|plmt_d:5|O' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFF( D4,  _EQ026,  VCC,  VCC);
  _EQ026 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:14|plmt_d:5|:4' = '|plmt_d8_8:52|plmt_d8:14|plmt_d:5|O' 
-- Equation name is '_LC007', type is buried 
_LC007   = DFF( D4,  _EQ027,  VCC,  VCC);
  _EQ027 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:15|plmt_d:5|:4' = '|plmt_d8_8:52|plmt_d8:15|plmt_d:5|O' 
-- Equation name is '_LC022', type is buried 
_LC022   = DFF( D4,  _EQ028,  VCC,  VCC);
  _EQ028 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:16|plmt_d:5|:4' = '|plmt_d8_8:52|plmt_d8:16|plmt_d:5|O' 
-- Equation name is '_LC023', type is buried 
_LC023   = DFF( D4,  _EQ029,  VCC,  VCC);
  _EQ029 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:17|plmt_d:5|:4' = '|plmt_d8_8:52|plmt_d8:17|plmt_d:5|O' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFF( D4,  _EQ030,  VCC,  VCC);
  _EQ030 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:18|plmt_d:5|:4' = '|plmt_d8_8:52|plmt_d8:18|plmt_d:5|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( D4,  _EQ031,  VCC,  VCC);
  _EQ031 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:19|plmt_d:5|:4' = '|plmt_d8_8:52|plmt_d8:19|plmt_d:5|O' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFF( D4,  _EQ032,  VCC,  VCC);
  _EQ032 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:20|plmt_d:5|:4' = '|plmt_d8_8:52|plmt_d8:20|plmt_d:5|O' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFF( D4,  _EQ033,  VCC,  VCC);
  _EQ033 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:21|plmt_d:5|:4' = '|plmt_d8_8:52|plmt_d8:21|plmt_d:5|O' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFF( D4,  _EQ034,  VCC,  VCC);
  _EQ034 =  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:14|plmt_d:5|:4' = '|plmt_d8_8:53|plmt_d8:14|plmt_d:5|O' 
-- Equation name is '_LC008', type is buried 
_LC008   = DFF( D4,  _EQ035,  VCC,  VCC);
  _EQ035 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:15|plmt_d:5|:4' = '|plmt_d8_8:53|plmt_d8:15|plmt_d:5|O' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFF( D4,  _EQ036,  VCC,  VCC);
  _EQ036 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:16|plmt_d:5|:4' = '|plmt_d8_8:53|plmt_d8:16|plmt_d:5|O' 
-- Equation name is '_LC030', type is buried 
_LC030   = DFF( D4,  _EQ037,  VCC,  VCC);
  _EQ037 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:17|plmt_d:5|:4' = '|plmt_d8_8:53|plmt_d8:17|plmt_d:5|O' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFF( D4,  _EQ038,  VCC,  VCC);
  _EQ038 =  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:18|plmt_d:5|:4' = '|plmt_d8_8:53|plmt_d8:18|plmt_d:5|O' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFF( D4,  _EQ039,  VCC,  VCC);
  _EQ039 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:19|plmt_d:5|:4' = '|plmt_d8_8:53|plmt_d8:19|plmt_d:5|O' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFF( D4,  _EQ040,  VCC,  VCC);
  _EQ040 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:20|plmt_d:5|:4' = '|plmt_d8_8:53|plmt_d8:20|plmt_d:5|O' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFF( D4,  _EQ041,  VCC,  VCC);
  _EQ041 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:53|plmt_d8:21|plmt_d:5|:4' = '|plmt_d8_8:53|plmt_d8:21|plmt_d:5|O' 
-- Equation name is '_LC048', type is buried 
_LC048   = DFF( D4,  _EQ042,  VCC,  VCC);
  _EQ042 =  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_or8_8:55|~23~1' = '|plmt_or8_8:55|Q4~1' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ043);
  _EQ043 =  _LC048 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC047 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC046 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC044 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC043 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC042 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC041 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC045 &  ~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~23~2' = '|plmt_or8_8:55|Q4~2' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ044);
  _EQ044 =  _LC030 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC029 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC028 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC027 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC026 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC025 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC036 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC015 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~23~3' = '|plmt_or8_8:55|Q4~3' 
-- Equation name is '_LC010', type is buried 
-- synthesized logic cell 
_LC010   = LCELL( _EQ045);
  _EQ045 =  _LC039 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC014 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC013 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC038 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC001 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC034 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC008 &  ~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC035 &  ~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~23~4' = '|plmt_or8_8:55|Q4~4' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ046);
  _EQ046 =  _LC023 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC022 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC021 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC020 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC019 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC018 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC017 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC009 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~23~6' = '|plmt_or8_8:55|Q4~6' 
-- Equation name is '_LC011', type is buried 
-- synthesized logic cell 
_LC011   = LCELL( _EQ047);
  _EQ047 =  _LC037 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC012 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC007 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC006 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC005 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC004 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC003 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC002 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res12

***** Logic for device 'res12' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                    R  R  R  R  R  R        R  R  R  R  R  R  R  
              ~  ~  E  E  E  E  E  E     ~  E  E  E  E  E  E  E  
              P  P  S  S  S  S  S  S     P  S  S  S  S  S  S  S  
              I  I  E  E  E  E  E  E     I  E  E  E  E  E  E  E  
              N  N  R  R  R  R  R  R     N  R  R  R  R  R  R  R  
              0  0  V  V  V  V  V  V  G  0  V  V  V  V  V  V  V  
              0  1  E  E  E  E  E  E  N  3  E  E  E  E  E  E  E  
              1  1  D  D  D  D  D  D  D  2  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
RESERVED | 11                                                  59 | RESERVED 
RESERVED | 12                                                  58 | ~PIN004 
RESERVED | 13                                                  57 | ~PIN003 
     GND | 14                                                  56 | D4 
     GND | 15                                                  55 | D5 
      WR | 16                                                  54 | D6 
     GND | 17                                                  53 | WA 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
     GND | 19                                                  51 | GND 
      RD | 20                                                  50 | D7 
 ~PIN008 | 21                                                  49 | ~PIN005 
 ~PIN007 | 22                                                  48 | ~PIN006 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  ~  G  R  R  R  R  R  R  R  ~  
              E  E  E  E  E  E  E  P  N  E  E  E  E  E  E  E  P  
              S  S  S  S  S  S  S  I  D  S  S  S  S  S  S  S  I  
              E  E  E  E  E  E  E  N     E  E  E  E  E  E  E  N  
              R  R  R  R  R  R  R  0     R  R  R  R  R  R  R  0  
              V  V  V  V  V  V  V  1     V  V  V  V  V  V  V  0  
              E  E  E  E  E  E  E  3     E  E  E  E  E  E  E  2  
              D  D  D  D  D  D  D        D  D  D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res12

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12    11/12( 91%)   2/12( 16%) 
B:    LC13 - LC24    12/12(100%)   1/12(  8%) 
C:    LC25 - LC36    12/12(100%)   1/12(  8%) 
D:    LC37 - LC48    12/12(100%)   3/12( 25%) 


Total dedicated input pins used:                11/16     ( 68%)
Total I/O pins used:                             7/48     ( 14%)
Total logic cells used:                         47/48     ( 97%)
Average fan-in:                                  8.48
Total fan-in:                                   399

Total input pins required:                      11
Total output pins required:                      7
Total bidirectional pins required:               0
Total logic cells required:                     47
Total flipflops required:                       42

Synthesized logic cells:                         5/  48   ( 10%)



Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res12

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT    s         0    0    1    8  D4
  55      -   -       INPUT    s         0    0    1    8  D5
  54      -   -       INPUT    s         0    0    0    8  D6
  50      -   -       INPUT    s         0    0    0   16  D7
  49      -   -       INPUT    s         0    0    5   40  ~PIN005
  48      -   -       INPUT    s         0    0    5   40  ~PIN006
  22      -   -       INPUT    s         0    0    5   40  ~PIN007
  21      -   -       INPUT    s         0    0    5   40  ~PIN008
  20      -   -       INPUT              0    0    5    0  RD
  53      -   -       INPUT  G           0    0    0    0  WA
  16      -   -       INPUT              0    0    0   40  WR


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res12

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   9      8    A     OUTPUT    s         5   10    0    0  ~PIN001 (|plmt_or8_8:55|~26~6)
  43     32    C     OUTPUT    s         5   10    0    0  ~PIN002 (|plmt_or8_8:55|~26~8)
  57     37    D         FF   + g        1    0    5   40  ~PIN003 (|plmt_ra:29|:10)
  58     38    D         FF   + g        1    0    5   40  ~PIN004 (|plmt_ra:29|:9)
   8      7    A     OUTPUT    s         5   10    0    0  ~PIN011 (|plmt_or8_8:55|~24~4)
  34     24    B     OUTPUT    s         5   10    0    0  ~PIN013 (|plmt_or8_8:55|~23~5)
  68     48    D     OUTPUT    s         5   10    0    0  ~PIN032 (|plmt_or8_8:55|~25~8)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res12

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (60)    40    D        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:14|plmt_d:7|O (|plmt_d8_8:46|plmt_d8:14|plmt_d:7|:4)
 (47)    36    C        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:14|plmt_d:11|O (|plmt_d8_8:46|plmt_d8:14|plmt_d:11|:4)
 (61)    41    D        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:15|plmt_d:7|O (|plmt_d8_8:46|plmt_d8:15|plmt_d:7|:4)
 (36)    25    C        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:15|plmt_d:11|O (|plmt_d8_8:46|plmt_d8:15|plmt_d:11|:4)
 (62)    42    D        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:16|plmt_d:7|O (|plmt_d8_8:46|plmt_d8:16|plmt_d:7|:4)
 (37)    26    C        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:16|plmt_d:11|O (|plmt_d8_8:46|plmt_d8:16|plmt_d:11|:4)
 (63)    43    D        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:17|plmt_d:7|O (|plmt_d8_8:46|plmt_d8:17|plmt_d:7|:4)
 (38)    27    C        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:17|plmt_d:11|O (|plmt_d8_8:46|plmt_d8:17|plmt_d:11|:4)
 (64)    44    D        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:18|plmt_d:7|O (|plmt_d8_8:46|plmt_d8:18|plmt_d:7|:4)
 (39)    28    C        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:18|plmt_d:11|O (|plmt_d8_8:46|plmt_d8:18|plmt_d:11|:4)
 (13)    12    A        DFF              6    2    1    0  |plmt_d8_8:46|plmt_d8:21|plmt_d:11|O (|plmt_d8_8:46|plmt_d8:21|plmt_d:11|:4)
 (65)    45    D        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:14|plmt_d:7|O (|plmt_d8_8:47|plmt_d8:14|plmt_d:7|:4)
 (40)    29    C        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:14|plmt_d:11|O (|plmt_d8_8:47|plmt_d8:14|plmt_d:11|:4)
 (12)    11    A        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:17|plmt_d:11|O (|plmt_d8_8:47|plmt_d8:17|plmt_d:11|:4)
 (27)    17    B        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:19|plmt_d:5|O (|plmt_d8_8:47|plmt_d8:19|plmt_d:5|:4)
 (28)    18    B        DFF              6    2    1    0  |plmt_d8_8:47|plmt_d8:20|plmt_d:5|O (|plmt_d8_8:47|plmt_d8:20|plmt_d:5|:4)
 (66)    46    D        DFF              6    2    1    0  |plmt_d8_8:48|plmt_d8:14|plmt_d:7|O (|plmt_d8_8:48|plmt_d8:14|plmt_d:7|:4)
 (41)    30    C        DFF              6    2    1    0  |plmt_d8_8:48|plmt_d8:14|plmt_d:11|O (|plmt_d8_8:48|plmt_d8:14|plmt_d:11|:4)
 (29)    19    B        DFF              6    2    1    0  |plmt_d8_8:48|plmt_d8:17|plmt_d:5|O (|plmt_d8_8:48|plmt_d8:17|plmt_d:5|:4)
 (30)    20    B        DFF              6    2    1    0  |plmt_d8_8:48|plmt_d8:19|plmt_d:5|O (|plmt_d8_8:48|plmt_d8:19|plmt_d:5|:4)
 (31)    21    B        DFF              6    2    1    0  |plmt_d8_8:48|plmt_d8:20|plmt_d:5|O (|plmt_d8_8:48|plmt_d8:20|plmt_d:5|:4)
 (23)    13    B        DFF     g        6    2    1    0  |plmt_d8_8:49|plmt_d8:14|plmt_d:11|O (|plmt_d8_8:49|plmt_d8:14|plmt_d:11|:4)
 (32)    22    B        DFF              6    2    1    0  |plmt_d8_8:49|plmt_d8:15|plmt_d:5|O (|plmt_d8_8:49|plmt_d8:15|plmt_d:5|:4)
 (33)    23    B        DFF              6    2    1    0  |plmt_d8_8:49|plmt_d8:16|plmt_d:5|O (|plmt_d8_8:49|plmt_d8:16|plmt_d:5|:4)
 (44)    33    C        DFF     g        6    2    1    0  |plmt_d8_8:49|plmt_d8:18|plmt_d:5|O (|plmt_d8_8:49|plmt_d8:18|plmt_d:5|:4)
 (67)    47    D        DFF              6    2    1    0  |plmt_d8_8:50|plmt_d8:14|plmt_d:7|O (|plmt_d8_8:50|plmt_d8:14|plmt_d:7|:4)
 (42)    31    C        DFF              6    2    1    0  |plmt_d8_8:50|plmt_d8:14|plmt_d:11|O (|plmt_d8_8:50|plmt_d8:14|plmt_d:11|:4)
 (24)    14    B        DFF     g        6    2    1    0  |plmt_d8_8:50|plmt_d8:15|plmt_d:11|O (|plmt_d8_8:50|plmt_d8:15|plmt_d:11|:4)
 (25)    15    B        DFF     g        6    2    1    0  |plmt_d8_8:50|plmt_d8:16|plmt_d:11|O (|plmt_d8_8:50|plmt_d8:16|plmt_d:11|:4)
 (45)    34    C        DFF     g        6    2    1    0  |plmt_d8_8:50|plmt_d8:17|plmt_d:6|O (|plmt_d8_8:50|plmt_d8:17|plmt_d:6|:4)
 (26)    16    B        DFF     g        6    2    1    0  |plmt_d8_8:50|plmt_d8:18|plmt_d:11|O (|plmt_d8_8:50|plmt_d8:18|plmt_d:11|:4)
 (46)    35    C        DFF     g        6    2    1    0  |plmt_d8_8:50|plmt_d8:19|plmt_d:6|O (|plmt_d8_8:50|plmt_d8:19|plmt_d:6|:4)
 (11)    10    A        DFF              6    2    1    0  |plmt_d8_8:50|plmt_d8:20|plmt_d:6|O (|plmt_d8_8:50|plmt_d8:20|plmt_d:6|:4)
 (10)     9    A        DFF              6    2    1    0  |plmt_d8_8:51|plmt_d8:14|plmt_d:11|O (|plmt_d8_8:51|plmt_d8:14|plmt_d:11|:4)
  (2)     1    A        DFF              6    2    1    0  |plmt_d8_8:51|plmt_d8:15|plmt_d:6|O (|plmt_d8_8:51|plmt_d8:15|plmt_d:6|:4)
  (3)     2    A        DFF              6    2    1    0  |plmt_d8_8:51|plmt_d8:16|plmt_d:6|O (|plmt_d8_8:51|plmt_d8:16|plmt_d:6|:4)
  (4)     3    A        DFF              6    2    1    0  |plmt_d8_8:51|plmt_d8:18|plmt_d:6|O (|plmt_d8_8:51|plmt_d8:18|plmt_d:6|:4)
  (5)     4    A        DFF              6    2    1    0  |plmt_d8_8:52|plmt_d8:14|plmt_d:11|O (|plmt_d8_8:52|plmt_d8:14|plmt_d:11|:4)
  (6)     5    A        DFF              6    2    1    0  |plmt_d8_8:52|plmt_d8:15|plmt_d:6|O (|plmt_d8_8:52|plmt_d8:15|plmt_d:6|:4)
 (59)    39    D        DFF     g        6    2    1    0  |plmt_d8_8:52|plmt_d8:16|plmt_d:6|O (|plmt_d8_8:52|plmt_d8:16|plmt_d:6|:4)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res12

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'A'
        +--------------------- LC8 ~PIN001
        | +------------------- LC7 ~PIN011
        | | +----------------- LC12 |plmt_d8_8:46|plmt_d8:21|plmt_d:11|O
        | | | +--------------- LC11 |plmt_d8_8:47|plmt_d8:17|plmt_d:11|O
        | | | | +------------- LC10 |plmt_d8_8:50|plmt_d8:20|plmt_d:6|O
        | | | | | +----------- LC9 |plmt_d8_8:51|plmt_d8:14|plmt_d:11|O
        | | | | | | +--------- LC1 |plmt_d8_8:51|plmt_d8:15|plmt_d:6|O
        | | | | | | | +------- LC2 |plmt_d8_8:51|plmt_d8:16|plmt_d:6|O
        | | | | | | | | +----- LC3 |plmt_d8_8:51|plmt_d8:18|plmt_d:6|O
        | | | | | | | | | +--- LC4 |plmt_d8_8:52|plmt_d8:14|plmt_d:11|O
        | | | | | | | | | | +- LC5 |plmt_d8_8:52|plmt_d8:15|plmt_d:6|O
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | 
LC8  -> - - - - - - - - - - - | <-- ~PIN001
LC7  -> - - - - - - - - - - - | <-- ~PIN011
LC12 -> @ - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:21|plmt_d:11|O
LC11 -> @ - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:17|plmt_d:11|O
LC10 -> - @ - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:20|plmt_d:6|O
LC9  -> @ - - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:14|plmt_d:11|O
LC1  -> - @ - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:15|plmt_d:6|O
LC2  -> - @ - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:16|plmt_d:6|O
LC3  -> - @ - - - - - - - - - | <-- |plmt_d8_8:51|plmt_d8:18|plmt_d:6|O
LC4  -> @ - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:14|plmt_d:11|O
LC5  -> - @ - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:15|plmt_d:6|O

Pin
56   -> - - - - - - - - - - - | <-- D4
55   -> - - - - @ - @ @ @ - @ | <-- D5
54   -> - - - - - - - - - - - | <-- D6
50   -> - - @ @ - @ - - - @ - | <-- D7
49   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
48   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
22   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
21   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
20   -> @ @ - - - - - - - - - | <-- RD
53   -> - - - - - - - - - - - | <-- WA
16   -> - - @ @ @ @ @ @ @ @ @ | <-- WR
LC37 -> * * * * * * * * * * * | <-- ~PIN003
LC38 -> * * * * * * * * * * * | <-- ~PIN004
LC13 -> * - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:14|plmt_d:11|O
LC14 -> * - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:15|plmt_d:11|O
LC15 -> * - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:16|plmt_d:11|O
LC34 -> - * - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:17|plmt_d:6|O
LC16 -> * - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:18|plmt_d:11|O
LC35 -> - * - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:19|plmt_d:6|O
LC39 -> - * - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:16|plmt_d:6|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res12

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC24 ~PIN013
        | +--------------------- LC17 |plmt_d8_8:47|plmt_d8:19|plmt_d:5|O
        | | +------------------- LC18 |plmt_d8_8:47|plmt_d8:20|plmt_d:5|O
        | | | +----------------- LC19 |plmt_d8_8:48|plmt_d8:17|plmt_d:5|O
        | | | | +--------------- LC20 |plmt_d8_8:48|plmt_d8:19|plmt_d:5|O
        | | | | | +------------- LC21 |plmt_d8_8:48|plmt_d8:20|plmt_d:5|O
        | | | | | | +----------- LC13 |plmt_d8_8:49|plmt_d8:14|plmt_d:11|O
        | | | | | | | +--------- LC22 |plmt_d8_8:49|plmt_d8:15|plmt_d:5|O
        | | | | | | | | +------- LC23 |plmt_d8_8:49|plmt_d8:16|plmt_d:5|O
        | | | | | | | | | +----- LC14 |plmt_d8_8:50|plmt_d8:15|plmt_d:11|O
        | | | | | | | | | | +--- LC15 |plmt_d8_8:50|plmt_d8:16|plmt_d:11|O
        | | | | | | | | | | | +- LC16 |plmt_d8_8:50|plmt_d8:18|plmt_d:11|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC24 -> - - - - - - - - - - - - | <-- ~PIN013
LC17 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:19|plmt_d:5|O
LC18 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:20|plmt_d:5|O
LC19 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:17|plmt_d:5|O
LC20 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:19|plmt_d:5|O
LC21 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:20|plmt_d:5|O
LC13 -> - - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:14|plmt_d:11|O
LC22 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:15|plmt_d:5|O
LC23 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:16|plmt_d:5|O
LC14 -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:15|plmt_d:11|O
LC15 -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:16|plmt_d:11|O
LC16 -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:18|plmt_d:11|O

Pin
56   -> - @ @ @ @ @ - @ @ - - - | <-- D4
55   -> - - - - - - - - - - - - | <-- D5
54   -> - - - - - - - - - - - - | <-- D6
50   -> - - - - - - @ - - @ @ @ | <-- D7
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
21   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
20   -> @ - - - - - - - - - - - | <-- RD
53   -> - - - - - - - - - - - - | <-- WA
16   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- WR
LC37 -> * * * * * * * * * * * * | <-- ~PIN003
LC38 -> * * * * * * * * * * * * | <-- ~PIN004
LC33 -> * - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:18|plmt_d:5|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res12

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC32 ~PIN002
        | +--------------------- LC36 |plmt_d8_8:46|plmt_d8:14|plmt_d:11|O
        | | +------------------- LC25 |plmt_d8_8:46|plmt_d8:15|plmt_d:11|O
        | | | +----------------- LC26 |plmt_d8_8:46|plmt_d8:16|plmt_d:11|O
        | | | | +--------------- LC27 |plmt_d8_8:46|plmt_d8:17|plmt_d:11|O
        | | | | | +------------- LC28 |plmt_d8_8:46|plmt_d8:18|plmt_d:11|O
        | | | | | | +----------- LC29 |plmt_d8_8:47|plmt_d8:14|plmt_d:11|O
        | | | | | | | +--------- LC30 |plmt_d8_8:48|plmt_d8:14|plmt_d:11|O
        | | | | | | | | +------- LC33 |plmt_d8_8:49|plmt_d8:18|plmt_d:5|O
        | | | | | | | | | +----- LC31 |plmt_d8_8:50|plmt_d8:14|plmt_d:11|O
        | | | | | | | | | | +--- LC34 |plmt_d8_8:50|plmt_d8:17|plmt_d:6|O
        | | | | | | | | | | | +- LC35 |plmt_d8_8:50|plmt_d8:19|plmt_d:6|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC32 -> - - - - - - - - - - - - | <-- ~PIN002
LC36 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:14|plmt_d:11|O
LC25 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:15|plmt_d:11|O
LC26 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:16|plmt_d:11|O
LC27 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:17|plmt_d:11|O
LC28 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:18|plmt_d:11|O
LC29 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:14|plmt_d:11|O
LC30 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:14|plmt_d:11|O
LC33 -> - - - - - - - - - - - - | <-- |plmt_d8_8:49|plmt_d8:18|plmt_d:5|O
LC31 -> @ - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:14|plmt_d:11|O
LC34 -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:17|plmt_d:6|O
LC35 -> - - - - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:19|plmt_d:6|O

Pin
56   -> - - - - - - - - @ - - - | <-- D4
55   -> - - - - - - - - - - @ @ | <-- D5
54   -> - - - - - - - - - - - - | <-- D6
50   -> - @ @ @ @ @ @ @ - @ - - | <-- D7
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
21   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
20   -> @ - - - - - - - - - - - | <-- RD
53   -> - - - - - - - - - - - - | <-- WA
16   -> - @ @ @ @ @ @ @ @ @ @ @ | <-- WR
LC37 -> * * * * * * * * * * * * | <-- ~PIN003
LC38 -> * * * * * * * * * * * * | <-- ~PIN004


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res12

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC37 ~PIN003
        | +--------------------- LC38 ~PIN004
        | | +------------------- LC48 ~PIN032
        | | | +----------------- LC40 |plmt_d8_8:46|plmt_d8:14|plmt_d:7|O
        | | | | +--------------- LC41 |plmt_d8_8:46|plmt_d8:15|plmt_d:7|O
        | | | | | +------------- LC42 |plmt_d8_8:46|plmt_d8:16|plmt_d:7|O
        | | | | | | +----------- LC43 |plmt_d8_8:46|plmt_d8:17|plmt_d:7|O
        | | | | | | | +--------- LC44 |plmt_d8_8:46|plmt_d8:18|plmt_d:7|O
        | | | | | | | | +------- LC45 |plmt_d8_8:47|plmt_d8:14|plmt_d:7|O
        | | | | | | | | | +----- LC46 |plmt_d8_8:48|plmt_d8:14|plmt_d:7|O
        | | | | | | | | | | +--- LC47 |plmt_d8_8:50|plmt_d8:14|plmt_d:7|O
        | | | | | | | | | | | +- LC39 |plmt_d8_8:52|plmt_d8:16|plmt_d:6|O
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC37 -> - - @ @ @ @ @ @ @ @ @ @ | <-- ~PIN003
LC38 -> - - @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
LC48 -> - - - - - - - - - - - - | <-- ~PIN032
LC40 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:14|plmt_d:7|O
LC41 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:15|plmt_d:7|O
LC42 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:16|plmt_d:7|O
LC43 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:17|plmt_d:7|O
LC44 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:46|plmt_d8:18|plmt_d:7|O
LC45 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:47|plmt_d8:14|plmt_d:7|O
LC46 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:48|plmt_d8:14|plmt_d:7|O
LC47 -> - - @ - - - - - - - - - | <-- |plmt_d8_8:50|plmt_d8:14|plmt_d:7|O
LC39 -> - - - - - - - - - - - - | <-- |plmt_d8_8:52|plmt_d8:16|plmt_d:6|O

Pin
56   -> - @ - - - - - - - - - - | <-- D4
55   -> @ - - - - - - - - - - @ | <-- D5
54   -> - - - @ @ @ @ @ @ @ @ - | <-- D6
50   -> - - - - - - - - - - - - | <-- D7
49   -> - - @ @ @ @ @ @ @ @ @ @ | <-- ~PIN005
48   -> - - @ @ @ @ @ @ @ @ @ @ | <-- ~PIN006
22   -> - - @ @ @ @ @ @ @ @ @ @ | <-- ~PIN007
21   -> - - @ @ @ @ @ @ @ @ @ @ | <-- ~PIN008
20   -> - - @ - - - - - - - - - | <-- RD
53   -> - - - - - - - - - - - - | <-- WA
16   -> - - - @ @ @ @ @ @ @ @ @ | <-- WR


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  d:\maxplus2\max2lib\lab3\res.rpt
res12

** EQUATIONS **

D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
D7       : INPUT;
RD       : INPUT;
WA       : INPUT;
WR       : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;

-- Node name is '|plmt_d8_8:46|plmt_d8:14|plmt_d:7|:4' = '|plmt_d8_8:46|plmt_d8:14|plmt_d:7|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( D6,  _EQ001,  VCC,  VCC);
  _EQ001 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:14|plmt_d:11|:4' = '|plmt_d8_8:46|plmt_d8:14|plmt_d:11|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( D7,  _EQ002,  VCC,  VCC);
  _EQ002 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:15|plmt_d:7|:4' = '|plmt_d8_8:46|plmt_d8:15|plmt_d:7|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( D6,  _EQ003,  VCC,  VCC);
  _EQ003 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:15|plmt_d:11|:4' = '|plmt_d8_8:46|plmt_d8:15|plmt_d:11|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( D7,  _EQ004,  VCC,  VCC);
  _EQ004 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:16|plmt_d:7|:4' = '|plmt_d8_8:46|plmt_d8:16|plmt_d:7|O' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFF( D6,  _EQ005,  VCC,  VCC);
  _EQ005 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:16|plmt_d:11|:4' = '|plmt_d8_8:46|plmt_d8:16|plmt_d:11|O' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFF( D7,  _EQ006,  VCC,  VCC);
  _EQ006 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:17|plmt_d:7|:4' = '|plmt_d8_8:46|plmt_d8:17|plmt_d:7|O' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFF( D6,  _EQ007,  VCC,  VCC);
  _EQ007 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:17|plmt_d:11|:4' = '|plmt_d8_8:46|plmt_d8:17|plmt_d:11|O' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFF( D7,  _EQ008,  VCC,  VCC);
  _EQ008 = !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:18|plmt_d:7|:4' = '|plmt_d8_8:46|plmt_d8:18|plmt_d:7|O' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFF( D6,  _EQ009,  VCC,  VCC);
  _EQ009 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:18|plmt_d:11|:4' = '|plmt_d8_8:46|plmt_d8:18|plmt_d:11|O' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFF( D7,  _EQ010,  VCC,  VCC);
  _EQ010 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:46|plmt_d8:21|plmt_d:11|:4' = '|plmt_d8_8:46|plmt_d8:21|plmt_d:11|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( D7,  _EQ011,  VCC,  VCC);
  _EQ011 = !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:14|plmt_d:7|:4' = '|plmt_d8_8:47|plmt_d8:14|plmt_d:7|O' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFF( D6,  _EQ012,  VCC,  VCC);
  _EQ012 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:14|plmt_d:11|:4' = '|plmt_d8_8:47|plmt_d8:14|plmt_d:11|O' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFF( D7,  _EQ013,  VCC,  VCC);
  _EQ013 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:17|plmt_d:11|:4' = '|plmt_d8_8:47|plmt_d8:17|plmt_d:11|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( D7,  _EQ014,  VCC,  VCC);
  _EQ014 = !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:19|plmt_d:5|:4' = '|plmt_d8_8:47|plmt_d8:19|plmt_d:5|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( D4,  _EQ015,  VCC,  VCC);
  _EQ015 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:47|plmt_d8:20|plmt_d:5|:4' = '|plmt_d8_8:47|plmt_d8:20|plmt_d:5|O' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFF( D4,  _EQ016,  VCC,  VCC);
  _EQ016 = !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:14|plmt_d:7|:4' = '|plmt_d8_8:48|plmt_d8:14|plmt_d:7|O' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFF( D6,  _EQ017,  VCC,  VCC);
  _EQ017 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:14|plmt_d:11|:4' = '|plmt_d8_8:48|plmt_d8:14|plmt_d:11|O' 
-- Equation name is '_LC030', type is buried 
_LC030   = DFF( D7,  _EQ018,  VCC,  VCC);
  _EQ018 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:17|plmt_d:5|:4' = '|plmt_d8_8:48|plmt_d8:17|plmt_d:5|O' 
-- Equation name is '_LC019', type is buried 
_LC019   = DFF( D4,  _EQ019,  VCC,  VCC);
  _EQ019 = !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:19|plmt_d:5|:4' = '|plmt_d8_8:48|plmt_d8:19|plmt_d:5|O' 
-- Equation name is '_LC020', type is buried 
_LC020   = DFF( D4,  _EQ020,  VCC,  VCC);
  _EQ020 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:48|plmt_d8:20|plmt_d:5|:4' = '|plmt_d8_8:48|plmt_d8:20|plmt_d:5|O' 
-- Equation name is '_LC021', type is buried 
_LC021   = DFF( D4,  _EQ021,  VCC,  VCC);
  _EQ021 = !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:14|plmt_d:11|:4' = '|plmt_d8_8:49|plmt_d8:14|plmt_d:11|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( D7,  _EQ022,  VCC,  VCC);
  _EQ022 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:15|plmt_d:5|:4' = '|plmt_d8_8:49|plmt_d8:15|plmt_d:5|O' 
-- Equation name is '_LC022', type is buried 
_LC022   = DFF( D4,  _EQ023,  VCC,  VCC);
  _EQ023 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:16|plmt_d:5|:4' = '|plmt_d8_8:49|plmt_d8:16|plmt_d:5|O' 
-- Equation name is '_LC023', type is buried 
_LC023   = DFF( D4,  _EQ024,  VCC,  VCC);
  _EQ024 = !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:49|plmt_d8:18|plmt_d:5|:4' = '|plmt_d8_8:49|plmt_d8:18|plmt_d:5|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( D4,  _EQ025,  VCC,  VCC);
  _EQ025 = !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:14|plmt_d:7|:4' = '|plmt_d8_8:50|plmt_d8:14|plmt_d:7|O' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFF( D6,  _EQ026,  VCC,  VCC);
  _EQ026 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:14|plmt_d:11|:4' = '|plmt_d8_8:50|plmt_d8:14|plmt_d:11|O' 
-- Equation name is '_LC031', type is buried 
_LC031   = DFF( D7,  _EQ027,  VCC,  VCC);
  _EQ027 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:15|plmt_d:11|:4' = '|plmt_d8_8:50|plmt_d8:15|plmt_d:11|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( D7,  _EQ028,  VCC,  VCC);
  _EQ028 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:16|plmt_d:11|:4' = '|plmt_d8_8:50|plmt_d8:16|plmt_d:11|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( D7,  _EQ029,  VCC,  VCC);
  _EQ029 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:17|plmt_d:6|:4' = '|plmt_d8_8:50|plmt_d8:17|plmt_d:6|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( D5,  _EQ030,  VCC,  VCC);
  _EQ030 =  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:18|plmt_d:11|:4' = '|plmt_d8_8:50|plmt_d8:18|plmt_d:11|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( D7,  _EQ031,  VCC,  VCC);
  _EQ031 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:19|plmt_d:6|:4' = '|plmt_d8_8:50|plmt_d8:19|plmt_d:6|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( D5,  _EQ032,  VCC,  VCC);
  _EQ032 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:50|plmt_d8:20|plmt_d:6|:4' = '|plmt_d8_8:50|plmt_d8:20|plmt_d:6|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( D5,  _EQ033,  VCC,  VCC);
  _EQ033 =  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:14|plmt_d:11|:4' = '|plmt_d8_8:51|plmt_d8:14|plmt_d:11|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( D7,  _EQ034,  VCC,  VCC);
  _EQ034 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:15|plmt_d:6|:4' = '|plmt_d8_8:51|plmt_d8:15|plmt_d:6|O' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFF( D5,  _EQ035,  VCC,  VCC);
  _EQ035 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:16|plmt_d:6|:4' = '|plmt_d8_8:51|plmt_d8:16|plmt_d:6|O' 
-- Equation name is '_LC002', type is buried 
_LC002   = DFF( D5,  _EQ036,  VCC,  VCC);
  _EQ036 =  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:51|plmt_d8:18|plmt_d:6|:4' = '|plmt_d8_8:51|plmt_d8:18|plmt_d:6|O' 
-- Equation name is '_LC003', type is buried 
_LC003   = DFF( D5,  _EQ037,  VCC,  VCC);
  _EQ037 =  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:14|plmt_d:11|:4' = '|plmt_d8_8:52|plmt_d8:14|plmt_d:11|O' 
-- Equation name is '_LC004', type is buried 
_LC004   = DFF( D7,  _EQ038,  VCC,  VCC);
  _EQ038 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:15|plmt_d:6|:4' = '|plmt_d8_8:52|plmt_d8:15|plmt_d:6|O' 
-- Equation name is '_LC005', type is buried 
_LC005   = DFF( D5,  _EQ039,  VCC,  VCC);
  _EQ039 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 &  ~PIN008 & 
              WR;

-- Node name is '|plmt_d8_8:52|plmt_d8:16|plmt_d:6|:4' = '|plmt_d8_8:52|plmt_d8:16|plmt_d:6|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( D5,  _EQ040,  VCC,  VCC);
  _EQ040 =  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008 & 
              WR;

-- Node name is '|plmt_or8_8:55|~26~6' = '~PIN001' 
-- Equation name is '_LC008', location is LC008, type is output.
 ~PIN001 = LCELL( _EQ041);
  _EQ041 =  _LC011 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC012 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC004 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC009 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC016 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC015 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC014 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC013 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~26~8' = '~PIN002' 
-- Equation name is '_LC032', location is LC032, type is output.
 ~PIN002 = LCELL( _EQ042);
  _EQ042 =  _LC027 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC031 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC030 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC029 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC028 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC026 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC025 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC036 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;

-- Node name is '|plmt_ra:29|:10' = '~PIN003' 
-- Equation name is '~PIN003', location is LC037, type is output.
 ~PIN003 = DFF( D5, GLOBAL( WA),  VCC,  VCC);

-- Node name is '|plmt_ra:29|:9' = '~PIN004' 
-- Equation name is '~PIN004', location is LC038, type is output.
 ~PIN004 = DFF( D4, GLOBAL( WA),  VCC,  VCC);

-- Node name is '|plmt_or8_8:55|~24~4' = '~PIN011' 
-- Equation name is '_LC007', location is LC007, type is output.
 ~PIN011 = LCELL( _EQ043);
  _EQ043 =  _LC039 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC005 &  ~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC003 &  ~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC002 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC001 &  ~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC010 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC035 &  ~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC034 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~23~5' = '~PIN013' 
-- Equation name is '_LC024', location is LC024, type is output.
 ~PIN013 = LCELL( _EQ044);
  _EQ044 =  _LC033 & !~PIN003 &  ~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC023 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC022 & !~PIN003 &  ~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC021 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC020 & !~PIN003 &  ~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC019 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC018 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC017 & !~PIN003 & !~PIN004 &  ~PIN005 &  ~PIN006 & !~PIN007 & 
              ~PIN008 &  RD;

-- Node name is '|plmt_or8_8:55|~25~8' = '~PIN032' 
-- Equation name is '_LC048', location is LC048, type is output.
 ~PIN032 = LCELL( _EQ045);
  _EQ045 =  _LC043 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
              ~PIN008 &  RD
         #  _LC047 &  ~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC046 & !~PIN003 &  ~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC045 & !~PIN003 & !~PIN004 &  ~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC044 & !~PIN003 & !~PIN004 & !~PIN005 &  ~PIN006 & !~PIN007 & 
             !~PIN008 &  RD
         #  _LC042 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 &  ~PIN007 & 
             !~PIN008 &  RD
         #  _LC041 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
              ~PIN008 &  RD
         #  _LC040 & !~PIN003 & !~PIN004 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008 &  RD;



Project Information                           d:\maxplus2\max2lib\lab3\res.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:14
   Partitioner                            00:00:01
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:21


Memory Allocated
-----------------

Peak memory allocated during compilation  = 7,953K
