5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (real2.1.vcd) 2 -o (real2.1.cdd) 2 -v (real2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 real2.1.v 8 30 1 
2 1 13 13 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 11000b 1 0 63 0 64 53 0 1.100000
1 b 2 10 11000e 1 0 63 0 64 53 0 3.700000
1 c 3 11 107000b 1 0 31 0 32 17 0 ffffffff 0 5 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 real2.1.v 13 17 1 
2 2 14 14 14 50005 1 0 1004 0 0 32 48 0 0
2 3 14 14 14 10001 0 1 1410 0 0 32 1 c
2 4 14 14 14 10005 1 37 16 2 3
2 5 15 15 15 20002 1 0 1008 0 0 32 48 5 0
2 6 15 15 15 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 16 16 16 90009 1 1 1004 0 0 64 37 b
2 8 16 16 16 50005 1 1 1004 0 0 64 37 a
2 9 16 16 16 50009 1 6 1044 7 8 64 54 0 4.800000
2 10 16 16 16 10001 0 1 1410 0 0 32 1 c
2 11 16 16 16 10009 1 37 16 9 10
4 4 11 6 6 4
4 6 0 11 0 4
4 11 0 0 0 4
3 1 main.u$1 "main.u$1" 0 real2.1.v 19 28 1 
