$date
	Thu Nov 17 09:02:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 4 ! A [3:0] $end
$var reg 1 " clk $end
$scope module q1 $end
$var wire 1 " clk $end
$var wire 4 # A [3:0] $end
$scope module s0 $end
$var wire 1 " clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var reg 1 & q $end
$upscope $end
$scope module s1 $end
$var wire 1 ' clk $end
$var wire 1 ( j $end
$var wire 1 ) k $end
$var reg 1 * q $end
$upscope $end
$scope module s2 $end
$var wire 1 + clk $end
$var wire 1 , j $end
$var wire 1 - k $end
$var reg 1 . q $end
$upscope $end
$scope module s3 $end
$var wire 1 / clk $end
$var wire 1 0 j $end
$var wire 1 1 k $end
$var reg 1 2 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x2
11
10
x/
x.
1-
1,
x+
x*
1)
1(
x'
x&
1%
1$
bx #
1"
bx !
$end
#5
0"
#10
1"
#15
0"
#20
1"
#25
0"
#30
1"
#35
0"
#40
1"
#45
0"
#50
1"
#55
0"
#60
1"
#65
0"
#70
1"
#75
0"
#80
1"
#85
0"
#90
1"
#95
0"
#100
1"
#105
0"
#110
1"
#115
0"
#120
1"
#125
0"
#130
1"
#135
0"
#140
1"
#145
0"
#150
1"
