// Copyright 2022 The Go Authors. All rights reserved.
// Use of this source code is governed by a BSD-style
// license that can be found in the LICENSE file.

package arm64

// This file contains the names of the argument types in args.go.
// TODO: generate these strings automatically.

// This order should be strictly consistent to that in args.go.
var argNames = []string{
	"None",
	"Bt",
	"Cm",
	"Cn",
	"cond_AllowALNV_Normal",
	"conditional",
	"cond_NotAllowALNV_Invert",
	"Da",
	"Dd",
	"Dm",
	"Dn",
	"Dt",
	"Dt_pair",
	"Hd",
	"Hn",
	"Ht",
	"IAddSub",
	"immediate_0_127_CRm_op2",
	"immediate_0_15_CRm",
	"immediate_0_15_nzcv",
	"immediate_0_31_imm5",
	"immediate_0_31_immr",
	"immediate_0_31_imms",
	"immediate_0_63_b5_b40",
	"immediate_0_63_imm6",
	"immediate_0_63_immh_immb__UIntimmhimmb64_8",
	"immediate_0_63_immr",
	"immediate_0_63_imms",
	"immediate_0_65535_imm16",
	"immediate_0_7_op1",
	"immediate_0_7_op2",
	"immediate_0_width_immh_immb__SEEAdvancedSIMDmodifiedimmediate_0__UIntimmhimmb8_1__UIntimmhimmb16_2__UIntimmhimmb32_4",
	"immediate_0_width_immh_immb__SEEAdvancedSIMDmodifiedimmediate_0__UIntimmhimmb8_1__UIntimmhimmb16_2__UIntimmhimmb32_4__UIntimmhimmb64_8",
	"immediate_0_width_m1_immh_immb__UIntimmhimmb8_1__UIntimmhimmb16_2__UIntimmhimmb32_4__UIntimmhimmb64_8",
	"immediate_0_width_size__8_0__16_1__32_2",
	"immediate_1_64_immh_immb__128UIntimmhimmb_8",
	"immediate_1_width_immh_immb__16UIntimmhimmb_1__32UIntimmhimmb_2__64UIntimmhimmb_4",
	"immediate_1_width_immh_immb__SEEAdvancedSIMDmodifiedimmediate_0__16UIntimmhimmb_1__32UIntimmhimmb_2__64UIntimmhimmb_4",
	"immediate_1_width_immh_immb__SEEAdvancedSIMDmodifiedimmediate_0__16UIntimmhimmb_1__32UIntimmhimmb_2__64UIntimmhimmb_4__128UIntimmhimmb_8",
	"immediate_8x8_a_b_c_d_e_f_g_h",
	"immediate_ASR_SBFM_32M_bitfield_0_31_immr",
	"immediate_ASR_SBFM_64M_bitfield_0_63_immr",
	"immediate_BFI_BFM_32M_bitfield_lsb_32_immr",
	"immediate_BFI_BFM_32M_bitfield_width_32_imms",
	"immediate_BFI_BFM_64M_bitfield_lsb_64_immr",
	"immediate_BFI_BFM_64M_bitfield_width_64_imms",
	"immediate_BFXIL_BFM_32M_bitfield_lsb_32_immr",
	"immediate_BFXIL_BFM_32M_bitfield_width_32_imms",
	"immediate_BFXIL_BFM_64M_bitfield_lsb_64_immr",
	"immediate_BFXIL_BFM_64M_bitfield_width_64_imms",
	"immediate_bitmask_32_imms_immr",
	"immediate_bitmask_64_N_imms_immr",
	"immediate_cmode__8_0__16_1",
	"immediate_exp_3_pre_4_a_b_c_d_e_f_g_h",
	"immediate_exp_3_pre_4_imm8",
	"immediate_fbits_min_1_max_0_sub_0_immh_immb__64UIntimmhimmb_4__128UIntimmhimmb_8",
	"immediate_fbits_min_1_max_0_sub_0_immh_immb__SEEAdvancedSIMDmodifiedimmediate_0__64UIntimmhimmb_4__128UIntimmhimmb_8",
	"immediate_fbits_min_1_max_32_sub_64_scale",
	"immediate_fbits_min_1_max_64_sub_64_scale",
	"immediate_floatzero",
	"immediate_index_Q_imm4__imm4lt20gt_00__imm4_10",
	"immediate_LSL_UBFM_32M_bitfield_0_31_immr",
	"immediate_LSL_UBFM_64M_bitfield_0_63_immr",
	"immediate_LSR_UBFM_32M_bitfield_0_31_immr",
	"immediate_LSR_UBFM_64M_bitfield_0_63_immr",
	"immediate_MSL__a_b_c_d_e_f_g_h",
	"immediate_optional_0_15_CRm",
	"immediate_optional_0_65535_imm16",
	"immediate_OptLSL__a_b_c_d_e_f_g_h_cmode__0_0__8_1",
	"immediate_OptLSL__a_b_c_d_e_f_g_h_cmode__0_0__8_1__16_2__24_3",
	"immediate_OptLSL_amount_16_0_16",
	"immediate_OptLSL_amount_16_0_48",
	"immediate_OptLSLZero__a_b_c_d_e_f_g_h",
	"immediate_SBFIZ_SBFM_32M_bitfield_lsb_32_immr",
	"immediate_SBFIZ_SBFM_32M_bitfield_width_32_imms",
	"immediate_SBFIZ_SBFM_64M_bitfield_lsb_64_immr",
	"immediate_SBFIZ_SBFM_64M_bitfield_width_64_imms",
	"immediate_SBFX_SBFM_32M_bitfield_lsb_32_immr",
	"immediate_SBFX_SBFM_32M_bitfield_width_32_imms",
	"immediate_SBFX_SBFM_64M_bitfield_lsb_64_immr",
	"immediate_SBFX_SBFM_64M_bitfield_width_64_imms",
	"immediate_shift_32_implicit_imm16_hw",
	"immediate_shift_32_implicit_inverse_imm16_hw",
	"immediate_shift_64_implicit_imm16_hw",
	"immediate_shift_64_implicit_inverse_imm16_hw",
	"immediate_UBFIZ_UBFM_32M_bitfield_lsb_32_immr",
	"immediate_UBFIZ_UBFM_32M_bitfield_width_32_imms",
	"immediate_UBFIZ_UBFM_64M_bitfield_lsb_64_immr",
	"immediate_UBFIZ_UBFM_64M_bitfield_width_64_imms",
	"immediate_UBFX_UBFM_32M_bitfield_lsb_32_immr",
	"immediate_UBFX_UBFM_32M_bitfield_width_32_imms",
	"immediate_UBFX_UBFM_64M_bitfield_lsb_64_immr",
	"immediate_UBFX_UBFM_64M_bitfield_width_64_imms",
	"immediate_zero",
	"option_DMB_BO_system_CRm",
	"option_DSB_BO_system_CRm",
	"option_ISB_BI_system_CRm",
	"prfop_Rt",
	"pstatefield_op1_op2__SPSel_05__DAIFSet_36__DAIFClr_37",
	"Qd",
	"Qn",
	"Qt",
	"Qt_pair",
	"Rm_extend__UXTB_0__UXTH_1__UXTW_2__LSL_UXTX_3__SXTB_4__SXTH_5__SXTW_6__SXTX_7__0_4",
	"Rn_16_5__W_1__W_2__W_4__X_8",
	"Rt_31_1__W_0__X_1",
	"Sa",
	"Sd",
	"slabel_imm14_2",
	"slabel_imm19_2",
	"slabel_imm26_2",
	"slabel_immhi_immlo_0",
	"slabel_immhi_immlo_12",
	"Sm",
	"Sn",
	"St",
	"St_pair",
	"sysop_AT_SYS_CR_system",
	"sysop_DC_SYS_CR_system",
	"sysop_IC_SYS_CR_system",
	"sysop_SYS_CR_system",
	"sysop_TLBI_SYS_CR_system",
	"sysreg_o0_op1_CRn_CRm_op2",
	"arg_Va_arrangement_16B",
	"Vd_16_5__B_1__H_2__S_4__D_8",
	"Vd_19_4__B_1__H_2__S_4",
	"Vd_19_4__B_1__H_2__S_4__D_8",
	"Vd_19_4__D_8",
	"Vd_19_4__S_4__D_8",
	"Vd_22_1__S_0",
	"Vd_22_1__S_0__D_1",
	"Vd_22_1__S_1",
	"Vd_22_2__B_0__H_1__S_2",
	"Vd_22_2__B_0__H_1__S_2__D_3",
	"Vd_22_2__D_3",
	"Vd_22_2__H_0__S_1__D_2",
	"Vd_22_2__H_1__S_2",
	"Vd_22_2__S_1__D_2",
	"Vd_arrangement_16B",
	"Vd_arrangement_2D",
	"Vd_arrangement_4S",
	"Vd_arrangement_D_index__1",
	"Vd_arrangement_imm5___B_1__H_2__S_4__D_8_index__imm5__imm5lt41gt_1__imm5lt42gt_2__imm5lt43gt_4__imm5lt4gt_8_1",
	"Vd_arrangement_imm5_Q___8B_10__16B_11__4H_20__8H_21__2S_40__4S_41__2D_81",
	"Vd_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__2S_40__4S_41__2D_81",
	"Vd_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__8B_10__16B_11__4H_20__8H_21__2S_40__4S_41",
	"Vd_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__8B_10__16B_11__4H_20__8H_21__2S_40__4S_41__2D_81",
	"Vd_arrangement_immh___SEEAdvancedSIMDmodifiedimmediate_0__8H_1__4S_2__2D_4",
	"Vd_arrangement_Q___2S_0__4S_1",
	"Vd_arrangement_Q___4H_0__8H_1",
	"Vd_arrangement_Q___8B_0__16B_1",
	"Vd_arrangement_Q_sz___2S_00__4S_10__2D_11",
	"Vd_arrangement_size___4S_1__2D_2",
	"Vd_arrangement_size___8H_0__1Q_3",
	"Vd_arrangement_size___8H_0__4S_1__2D_2",
	"Vd_arrangement_size_Q___4H_00__8H_01__2S_10__4S_11__1D_20__2D_21",
	"Vd_arrangement_size_Q___4H_10__8H_11__2S_20__4S_21",
	"Vd_arrangement_size_Q___8B_00__16B_01",
	"Vd_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11",
	"Vd_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21",
	"Vd_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31",
	"Vd_arrangement_sz___4S_0__2D_1",
	"Vd_arrangement_sz_Q___2S_00__4S_01",
	"Vd_arrangement_sz_Q___2S_00__4S_01__2D_11",
	"Vd_arrangement_sz_Q___2S_10__4S_11",
	"Vd_arrangement_sz_Q___4H_00__8H_01__2S_10__4S_11",
	"Vm_22_1__S_0__D_1",
	"Vm_22_2__B_0__H_1__S_2__D_3",
	"Vm_22_2__D_3",
	"Vm_22_2__H_1__S_2",
	"Vm_arrangement_16B",
	"Vm_arrangement_2D",
	"Vm_arrangement_4S",
	"Vm_arrangement_Q___8B_0__16B_1",
	"Vm_arrangement_size___8H_0__4S_1__2D_2",
	"Vm_arrangement_size___H_1__S_2_index__size_L_H_M__HLM_1__HL_2_1",
	"Vm_arrangement_size_Q___4H_10__8H_11__2S_20__4S_21",
	"Vm_arrangement_size_Q___8B_00__16B_01",
	"Vm_arrangement_size_Q___8B_00__16B_01__1D_30__2D_31",
	"Vm_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21",
	"Vm_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31",
	"Vm_arrangement_sz_Q___2S_00__4S_01__2D_11",
	"Vm_arrangement_sz___S_0__D_1_index__sz_L_H__HL_00__H_10_1",
	"Vn_19_4__B_1__H_2__S_4__D_8",
	"Vn_19_4__D_8",
	"Vn_19_4__H_1__S_2__D_4",
	"Vn_19_4__S_4__D_8",
	"Vn_1_arrangement_16B",
	"Vn_22_1__D_1",
	"Vn_22_1__S_0__D_1",
	"Vn_22_2__B_0__H_1__S_2__D_3",
	"Vn_22_2__D_3",
	"Vn_22_2__H_0__S_1__D_2",
	"Vn_22_2__H_1__S_2",
	"Vn_2_arrangement_16B",
	"Vn_3_arrangement_16B",
	"Vn_4_arrangement_16B",
	"Vn_arrangement_16B",
	"Vn_arrangement_2D",
	"Vn_arrangement_4S",
	"Vn_arrangement_D_index__1",
	"Vn_arrangement_D_index__imm5_1",
	"Vn_arrangement_imm5___B_1__H_2_index__imm5__imm5lt41gt_1__imm5lt42gt_2_1",
	"Vn_arrangement_imm5___B_1__H_2__S_4__D_8_index__imm5_imm4__imm4lt30gt_1__imm4lt31gt_2__imm4lt32gt_4__imm4lt3gt_8_1",
	"Vn_arrangement_imm5___B_1__H_2__S_4__D_8_index__imm5__imm5lt41gt_1__imm5lt42gt_2__imm5lt43gt_4__imm5lt4gt_8_1",
	"Vn_arrangement_imm5___B_1__H_2__S_4_index__imm5__imm5lt41gt_1__imm5lt42gt_2__imm5lt43gt_4_1",
	"Vn_arrangement_imm5___D_8_index__imm5_1",
	"Vn_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__2S_40__4S_41__2D_81",
	"Vn_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__8B_10__16B_11__4H_20__8H_21__2S_40__4S_41",
	"Vn_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__8B_10__16B_11__4H_20__8H_21__2S_40__4S_41__2D_81",
	"Vn_arrangement_immh___SEEAdvancedSIMDmodifiedimmediate_0__8H_1__4S_2__2D_4",
	"Vn_arrangement_Q___8B_0__16B_1",
	"Vn_arrangement_Q_sz___2S_00__4S_10__2D_11",
	"Vn_arrangement_Q_sz___4S_10",
	"Vn_arrangement_S_index__imm5__imm5lt41gt_1__imm5lt42gt_2__imm5lt43gt_4_1",
	"Vn_arrangement_size___2D_3",
	"Vn_arrangement_size___8H_0__4S_1__2D_2",
	"Vn_arrangement_size_Q___4H_10__8H_11__2S_20__4S_21",
	"Vn_arrangement_size_Q___8B_00__16B_01",
	"Vn_arrangement_size_Q___8B_00__16B_01__1D_30__2D_31",
	"Vn_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11",
	"Vn_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21",
	"Vn_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31",
	"Vn_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__4S_21",
	"Vn_arrangement_sz___2D_1",
	"Vn_arrangement_sz___2S_0__2D_1",
	"Vn_arrangement_sz___4S_0__2D_1",
	"Vn_arrangement_sz_Q___2S_00__4S_01",
	"Vn_arrangement_sz_Q___2S_00__4S_01__2D_11",
	"Vn_arrangement_sz_Q___4H_00__8H_01__2S_10__4S_11",
	"Vt_1_arrangement_B_index__Q_S_size_1",
	"Vt_1_arrangement_D_index__Q_1",
	"Vt_1_arrangement_H_index__Q_S_size_1",
	"Vt_1_arrangement_S_index__Q_S_1",
	"Vt_1_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__1D_30__2D_31",
	"Vt_2_arrangement_B_index__Q_S_size_1",
	"Vt_2_arrangement_D_index__Q_1",
	"Vt_2_arrangement_H_index__Q_S_size_1",
	"Vt_2_arrangement_S_index__Q_S_1",
	"Vt_2_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__1D_30__2D_31",
	"Vt_2_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31",
	"Vt_3_arrangement_B_index__Q_S_size_1",
	"Vt_3_arrangement_D_index__Q_1",
	"Vt_3_arrangement_H_index__Q_S_size_1",
	"Vt_3_arrangement_S_index__Q_S_1",
	"Vt_3_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__1D_30__2D_31",
	"Vt_3_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31",
	"Vt_4_arrangement_B_index__Q_S_size_1",
	"Vt_4_arrangement_D_index__Q_1",
	"Vt_4_arrangement_H_index__Q_S_size_1",
	"Vt_4_arrangement_S_index__Q_S_1",
	"Vt_4_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__1D_30__2D_31",
	"Vt_4_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31",
	"Wa",
	"Wd",
	"Wds",
	"Wm",
	"Wmn",
	"Wm_extend__UXTB_0__UXTH_1__LSL_UXTW_2__UXTX_3__SXTB_4__SXTH_5__SXTW_6__SXTX_7__0_4",
	"Wm_shift__LSL_0__LSR_1__ASR_2__0_31",
	"Wm_shift__LSL_0__LSR_1__ASR_2__ROR_3__0_31",
	"Wn",
	"Wns",
	"Ws",
	"Wt",
	"Wt2",
	"Ws_2_pair_even",
	"Wt_2_pair_even",
	"Wt_pair",
	"Xa",
	"Xd",
	"Xds",
	"Xm",
	"Xmn",
	"Xm_shift__LSL_0__LSR_1__ASR_2__0_63",
	"Xm_shift__LSL_0__LSR_1__ASR_2__ROR_3__0_63",
	"Xn",
	"Xns",
	"Xns_mem",
	"Xns_mem_extend_m__UXTW_2__LSL_3__SXTW_6__SXTX_7__0_0__1_1",
	"Xns_mem_extend_m__UXTW_2__LSL_3__SXTW_6__SXTX_7__0_0__2_1",
	"Xns_mem_extend_m__UXTW_2__LSL_3__SXTW_6__SXTX_7__0_0__3_1",
	"Xns_mem_extend_m__UXTW_2__LSL_3__SXTW_6__SXTX_7__0_0__4_1",
	"Xns_mem_extend_m__UXTW_2__LSL_3__SXTW_6__SXTX_7__absent_0__0_1",
	"Xns_mem_offset",
	"Xns_mem_optional_imm12_16_unsigned",
	"Xns_mem_optional_imm12_1_unsigned",
	"Xns_mem_optional_imm12_2_unsigned",
	"Xns_mem_optional_imm12_4_unsigned",
	"Xns_mem_optional_imm12_8_unsigned",
	"Xns_mem_optional_imm7_16_signed",
	"Xns_mem_optional_imm7_4_signed",
	"Xns_mem_optional_imm7_8_signed",
	"Xns_mem_optional_imm9_1_signed",
	"Xns_mem_post_fixedimm_1",
	"Xns_mem_post_fixedimm_12",
	"Xns_mem_post_fixedimm_16",
	"Xns_mem_post_fixedimm_2",
	"Xns_mem_post_fixedimm_24",
	"Xns_mem_post_fixedimm_3",
	"Xns_mem_post_fixedimm_32",
	"Xns_mem_post_fixedimm_4",
	"Xns_mem_post_fixedimm_6",
	"Xns_mem_post_fixedimm_8",
	"Xns_mem_post_imm7_16_signed",
	"Xns_mem_post_imm7_4_signed",
	"Xns_mem_post_imm7_8_signed",
	"Xns_mem_post_imm9_1_signed",
	"Xns_mem_post_Q__16_0__32_1",
	"Xns_mem_post_Q__24_0__48_1",
	"Xns_mem_post_Q__32_0__64_1",
	"Xns_mem_post_Q__8_0__16_1",
	"Xns_mem_post_size__1_0__2_1__4_2__8_3",
	"Xns_mem_post_size__2_0__4_1__8_2__16_3",
	"Xns_mem_post_size__3_0__6_1__12_2__24_3",
	"Xns_mem_post_size__4_0__8_1__16_2__32_3",
	"Xns_mem_post_Xm",
	"Xns_mem_wb_imm7_16_signed",
	"Xns_mem_wb_imm7_4_signed",
	"Xns_mem_wb_imm7_8_signed",
	"Xns_mem_wb_imm9_1_signed",
	"Xs",
	"Xt",
	"Xt2",
	"Xs_2_pair_even",
	"Xt_2_pair_even",
	"Xt_pair",
}
