 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : usbf_top
Version: W-2024.09-SP4-1
Date   : Tue Apr 29 11:31:36 2025
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: wb_addr_i[17]
              (input port clocked by clk)
  Endpoint: u4/intb_msk_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  usbf_top           35000                 saed32rvt_ss0p95v25c
  usbf_wb            8000                  saed32rvt_ss0p95v25c
  usbf_rf            16000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[17] (in)                       0.00       0.01 f
  u5/wb_addr_i[17] (usbf_wb)               0.00       0.01 f
  u5/U79/Y (INVX1_RVT)                     0.03       0.04 r
  u5/U9/Y (INVX1_RVT)                      0.22       0.27 f
  u5/U7/Y (IBUFFX2_RVT)                    5.34       5.61 r
  u5/U6/Y (NAND3X0_RVT)                    2.43       8.04 f
  u5/U8/Y (OR2X1_RVT)                      0.20       8.24 f
  u5/U4/Y (INVX0_RVT)                      0.10       8.34 r
  u5/rf_we (usbf_wb)                       0.00       8.34 r
  u4/we (usbf_rf)                          0.00       8.34 r
  u4/U824/Y (AND3X1_RVT)                   0.47       8.81 r
  u4/U153/Y (NAND3X0_RVT)                  0.11       8.92 f
  u4/U827/Y (AND2X1_RVT)                   0.20       9.12 f
  u4/U785/Y (INVX0_RVT)                    0.08       9.21 r
  u4/U821/Y (INVX0_RVT)                    0.09       9.30 f
  u4/U816/Y (AO22X1_RVT)                   0.43       9.73 f
  u4/intb_msk_reg[3]/D (DFFX1_RVT)         0.01       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/intb_msk_reg[3]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.05       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wb_addr_i[17]
              (input port clocked by clk)
  Endpoint: u4/intb_msk_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  usbf_top           35000                 saed32rvt_ss0p95v25c
  usbf_wb            8000                  saed32rvt_ss0p95v25c
  usbf_rf            16000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[17] (in)                       0.00       0.01 f
  u5/wb_addr_i[17] (usbf_wb)               0.00       0.01 f
  u5/U79/Y (INVX1_RVT)                     0.03       0.04 r
  u5/U9/Y (INVX1_RVT)                      0.22       0.27 f
  u5/U7/Y (IBUFFX2_RVT)                    5.34       5.61 r
  u5/U6/Y (NAND3X0_RVT)                    2.43       8.04 f
  u5/U8/Y (OR2X1_RVT)                      0.20       8.24 f
  u5/U4/Y (INVX0_RVT)                      0.10       8.34 r
  u5/rf_we (usbf_wb)                       0.00       8.34 r
  u4/we (usbf_rf)                          0.00       8.34 r
  u4/U824/Y (AND3X1_RVT)                   0.47       8.81 r
  u4/U153/Y (NAND3X0_RVT)                  0.11       8.92 f
  u4/U827/Y (AND2X1_RVT)                   0.20       9.12 f
  u4/U785/Y (INVX0_RVT)                    0.08       9.21 r
  u4/U821/Y (INVX0_RVT)                    0.09       9.30 f
  u4/U807/Y (AO22X1_RVT)                   0.43       9.73 f
  u4/intb_msk_reg[7]/D (DFFX1_RVT)         0.01       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/intb_msk_reg[7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.05       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wb_addr_i[17]
              (input port clocked by clk)
  Endpoint: u4/intb_msk_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  usbf_top           35000                 saed32rvt_ss0p95v25c
  usbf_wb            8000                  saed32rvt_ss0p95v25c
  usbf_rf            16000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[17] (in)                       0.00       0.01 f
  u5/wb_addr_i[17] (usbf_wb)               0.00       0.01 f
  u5/U79/Y (INVX1_RVT)                     0.03       0.04 r
  u5/U9/Y (INVX1_RVT)                      0.22       0.27 f
  u5/U7/Y (IBUFFX2_RVT)                    5.34       5.61 r
  u5/U6/Y (NAND3X0_RVT)                    2.43       8.04 f
  u5/U8/Y (OR2X1_RVT)                      0.20       8.24 f
  u5/U4/Y (INVX0_RVT)                      0.10       8.34 r
  u5/rf_we (usbf_wb)                       0.00       8.34 r
  u4/we (usbf_rf)                          0.00       8.34 r
  u4/U824/Y (AND3X1_RVT)                   0.47       8.81 r
  u4/U153/Y (NAND3X0_RVT)                  0.11       8.92 f
  u4/U827/Y (AND2X1_RVT)                   0.20       9.12 f
  u4/U785/Y (INVX0_RVT)                    0.08       9.21 r
  u4/U826/Y (INVX0_RVT)                    0.09       9.30 f
  u4/U813/Y (AO22X1_RVT)                   0.43       9.73 f
  u4/intb_msk_reg[8]/D (DFFX1_RVT)         0.01       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/intb_msk_reg[8]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.05       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wb_addr_i[17]
              (input port clocked by clk)
  Endpoint: u4/intb_msk_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  usbf_top           35000                 saed32rvt_ss0p95v25c
  usbf_wb            8000                  saed32rvt_ss0p95v25c
  usbf_rf            16000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[17] (in)                       0.00       0.01 f
  u5/wb_addr_i[17] (usbf_wb)               0.00       0.01 f
  u5/U79/Y (INVX1_RVT)                     0.03       0.04 r
  u5/U9/Y (INVX1_RVT)                      0.22       0.27 f
  u5/U7/Y (IBUFFX2_RVT)                    5.34       5.61 r
  u5/U6/Y (NAND3X0_RVT)                    2.43       8.04 f
  u5/U8/Y (OR2X1_RVT)                      0.20       8.24 f
  u5/U4/Y (INVX0_RVT)                      0.10       8.34 r
  u5/rf_we (usbf_wb)                       0.00       8.34 r
  u4/we (usbf_rf)                          0.00       8.34 r
  u4/U824/Y (AND3X1_RVT)                   0.47       8.81 r
  u4/U153/Y (NAND3X0_RVT)                  0.11       8.92 f
  u4/U827/Y (AND2X1_RVT)                   0.20       9.12 f
  u4/U785/Y (INVX0_RVT)                    0.08       9.21 r
  u4/U826/Y (INVX0_RVT)                    0.09       9.30 f
  u4/U815/Y (AO22X1_RVT)                   0.43       9.73 f
  u4/intb_msk_reg[5]/D (DFFX1_RVT)         0.01       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/intb_msk_reg[5]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.05       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wb_addr_i[17]
              (input port clocked by clk)
  Endpoint: u4/inta_msk_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  usbf_top           35000                 saed32rvt_ss0p95v25c
  usbf_wb            8000                  saed32rvt_ss0p95v25c
  usbf_rf            16000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[17] (in)                       0.00       0.01 f
  u5/wb_addr_i[17] (usbf_wb)               0.00       0.01 f
  u5/U79/Y (INVX1_RVT)                     0.03       0.04 r
  u5/U9/Y (INVX1_RVT)                      0.22       0.27 f
  u5/U7/Y (IBUFFX2_RVT)                    5.34       5.61 r
  u5/U6/Y (NAND3X0_RVT)                    2.43       8.04 f
  u5/U8/Y (OR2X1_RVT)                      0.20       8.24 f
  u5/U4/Y (INVX0_RVT)                      0.10       8.34 r
  u5/rf_we (usbf_wb)                       0.00       8.34 r
  u4/we (usbf_rf)                          0.00       8.34 r
  u4/U824/Y (AND3X1_RVT)                   0.47       8.81 r
  u4/U153/Y (NAND3X0_RVT)                  0.11       8.92 f
  u4/U827/Y (AND2X1_RVT)                   0.20       9.12 f
  u4/U785/Y (INVX0_RVT)                    0.08       9.21 r
  u4/U821/Y (INVX0_RVT)                    0.09       9.30 f
  u4/U811/Y (AO22X1_RVT)                   0.43       9.73 f
  u4/inta_msk_reg[3]/D (DFFX1_RVT)         0.01       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/inta_msk_reg[3]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.05       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wb_addr_i[17]
              (input port clocked by clk)
  Endpoint: u4/intb_msk_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  usbf_top           35000                 saed32rvt_ss0p95v25c
  usbf_wb            8000                  saed32rvt_ss0p95v25c
  usbf_rf            16000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[17] (in)                       0.00       0.01 f
  u5/wb_addr_i[17] (usbf_wb)               0.00       0.01 f
  u5/U79/Y (INVX1_RVT)                     0.03       0.04 r
  u5/U9/Y (INVX1_RVT)                      0.22       0.27 f
  u5/U7/Y (IBUFFX2_RVT)                    5.34       5.61 r
  u5/U6/Y (NAND3X0_RVT)                    2.43       8.04 f
  u5/U8/Y (OR2X1_RVT)                      0.20       8.24 f
  u5/U4/Y (INVX0_RVT)                      0.10       8.34 r
  u5/rf_we (usbf_wb)                       0.00       8.34 r
  u4/we (usbf_rf)                          0.00       8.34 r
  u4/U824/Y (AND3X1_RVT)                   0.47       8.81 r
  u4/U153/Y (NAND3X0_RVT)                  0.11       8.92 f
  u4/U827/Y (AND2X1_RVT)                   0.20       9.12 f
  u4/U785/Y (INVX0_RVT)                    0.08       9.21 r
  u4/U826/Y (INVX0_RVT)                    0.09       9.30 f
  u4/U818/Y (AO22X1_RVT)                   0.43       9.73 f
  u4/intb_msk_reg[1]/D (DFFX1_RVT)         0.01       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/intb_msk_reg[1]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.05       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wb_addr_i[17]
              (input port clocked by clk)
  Endpoint: u4/intb_msk_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  usbf_top           35000                 saed32rvt_ss0p95v25c
  usbf_wb            8000                  saed32rvt_ss0p95v25c
  usbf_rf            16000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[17] (in)                       0.00       0.01 f
  u5/wb_addr_i[17] (usbf_wb)               0.00       0.01 f
  u5/U79/Y (INVX1_RVT)                     0.03       0.04 r
  u5/U9/Y (INVX1_RVT)                      0.22       0.27 f
  u5/U7/Y (IBUFFX2_RVT)                    5.34       5.61 r
  u5/U6/Y (NAND3X0_RVT)                    2.43       8.04 f
  u5/U8/Y (OR2X1_RVT)                      0.20       8.24 f
  u5/U4/Y (INVX0_RVT)                      0.10       8.34 r
  u5/rf_we (usbf_wb)                       0.00       8.34 r
  u4/we (usbf_rf)                          0.00       8.34 r
  u4/U824/Y (AND3X1_RVT)                   0.47       8.81 r
  u4/U153/Y (NAND3X0_RVT)                  0.11       8.92 f
  u4/U827/Y (AND2X1_RVT)                   0.20       9.12 f
  u4/U785/Y (INVX0_RVT)                    0.08       9.21 r
  u4/U821/Y (INVX0_RVT)                    0.09       9.30 f
  u4/U819/Y (AO22X1_RVT)                   0.43       9.73 f
  u4/intb_msk_reg[0]/D (DFFX1_RVT)         0.01       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/intb_msk_reg[0]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.05       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wb_addr_i[17]
              (input port clocked by clk)
  Endpoint: u4/intb_msk_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  usbf_top           35000                 saed32rvt_ss0p95v25c
  usbf_wb            8000                  saed32rvt_ss0p95v25c
  usbf_rf            16000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[17] (in)                       0.00       0.01 f
  u5/wb_addr_i[17] (usbf_wb)               0.00       0.01 f
  u5/U79/Y (INVX1_RVT)                     0.03       0.04 r
  u5/U9/Y (INVX1_RVT)                      0.22       0.27 f
  u5/U7/Y (IBUFFX2_RVT)                    5.34       5.61 r
  u5/U6/Y (NAND3X0_RVT)                    2.43       8.04 f
  u5/U8/Y (OR2X1_RVT)                      0.20       8.24 f
  u5/U4/Y (INVX0_RVT)                      0.10       8.34 r
  u5/rf_we (usbf_wb)                       0.00       8.34 r
  u4/we (usbf_rf)                          0.00       8.34 r
  u4/U824/Y (AND3X1_RVT)                   0.47       8.81 r
  u4/U153/Y (NAND3X0_RVT)                  0.11       8.92 f
  u4/U827/Y (AND2X1_RVT)                   0.20       9.12 f
  u4/U785/Y (INVX0_RVT)                    0.08       9.21 r
  u4/U826/Y (INVX0_RVT)                    0.09       9.30 f
  u4/U814/Y (AO22X1_RVT)                   0.43       9.73 f
  u4/intb_msk_reg[6]/D (DFFX1_RVT)         0.01       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/intb_msk_reg[6]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.05       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wb_addr_i[17]
              (input port clocked by clk)
  Endpoint: u4/inta_msk_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  usbf_top           35000                 saed32rvt_ss0p95v25c
  usbf_wb            8000                  saed32rvt_ss0p95v25c
  usbf_rf            16000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[17] (in)                       0.00       0.01 f
  u5/wb_addr_i[17] (usbf_wb)               0.00       0.01 f
  u5/U79/Y (INVX1_RVT)                     0.03       0.04 r
  u5/U9/Y (INVX1_RVT)                      0.22       0.27 f
  u5/U7/Y (IBUFFX2_RVT)                    5.34       5.61 r
  u5/U6/Y (NAND3X0_RVT)                    2.43       8.04 f
  u5/U8/Y (OR2X1_RVT)                      0.20       8.24 f
  u5/U4/Y (INVX0_RVT)                      0.10       8.34 r
  u5/rf_we (usbf_wb)                       0.00       8.34 r
  u4/we (usbf_rf)                          0.00       8.34 r
  u4/U824/Y (AND3X1_RVT)                   0.47       8.81 r
  u4/U153/Y (NAND3X0_RVT)                  0.11       8.92 f
  u4/U827/Y (AND2X1_RVT)                   0.20       9.12 f
  u4/U785/Y (INVX0_RVT)                    0.08       9.21 r
  u4/U826/Y (INVX0_RVT)                    0.09       9.30 f
  u4/U822/Y (AO22X1_RVT)                   0.43       9.73 f
  u4/inta_msk_reg[7]/D (DFFX1_RVT)         0.01       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/inta_msk_reg[7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.05       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wb_addr_i[17]
              (input port clocked by clk)
  Endpoint: u4/inta_msk_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  usbf_top           35000                 saed32rvt_ss0p95v25c
  usbf_wb            8000                  saed32rvt_ss0p95v25c
  usbf_rf            16000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[17] (in)                       0.00       0.01 f
  u5/wb_addr_i[17] (usbf_wb)               0.00       0.01 f
  u5/U79/Y (INVX1_RVT)                     0.03       0.04 r
  u5/U9/Y (INVX1_RVT)                      0.22       0.27 f
  u5/U7/Y (IBUFFX2_RVT)                    5.34       5.61 r
  u5/U6/Y (NAND3X0_RVT)                    2.43       8.04 f
  u5/U8/Y (OR2X1_RVT)                      0.20       8.24 f
  u5/U4/Y (INVX0_RVT)                      0.10       8.34 r
  u5/rf_we (usbf_wb)                       0.00       8.34 r
  u4/we (usbf_rf)                          0.00       8.34 r
  u4/U824/Y (AND3X1_RVT)                   0.47       8.81 r
  u4/U153/Y (NAND3X0_RVT)                  0.11       8.92 f
  u4/U827/Y (AND2X1_RVT)                   0.20       9.12 f
  u4/U785/Y (INVX0_RVT)                    0.08       9.21 r
  u4/U821/Y (INVX0_RVT)                    0.09       9.30 f
  u4/U825/Y (AO22X1_RVT)                   0.43       9.73 f
  u4/inta_msk_reg[0]/D (DFFX1_RVT)         0.01       9.74 f
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/inta_msk_reg[0]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.05       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
