$date
	Sun Oct 23 08:56:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#881099
b1010 !
1"
#881102
b1010 &
b1010 %
1$
#881103
0"
#881106
b101 &
b101 %
#881110
b10000 &
b10000 %
#881114
b1000 &
b1000 %
#881118
b100 &
b100 %
#881122
b10 &
b10 %
#881126
b1 &
1#
b1 %
#881130
b0 &
b0 %
0#
0$
#1882821
b111 !
1"
#1882822
b111 &
b111 %
1$
#1882823
0"
#1882826
b10110 &
b10110 %
#1882830
b1011 &
b1011 %
#1882834
b100010 &
b100010 %
#1882838
b10001 &
b10001 %
#1882842
b110100 &
b110100 %
#1882846
b11010 &
b11010 %
#1882850
b1101 &
b1101 %
#1882854
b101000 &
b101000 %
#1882858
b10100 &
b10100 %
#1882862
b1010 &
b1010 %
#1882866
b101 &
b101 %
#1882870
b10000 &
b10000 %
#1882874
b1000 &
b1000 %
#1882878
b100 &
b100 %
#1882882
b10 &
b10 %
#1882886
b1 &
1#
b1 %
#1882890
b0 &
b0 %
0#
0$
#2905822
b1010 &
b1010 %
1$
b1010 !
1"
#2905823
0"
#2905826
b101 &
b101 %
#2905830
b10000 &
b10000 %
#2905834
b1000 &
b1000 %
#2905838
b100 &
b100 %
#2905842
b10 &
b10 %
#2905846
b1 &
1#
b1 %
#2905850
b0 &
b0 %
0#
0$
#4500012
