$comment
	File created using the following command:
		vcd file aula7.msim.vcd -direction
$end
$date
	Fri Oct 04 17:55:47 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module part1_vhd_vec_tst $end
$var wire 1 ! Address [4] $end
$var wire 1 " Address [3] $end
$var wire 1 # Address [2] $end
$var wire 1 $ Address [1] $end
$var wire 1 % Address [0] $end
$var wire 1 & Clock $end
$var wire 1 ' DataIn [3] $end
$var wire 1 ( DataIn [2] $end
$var wire 1 ) DataIn [1] $end
$var wire 1 * DataIn [0] $end
$var wire 1 + DataOut [3] $end
$var wire 1 , DataOut [2] $end
$var wire 1 - DataOut [1] $end
$var wire 1 . DataOut [0] $end
$var wire 1 / Wren $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var wire 1 3 devoe $end
$var wire 1 4 devclrn $end
$var wire 1 5 devpor $end
$var wire 1 6 ww_devoe $end
$var wire 1 7 ww_devclrn $end
$var wire 1 8 ww_devpor $end
$var wire 1 9 ww_Address [4] $end
$var wire 1 : ww_Address [3] $end
$var wire 1 ; ww_Address [2] $end
$var wire 1 < ww_Address [1] $end
$var wire 1 = ww_Address [0] $end
$var wire 1 > ww_Clock $end
$var wire 1 ? ww_DataIn [3] $end
$var wire 1 @ ww_DataIn [2] $end
$var wire 1 A ww_DataIn [1] $end
$var wire 1 B ww_DataIn [0] $end
$var wire 1 C ww_Wren $end
$var wire 1 D ww_DataOut [3] $end
$var wire 1 E ww_DataOut [2] $end
$var wire 1 F ww_DataOut [1] $end
$var wire 1 G ww_DataOut [0] $end
$var wire 1 H \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 I \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 J \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 K \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 L \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 M \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 N \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 O \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 P \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 Q \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 R \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 S \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 T \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 U \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 V \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 W \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 X \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 Y \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 Z \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 [ \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 \ \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 ] \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 ^ \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 _ \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 ` \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 a \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 b \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 c \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 d \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 e \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 f \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 g \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 h \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 i \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 j \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 k \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 l \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 m \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 n \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 o \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 p \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 q \Clock~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 r \Clock~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 s \Clock~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 t \Clock~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 u \DataOut[0]~output_o\ $end
$var wire 1 v \DataOut[1]~output_o\ $end
$var wire 1 w \DataOut[2]~output_o\ $end
$var wire 1 x \DataOut[3]~output_o\ $end
$var wire 1 y \Wren~input_o\ $end
$var wire 1 z \Clock~input_o\ $end
$var wire 1 { \Clock~inputclkctrl_outclk\ $end
$var wire 1 | \DataIn[0]~input_o\ $end
$var wire 1 } \Address[0]~input_o\ $end
$var wire 1 ~ \Address[1]~input_o\ $end
$var wire 1 !! \Address[2]~input_o\ $end
$var wire 1 "! \Address[3]~input_o\ $end
$var wire 1 #! \Address[4]~input_o\ $end
$var wire 1 $! \DataIn[1]~input_o\ $end
$var wire 1 %! \DataIn[2]~input_o\ $end
$var wire 1 &! \DataIn[3]~input_o\ $end
$var wire 1 '! \memoria|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 (! \memoria|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 )! \memoria|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 *! \memoria|altsyncram_component|auto_generated|q_a\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0/
00
11
x2
13
14
15
16
17
18
0>
0C
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0!
0"
0#
0$
0%
0'
0(
0)
0*
09
0:
0;
0<
0=
0?
0@
0A
0B
0D
0E
0F
0G
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0'!
0(!
0)!
0*!
1q
1r
1s
0t
0+
0,
0-
0.
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
$end
#5000
1&
1>
1z
1t
1{
#10000
0&
0>
0z
0t
0{
#15000
1&
1>
1z
1t
1{
#20000
0&
1'
1)
1/
0>
1A
1?
1C
1y
1&!
1$!
0z
1X
1V
0t
0{
#25000
1&
1>
1z
1t
1{
#25500
1o
1m
1)!
1'!
1x
1v
1D
1F
1-
1+
#30000
0&
0'
0)
0/
0>
0A
0?
0C
0y
0&!
0$!
0z
0X
0V
0t
0{
#35000
1&
1>
1z
1t
1{
#40000
0&
1/
1!
1"
1#
1$
1%
1(
1*
0>
1C
1=
1<
1;
1:
19
1B
1@
1%!
1|
1#!
1"!
1!!
1~
1}
1y
0z
1Y
1W
1^
1]
1\
1[
1Z
0t
0{
#45000
1&
1>
1z
1t
1{
#45500
1p
0o
1n
0m
1*!
0)!
1(!
0'!
0x
1w
0v
1u
0D
1E
0F
1G
1.
0-
1,
0+
#50000
0&
0/
0!
0"
0#
0$
0%
0(
0*
0>
0C
0=
0<
0;
0:
09
0B
0@
0%!
0|
0#!
0"!
0!!
0~
0}
0y
0z
0Y
0W
0^
0]
0\
0[
0Z
0t
0{
#55000
1&
1>
1z
1t
1{
#55500
0p
1o
0n
1m
0*!
1)!
0(!
1'!
1x
0w
1v
0u
1D
0E
1F
0G
0.
1-
0,
1+
#60000
0&
1!
1"
1#
1$
1%
0>
1=
1<
1;
1:
19
1#!
1"!
1!!
1~
1}
0z
1^
1]
1\
1[
1Z
0t
0{
#65000
1&
1>
1z
1t
1{
#65500
1p
0o
1n
0m
1*!
0)!
1(!
0'!
0x
1w
0v
1u
0D
1E
0F
1G
1.
0-
1,
0+
#70000
0&
0!
0"
0#
0$
0%
0>
0=
0<
0;
0:
09
0#!
0"!
0!!
0~
0}
0z
0^
0]
0\
0[
0Z
0t
0{
#75000
1&
1>
1z
1t
1{
#75500
0p
1o
0n
1m
0*!
1)!
0(!
1'!
1x
0w
1v
0u
1D
0E
1F
0G
0.
1-
0,
1+
#80000
0&
0>
0z
0t
0{
#85000
1&
1>
1z
1t
1{
#90000
0&
0>
0z
0t
0{
#95000
1&
1>
1z
1t
1{
#100000
0&
0>
0z
0t
0{
#105000
1&
1>
1z
1t
1{
#110000
0&
0>
0z
0t
0{
#115000
1&
1>
1z
1t
1{
#120000
0&
0>
0z
0t
0{
#125000
1&
1>
1z
1t
1{
#130000
0&
0>
0z
0t
0{
#135000
1&
1>
1z
1t
1{
#140000
0&
0>
0z
0t
0{
#145000
1&
1>
1z
1t
1{
#150000
0&
0>
0z
0t
0{
#155000
1&
1>
1z
1t
1{
#160000
0&
0>
0z
0t
0{
#165000
1&
1>
1z
1t
1{
#170000
0&
0>
0z
0t
0{
#175000
1&
1>
1z
1t
1{
#180000
0&
0>
0z
0t
0{
#185000
1&
1>
1z
1t
1{
#190000
0&
0>
0z
0t
0{
#195000
1&
1>
1z
1t
1{
#200000
0&
0>
0z
0t
0{
#205000
1&
1>
1z
1t
1{
#210000
0&
0>
0z
0t
0{
#215000
1&
1>
1z
1t
1{
#220000
0&
0>
0z
0t
0{
#225000
1&
1>
1z
1t
1{
#230000
0&
0>
0z
0t
0{
#235000
1&
1>
1z
1t
1{
#240000
0&
0>
0z
0t
0{
#245000
1&
1>
1z
1t
1{
#250000
0&
0>
0z
0t
0{
#255000
1&
1>
1z
1t
1{
#260000
0&
0>
0z
0t
0{
#265000
1&
1>
1z
1t
1{
#270000
0&
0>
0z
0t
0{
#275000
1&
1>
1z
1t
1{
#280000
0&
0>
0z
0t
0{
#285000
1&
1>
1z
1t
1{
#290000
0&
0>
0z
0t
0{
#295000
1&
1>
1z
1t
1{
#300000
0&
0>
0z
0t
0{
#305000
1&
1>
1z
1t
1{
#310000
0&
0>
0z
0t
0{
#315000
1&
1>
1z
1t
1{
#320000
0&
0>
0z
0t
0{
#325000
1&
1>
1z
1t
1{
#330000
0&
0>
0z
0t
0{
#335000
1&
1>
1z
1t
1{
#340000
0&
0>
0z
0t
0{
#345000
1&
1>
1z
1t
1{
#350000
0&
0>
0z
0t
0{
#355000
1&
1>
1z
1t
1{
#360000
0&
0>
0z
0t
0{
#365000
1&
1>
1z
1t
1{
#370000
0&
0>
0z
0t
0{
#375000
1&
1>
1z
1t
1{
#380000
0&
0>
0z
0t
0{
#385000
1&
1>
1z
1t
1{
#390000
0&
0>
0z
0t
0{
#395000
1&
1>
1z
1t
1{
#400000
0&
0>
0z
0t
0{
#405000
1&
1>
1z
1t
1{
#410000
0&
0>
0z
0t
0{
#415000
1&
1>
1z
1t
1{
#420000
0&
0>
0z
0t
0{
#425000
1&
1>
1z
1t
1{
#430000
0&
0>
0z
0t
0{
#435000
1&
1>
1z
1t
1{
#440000
0&
0>
0z
0t
0{
#445000
1&
1>
1z
1t
1{
#450000
0&
0>
0z
0t
0{
#455000
1&
1>
1z
1t
1{
#460000
0&
0>
0z
0t
0{
#465000
1&
1>
1z
1t
1{
#470000
0&
0>
0z
0t
0{
#475000
1&
1>
1z
1t
1{
#480000
0&
0>
0z
0t
0{
#485000
1&
1>
1z
1t
1{
#490000
0&
0>
0z
0t
0{
#495000
1&
1>
1z
1t
1{
#500000
0&
0>
0z
0t
0{
#505000
1&
1>
1z
1t
1{
#510000
0&
0>
0z
0t
0{
#515000
1&
1>
1z
1t
1{
#520000
0&
0>
0z
0t
0{
#525000
1&
1>
1z
1t
1{
#530000
0&
0>
0z
0t
0{
#535000
1&
1>
1z
1t
1{
#540000
0&
0>
0z
0t
0{
#545000
1&
1>
1z
1t
1{
#550000
0&
0>
0z
0t
0{
#555000
1&
1>
1z
1t
1{
#560000
0&
0>
0z
0t
0{
#565000
1&
1>
1z
1t
1{
#570000
0&
0>
0z
0t
0{
#575000
1&
1>
1z
1t
1{
#580000
0&
0>
0z
0t
0{
#585000
1&
1>
1z
1t
1{
#590000
0&
0>
0z
0t
0{
#595000
1&
1>
1z
1t
1{
#600000
0&
0>
0z
0t
0{
#605000
1&
1>
1z
1t
1{
#610000
0&
0>
0z
0t
0{
#615000
1&
1>
1z
1t
1{
#620000
0&
0>
0z
0t
0{
#625000
1&
1>
1z
1t
1{
#630000
0&
0>
0z
0t
0{
#635000
1&
1>
1z
1t
1{
#640000
0&
0>
0z
0t
0{
#645000
1&
1>
1z
1t
1{
#650000
0&
0>
0z
0t
0{
#655000
1&
1>
1z
1t
1{
#660000
0&
0>
0z
0t
0{
#665000
1&
1>
1z
1t
1{
#670000
0&
0>
0z
0t
0{
#675000
1&
1>
1z
1t
1{
#680000
0&
0>
0z
0t
0{
#685000
1&
1>
1z
1t
1{
#690000
0&
0>
0z
0t
0{
#695000
1&
1>
1z
1t
1{
#700000
0&
0>
0z
0t
0{
#705000
1&
1>
1z
1t
1{
#710000
0&
0>
0z
0t
0{
#715000
1&
1>
1z
1t
1{
#720000
0&
0>
0z
0t
0{
#725000
1&
1>
1z
1t
1{
#730000
0&
0>
0z
0t
0{
#735000
1&
1>
1z
1t
1{
#740000
0&
0>
0z
0t
0{
#745000
1&
1>
1z
1t
1{
#750000
0&
0>
0z
0t
0{
#755000
1&
1>
1z
1t
1{
#760000
0&
0>
0z
0t
0{
#765000
1&
1>
1z
1t
1{
#770000
0&
0>
0z
0t
0{
#775000
1&
1>
1z
1t
1{
#780000
0&
0>
0z
0t
0{
#785000
1&
1>
1z
1t
1{
#790000
0&
0>
0z
0t
0{
#795000
1&
1>
1z
1t
1{
#800000
0&
0>
0z
0t
0{
#805000
1&
1>
1z
1t
1{
#810000
0&
0>
0z
0t
0{
#815000
1&
1>
1z
1t
1{
#820000
0&
0>
0z
0t
0{
#825000
1&
1>
1z
1t
1{
#830000
0&
0>
0z
0t
0{
#835000
1&
1>
1z
1t
1{
#840000
0&
0>
0z
0t
0{
#845000
1&
1>
1z
1t
1{
#850000
0&
0>
0z
0t
0{
#855000
1&
1>
1z
1t
1{
#860000
0&
0>
0z
0t
0{
#865000
1&
1>
1z
1t
1{
#870000
0&
0>
0z
0t
0{
#875000
1&
1>
1z
1t
1{
#880000
0&
0>
0z
0t
0{
#885000
1&
1>
1z
1t
1{
#890000
0&
0>
0z
0t
0{
#895000
1&
1>
1z
1t
1{
#900000
0&
0>
0z
0t
0{
#905000
1&
1>
1z
1t
1{
#910000
0&
0>
0z
0t
0{
#915000
1&
1>
1z
1t
1{
#920000
0&
0>
0z
0t
0{
#925000
1&
1>
1z
1t
1{
#930000
0&
0>
0z
0t
0{
#935000
1&
1>
1z
1t
1{
#940000
0&
0>
0z
0t
0{
#945000
1&
1>
1z
1t
1{
#950000
0&
0>
0z
0t
0{
#955000
1&
1>
1z
1t
1{
#960000
0&
0>
0z
0t
0{
#965000
1&
1>
1z
1t
1{
#970000
0&
0>
0z
0t
0{
#975000
1&
1>
1z
1t
1{
#980000
0&
0>
0z
0t
0{
#985000
1&
1>
1z
1t
1{
#990000
0&
0>
0z
0t
0{
#995000
1&
1>
1z
1t
1{
#1000000
