{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617436209198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617436209213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 03 03:50:09 2021 " "Processing started: Sat Apr 03 03:50:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617436209213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617436209213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tb -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off tb -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617436209213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617436209885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617436209885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/development/ece496/ece496/my-electron-app/resources/peripherals/vga/ip_vga_hwtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /development/ece496/ece496/my-electron-app/resources/peripherals/vga/ip_vga_hwtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_hwtb " "Found entity 1: IP_VGA_hwtb" {  } { { "../vga/IP_VGA_hwtb.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_hwtb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617436220405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617436220405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/development/ece496/ece496/my-electron-app/resources/hdl/interfaces.sv 3 3 " "Found 3 design units, including 3 entities, in source file /development/ece496/ece496/my-electron-app/resources/hdl/interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_Worker_Mem_IF " "Found entity 1: Simple_Worker_Mem_IF" {  } { { "../../hdl/Interfaces.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617436220499 ""} { "Info" "ISGN_ENTITY_NAME" "2 Simple_Manager_Mem_IF " "Found entity 2: Simple_Manager_Mem_IF" {  } { { "../../hdl/Interfaces.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617436220499 ""} { "Info" "ISGN_ENTITY_NAME" "3 AXI5_Lite_IF " "Found entity 3: AXI5_Lite_IF" {  } { { "../../hdl/Interfaces.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617436220499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617436220499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/development/ece496/ece496/my-electron-app/resources/peripherals/vga/ip_vga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /development/ece496/ece496/my-electron-app/resources/peripherals/vga/ip_vga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_tb " "Found entity 1: IP_VGA_tb" {  } { { "../vga/IP_VGA_tb.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617436220515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617436220515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/development/ece496/ece496/my-electron-app/resources/peripherals/vga/ip_vga_pll_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /development/ece496/ece496/my-electron-app/resources/peripherals/vga/ip_vga_pll_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_PLL_Altera " "Found entity 1: IP_VGA_PLL_Altera" {  } { { "../vga/IP_VGA_PLL_Altera.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_PLL_Altera.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617436220577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617436220577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/development/ece496/ece496/my-electron-app/resources/peripherals/vga/ip_vga_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file /development/ece496/ece496/my-electron-app/resources/peripherals/vga/ip_vga_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_Main " "Found entity 1: IP_VGA_Main" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617436220750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617436220750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/development/ece496/ece496/my-electron-app/resources/peripherals/vga/ip_vga_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /development/ece496/ece496/my-electron-app/resources/peripherals/vga/ip_vga_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_IF " "Found entity 1: IP_VGA_IF" {  } { { "../vga/IP_VGA_IF.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617436220765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617436220765 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "IP_VGA_Main.sv(259) " "Verilog HDL or VHDL warning at IP_VGA_Main.sv(259): conditional expression evaluates to a constant" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 259 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1617436220765 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "IP_VGA_Main.sv(295) " "Verilog HDL or VHDL warning at IP_VGA_Main.sv(295): conditional expression evaluates to a constant" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 295 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1617436220765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IP_VGA_hwtb " "Elaborating entity \"IP_VGA_hwtb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617436221655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Simple_Worker_Mem_IF Simple_Worker_Mem_IF:Bus " "Elaborating entity \"Simple_Worker_Mem_IF\" for hierarchy \"Simple_Worker_Mem_IF:Bus\"" {  } { { "../vga/IP_VGA_hwtb.sv" "Bus" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_hwtb.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617436221702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_VGA_IF IP_VGA_IF:VGA_IF " "Elaborating entity \"IP_VGA_IF\" for hierarchy \"IP_VGA_IF:VGA_IF\"" {  } { { "../vga/IP_VGA_hwtb.sv" "VGA_IF" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_hwtb.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617436221718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_VGA_Main IP_VGA_Main:dut " "Elaborating entity \"IP_VGA_Main\" for hierarchy \"IP_VGA_Main:dut\"" {  } { { "../vga/IP_VGA_hwtb.sv" "dut" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_hwtb.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617436221718 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_s2 IP_VGA_Main.sv(69) " "Verilog HDL or VHDL warning at IP_VGA_Main.sv(69): object \"en_s2\" assigned a value but never read" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617436221733 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IP_VGA_Main.sv(134) " "Verilog HDL assignment warning at IP_VGA_Main.sv(134): truncated value with size 32 to match size of target (1)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223069 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(138) " "Verilog HDL assignment warning at IP_VGA_Main.sv(138): truncated value with size 32 to match size of target (10)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223069 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IP_VGA_Main.sv(146) " "Verilog HDL assignment warning at IP_VGA_Main.sv(146): truncated value with size 32 to match size of target (9)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223073 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IP_VGA_Main.sv(154) " "Verilog HDL assignment warning at IP_VGA_Main.sv(154): truncated value with size 32 to match size of target (8)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223073 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IP_VGA_Main.sv(165) " "Verilog HDL assignment warning at IP_VGA_Main.sv(165): truncated value with size 32 to match size of target (8)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223073 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 IP_VGA_Main.sv(175) " "Verilog HDL assignment warning at IP_VGA_Main.sv(175): truncated value with size 32 to match size of target (24)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223073 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "IP_VGA_Main.sv(133) " "SystemVerilog warning at IP_VGA_Main.sv(133): unique or priority keyword makes case statement complete" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 133 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1617436223073 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "IP_VGA_Main.sv(188) " "SystemVerilog warning at IP_VGA_Main.sv(188): unique or priority keyword makes case statement complete" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 188 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1617436223085 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IP_VGA_Main.sv(243) " "Verilog HDL assignment warning at IP_VGA_Main.sv(243): truncated value with size 32 to match size of target (11)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223092 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IP_VGA_Main.sv(244) " "Verilog HDL assignment warning at IP_VGA_Main.sv(244): truncated value with size 32 to match size of target (11)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223092 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IP_VGA_Main.sv(245) " "Verilog HDL assignment warning at IP_VGA_Main.sv(245): truncated value with size 32 to match size of target (11)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223092 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IP_VGA_Main.sv(246) " "Verilog HDL assignment warning at IP_VGA_Main.sv(246): truncated value with size 32 to match size of target (11)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223092 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(249) " "Verilog HDL assignment warning at IP_VGA_Main.sv(249): truncated value with size 32 to match size of target (10)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223092 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(250) " "Verilog HDL assignment warning at IP_VGA_Main.sv(250): truncated value with size 32 to match size of target (10)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223092 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(251) " "Verilog HDL assignment warning at IP_VGA_Main.sv(251): truncated value with size 32 to match size of target (10)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223092 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(252) " "Verilog HDL assignment warning at IP_VGA_Main.sv(252): truncated value with size 32 to match size of target (10)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223092 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IP_VGA_Main.sv(256) " "Verilog HDL assignment warning at IP_VGA_Main.sv(256): truncated value with size 32 to match size of target (9)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223092 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IP_VGA_Main.sv(266) " "Verilog HDL assignment warning at IP_VGA_Main.sv(266): truncated value with size 32 to match size of target (11)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223092 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(278) " "Verilog HDL assignment warning at IP_VGA_Main.sv(278): truncated value with size 32 to match size of target (10)" {  } { { "../vga/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617436223092 "|IP_VGA_hwtb|IP_VGA_Main:dut"}
