Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Tue Jun 11 11:34:33 2024
| Host         : funda16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       5           
HPDR-1     Warning           Port pin direction inconsistency  3           
TIMING-18  Warning           Missing input or output delay     9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: A4/clk1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.801        0.000                      0                   90        0.263        0.000                      0                   90        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.801        0.000                      0                   90        0.263        0.000                      0                   90        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 A4/cuenta_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.860ns (19.248%)  route 3.608ns (80.752%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  A4/cuenta_reg[20]/Q
                         net (fo=2, routed)           0.692     6.288    A4/cuenta[20]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  A4/cuenta[0]_i_3/O
                         net (fo=1, routed)           1.040     7.451    A4/cuenta[0]_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.575 f  A4/cuenta[0]_i_2/O
                         net (fo=3, routed)           0.843     8.418    A4/cuenta[0]_i_2_n_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.156     8.574 r  A4/cuenta[24]_i_1/O
                         net (fo=24, routed)          1.033     9.607    A4/clk1_1
    SLICE_X65Y25         FDRE                                         r  A4/cuenta_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.502    14.843    A4/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  A4/cuenta_reg[21]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.660    14.408    A4/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 A4/cuenta_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.860ns (19.248%)  route 3.608ns (80.752%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  A4/cuenta_reg[20]/Q
                         net (fo=2, routed)           0.692     6.288    A4/cuenta[20]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  A4/cuenta[0]_i_3/O
                         net (fo=1, routed)           1.040     7.451    A4/cuenta[0]_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.575 f  A4/cuenta[0]_i_2/O
                         net (fo=3, routed)           0.843     8.418    A4/cuenta[0]_i_2_n_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.156     8.574 r  A4/cuenta[24]_i_1/O
                         net (fo=24, routed)          1.033     9.607    A4/clk1_1
    SLICE_X65Y25         FDRE                                         r  A4/cuenta_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.502    14.843    A4/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  A4/cuenta_reg[22]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.660    14.408    A4/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 A4/cuenta_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.860ns (19.248%)  route 3.608ns (80.752%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  A4/cuenta_reg[20]/Q
                         net (fo=2, routed)           0.692     6.288    A4/cuenta[20]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  A4/cuenta[0]_i_3/O
                         net (fo=1, routed)           1.040     7.451    A4/cuenta[0]_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.575 f  A4/cuenta[0]_i_2/O
                         net (fo=3, routed)           0.843     8.418    A4/cuenta[0]_i_2_n_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.156     8.574 r  A4/cuenta[24]_i_1/O
                         net (fo=24, routed)          1.033     9.607    A4/clk1_1
    SLICE_X65Y25         FDRE                                         r  A4/cuenta_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.502    14.843    A4/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  A4/cuenta_reg[23]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.660    14.408    A4/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 A4/cuenta_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.860ns (19.248%)  route 3.608ns (80.752%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  A4/cuenta_reg[20]/Q
                         net (fo=2, routed)           0.692     6.288    A4/cuenta[20]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  A4/cuenta[0]_i_3/O
                         net (fo=1, routed)           1.040     7.451    A4/cuenta[0]_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.575 f  A4/cuenta[0]_i_2/O
                         net (fo=3, routed)           0.843     8.418    A4/cuenta[0]_i_2_n_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.156     8.574 r  A4/cuenta[24]_i_1/O
                         net (fo=24, routed)          1.033     9.607    A4/clk1_1
    SLICE_X65Y25         FDRE                                         r  A4/cuenta_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.502    14.843    A4/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  A4/cuenta_reg[24]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.660    14.408    A4/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 A4/cuenta_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.860ns (20.006%)  route 3.439ns (79.994%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  A4/cuenta_reg[20]/Q
                         net (fo=2, routed)           0.692     6.288    A4/cuenta[20]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  A4/cuenta[0]_i_3/O
                         net (fo=1, routed)           1.040     7.451    A4/cuenta[0]_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.575 f  A4/cuenta[0]_i_2/O
                         net (fo=3, routed)           0.843     8.418    A4/cuenta[0]_i_2_n_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.156     8.574 r  A4/cuenta[24]_i_1/O
                         net (fo=24, routed)          0.864     9.438    A4/clk1_1
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.502    14.843    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[17]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X65Y24         FDRE (Setup_fdre_C_R)       -0.660    14.444    A4/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 A4/cuenta_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.860ns (20.006%)  route 3.439ns (79.994%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  A4/cuenta_reg[20]/Q
                         net (fo=2, routed)           0.692     6.288    A4/cuenta[20]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  A4/cuenta[0]_i_3/O
                         net (fo=1, routed)           1.040     7.451    A4/cuenta[0]_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.575 f  A4/cuenta[0]_i_2/O
                         net (fo=3, routed)           0.843     8.418    A4/cuenta[0]_i_2_n_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.156     8.574 r  A4/cuenta[24]_i_1/O
                         net (fo=24, routed)          0.864     9.438    A4/clk1_1
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.502    14.843    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[18]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X65Y24         FDRE (Setup_fdre_C_R)       -0.660    14.444    A4/cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 A4/cuenta_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.860ns (20.006%)  route 3.439ns (79.994%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  A4/cuenta_reg[20]/Q
                         net (fo=2, routed)           0.692     6.288    A4/cuenta[20]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  A4/cuenta[0]_i_3/O
                         net (fo=1, routed)           1.040     7.451    A4/cuenta[0]_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.575 f  A4/cuenta[0]_i_2/O
                         net (fo=3, routed)           0.843     8.418    A4/cuenta[0]_i_2_n_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.156     8.574 r  A4/cuenta[24]_i_1/O
                         net (fo=24, routed)          0.864     9.438    A4/clk1_1
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.502    14.843    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[19]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X65Y24         FDRE (Setup_fdre_C_R)       -0.660    14.444    A4/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 A4/cuenta_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.860ns (20.006%)  route 3.439ns (79.994%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  A4/cuenta_reg[20]/Q
                         net (fo=2, routed)           0.692     6.288    A4/cuenta[20]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  A4/cuenta[0]_i_3/O
                         net (fo=1, routed)           1.040     7.451    A4/cuenta[0]_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.575 f  A4/cuenta[0]_i_2/O
                         net (fo=3, routed)           0.843     8.418    A4/cuenta[0]_i_2_n_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.156     8.574 r  A4/cuenta[24]_i_1/O
                         net (fo=24, routed)          0.864     9.438    A4/clk1_1
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.502    14.843    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[20]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X65Y24         FDRE (Setup_fdre_C_R)       -0.660    14.444    A4/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 A4/cuenta_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.860ns (20.717%)  route 3.291ns (79.283%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  A4/cuenta_reg[20]/Q
                         net (fo=2, routed)           0.692     6.288    A4/cuenta[20]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  A4/cuenta[0]_i_3/O
                         net (fo=1, routed)           1.040     7.451    A4/cuenta[0]_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.575 f  A4/cuenta[0]_i_2/O
                         net (fo=3, routed)           0.843     8.418    A4/cuenta[0]_i_2_n_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.156     8.574 r  A4/cuenta[24]_i_1/O
                         net (fo=24, routed)          0.716     9.290    A4/clk1_1
    SLICE_X65Y22         FDRE                                         r  A4/cuenta_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    A4/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  A4/cuenta_reg[10]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDRE (Setup_fdre_C_R)       -0.660    14.425    A4/cuenta_reg[10]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 A4/cuenta_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.860ns (20.717%)  route 3.291ns (79.283%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  A4/cuenta_reg[20]/Q
                         net (fo=2, routed)           0.692     6.288    A4/cuenta[20]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.412 f  A4/cuenta[0]_i_3/O
                         net (fo=1, routed)           1.040     7.451    A4/cuenta[0]_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.575 f  A4/cuenta[0]_i_2/O
                         net (fo=3, routed)           0.843     8.418    A4/cuenta[0]_i_2_n_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.156     8.574 r  A4/cuenta[24]_i_1/O
                         net (fo=24, routed)          0.716     9.290    A4/clk1_1
    SLICE_X65Y22         FDRE                                         r  A4/cuenta_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    A4/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  A4/cuenta_reg[11]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDRE (Setup_fdre_C_R)       -0.660    14.425    A4/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  5.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 A4/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    A4/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  A4/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  A4/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.119     1.728    A4/cuenta[12]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  A4/cuenta0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.836    A4/data0[12]
    SLICE_X65Y22         FDRE                                         r  A4/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.980    A4/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  A4/cuenta_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    A4/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 A4/cuenta_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.466    A4/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  A4/cuenta_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  A4/cuenta_reg[16]/Q
                         net (fo=2, routed)           0.119     1.726    A4/cuenta[16]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  A4/cuenta0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.834    A4/data0[16]
    SLICE_X65Y23         FDRE                                         r  A4/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     1.978    A4/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  A4/cuenta_reg[16]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    A4/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 A4/cuenta_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  A4/cuenta_reg[20]/Q
                         net (fo=2, routed)           0.119     1.725    A4/cuenta[20]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  A4/cuenta0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.833    A4/data0[20]
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.850     1.977    A4/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  A4/cuenta_reg[20]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    A4/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 A4/cuenta_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    A4/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  A4/cuenta_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  A4/cuenta_reg[24]/Q
                         net (fo=2, routed)           0.119     1.725    A4/cuenta[24]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  A4/cuenta0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.833    A4/data0[24]
    SLICE_X65Y25         FDRE                                         r  A4/cuenta_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.850     1.977    A4/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  A4/cuenta_reg[24]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    A4/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 A4/cuenta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.586     1.469    A4/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  A4/cuenta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  A4/cuenta_reg[4]/Q
                         net (fo=2, routed)           0.119     1.729    A4/cuenta[4]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  A4/cuenta0_carry/O[3]
                         net (fo=1, routed)           0.000     1.837    A4/data0[4]
    SLICE_X65Y20         FDRE                                         r  A4/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.855     1.982    A4/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  A4/cuenta_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    A4/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 A4/clk1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/clk1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    A4/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  A4/clk1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  A4/clk1_reg/Q
                         net (fo=6, routed)           0.175     1.807    A4/clk1
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.852 r  A4/clk1_i_1/O
                         net (fo=1, routed)           0.000     1.852    A4/clk1_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  A4/clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.980    A4/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  A4/clk1_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.120     1.588    A4/clk1_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 A1/counter/count_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/counter/count_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.558     1.441    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y67         FDRE                                         r  A1/counter/count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  A1/counter/count_reg_reg[11]/Q
                         net (fo=4, routed)           0.120     1.703    A1/counter/out[11]
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  A1/counter/count_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    A1/counter/count_reg_reg[8]_i_1_n_4
    SLICE_X11Y67         FDRE                                         r  A1/counter/count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.825     1.953    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y67         FDRE                                         r  A1/counter/count_reg_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X11Y67         FDRE (Hold_fdre_C_D)         0.105     1.546    A1/counter/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 A4/cuenta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    A4/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  A4/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  A4/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.120     1.729    A4/cuenta[8]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  A4/cuenta0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.837    A4/data0[8]
    SLICE_X65Y21         FDRE                                         r  A4/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.854     1.981    A4/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  A4/cuenta_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    A4/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 A1/counter/count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/counter/count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.560     1.443    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  A1/counter/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  A1/counter/count_reg_reg[3]/Q
                         net (fo=4, routed)           0.120     1.705    A1/counter/out[3]
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  A1/counter/count_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.813    A1/counter/count_reg_reg[0]_i_2_n_4
    SLICE_X11Y65         FDRE                                         r  A1/counter/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.827     1.955    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  A1/counter/count_reg_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X11Y65         FDRE (Hold_fdre_C_D)         0.105     1.548    A1/counter/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 A4/cuenta_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/cuenta_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.466    A4/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  A4/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  A4/cuenta_reg[13]/Q
                         net (fo=2, routed)           0.116     1.723    A4/cuenta[13]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  A4/cuenta0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.838    A4/data0[13]
    SLICE_X65Y23         FDRE                                         r  A4/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     1.978    A4/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  A4/cuenta_reg[13]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    A4/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y127   A0/LED_OUT_NEG_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y126   A0/LED_OUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y65   A1/counter/count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y67   A1/counter/count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y67   A1/counter/count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y68   A1/counter/count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y68   A1/counter/count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y68   A1/counter/count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y68   A1/counter/count_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y127   A0/LED_OUT_NEG_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y127   A0/LED_OUT_NEG_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126   A0/LED_OUT_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126   A0/LED_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y65   A1/counter/count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y65   A1/counter/count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   A1/counter/count_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   A1/counter/count_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   A1/counter/count_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   A1/counter/count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y127   A0/LED_OUT_NEG_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y127   A0/LED_OUT_NEG_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126   A0/LED_OUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126   A0/LED_OUT_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y65   A1/counter/count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y65   A1/counter/count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   A1/counter/count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   A1/counter/count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   A1/counter/count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   A1/counter/count_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A4/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 4.416ns (61.514%)  route 2.763ns (38.486%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/count_reg[2]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  A4/count_reg[2]/Q
                         net (fo=8, routed)           0.936     1.454    A4/count_reg_n_0_[2]
    SLICE_X64Y21         LUT3 (Prop_lut3_I0_O)        0.156     1.610 r  A4/counter_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.826     3.437    counter_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.742     7.178 r  counter_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.178    counter[0]
    W7                                                                r  counter[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.089ns  (logic 4.407ns (62.165%)  route 2.682ns (37.835%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/count_reg[0]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  A4/count_reg[0]/Q
                         net (fo=7, routed)           0.875     1.393    A4/count_reg_n_0_[0]
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.150     1.543 r  A4/counter_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.350    counter_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739     7.089 r  counter_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.089    counter[2]
    U8                                                                r  counter[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.939ns  (logic 4.146ns (59.757%)  route 2.792ns (40.243%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/count_reg[2]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  A4/count_reg[2]/Q
                         net (fo=8, routed)           0.936     1.454    A4/count_reg_n_0_[2]
    SLICE_X64Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.578 r  A4/counter_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.856     3.434    counter_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.939 r  counter_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.939    counter[5]
    V5                                                                r  counter[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.920ns  (logic 4.441ns (64.169%)  route 2.480ns (35.831%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/count_reg[2]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  A4/count_reg[2]/Q
                         net (fo=8, routed)           0.936     1.454    A4/count_reg_n_0_[2]
    SLICE_X64Y21         LUT3 (Prop_lut3_I0_O)        0.156     1.610 r  A4/counter_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.543     3.154    counter_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.767     6.920 r  counter_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.920    counter[3]
    V8                                                                r  counter[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.895ns  (logic 4.173ns (60.533%)  route 2.721ns (39.467%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/count_reg[2]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  A4/count_reg[2]/Q
                         net (fo=8, routed)           0.813     1.331    A4/count_reg_n_0_[2]
    SLICE_X64Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.455 r  A4/counter_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.908     3.363    counter_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.895 r  counter_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.895    counter[6]
    U7                                                                r  counter[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.749ns  (logic 4.162ns (61.671%)  route 2.587ns (38.329%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/count_reg[2]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  A4/count_reg[2]/Q
                         net (fo=8, routed)           0.764     1.282    A4/count_reg_n_0_[2]
    SLICE_X64Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  A4/counter_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.822     3.229    counter_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.749 r  counter_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.749    counter[4]
    U5                                                                r  counter[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/ir_in_prev2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            A4/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.824ns  (logic 0.897ns (31.764%)  route 1.927ns (68.236%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/ir_in_prev2_reg/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  A4/ir_in_prev2_reg/Q
                         net (fo=1, routed)           1.125     1.603    A3/ir_in_prev2
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.295     1.898 r  A3/count[2]_i_2/O
                         net (fo=3, routed)           0.802     2.700    A4/count10_out
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.824 r  A4/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.824    A4/count[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  A4/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/ir_in_prev2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            A4/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.540ns  (logic 0.897ns (35.316%)  route 1.643ns (64.684%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/ir_in_prev2_reg/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  A4/ir_in_prev2_reg/Q
                         net (fo=1, routed)           1.125     1.603    A3/ir_in_prev2
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.295     1.898 r  A3/count[2]_i_2/O
                         net (fo=3, routed)           0.518     2.416    A4/count10_out
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.540 r  A4/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.540    A4/count[1]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  A4/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/ir_in_prev2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            A4/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.537ns  (logic 0.897ns (35.358%)  route 1.640ns (64.642%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/ir_in_prev2_reg/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  A4/ir_in_prev2_reg/Q
                         net (fo=1, routed)           1.125     1.603    A3/ir_in_prev2
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.295     1.898 r  A3/count[2]_i_2/O
                         net (fo=3, routed)           0.515     2.413    A4/count10_out
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.537 r  A4/count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.537    A4/count[2]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  A4/count_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A4/ir_in_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            A4/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/ir_in_prev_reg/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  A4/ir_in_prev_reg/Q
                         net (fo=3, routed)           0.122     0.270    A4/ir_in_prev
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.099     0.369 r  A4/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.369    A4/count[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  A4/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A4/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/count_reg[1]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  A4/count_reg[1]/Q
                         net (fo=7, routed)           0.198     0.362    A4/count_reg_n_0_[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.407 r  A4/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    A4/count[1]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  A4/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A4/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/count_reg[1]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  A4/count_reg[1]/Q
                         net (fo=7, routed)           0.198     0.362    A4/count_reg_n_0_[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.407 r  A4/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.407    A4/count[2]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  A4/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.430ns (70.212%)  route 0.607ns (29.788%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/count_reg[0]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  A4/count_reg[0]/Q
                         net (fo=7, routed)           0.237     0.401    A4/count_reg_n_0_[0]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.045     0.446 r  A4/counter_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.369     0.816    counter_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.037 r  counter_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.037    counter[4]
    U5                                                                r  counter[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.518ns (74.029%)  route 0.533ns (25.971%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/count_reg[1]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  A4/count_reg[1]/Q
                         net (fo=7, routed)           0.235     0.399    A4/count_reg_n_0_[1]
    SLICE_X64Y21         LUT3 (Prop_lut3_I1_O)        0.044     0.443 r  A4/counter_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.298     0.741    counter_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         1.310     2.051 r  counter_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.051    counter[3]
    V8                                                                r  counter[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.415ns (68.665%)  route 0.646ns (31.335%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/count_reg[1]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  A4/count_reg[1]/Q
                         net (fo=7, routed)           0.235     0.399    A4/count_reg_n_0_[1]
    SLICE_X64Y21         LUT3 (Prop_lut3_I1_O)        0.045     0.444 r  A4/counter_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.411     0.855    counter_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.060 r  counter_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.060    counter[5]
    V5                                                                r  counter[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.441ns (68.380%)  route 0.667ns (31.620%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/count_reg[1]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  A4/count_reg[1]/Q
                         net (fo=7, routed)           0.231     0.395    A4/count_reg_n_0_[1]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.045     0.440 r  A4/counter_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.436     0.876    counter_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.108 r  counter_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.108    counter[6]
    U7                                                                r  counter[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.512ns (70.739%)  route 0.625ns (29.261%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/count_reg[1]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  A4/count_reg[1]/Q
                         net (fo=7, routed)           0.231     0.395    A4/count_reg_n_0_[1]
    SLICE_X64Y20         LUT3 (Prop_lut3_I0_O)        0.046     0.441 r  A4/counter_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.395     0.835    counter_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.302     2.137 r  counter_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.137    counter[2]
    U8                                                                r  counter[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A4/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.494ns (69.751%)  route 0.648ns (30.249%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  A4/count_reg[1]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  A4/count_reg[1]/Q
                         net (fo=7, routed)           0.235     0.399    A4/count_reg_n_0_[1]
    SLICE_X64Y21         LUT3 (Prop_lut3_I1_O)        0.044     0.443 r  A4/counter_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.413     0.856    counter_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.286     2.142 r  counter_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.142    counter[0]
    W7                                                                r  counter[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A2/object_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.203ns  (logic 8.919ns (51.846%)  route 8.284ns (48.154%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.791     5.312    A2/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  A2/object_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  A2/object_detected_reg/Q
                         net (fo=8, routed)           2.959     8.728    A1/decode/object_detectedent_OBUF
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      3.841    12.569 r  A1/decode/value0/P[1]
                         net (fo=2, routed)           1.366    13.935    A1/counter/P[1]
    SLICE_X12Y67         LUT4 (Prop_lut4_I1_O)        0.124    14.059 r  A1/counter/PWM0_carry_i_8/O
                         net (fo=1, routed)           0.000    14.059    A1/compare/S[0]
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.572 r  A1/compare/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.572    A1/compare/PWM0_carry_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.689 r  A1/compare/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.689    A1/compare/PWM0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.846 r  A1/compare/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           3.958    18.804    SALIDA_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.711    22.516 r  SALIDA_OBUF_inst/O
                         net (fo=0)                   0.000    22.516    SALIDA
    B16                                                               r  SALIDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A3/object_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.016ns  (logic 0.704ns (10.034%)  route 6.312ns (89.966%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.789     5.310    A3/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  A3/object_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  A3/object_detected_reg/Q
                         net (fo=3, routed)           5.510    11.276    A3/object_detectedsal_OBUF
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.124    11.400 r  A3/count[2]_i_2/O
                         net (fo=3, routed)           0.802    12.202    A4/count10_out
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124    12.326 r  A4/count[0]_i_1/O
                         net (fo=1, routed)           0.000    12.326    A4/count[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  A4/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A3/object_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.732ns  (logic 0.704ns (10.458%)  route 6.028ns (89.542%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.789     5.310    A3/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  A3/object_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  A3/object_detected_reg/Q
                         net (fo=3, routed)           5.510    11.276    A3/object_detectedsal_OBUF
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.124    11.400 r  A3/count[2]_i_2/O
                         net (fo=3, routed)           0.518    11.918    A4/count10_out
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124    12.042 r  A4/count[1]_i_1/O
                         net (fo=1, routed)           0.000    12.042    A4/count[1]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  A4/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A3/object_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 0.704ns (10.462%)  route 6.025ns (89.538%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.789     5.310    A3/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  A3/object_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  A3/object_detected_reg/Q
                         net (fo=3, routed)           5.510    11.276    A3/object_detectedsal_OBUF
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.124    11.400 r  A3/count[2]_i_2/O
                         net (fo=3, routed)           0.515    11.915    A4/count10_out
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124    12.039 r  A4/count[2]_i_1/O
                         net (fo=1, routed)           0.000    12.039    A4/count[2]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  A4/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2/object_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/ir_in_prev_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.985ns  (logic 0.456ns (7.619%)  route 5.529ns (92.381%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.791     5.312    A2/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  A2/object_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  A2/object_detected_reg/Q
                         net (fo=8, routed)           5.529    11.297    A4/object_detectedent_OBUF
    SLICE_X64Y21         FDRE                                         r  A4/ir_in_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2/object_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_detectedent
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 3.964ns (69.931%)  route 1.704ns (30.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.791     5.312    A2/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  A2/object_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  A2/object_detected_reg/Q
                         net (fo=8, routed)           1.704     7.473    object_detectedent_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508    10.981 r  object_detectedent_OBUF_inst/O
                         net (fo=0)                   0.000    10.981    object_detectedent
    A17                                                               r  object_detectedent (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A0/LED_OUT_NEG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_OUT_NEG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.514ns  (logic 3.981ns (72.195%)  route 1.533ns (27.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.792     5.313    A0/clk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  A0/LED_OUT_NEG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  A0/LED_OUT_NEG_reg/Q
                         net (fo=1, routed)           1.533     7.302    LED_OUT_NEG_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    10.827 r  LED_OUT_NEG_OBUF_inst/O
                         net (fo=0)                   0.000    10.827    LED_OUT_NEG
    B15                                                               r  LED_OUT_NEG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A3/object_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/ir_in_prev2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.504ns  (logic 0.456ns (8.285%)  route 5.048ns (91.715%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.789     5.310    A3/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  A3/object_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  A3/object_detected_reg/Q
                         net (fo=3, routed)           5.048    10.814    A4/object_detectedsal_OBUF
    SLICE_X64Y21         FDRE                                         r  A4/ir_in_prev2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A0/LED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.501ns  (logic 3.968ns (72.129%)  route 1.533ns (27.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.791     5.312    A0/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  A0/LED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  A0/LED_OUT_reg/Q
                         net (fo=1, routed)           1.533     7.301    LED_OUT_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.512    10.813 r  LED_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    10.813    LED_OUT
    A16                                                               r  LED_OUT (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A3/object_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_detectedsal
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.496ns  (logic 3.948ns (71.842%)  route 1.547ns (28.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.789     5.310    A3/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  A3/object_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  A3/object_detected_reg/Q
                         net (fo=3, routed)           1.547     7.314    object_detectedsal_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    10.806 r  object_detectedsal_OBUF_inst/O
                         net (fo=0)                   0.000    10.806    object_detectedsal
    C16                                                               r  object_detectedsal (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A3/object_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_detectedsal
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.334ns (81.621%)  route 0.300ns (18.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.662     1.546    A3/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  A3/object_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  A3/object_detected_reg/Q
                         net (fo=3, routed)           0.300     1.987    object_detectedsal_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.181 r  object_detectedsal_OBUF_inst/O
                         net (fo=0)                   0.000     3.181    object_detectedsal
    C16                                                               r  object_detectedsal (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A0/LED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.354ns (82.553%)  route 0.286ns (17.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.663     1.547    A0/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  A0/LED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  A0/LED_OUT_reg/Q
                         net (fo=1, routed)           0.286     1.974    LED_OUT_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.213     3.187 r  LED_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     3.187    LED_OUT
    A16                                                               r  LED_OUT (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A0/LED_OUT_NEG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_OUT_NEG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 1.367ns (82.689%)  route 0.286ns (17.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.665     1.549    A0/clk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  A0/LED_OUT_NEG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  A0/LED_OUT_NEG_reg/Q
                         net (fo=1, routed)           0.286     1.976    LED_OUT_NEG_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.226     3.201 r  LED_OUT_NEG_OBUF_inst/O
                         net (fo=0)                   0.000     3.201    LED_OUT_NEG
    B15                                                               r  LED_OUT_NEG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2/object_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_detectedent
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.350ns (79.019%)  route 0.358ns (20.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.663     1.547    A2/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  A2/object_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  A2/object_detected_reg/Q
                         net (fo=8, routed)           0.358     2.046    object_detectedent_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.255 r  object_detectedent_OBUF_inst/O
                         net (fo=0)                   0.000     3.255    object_detectedent
    A17                                                               r  object_detectedent (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A3/object_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/ir_in_prev2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 0.141ns (5.810%)  route 2.286ns (94.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.662     1.546    A3/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  A3/object_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  A3/object_detected_reg/Q
                         net (fo=3, routed)           2.286     3.972    A4/object_detectedsal_OBUF
    SLICE_X64Y21         FDRE                                         r  A4/ir_in_prev2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2/object_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/ir_in_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 0.141ns (5.257%)  route 2.541ns (94.743%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.663     1.547    A2/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  A2/object_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  A2/object_detected_reg/Q
                         net (fo=8, routed)           2.541     4.229    A4/object_detectedent_OBUF
    SLICE_X64Y21         FDRE                                         r  A4/ir_in_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2/object_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 0.186ns (6.826%)  route 2.539ns (93.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.663     1.547    A2/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  A2/object_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  A2/object_detected_reg/Q
                         net (fo=8, routed)           2.539     4.227    A4/object_detectedent_OBUF
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.045     4.272 r  A4/count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.272    A4/count[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  A4/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A3/object_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.847ns  (logic 0.231ns (8.114%)  route 2.616ns (91.886%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.662     1.546    A3/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  A3/object_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  A3/object_detected_reg/Q
                         net (fo=3, routed)           2.425     4.111    A3/object_detectedsal_OBUF
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.045     4.156 r  A3/count[2]_i_2/O
                         net (fo=3, routed)           0.191     4.348    A4/count10_out
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.045     4.393 r  A4/count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.393    A4/count[2]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  A4/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A3/object_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A4/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.849ns  (logic 0.231ns (8.108%)  route 2.618ns (91.892%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.662     1.546    A3/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  A3/object_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  A3/object_detected_reg/Q
                         net (fo=3, routed)           2.425     4.111    A3/object_detectedsal_OBUF
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.045     4.156 r  A3/count[2]_i_2/O
                         net (fo=3, routed)           0.193     4.350    A4/count10_out
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.045     4.395 r  A4/count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.395    A4/count[1]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  A4/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/counter/count_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.138ns  (logic 1.572ns (50.106%)  route 1.566ns (49.894%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.556     1.439    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y69         FDRE                                         r  A1/counter/count_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  A1/counter/count_reg_reg[16]/Q
                         net (fo=4, routed)           0.186     1.767    A1/decode/out[16]
    SLICE_X12Y69         LUT4 (Prop_lut4_I3_O)        0.048     1.815 r  A1/decode/PWM0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.815    A1/compare/SALIDA_0[0]
    SLICE_X12Y69         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     1.923 r  A1/compare/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.379     3.302    SALIDA_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.275     4.577 r  SALIDA_OBUF_inst/O
                         net (fo=0)                   0.000     4.577    SALIDA
    B16                                                               r  SALIDA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.894ns  (logic 1.565ns (26.559%)  route 4.328ns (73.441%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           3.303     4.744    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          1.025     5.894    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  A1/counter/count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.433     4.774    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y67         FDRE                                         r  A1/counter/count_reg_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.894ns  (logic 1.565ns (26.559%)  route 4.328ns (73.441%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           3.303     4.744    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          1.025     5.894    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  A1/counter/count_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.433     4.774    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y67         FDRE                                         r  A1/counter/count_reg_reg[11]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.894ns  (logic 1.565ns (26.559%)  route 4.328ns (73.441%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           3.303     4.744    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          1.025     5.894    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  A1/counter/count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.433     4.774    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y67         FDRE                                         r  A1/counter/count_reg_reg[8]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.894ns  (logic 1.565ns (26.559%)  route 4.328ns (73.441%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           3.303     4.744    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          1.025     5.894    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  A1/counter/count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.433     4.774    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y67         FDRE                                         r  A1/counter/count_reg_reg[9]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 1.565ns (26.599%)  route 4.319ns (73.401%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           3.303     4.744    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          1.016     5.885    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y69         FDRE                                         r  A1/counter/count_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.430     4.771    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y69         FDRE                                         r  A1/counter/count_reg_reg[16]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 1.565ns (26.599%)  route 4.319ns (73.401%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           3.303     4.744    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          1.016     5.885    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y69         FDRE                                         r  A1/counter/count_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.430     4.771    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y69         FDRE                                         r  A1/counter/count_reg_reg[17]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 1.565ns (26.599%)  route 4.319ns (73.401%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           3.303     4.744    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          1.016     5.885    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y69         FDRE                                         r  A1/counter/count_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.430     4.771    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y69         FDRE                                         r  A1/counter/count_reg_reg[18]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 1.565ns (26.599%)  route 4.319ns (73.401%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           3.303     4.744    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          1.016     5.885    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y69         FDRE                                         r  A1/counter/count_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.430     4.771    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y69         FDRE                                         r  A1/counter/count_reg_reg[19]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.632ns  (logic 1.565ns (27.792%)  route 4.067ns (72.208%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           3.303     4.744    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          0.764     5.632    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y65         FDRE                                         r  A1/counter/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.435     4.776    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  A1/counter/count_reg_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.632ns  (logic 1.565ns (27.792%)  route 4.067ns (72.208%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           3.303     4.744    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.868 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          0.764     5.632    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y65         FDRE                                         r  A1/counter/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.435     4.776    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  A1/counter/count_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IR_INsalida
                            (input port)
  Destination:            A3/object_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.218ns (32.102%)  route 0.461ns (67.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  IR_INsalida (IN)
                         net (fo=0)                   0.000     0.000    IR_INsalida
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  IR_INsalida_IBUF_inst/O
                         net (fo=1, routed)           0.461     0.680    A3/IR_INsalida_IBUF
    SLICE_X0Y124         FDRE                                         r  A3/object_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.934     2.062    A3/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  A3/object_detected_reg/C

Slack:                    inf
  Source:                 IR_INentrada
                            (input port)
  Destination:            A2/object_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.216ns (29.222%)  route 0.524ns (70.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  IR_INentrada (IN)
                         net (fo=0)                   0.000     0.000    IR_INentrada
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  IR_INentrada_IBUF_inst/O
                         net (fo=1, routed)           0.524     0.740    A2/IR_INentrada_IBUF
    SLICE_X0Y126         FDRE                                         r  A2/object_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.935     2.063    A2/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  A2/object_detected_reg/C

Slack:                    inf
  Source:                 IR_IN
                            (input port)
  Destination:            A0/LED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.233ns (30.741%)  route 0.525ns (69.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  IR_IN (IN)
                         net (fo=0)                   0.000     0.000    IR_IN
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  IR_IN_IBUF_inst/O
                         net (fo=2, routed)           0.525     0.758    A0/IR_IN_IBUF
    SLICE_X0Y126         FDRE                                         r  A0/LED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.935     2.063    A0/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  A0/LED_OUT_reg/C

Slack:                    inf
  Source:                 IR_IN
                            (input port)
  Destination:            A0/LED_OUT_NEG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.278ns (32.433%)  route 0.579ns (67.567%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  IR_IN (IN)
                         net (fo=0)                   0.000     0.000    IR_IN
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  IR_IN_IBUF_inst/O
                         net (fo=2, routed)           0.579     0.812    A0/IR_IN_IBUF
    SLICE_X0Y127         LUT1 (Prop_lut1_I0_O)        0.045     0.857 r  A0/LED_OUT_NEG_i_1/O
                         net (fo=1, routed)           0.000     0.857    A0/LED_OUT_NEG_i_1_n_0
    SLICE_X0Y127         FDRE                                         r  A0/LED_OUT_NEG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.937     2.065    A0/clk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  A0/LED_OUT_NEG_reg/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.891ns  (logic 0.255ns (13.456%)  route 1.637ns (86.544%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.370     1.580    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.625 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          0.267     1.891    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y68         FDRE                                         r  A1/counter/count_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.824     1.952    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  A1/counter/count_reg_reg[12]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.891ns  (logic 0.255ns (13.456%)  route 1.637ns (86.544%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.370     1.580    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.625 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          0.267     1.891    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y68         FDRE                                         r  A1/counter/count_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.824     1.952    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  A1/counter/count_reg_reg[13]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.891ns  (logic 0.255ns (13.456%)  route 1.637ns (86.544%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.370     1.580    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.625 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          0.267     1.891    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y68         FDRE                                         r  A1/counter/count_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.824     1.952    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  A1/counter/count_reg_reg[14]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.891ns  (logic 0.255ns (13.456%)  route 1.637ns (86.544%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.370     1.580    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.625 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          0.267     1.891    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y68         FDRE                                         r  A1/counter/count_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.824     1.952    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  A1/counter/count_reg_reg[15]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.904ns  (logic 0.255ns (13.371%)  route 1.649ns (86.629%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.370     1.580    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.625 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          0.279     1.904    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y65         FDRE                                         r  A1/counter/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.827     1.955    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  A1/counter/count_reg_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            A1/counter/count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.904ns  (logic 0.255ns (13.371%)  route 1.649ns (86.629%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.370     1.580    A1/counter/clr_IBUF
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.625 r  A1/counter/count_reg[0]_i_1/O
                         net (fo=20, routed)          0.279     1.904    A1/counter/count_reg[0]_i_1_n_0
    SLICE_X11Y65         FDRE                                         r  A1/counter/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.827     1.955    A1/counter/clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  A1/counter/count_reg_reg[1]/C





