<dec f='codebrowser/include/hw/pci/pci.h' l='358' type='int pci_add_capability(PCIDevice * pdev, uint8_t cap_id, uint8_t offset, uint8_t size, Error ** errp)'/>
<use f='codebrowser/hw/i386/amd_iommu.c' l='1163' u='c' c='amdvi_realize'/>
<use f='codebrowser/hw/i386/amd_iommu.c' l='1170' u='c' c='amdvi_realize'/>
<use f='codebrowser/hw/i386/amd_iommu.c' l='1175' u='c' c='amdvi_realize'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1252' u='c' c='assigned_device_pci_cap_init'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1283' u='c' c='assigned_device_pci_cap_init'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1312' u='c' c='assigned_device_pci_cap_init'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1379' u='c' c='assigned_device_pci_cap_init'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1454' u='c' c='assigned_device_pci_cap_init'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1481' u='c' c='assigned_device_pci_cap_init'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1498' u='c' c='assigned_device_pci_cap_init'/>
<use f='codebrowser/hw/ide/ich.c' l='133' u='c' c='pci_ich9_ahci_realize'/>
<use f='codebrowser/hw/net/e1000e.c' l='377' u='c' c='e1000e_add_pm_capability'/>
<use f='codebrowser/hw/net/eepro100.c' l='573' u='c' c='e100_pci_reset'/>
<use f='codebrowser/hw/pci/msi.c' l='219' u='c' c='msi_init'/>
<use f='codebrowser/hw/pci/msix.c' l='304' u='c' c='msix_init'/>
<def f='codebrowser/hw/pci/pci.c' l='2266' ll='2307' type='int pci_add_capability(PCIDevice * pdev, uint8_t cap_id, uint8_t offset, uint8_t size, Error ** errp)'/>
<doc f='codebrowser/hw/pci/pci.c' l='2260'>/*
 * On success, pci_add_capability() returns a positive value
 * that the offset of the pci capability.
 * On failure, it sets an error and returns a negative error
 * code.
 */</doc>
<use f='codebrowser/hw/pci/pci_bridge.c' l='49' u='c' c='pci_bridge_ssvid_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='99' u='c' c='pcie_cap_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='133' u='c' c='pcie_cap_v1_init'/>
<use f='codebrowser/hw/pci/shpc.c' l='453' u='c' c='shpc_cap_add_config'/>
<use f='codebrowser/hw/pci/slotid_cap.c' l='27' u='c' c='slotid_cap_init'/>
<use f='codebrowser/hw/vfio/pci.c' l='1761' u='c' c='vfio_setup_pcie_cap'/>
<use f='codebrowser/hw/vfio/pci.c' l='1855' u='c' c='vfio_add_std_cap'/>
<use f='codebrowser/hw/vfio/pci.c' l='1859' u='c' c='vfio_add_std_cap'/>
<use f='codebrowser/hw/vfio/pci.c' l='1862' u='c' c='vfio_add_std_cap'/>
<use f='codebrowser/hw/virtio/virtio-pci.c' l='1165' u='c' c='virtio_pci_add_mem_cap'/>
<use f='codebrowser/hw/virtio/virtio-pci.c' l='1813' u='c' c='virtio_pci_realize'/>
