$date
	Tue Oct 12 09:13:46 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module F_SUBS_tb $end
$var wire 1 ! E $end
$var wire 1 " D $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1!
1"
1%
#40
0%
1$
#60
0"
1%
#80
0!
1"
0%
0$
1#
#100
0"
1%
#120
0%
1$
#140
1!
1"
1%
#160
