

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Sat Jan 06 18:14:39 2024

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F452
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F452 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _ADCON0bits	set	4034
    49   000000                     _LATB	set	3978
    50   000000                     _TRISB	set	3987
    51   000000                     _ADCON1	set	4033
    52   000000                     _ADRESH	set	4036
    53   000000                     _ADRESL	set	4035
    54   000000                     _ADCON0	set	4034
    55   000000                     _TRISC	set	3988
    56   000000                     _LATC	set	3979
    57                           
    58                           ; #config settings
    59                           
    60                           	psect	cinit
    61   003FA2                     __pcinit:
    62                           	callstack 0
    63   003FA2                     start_initialization:
    64                           	callstack 0
    65   003FA2                     __initialization:
    66                           	callstack 0
    67   003FA2                     end_of_initialization:
    68                           	callstack 0
    69   003FA2                     __end_of__initialization:
    70                           	callstack 0
    71   003FA2  0100               	movlb	0
    72   003FA4  EFD4  F01F         	goto	_main	;jump to C main() function
    73                           
    74                           	psect	cstackCOMRAM
    75   000001                     __pcstackCOMRAM:
    76                           	callstack 0
    77   000001                     ??_main:
    78                           
    79                           ; 1 bytes @ 0x0
    80   000001                     	ds	1
    81                           
    82 ;;
    83 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    84 ;;
    85 ;; *************** function _main *****************
    86 ;; Defined at:
    87 ;;		line 61 in file "ADC452.c"
    88 ;; Parameters:    Size  Location     Type
    89 ;;		None
    90 ;; Auto vars:     Size  Location     Type
    91 ;;		None
    92 ;; Return value:  Size  Location     Type
    93 ;;                  1    wreg      void 
    94 ;; Registers used:
    95 ;;		wreg, status,2
    96 ;; Tracked objects:
    97 ;;		On entry : 0/0
    98 ;;		On exit  : 0/0
    99 ;;		Unchanged: 0/0
   100 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   101 ;;      Params:         0       0       0       0       0       0       0
   102 ;;      Locals:         0       0       0       0       0       0       0
   103 ;;      Temps:          1       0       0       0       0       0       0
   104 ;;      Totals:         1       0       0       0       0       0       0
   105 ;;Total ram usage:        1 bytes
   106 ;; This function calls:
   107 ;;		Nothing
   108 ;; This function is called by:
   109 ;;		Startup code after reset
   110 ;; This function uses a non-reentrant model
   111 ;;
   112                           
   113                           	psect	text0
   114   003FA8                     __ptext0:
   115                           	callstack 0
   116   003FA8                     _main:
   117                           	callstack 31
   118   003FA8  FFFF               	dw	65535	; assembler added errata NOP
   119                           
   120                           ;ADC452.c: 62:     ADCON1 = 0x8E;
   121   003FAA  0E8E               	movlw	142
   122   003FAC  6EC1               	movwf	193,c	;volatile
   123                           
   124                           ;ADC452.c: 63:     ADCON0 = 0xC0;
   125   003FAE  0EC0               	movlw	192
   126   003FB0  6EC2               	movwf	194,c	;volatile
   127   003FB2                     
   128                           ;ADC452.c: 64:     ADCON0bits.ADON = 1;
   129   003FB2  80C2               	bsf	194,0,c	;volatile
   130                           
   131                           ;ADC452.c: 66:     TRISB = 0x00;
   132   003FB4  0E00               	movlw	0
   133   003FB6  6E93               	movwf	147,c	;volatile
   134                           
   135                           ;ADC452.c: 67:     TRISC = 0x00;
   136   003FB8  0E00               	movlw	0
   137   003FBA  6E94               	movwf	148,c	;volatile
   138                           
   139                           ;ADC452.c: 68:     LATB = 0x00;
   140   003FBC  0E00               	movlw	0
   141   003FBE  6E8A               	movwf	138,c	;volatile
   142                           
   143                           ;ADC452.c: 69:     LATC = 0X00;
   144   003FC0  0E00               	movlw	0
   145   003FC2  6E8B               	movwf	139,c	;volatile
   146   003FC4                     l711:
   147   003FC4  FFFF               	dw	65535	; assembler added errata NOP
   148                           
   149                           ;ADC452.c: 72:     {;ADC452.c: 73:         ADCON0bits.GO_DONE = 1;
   150   003FC6  84C2               	bsf	194,2,c	;volatile
   151   003FC8                     l26:
   152   003FC8  FFFF               	dw	65535	; assembler added errata NOP
   153   003FCA  B4C2               	btfsc	194,2,c	;volatile
   154   003FCC  EFEA  F01F         	goto	u11
   155   003FD0  EFED  F01F         	goto	u10
   156   003FD4                     u11:
   157   003FD4  FFFF               	dw	65535	; assembler added errata NOP
   158   003FD6  EFE4  F01F         	goto	l26
   159   003FDA                     u10:
   160   003FDA  FFFF               	dw	65535	; assembler added errata NOP
   161   003FDC                     
   162                           ;ADC452.c: 75:         LATB = ADRESL;
   163   003FDC  CFC3 FF8A          	movff	4035,3978	;volatile
   164                           
   165                           ;ADC452.c: 76:         LATC = ADRESH;
   166   003FE0  CFC4 FF8B          	movff	4036,3979	;volatile
   167   003FE4                     
   168                           ;ADC452.c: 77:         _delay((unsigned long)((10)*(8000000/4000.0)));
   169   003FE4  0E14               	movlw	20
   170   003FE6  6E01               	movwf	??_main^0,c
   171   003FE8  0E7D               	movlw	125
   172   003FEA                     u27:
   173   003FEA  FFFF               	dw	65535	; errata NOP
   174   003FEC  2EE8               	decfsz	wreg,f,c
   175   003FEE  D7FD               	bra	u27
   176   003FF0  2E01               	decfsz	??_main^0,f,c
   177   003FF2  D7FB               	bra	u27
   178   003FF4  D000               	nop2	
   179   003FF6  EFE2  F01F         	goto	l711
   180   003FFA  EF01  F000         	goto	start
   181   003FFE                     __end_of_main:
   182                           	callstack 0
   183   003FFE  FFFF               	dw	65535	; assembler added errata NOP
   184                           
   185                           	psect	rparam
   186   000000                     
   187                           	psect	idloc
   188                           
   189                           ;Config register IDLOC0 @ 0x200000
   190                           ;	unspecified, using default values
   191   200000                     	org	2097152
   192   200000  FF                 	db	255
   193                           
   194                           ;Config register IDLOC1 @ 0x200001
   195                           ;	unspecified, using default values
   196   200001                     	org	2097153
   197   200001  FF                 	db	255
   198                           
   199                           ;Config register IDLOC2 @ 0x200002
   200                           ;	unspecified, using default values
   201   200002                     	org	2097154
   202   200002  FF                 	db	255
   203                           
   204                           ;Config register IDLOC3 @ 0x200003
   205                           ;	unspecified, using default values
   206   200003                     	org	2097155
   207   200003  FF                 	db	255
   208                           
   209                           ;Config register IDLOC4 @ 0x200004
   210                           ;	unspecified, using default values
   211   200004                     	org	2097156
   212   200004  FF                 	db	255
   213                           
   214                           ;Config register IDLOC5 @ 0x200005
   215                           ;	unspecified, using default values
   216   200005                     	org	2097157
   217   200005  FF                 	db	255
   218                           
   219                           ;Config register IDLOC6 @ 0x200006
   220                           ;	unspecified, using default values
   221   200006                     	org	2097158
   222   200006  FF                 	db	255
   223                           
   224                           ;Config register IDLOC7 @ 0x200007
   225                           ;	unspecified, using default values
   226   200007                     	org	2097159
   227   200007  FF                 	db	255
   228                           
   229                           	psect	config
   230                           
   231                           ; Padding undefined space
   232   300000                     	org	3145728
   233   300000  FF                 	db	255
   234                           
   235                           ;Config register CONFIG1H @ 0x300001
   236                           ;	Oscillator Selection bits
   237                           ;	OSC = HS, HS oscillator
   238                           ;	Oscillator System Clock Switch Enable bit
   239                           ;	OSCS = OFF, Oscillator system clock switch option is disabled (main oscillator is sour
      +                          ce)
   240   300001                     	org	3145729
   241   300001  22                 	db	34
   242                           
   243                           ;Config register CONFIG2L @ 0x300002
   244                           ;	Power-up Timer Enable bit
   245                           ;	PWRT = OFF, PWRT disabled
   246                           ;	Brown-out Reset Enable bit
   247                           ;	BOR = OFF, Brown-out Reset disabled
   248                           ;	Brown-out Reset Voltage bits
   249                           ;	BORV = 20, VBOR set to 2.0V
   250   300002                     	org	3145730
   251   300002  0D                 	db	13
   252                           
   253                           ;Config register CONFIG2H @ 0x300003
   254                           ;	Watchdog Timer Enable bit
   255                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   256                           ;	Watchdog Timer Postscale Select bits
   257                           ;	WDTPS = 128, 1:128
   258   300003                     	org	3145731
   259   300003  0E                 	db	14
   260                           
   261                           ; Padding undefined space
   262   300004                     	org	3145732
   263   300004  FF                 	db	255
   264                           
   265                           ;Config register CONFIG3H @ 0x300005
   266                           ;	CCP2 Mux bit
   267                           ;	CCP2MUX = ON, CCP2 input/output is multiplexed with RC1
   268   300005                     	org	3145733
   269   300005  01                 	db	1
   270                           
   271                           ;Config register CONFIG4L @ 0x300006
   272                           ;	Stack Full/Underflow Reset Enable bit
   273                           ;	STVR = ON, Stack Full/Underflow will cause RESET
   274                           ;	Low Voltage ICSP Enable bit
   275                           ;	LVP = ON, Low Voltage ICSP enabled
   276                           ;	Background Debugger Enable bit
   277                           ;	DEBUG = 0x1, unprogrammed default
   278   300006                     	org	3145734
   279   300006  85                 	db	133
   280                           
   281                           ; Padding undefined space
   282   300007                     	org	3145735
   283   300007  FF                 	db	255
   284                           
   285                           ;Config register CONFIG5L @ 0x300008
   286                           ;	Code Protection bit
   287                           ;	CP0 = OFF, Block 0 (000200-001FFFh) not code protected
   288                           ;	Code Protection bit
   289                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code protected
   290                           ;	Code Protection bit
   291                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code protected
   292                           ;	Code Protection bit
   293                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code protected
   294   300008                     	org	3145736
   295   300008  0F                 	db	15
   296                           
   297                           ;Config register CONFIG5H @ 0x300009
   298                           ;	Boot Block Code Protection bit
   299                           ;	CPB = OFF, Boot Block (000000-0001FFh) not code protected
   300                           ;	Data EEPROM Code Protection bit
   301                           ;	CPD = OFF, Data EEPROM not code protected
   302   300009                     	org	3145737
   303   300009  C0                 	db	192
   304                           
   305                           ;Config register CONFIG6L @ 0x30000A
   306                           ;	Write Protection bit
   307                           ;	WRT0 = OFF, Block 0 (000200-001FFFh) not write protected
   308                           ;	Write Protection bit
   309                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write protected
   310                           ;	Write Protection bit
   311                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write protected
   312                           ;	Write Protection bit
   313                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write protected
   314   30000A                     	org	3145738
   315   30000A  0F                 	db	15
   316                           
   317                           ;Config register CONFIG6H @ 0x30000B
   318                           ;	Configuration Register Write Protection bit
   319                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write protected
   320                           ;	Boot Block Write Protection bit
   321                           ;	WRTB = OFF, Boot Block (000000-0001FFh) not write protected
   322                           ;	Data EEPROM Write Protection bit
   323                           ;	WRTD = OFF, Data EEPROM not write protected
   324   30000B                     	org	3145739
   325   30000B  E0                 	db	224
   326                           
   327                           ;Config register CONFIG7L @ 0x30000C
   328                           ;	Table Read Protection bit
   329                           ;	EBTR0 = OFF, Block 0 (000200-001FFFh) not protected from Table Reads executed in other
      +                           blocks
   330                           ;	Table Read Protection bit
   331                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from Table Reads executed in other
      +                           blocks
   332                           ;	Table Read Protection bit
   333                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from Table Reads executed in other
      +                           blocks
   334                           ;	Table Read Protection bit
   335                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from Table Reads executed in other
      +                           blocks
   336   30000C                     	org	3145740
   337   30000C  0F                 	db	15
   338                           
   339                           ;Config register CONFIG7H @ 0x30000D
   340                           ;	Boot Block Table Read Protection bit
   341                           ;	EBTRB = OFF, Boot Block (000000-0001FFh) not protected from Table Reads executed in ot
      +                          her blocks
   342   30000D                     	org	3145741
   343   30000D  40                 	db	64
   344                           tosu	equ	0xFFF
   345                           tosh	equ	0xFFE
   346                           tosl	equ	0xFFD
   347                           stkptr	equ	0xFFC
   348                           pclatu	equ	0xFFB
   349                           pclath	equ	0xFFA
   350                           pcl	equ	0xFF9
   351                           tblptru	equ	0xFF8
   352                           tblptrh	equ	0xFF7
   353                           tblptrl	equ	0xFF6
   354                           tablat	equ	0xFF5
   355                           prodh	equ	0xFF4
   356                           prodl	equ	0xFF3
   357                           indf0	equ	0xFEF
   358                           postinc0	equ	0xFEE
   359                           postdec0	equ	0xFED
   360                           preinc0	equ	0xFEC
   361                           plusw0	equ	0xFEB
   362                           fsr0h	equ	0xFEA
   363                           fsr0l	equ	0xFE9
   364                           wreg	equ	0xFE8
   365                           indf1	equ	0xFE7
   366                           postinc1	equ	0xFE6
   367                           postdec1	equ	0xFE5
   368                           preinc1	equ	0xFE4
   369                           plusw1	equ	0xFE3
   370                           fsr1h	equ	0xFE2
   371                           fsr1l	equ	0xFE1
   372                           bsr	equ	0xFE0
   373                           indf2	equ	0xFDF
   374                           postinc2	equ	0xFDE
   375                           postdec2	equ	0xFDD
   376                           preinc2	equ	0xFDC
   377                           plusw2	equ	0xFDB
   378                           fsr2h	equ	0xFDA
   379                           fsr2l	equ	0xFD9
   380                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      1       1
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      1       1       1        0.8%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBIGSFRh          3B      0       0      16        0.0%
BITBIGSFRlh         2C      0       0      17        0.0%
BITBIGSFRllh         7      0       0      18        0.0%
BITBIGSFRlll         A      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             5FF      0       0      21        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Sat Jan 06 18:14:39 2024

                                                          l26 3FC8  
                                                          l28 3FDC  
                                                          u10 3FDA  
                                                          u11 3FD4  
                                                          u27 3FEA  
                                                         l711 3FC4  
                                                         l713 3FE4  
                                                         l707 3FA8  
                                                         l709 3FB2  
                                                         wreg 000FE8  
                                                        _LATB 000F8A  
                                                        _LATC 000F8B  
                                                        _main 3FA8  
                                                        start 0002  
                                                ___param_bank 000000  
                                                       ?_main 0001  
                                                       _TRISB 000F93  
                                                       _TRISC 000F94  
                                             __initialization 3FA2  
                                                __end_of_main 3FFE  
                                                      ??_main 0001  
                                               __activetblptr 000000  
                                                      _ADCON0 000FC2  
                                                      _ADCON1 000FC1  
                                                      _ADRESH 000FC4  
                                                      _ADRESL 000FC3  
                                                      isa$std 000001  
                                                  __accesstop 0080  
                                     __end_of__initialization 3FA2  
                                               ___rparam_used 000001  
                                              __pcstackCOMRAM 0001  
                                                     __Hparam 0000  
                                                     __Lparam 0000  
                                                     __pcinit 3FA2  
                                                     __ramtop 0600  
                                                     __ptext0 3FA8  
                                        end_of_initialization 3FA2  
                                         start_initialization 3FA2  
                                                  _ADCON0bits 000FC2  
                                                    __Hrparam 0000  
                                                    __Lrparam 0000  
                                                    isa$xinst 000000  
