<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2017.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="20" Path="E:/vivado project/myY-86/myY-86.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="faed395e163b40ef9111ccf36136e1ad"/>
    <Option Name="Part" Val="xc7a15tcsg324-3"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/new/const_defination.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/predPC.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/selectPC.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/introduction_memory.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/predictPC.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Split.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/decodeReg.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/regFile.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/addPC.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/setRegIO.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/decode.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/EReg.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ALU_A.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ALU_B.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ALU.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/alufun.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/MREG.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/CCREG.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/cond.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/WREG.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/memOperation.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/data_memory.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/contructure/contructure.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_WREG_0_0/contructure_WREG_0_0.xci">
          <Proxy FileSetName="contructure_WREG_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_memOperation_0_0/contructure_memOperation_0_0.xci">
          <Proxy FileSetName="contructure_memOperation_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_data_memory_0_1/contructure_data_memory_0_1.xci">
          <Proxy FileSetName="contructure_data_memory_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_cond_0_0/contructure_cond_0_0.xci">
          <Proxy FileSetName="contructure_cond_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_EReg_0_0/contructure_EReg_0_0.xci">
          <Proxy FileSetName="contructure_EReg_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_predPC_0_0/contructure_predPC_0_0.xci">
          <Proxy FileSetName="contructure_predPC_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_selectPC_0_0/contructure_selectPC_0_0.xci">
          <Proxy FileSetName="contructure_selectPC_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_introduction_memory_0_1/contructure_introduction_memory_0_1.xci">
          <Proxy FileSetName="contructure_introduction_memory_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_predictPC_0_0/contructure_predictPC_0_0.xci">
          <Proxy FileSetName="contructure_predictPC_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_Split_0_0/contructure_Split_0_0.xci">
          <Proxy FileSetName="contructure_Split_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_decodeReg_0_1/contructure_decodeReg_0_1.xci">
          <Proxy FileSetName="contructure_decodeReg_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_regFile_0_1/contructure_regFile_0_1.xci">
          <Proxy FileSetName="contructure_regFile_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_addPC_0_0/contructure_addPC_0_0.xci">
          <Proxy FileSetName="contructure_addPC_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_setRegIO_0_0/contructure_setRegIO_0_0.xci">
          <Proxy FileSetName="contructure_setRegIO_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_decode_0_2/contructure_decode_0_2.xci">
          <Proxy FileSetName="contructure_decode_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_ALU_A_0_0/contructure_ALU_A_0_0.xci">
          <Proxy FileSetName="contructure_ALU_A_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_ALU_B_0_0/contructure_ALU_B_0_0.xci">
          <Proxy FileSetName="contructure_ALU_B_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_ALU_0_0/contructure_ALU_0_0.xci">
          <Proxy FileSetName="contructure_ALU_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_alufun_0_0/contructure_alufun_0_0.xci">
          <Proxy FileSetName="contructure_alufun_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_MREG_0_0/contructure_MREG_0_0.xci">
          <Proxy FileSetName="contructure_MREG_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="contructure.bd" FileRelPathName="ip/contructure_CCREG_0_0/contructure_CCREG_0_0.xci">
          <Proxy FileSetName="contructure_CCREG_0_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/contructure/hdl/contructure_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="contructure_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/new/test.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="contructure_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_WREG_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_WREG_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_WREG_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_memOperation_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_memOperation_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_memOperation_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_data_memory_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_data_memory_0_1">
      <Config>
        <Option Name="TopModule" Val="contructure_data_memory_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_cond_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_cond_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_cond_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_EReg_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_EReg_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_EReg_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_predPC_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_predPC_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_predPC_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_selectPC_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_selectPC_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_selectPC_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_introduction_memory_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_introduction_memory_0_1">
      <Config>
        <Option Name="TopModule" Val="contructure_introduction_memory_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_predictPC_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_predictPC_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_predictPC_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_Split_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_Split_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_Split_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_decodeReg_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_decodeReg_0_1">
      <Config>
        <Option Name="TopModule" Val="contructure_decodeReg_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_regFile_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_regFile_0_1">
      <Config>
        <Option Name="TopModule" Val="contructure_regFile_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_addPC_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_addPC_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_addPC_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_setRegIO_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_setRegIO_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_setRegIO_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_decode_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_decode_0_2">
      <Config>
        <Option Name="TopModule" Val="contructure_decode_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_ALU_A_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_ALU_A_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_ALU_A_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_ALU_B_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_ALU_B_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_ALU_B_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_ALU_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_ALU_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_ALU_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_alufun_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_alufun_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_alufun_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_MREG_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_MREG_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_MREG_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="contructure_CCREG_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/contructure_CCREG_0_0">
      <Config>
        <Option Name="TopModule" Val="contructure_CCREG_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a15tcsg324-3" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_WREG_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_WREG_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_WREG_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_WREG_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_memOperation_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_memOperation_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_memOperation_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_memOperation_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_data_memory_0_1_synth_1" Type="Ft3:Synth" SrcSet="contructure_data_memory_0_1" Part="xc7a15tcsg324-3" ConstrsSet="contructure_data_memory_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_data_memory_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_cond_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_cond_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_cond_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_cond_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_EReg_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_EReg_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_EReg_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_EReg_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_predPC_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_predPC_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_predPC_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_predPC_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_selectPC_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_selectPC_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_selectPC_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_selectPC_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_introduction_memory_0_1_synth_1" Type="Ft3:Synth" SrcSet="contructure_introduction_memory_0_1" Part="xc7a15tcsg324-3" ConstrsSet="contructure_introduction_memory_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_introduction_memory_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_predictPC_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_predictPC_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_predictPC_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_predictPC_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_Split_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_Split_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_Split_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_Split_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_decodeReg_0_1_synth_1" Type="Ft3:Synth" SrcSet="contructure_decodeReg_0_1" Part="xc7a15tcsg324-3" ConstrsSet="contructure_decodeReg_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_decodeReg_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_regFile_0_1_synth_1" Type="Ft3:Synth" SrcSet="contructure_regFile_0_1" Part="xc7a15tcsg324-3" ConstrsSet="contructure_regFile_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_regFile_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_addPC_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_addPC_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_addPC_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_addPC_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_setRegIO_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_setRegIO_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_setRegIO_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_setRegIO_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_decode_0_2_synth_1" Type="Ft3:Synth" SrcSet="contructure_decode_0_2" Part="xc7a15tcsg324-3" ConstrsSet="contructure_decode_0_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_decode_0_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_ALU_A_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_ALU_A_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_ALU_A_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_ALU_A_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_ALU_B_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_ALU_B_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_ALU_B_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_ALU_B_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_ALU_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_ALU_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_ALU_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_ALU_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_alufun_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_alufun_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_alufun_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_alufun_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_MREG_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_MREG_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_MREG_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_MREG_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_CCREG_0_0_synth_1" Type="Ft3:Synth" SrcSet="contructure_CCREG_0_0" Part="xc7a15tcsg324-3" ConstrsSet="contructure_CCREG_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/contructure_CCREG_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_WREG_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_WREG_0_0" Description="Default settings for Implementation." SynthRun="contructure_WREG_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_memOperation_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_memOperation_0_0" Description="Default settings for Implementation." SynthRun="contructure_memOperation_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_data_memory_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_data_memory_0_1" Description="Default settings for Implementation." SynthRun="contructure_data_memory_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_cond_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_cond_0_0" Description="Default settings for Implementation." SynthRun="contructure_cond_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_EReg_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_EReg_0_0" Description="Default settings for Implementation." SynthRun="contructure_EReg_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_predPC_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_predPC_0_0" Description="Default settings for Implementation." SynthRun="contructure_predPC_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_selectPC_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_selectPC_0_0" Description="Default settings for Implementation." SynthRun="contructure_selectPC_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_introduction_memory_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_introduction_memory_0_1" Description="Default settings for Implementation." SynthRun="contructure_introduction_memory_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_predictPC_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_predictPC_0_0" Description="Default settings for Implementation." SynthRun="contructure_predictPC_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_Split_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_Split_0_0" Description="Default settings for Implementation." SynthRun="contructure_Split_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_decodeReg_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_decodeReg_0_1" Description="Default settings for Implementation." SynthRun="contructure_decodeReg_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_regFile_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_regFile_0_1" Description="Default settings for Implementation." SynthRun="contructure_regFile_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_addPC_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_addPC_0_0" Description="Default settings for Implementation." SynthRun="contructure_addPC_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_setRegIO_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_setRegIO_0_0" Description="Default settings for Implementation." SynthRun="contructure_setRegIO_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_decode_0_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_decode_0_2" Description="Default settings for Implementation." SynthRun="contructure_decode_0_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_ALU_A_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_ALU_A_0_0" Description="Default settings for Implementation." SynthRun="contructure_ALU_A_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_ALU_B_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_ALU_B_0_0" Description="Default settings for Implementation." SynthRun="contructure_ALU_B_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_ALU_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_ALU_0_0" Description="Default settings for Implementation." SynthRun="contructure_ALU_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_alufun_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_alufun_0_0" Description="Default settings for Implementation." SynthRun="contructure_alufun_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_MREG_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_MREG_0_0" Description="Default settings for Implementation." SynthRun="contructure_MREG_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="contructure_CCREG_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcsg324-3" ConstrsSet="contructure_CCREG_0_0" Description="Default settings for Implementation." SynthRun="contructure_CCREG_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
