// $Module: reg_isp_wdma $
// $RegisterBank Version: V 1.0.00 $
// $Author: brian $
// $Date: Sun, 26 Sep 2021 04:20:44 PM $
//

//GEN REG ADDR/OFFSET/MASK
#define  ISP_WDMA_SHADOW_RD_SEL  0x0
// #define  ISP_WDMA_IP_DISABLE  0x4
#define  ISP_WDMA_DISABLE_SEGLEN 0x8
#define  ISP_WDMA_UP_RING_BASE  0xc
#define  ISP_WDMA_NORM_STATUS0  0x10
#define  ISP_WDMA_NORM_STATUS1  0x14
#define  ISP_WDMA_RING_BUFFER_EN 0x18
#define  ISP_WDMA_NORM_PERF  0x20
#define  ISP_RDMA_RING_PATCH_ENABLE 0x28
#define  ISP_RDMA_SET_RING_BASE 0x2c
#define  ISP_RDMA_RING_BASE_ADDR_L 0x30
#define  ISP_RDMA_RING_BASE_ADDR_H 0x34
#define  ISP_RDMA_RING_BUFFER_SIZE0 0x80
#define  ISP_RDMA_RING_BUFFER_SIZE1 0x84
#define  ISP_RDMA_RING_BUFFER_SIZE2 0x88
#define  ISP_RDMA_RING_BUFFER_SIZE3 0x8c
#define  ISP_RDMA_RING_BUFFER_SIZE4 0x90
#define  ISP_RDMA_RING_BUFFER_SIZE5 0x94
#define  ISP_RDMA_RING_BUFFER_SIZE6 0x98
#define  ISP_RDMA_RING_BUFFER_SIZE7 0x9c
#define  ISP_RDMA_RING_BUFFER_SIZE8 0xa0
#define  ISP_RDMA_RING_BUFFER_SIZE9 0xa4
#define  ISP_RDMA_RING_BUFFER_SIZE10 0xa8
#define  ISP_RDMA_RING_BUFFER_SIZE11 0xac
#define  ISP_RDMA_RING_BUFFER_SIZE12 0xb0
#define  ISP_RDMA_RING_BUFFER_SIZE13 0xb4
#define  ISP_RDMA_RING_BUFFER_SIZE14 0xb8
#define  ISP_RDMA_RING_BUFFER_SIZE15 0xbc
#define  ISP_RDMA_RING_BUFFER_SIZE16 0xc0
#define  ISP_RDMA_RING_BUFFER_SIZE17 0xc4
#define  ISP_RDMA_RING_BUFFER_SIZE18 0xc8
#define  ISP_RDMA_RING_BUFFER_SIZE19 0xcc
#define  ISP_RDMA_RING_BUFFER_SIZE20 0xd0
#define  ISP_RDMA_RING_BUFFER_SIZE21 0xd4
#define  ISP_RDMA_RING_BUFFER_SIZE22 0xd8
#define  ISP_RDMA_RING_BUFFER_SIZE23 0xdc
#define  ISP_RDMA_RING_BUFFER_SIZE24 0xe0
#define  ISP_RDMA_RING_BUFFER_SIZE25 0xe4
#define  ISP_RDMA_RING_BUFFER_SIZE26 0xe8
#define  ISP_RDMA_RING_BUFFER_SIZE27 0xec
#define  ISP_RDMA_RING_BUFFER_SIZE28 0xf0
#define  ISP_RDMA_RING_BUFFER_SIZE29 0xf4
#define  ISP_RDMA_RING_BUFFER_SIZE30 0xf8
#define  ISP_RDMA_RING_BUFFER_SIZE31 0xfc
#define  ISP_RDMA_NEXT_DMA_ADDR_STS0 0x100
#define  ISP_RDMA_NEXT_DMA_ADDR_STS1 0x104
#define  ISP_RDMA_NEXT_DMA_ADDR_STS2 0x108
#define  ISP_RDMA_NEXT_DMA_ADDR_STS3 0x10c
#define  ISP_RDMA_NEXT_DMA_ADDR_STS4 0x110
#define  ISP_RDMA_NEXT_DMA_ADDR_STS5 0x114
#define  ISP_RDMA_NEXT_DMA_ADDR_STS6 0x118
#define  ISP_RDMA_NEXT_DMA_ADDR_STS7 0x11c
#define  ISP_RDMA_NEXT_DMA_ADDR_STS8 0x120
#define  ISP_RDMA_NEXT_DMA_ADDR_STS9 0x124
#define  ISP_RDMA_NEXT_DMA_ADDR_STS10 0x128
#define  ISP_RDMA_NEXT_DMA_ADDR_STS11 0x12c
#define  ISP_RDMA_NEXT_DMA_ADDR_STS12 0x130
#define  ISP_RDMA_NEXT_DMA_ADDR_STS13 0x134
#define  ISP_RDMA_NEXT_DMA_ADDR_STS14 0x138
#define  ISP_RDMA_NEXT_DMA_ADDR_STS15 0x13c
#define  ISP_RDMA_NEXT_DMA_ADDR_STS16 0x140
#define  ISP_RDMA_NEXT_DMA_ADDR_STS17 0x144
#define  ISP_RDMA_NEXT_DMA_ADDR_STS18 0x148
#define  ISP_RDMA_NEXT_DMA_ADDR_STS19 0x14c
#define  ISP_RDMA_NEXT_DMA_ADDR_STS20 0x150
#define  ISP_RDMA_NEXT_DMA_ADDR_STS21 0x154
#define  ISP_RDMA_NEXT_DMA_ADDR_STS22 0x158
#define  ISP_RDMA_NEXT_DMA_ADDR_STS23 0x15c
#define  ISP_RDMA_NEXT_DMA_ADDR_STS24 0x160
#define  ISP_RDMA_NEXT_DMA_ADDR_STS25 0x164
#define  ISP_RDMA_NEXT_DMA_ADDR_STS26 0x168
#define  ISP_RDMA_NEXT_DMA_ADDR_STS27 0x16c
#define  ISP_RDMA_NEXT_DMA_ADDR_STS28 0x170
#define  ISP_RDMA_NEXT_DMA_ADDR_STS29 0x174
#define  ISP_RDMA_NEXT_DMA_ADDR_STS30 0x178
#define  ISP_RDMA_NEXT_DMA_ADDR_STS31 0x17c
#define  ISP_WDMA_REG_SHADOW_RD_SEL   0x0
#define  ISP_WDMA_REG_SHADOW_RD_SEL_OFFSET 0
#define  ISP_WDMA_REG_SHADOW_RD_SEL_MASK   0x1
#define  ISP_WDMA_REG_SHADOW_RD_SEL_BITS   0x1
#define  ISP_WDMA_REG_ABORT_MODE    0x0
#define  ISP_WDMA_REG_ABORT_MODE_OFFSET 1
#define  ISP_WDMA_REG_ABORT_MODE_MASK   0x2
#define  ISP_WDMA_REG_ABORT_MODE_BITS   0x1
// #define  ISP_WDMA_REG_IP_DISABLE   0x4
// #define  ISP_WDMA_REG_IP_DISABLE_OFFSET 0
// #define  ISP_WDMA_REG_IP_DISABLE_MASK   0xffffffff
// #define  ISP_WDMA_REG_IP_DISABLE_BITS   0x20
#define  ISP_WDMA_REG_SEGLEN_DISABLE    0x8
#define  ISP_WDMA_REG_SEGLEN_DISABLE_OFFSET 0
#define  ISP_WDMA_REG_SEGLEN_DISABLE_MASK   0xffffffff
#define  ISP_WDMA_REG_SEGLEN_DISABLE_BITS   0x20
#define  ISP_WDMA_REG_UP_RING_BASE  0xc
#define  ISP_WDMA_REG_UP_RING_BASE_OFFSET 0
#define  ISP_WDMA_REG_UP_RING_BASE_MASK 0xffffffff
#define  ISP_WDMA_REG_UP_RING_BASE_BITS 0x20
#define  ISP_WDMA_REG_ABORT_DONE   0x10
#define  ISP_WDMA_REG_ABORT_DONE_OFFSET 0
#define  ISP_WDMA_REG_ABORT_DONE_MASK   0x1
#define  ISP_WDMA_REG_ABORT_DONE_BITS   0x1
#define  ISP_WDMA_REG_ERROR_AXI   0x10
#define  ISP_WDMA_REG_ERROR_AXI_OFFSET 4
#define  ISP_WDMA_REG_ERROR_AXI_MASK   0x10
#define  ISP_WDMA_REG_ERROR_AXI_BITS   0x1
#define  ISP_WDMA_REG_ERROR_DMI   0x10
#define  ISP_WDMA_REG_ERROR_DMI_OFFSET 5
#define  ISP_WDMA_REG_ERROR_DMI_MASK   0x20
#define  ISP_WDMA_REG_ERROR_DMI_BITS   0x1
#define  ISP_WDMA_REG_SLOT_FULL   0x10
#define  ISP_WDMA_REG_SLOT_FULL_OFFSET 6
#define  ISP_WDMA_REG_SLOT_FULL_MASK   0x40
#define  ISP_WDMA_REG_SLOT_FULL_BITS   0x1
#define  ISP_WDMA_REG_ERROR_ID   0x10
#define  ISP_WDMA_REG_ERROR_ID_OFFSET 8
#define  ISP_WDMA_REG_ERROR_ID_MASK   0x1f00
#define  ISP_WDMA_REG_ERROR_ID_BITS   0x5
#define  ISP_WDMA_REG_DMA_VERSION   0x10
#define  ISP_WDMA_REG_DMA_VERSION_OFFSET 16
#define  ISP_WDMA_REG_DMA_VERSION_MASK   0xffff0000
#define  ISP_WDMA_REG_DMA_VERSION_BITS   0x10
#define  ISP_WDMA_REG_ID_IDLE   0x14
#define  ISP_WDMA_REG_ID_IDLE_OFFSET 0
#define  ISP_WDMA_REG_ID_IDLE_MASK   0xffffffff
#define  ISP_WDMA_REG_ID_IDLE_BITS   0x20
#define  ISP_WDMA_REG_BWLWIN   0x20
#define  ISP_WDMA_REG_BWLWIN_OFFSET 0
#define  ISP_WDMA_REG_BWLWIN_MASK   0x3ff
#define  ISP_WDMA_REG_BWLWIN_BITS   0xa
#define  ISP_WDMA_REG_BWLTXN   0x20
#define  ISP_WDMA_REG_BWLTXN_OFFSET 10
#define  ISP_WDMA_REG_BWLTXN_MASK   0xfc00
#define  ISP_WDMA_REG_BWLTXN_BITS   0x6
#define  ISP_WDMA_REG_QOSO_TH   0x20
#define  ISP_WDMA_REG_QOSO_TH_OFFSET 16
#define  ISP_WDMA_REG_QOSO_TH_MASK   0xf0000
#define  ISP_WDMA_REG_QOSO_TH_BITS   0x4
#define  ISP_WDMA_REG_QOSO_EN   0x20
#define  ISP_WDMA_REG_QOSO_EN_OFFSET 20
#define  ISP_WDMA_REG_QOSO_EN_MASK   0x100000
#define  ISP_WDMA_REG_QOSO_EN_BITS   0x1
#define  ISP_RDMA_REG_RING_PATCH_ENABLE 0x28
#define  ISP_RDMA_REG_RING_PATCH_ENABLE_OFFSET  0
#define  ISP_RDMA_REG_RING_PATCH_ENABLE_MASK    0xffffffff
#define  ISP_RDMA_REG_RING_PATCH_ENABLE_BITS    0x20
#define  ISP_RDMA_REG_SET_RING_BASE 0x2c
#define  ISP_RDMA_REG_SET_RING_BASE_OFFSET 0
#define  ISP_RDMA_REG_SET_RING_BASE_MASK    0xffffffff
#define  ISP_RDMA_REG_SET_RING_BASE_BITS    0x20
#define  ISP_RDMA_REG_RING_BASE_L   0x30
#define  ISP_RDMA_REG_RING_BASE_L_OFFSET    0
#define  ISP_RDMA_REG_RING_BASE_L_MASK  0xffffffff
#define  ISP_RDMA_REG_RING_BASE_L_BITS  0x20
#define  ISP_RDMA_REG_RING_BASE_H   0x34
#define  ISP_RDMA_REG_RING_BASE_H_OFFSET 0
#define  ISP_RDMA_REG_RING_BASE_H_MASK  0xff
#define  ISP_RDMA_REG_RING_BASE_H_BITS  0x8
#define  ISP_RDMA_REG_RBUF_SIZE0    0x80
#define  ISP_RDMA_REG_RBUF_SIZE0_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE0_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE0_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE1    0x84
#define  ISP_RDMA_REG_RBUF_SIZE1_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE1_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE1_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE2    0x88
#define  ISP_RDMA_REG_RBUF_SIZE2_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE2_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE2_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE3    0x8c
#define  ISP_RDMA_REG_RBUF_SIZE3_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE3_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE3_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE4    0x90
#define  ISP_RDMA_REG_RBUF_SIZE4_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE4_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE4_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE5    0x94
#define  ISP_RDMA_REG_RBUF_SIZE5_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE5_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE5_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE6    0x98
#define  ISP_RDMA_REG_RBUF_SIZE6_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE6_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE6_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE7    0x9c
#define  ISP_RDMA_REG_RBUF_SIZE7_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE7_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE7_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE8    0xa0
#define  ISP_RDMA_REG_RBUF_SIZE8_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE8_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE8_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE9    0xa4
#define  ISP_RDMA_REG_RBUF_SIZE9_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE9_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE9_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE10    0xa8
#define  ISP_RDMA_REG_RBUF_SIZE10_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE10_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE10_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE11    0xac
#define  ISP_RDMA_REG_RBUF_SIZE11_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE11_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE11_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE12    0xb0
#define  ISP_RDMA_REG_RBUF_SIZE12_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE12_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE12_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE13    0xb4
#define  ISP_RDMA_REG_RBUF_SIZE13_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE13_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE13_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE14    0xb8
#define  ISP_RDMA_REG_RBUF_SIZE14_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE14_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE14_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE15    0xbc
#define  ISP_RDMA_REG_RBUF_SIZE15_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE15_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE15_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE16    0xc0
#define  ISP_RDMA_REG_RBUF_SIZE16_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE16_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE16_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE17    0xc4
#define  ISP_RDMA_REG_RBUF_SIZE17_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE17_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE17_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE18    0xc8
#define  ISP_RDMA_REG_RBUF_SIZE18_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE18_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE18_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE19    0xcc
#define  ISP_RDMA_REG_RBUF_SIZE19_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE19_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE19_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE20    0xd0
#define  ISP_RDMA_REG_RBUF_SIZE20_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE20_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE20_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE21    0xd4
#define  ISP_RDMA_REG_RBUF_SIZE21_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE21_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE21_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE22    0xd8
#define  ISP_RDMA_REG_RBUF_SIZE22_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE22_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE22_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE23    0xdc
#define  ISP_RDMA_REG_RBUF_SIZE23_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE23_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE23_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE24    0xe0
#define  ISP_RDMA_REG_RBUF_SIZE24_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE24_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE24_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE25    0xe4
#define  ISP_RDMA_REG_RBUF_SIZE25_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE25_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE25_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE26    0xe8
#define  ISP_RDMA_REG_RBUF_SIZE26_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE26_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE26_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE27    0xec
#define  ISP_RDMA_REG_RBUF_SIZE27_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE27_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE27_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE28    0xf0
#define  ISP_RDMA_REG_RBUF_SIZE28_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE28_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE28_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE29    0xf4
#define  ISP_RDMA_REG_RBUF_SIZE29_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE29_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE29_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE30    0xf8
#define  ISP_RDMA_REG_RBUF_SIZE30_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE30_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE30_BITS   0x20
#define  ISP_RDMA_REG_RBUF_SIZE31    0xfc
#define  ISP_RDMA_REG_RBUF_SIZE31_OFFSET 0
#define  ISP_RDMA_REG_RBUF_SIZE31_MASK   0xffffffff
#define  ISP_RDMA_REG_RBUF_SIZE31_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR0    0x100
#define  ISP_RDMA_REG_NEXT_DMA_ADDR0_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR0_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR0_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR1    0x104
#define  ISP_RDMA_REG_NEXT_DMA_ADDR1_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR1_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR1_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR2    0x108
#define  ISP_RDMA_REG_NEXT_DMA_ADDR2_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR2_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR2_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR3    0x10c
#define  ISP_RDMA_REG_NEXT_DMA_ADDR3_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR3_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR3_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR4    0x110
#define  ISP_RDMA_REG_NEXT_DMA_ADDR4_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR4_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR4_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR5    0x114
#define  ISP_RDMA_REG_NEXT_DMA_ADDR5_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR5_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR5_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR6    0x118
#define  ISP_RDMA_REG_NEXT_DMA_ADDR6_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR6_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR6_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR7    0x11c
#define  ISP_RDMA_REG_NEXT_DMA_ADDR7_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR7_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR7_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR8    0x120
#define  ISP_RDMA_REG_NEXT_DMA_ADDR8_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR8_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR8_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR9    0x124
#define  ISP_RDMA_REG_NEXT_DMA_ADDR9_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR9_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR9_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR10    0x128
#define  ISP_RDMA_REG_NEXT_DMA_ADDR10_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR10_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR10_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR11    0x12c
#define  ISP_RDMA_REG_NEXT_DMA_ADDR11_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR11_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR11_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR12    0x130
#define  ISP_RDMA_REG_NEXT_DMA_ADDR12_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR12_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR12_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR13    0x134
#define  ISP_RDMA_REG_NEXT_DMA_ADDR13_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR13_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR13_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR14    0x138
#define  ISP_RDMA_REG_NEXT_DMA_ADDR14_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR14_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR14_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR15    0x13c
#define  ISP_RDMA_REG_NEXT_DMA_ADDR15_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR15_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR15_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR16    0x140
#define  ISP_RDMA_REG_NEXT_DMA_ADDR16_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR16_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR16_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR17    0x144
#define  ISP_RDMA_REG_NEXT_DMA_ADDR17_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR17_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR17_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR18    0x148
#define  ISP_RDMA_REG_NEXT_DMA_ADDR18_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR18_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR18_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR19    0x14c
#define  ISP_RDMA_REG_NEXT_DMA_ADDR19_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR19_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR19_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR20    0x150
#define  ISP_RDMA_REG_NEXT_DMA_ADDR20_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR20_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR20_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR21    0x154
#define  ISP_RDMA_REG_NEXT_DMA_ADDR21_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR21_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR21_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR22    0x158
#define  ISP_RDMA_REG_NEXT_DMA_ADDR22_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR22_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR22_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR23    0x15c
#define  ISP_RDMA_REG_NEXT_DMA_ADDR23_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR23_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR23_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR24    0x160
#define  ISP_RDMA_REG_NEXT_DMA_ADDR24_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR24_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR24_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR25    0x164
#define  ISP_RDMA_REG_NEXT_DMA_ADDR25_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR25_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR25_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR26    0x168
#define  ISP_RDMA_REG_NEXT_DMA_ADDR26_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR26_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR26_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR27    0x16c
#define  ISP_RDMA_REG_NEXT_DMA_ADDR27_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR27_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR27_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR28    0x170
#define  ISP_RDMA_REG_NEXT_DMA_ADDR28_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR28_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR28_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR29    0x174
#define  ISP_RDMA_REG_NEXT_DMA_ADDR29_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR29_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR29_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR30    0x178
#define  ISP_RDMA_REG_NEXT_DMA_ADDR30_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR30_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR30_BITS   0x20
#define  ISP_RDMA_REG_NEXT_DMA_ADDR31    0x17c
#define  ISP_RDMA_REG_NEXT_DMA_ADDR31_OFFSET 0
#define  ISP_RDMA_REG_NEXT_DMA_ADDR31_MASK   0xffffffff
#define  ISP_RDMA_REG_NEXT_DMA_ADDR31_BITS   0x20
