// ========== Copyright Header Begin ==========================================
// 
// OpenSPARC T1 Processor File: jbi_mout_sct_out_queues.vrhpal
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
// 
// The above named program is free software; you can redistribute it and/or
// modify it under the terms of the GNU General Public
// License version 2 as published by the Free Software Foundation.
// 
// The above named program is distributed in the hope that it will be 
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
// General Public License for more details.
// 
// You should have received a copy of the GNU General Public
// License along with this work; if not, write to the Free Software
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
// 
// ========== Copyright Header End ============================================
// ***************************************************************************
//
// File:	jbi_mout_sct0_out_queues.vrhpal
// Description: Coverage object for the jbi_mout jbi_sct0_out_queues state machine.
//
// ***************************************************************************

// Group:      jbi_mout
// FSM:        sct[3-0]_out_queues
// Interfaces:
//    Acronym	RTL signal w/ scope						Interface
//    -------   ----------------------------------------------------------	---------
//    state	"${JBUS_COV_PATH}.jbi.u_mout.sct[3-0]_out_queues.state[5:0]"	jbi_jbuscov_ifc



  // State declarations.
  state s_IDLE         	(JBI_SCT_OUTQ_STATE_IDLE);
  state s_JBUs_RD16_D01	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D01);
  state s_JBUS_RD16_D02	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D02);
  state s_JBUS_RD16_D03	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D03);
  state s_JBUS_RD16_D04	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D04);
  state s_JBUS_RD16_D05	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D05);
  state s_JBUS_RD16_D06	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D06);
  state s_JBUS_RD16_D07	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D07);
  state s_JBUS_RD16_D08	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D08);
  state s_JBUS_RD16_D09	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D09);
  state s_JBUS_RD16_D10	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D10);
  state s_JBUS_RD16_D11	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D11);
  state s_JBUS_RD16_D12	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D12);
  state s_JBUS_RD16_D13	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D13);
  state s_JBUS_RD16_D14	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D14);
  state s_JBUS_RD16_D15	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D15);
  state s_JBUS_RD16_D16	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D16);
  state s_JBUS_RD64_D01	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D01);
  state s_JBUS_RD64_D02	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D02);
  state s_JBUS_RD64_D03	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D03);
  state s_JBUS_RD64_D04	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D04);
  state s_JBUS_RD64_D05	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D05);
  state s_JBUS_RD64_D06	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D06);
  state s_JBUS_RD64_D07	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D07);
  state s_JBUS_RD64_D08	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D08);
  state s_JBUS_RD64_D09	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D09);
  state s_JBUS_RD64_D10	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D10);
  state s_JBUS_RD64_D11	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D11);
  state s_JBUS_RD64_D12	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D12);
  state s_JBUS_RD64_D13	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D13);
  state s_JBUS_RD64_D14	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D14);
  state s_JBUS_RD64_D15	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D15);
  state s_JBUS_RD64_D16	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D16);


  // Transitions.
  trans t_s_IDLE_s_IDLE				(JBI_SCT_OUTQ_STATE_IDLE          -> JBI_SCT_OUTQ_STATE_IDLE);
  trans t_s_IDLE_s_JBUS_RD16_D01		(JBI_SCT_OUTQ_STATE_IDLE          -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D01);
  trans t_s_IDLE_s_JBUS_RD64_D01		(JBI_SCT_OUTQ_STATE_IDLE          -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D01);

  trans t_s_JBUS_RD16_D01_s_JBUS_RD16_D02	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D01 -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D02);
  trans t_s_JBUS_RD16_D02_s_JBUS_RD16_D03	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D02 -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D03);
  trans t_s_JBUS_RD16_D03_s_JBUS_RD16_D04	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D03 -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D04);
  trans t_s_JBUS_RD16_D04_s_JBUS_RD16_D05	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D04 -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D05);
  trans t_s_JBUS_RD16_D05_s_JBUS_RD16_D06	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D05 -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D06);
  trans t_s_JBUS_RD16_D06_s_JBUS_RD16_D07	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D06 -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D07);
  trans t_s_JBUS_RD16_D07_s_JBUS_RD16_D08	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D07 -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D08);
  trans t_s_JBUS_RD16_D08_s_JBUS_RD16_D09	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D08 -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D09);
  trans t_s_JBUS_RD16_D09_s_JBUS_RD16_D10	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D09 -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D10);
  trans t_s_JBUS_RD16_D10_s_JBUS_RD16_D11	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D10 -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D11);
  trans t_s_JBUS_RD16_D11_s_JBUS_RD16_D12	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D11 -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D12);
  trans t_s_JBUS_RD16_D12_s_JBUS_RD16_D13	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D12 -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D13);
  trans t_s_JBUS_RD16_D13_s_JBUS_RD16_D14	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D13 -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D14);
  trans t_s_JBUS_RD16_D14_s_JBUS_RD16_D15	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D14 -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D15);
  trans t_s_JBUS_RD16_D15_s_JBUS_RD16_D16	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D15 -> JBI_SCT_OUTQ_STATE_JBUS_RD16_D16);
  trans t_s_JBUS_RD16_D16_s_IDLE         	(JBI_SCT_OUTQ_STATE_JBUS_RD16_D16 -> JBI_SCT_OUTQ_STATE_IDLE);

  trans t_s_JBUS_RD64_D01_s_JBUS_RD64_D02	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D01 -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D02);
  trans t_s_JBUS_RD64_D02_s_JBUS_RD64_D03	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D02 -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D03);
  trans t_s_JBUS_RD64_D03_s_JBUS_RD64_D04	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D03 -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D04);
  trans t_s_JBUS_RD64_D04_s_JBUS_RD64_D05	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D04 -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D05);
  trans t_s_JBUS_RD64_D05_s_JBUS_RD64_D06	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D05 -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D06);
  trans t_s_JBUS_RD64_D06_s_JBUS_RD64_D07	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D06 -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D07);
  trans t_s_JBUS_RD64_D07_s_JBUS_RD64_D08	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D07 -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D08);
  trans t_s_JBUS_RD64_D08_s_JBUS_RD64_D09	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D08 -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D09);
  trans t_s_JBUS_RD64_D09_s_JBUS_RD64_D10	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D09 -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D10);
  trans t_s_JBUS_RD64_D10_s_JBUS_RD64_D11	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D10 -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D11);
  trans t_s_JBUS_RD64_D11_s_JBUS_RD64_D12	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D11 -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D12);
  trans t_s_JBUS_RD64_D12_s_JBUS_RD64_D13	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D12 -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D13);
  trans t_s_JBUS_RD64_D13_s_JBUS_RD64_D14	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D13 -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D14);
  trans t_s_JBUS_RD64_D14_s_JBUS_RD64_D15	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D14 -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D15);
  trans t_s_JBUS_RD64_D15_s_JBUS_RD64_D16	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D15 -> JBI_SCT_OUTQ_STATE_JBUS_RD64_D16);
  trans t_s_JBUS_RD64_D16_s_IDLE         	(JBI_SCT_OUTQ_STATE_JBUS_RD64_D16 -> JBI_SCT_OUTQ_STATE_IDLE);


  // Bad states.
  bad_state s_not_SCT_OUT_QUEUES_STATE (not state);

  // Bad transitions. 
  //bad_trans t_not_SCT_OUT_QUEUES_TRANS (not trans);
