Analysis & Synthesis report for Final_Project
Sun May 01 09:52:38 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|controller:c1|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for datapath:dp1|RF:RF1|altsyncram:RegFile_rtl_0|altsyncram_edi1:auto_generated
 16. Parameter Settings for Inferred Entity Instance: datapath:dp1|RF:RF1|altsyncram:RegFile_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "controller:c1"
 19. Port Connectivity Checks: "datapath:dp1|subrel:SR1"
 20. Port Connectivity Checks: "datapath:dp1|addrel:AR1"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 01 09:52:38 2016       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; Final_Project                               ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 568                                         ;
; Total pins                      ; 19                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 64                                          ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; top                ; Final_Project      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+---------------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+---------------------------------------------+-----------------------------------------------------------------------------+---------+
; MA.v                             ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/MA.v                   ;         ;
; JMPmux.v                         ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/JMPmux.v               ;         ;
; Amux.v                           ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/Amux.v                 ;         ;
; MemInstmux.v                     ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/MemInstmux.v           ;         ;
; PC.v                             ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/PC.v                   ;         ;
; addrel.v                         ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/addrel.v               ;         ;
; subrel.v                         ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/subrel.v               ;         ;
; incr.v                           ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/incr.v                 ;         ;
; mem.v                            ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/mem.v                  ;         ;
; Accumulator.v                    ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/Accumulator.v          ;         ;
; RF.v                             ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/RF.v                   ;         ;
; outputReg.v                      ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/outputReg.v            ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/ALU.v                  ;         ;
; Shifter.v                        ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/Shifter.v              ;         ;
; datapath.v                       ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v             ;         ;
; IReg.v                           ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/IReg.v                 ;         ;
; controller.v                     ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v           ;         ;
; top.v                            ; yes             ; User Verilog HDL File                       ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/top.v                  ;         ;
; memfile.hex                      ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/memfile.hex            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                                ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                                ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                                ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                                ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                                ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                                ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                                ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                                ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                                ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_edi1.tdf           ; yes             ; Auto-Generated Megafunction                 ; C:/Users/Tyler/Documents/School/CPE 300/FinalProject/db/altsyncram_edi1.tdf ;         ;
+----------------------------------+-----------------+---------------------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 448   ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 473   ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 266   ;
;     -- 5 input functions                    ; 28    ;
;     -- 4 input functions                    ; 26    ;
;     -- <=3 input functions                  ; 153   ;
;                                             ;       ;
; Dedicated logic registers                   ; 568   ;
;                                             ;       ;
; I/O pins                                    ; 19    ;
; Total MLAB memory bits                      ; 0     ;
; Total block memory bits                     ; 64    ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clkin ;
; Maximum fan-out                             ; 576   ;
; Total fan-out                               ; 3957  ;
; Average fan-out                             ; 3.64  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                      ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                              ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+--------------+
; |top                                         ; 473 (1)           ; 568 (0)      ; 64                ; 0          ; 19   ; 0            ; |top                                                                             ; work         ;
;    |controller:c1|                           ; 50 (50)           ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |top|controller:c1                                                               ; work         ;
;    |datapath:dp1|                            ; 422 (1)           ; 563 (0)      ; 64                ; 0          ; 0    ; 0            ; |top|datapath:dp1                                                                ; work         ;
;       |ALU:ALU1|                             ; 26 (26)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:dp1|ALU:ALU1                                                       ; work         ;
;       |Accumulator:ACC1|                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:dp1|Accumulator:ACC1                                               ; work         ;
;       |Amux:AM1|                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:dp1|Amux:AM1                                                       ; work         ;
;       |IReg:IR1|                             ; 9 (9)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:dp1|IReg:IR1                                                       ; work         ;
;       |MA:MA1|                               ; 4 (4)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:dp1|MA:MA1                                                         ; work         ;
;       |MemInstmux:MIM1|                      ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:dp1|MemInstmux:MIM1                                                ; work         ;
;       |PC:PC1|                               ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:dp1|PC:PC1                                                         ; work         ;
;       |RF:RF1|                               ; 9 (9)             ; 15 (15)      ; 64                ; 0          ; 0    ; 0            ; |top|datapath:dp1|RF:RF1                                                         ; work         ;
;          |altsyncram:RegFile_rtl_0|          ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |top|datapath:dp1|RF:RF1|altsyncram:RegFile_rtl_0                                ; work         ;
;             |altsyncram_edi1:auto_generated| ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |top|datapath:dp1|RF:RF1|altsyncram:RegFile_rtl_0|altsyncram_edi1:auto_generated ; work         ;
;       |Shifter:SH1|                          ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:dp1|Shifter:SH1                                                    ; work         ;
;       |incr:I1|                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:dp1|incr:I1                                                        ; work         ;
;       |mem:MEM1|                             ; 325 (325)         ; 512 (512)    ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:dp1|mem:MEM1                                                       ; work         ;
;       |outputReg:OR1|                        ; 2 (2)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:dp1|outputReg:OR1                                                  ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; datapath:dp1|RF:RF1|altsyncram:RegFile_rtl_0|altsyncram_edi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |top|controller:c1|state                              ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.011 ; state.010 ; state.001 ; state.000 ; state.100 ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 1         ; 1         ; 0         ;
; state.010 ; 0         ; 1         ; 0         ; 1         ; 0         ;
; state.011 ; 1         ; 0         ; 0         ; 1         ; 0         ;
; state.100 ; 0         ; 0         ; 0         ; 1         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+----------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                ; Free of Timing Hazards ;
+----------------------------------------------------+------------------------------------+------------------------+
; controller:c1|stop                                 ; controller:c1|Selector0            ; yes                    ;
; controller:c1|Asel[1]                              ; datapath:dp1|Accumulator:ACC1|Aout ; yes                    ;
; controller:c1|Asel[0]                              ; datapath:dp1|Accumulator:ACC1|Aout ; yes                    ;
; controller:c1|nstate.010_346                       ; controller:c1|Selector13           ; yes                    ;
; controller:c1|JMPsel[1]                            ; controller:c1|Selector3            ; yes                    ;
; controller:c1|JMPsel[0]                            ; controller:c1|Selector3            ; yes                    ;
; controller:c1|nstate.100_320                       ; controller:c1|Selector12           ; yes                    ;
; controller:c1|nstate.011_333                       ; controller:c1|Selector12           ; yes                    ;
; controller:c1|nstate.001_359                       ; controller:c1|Selector13           ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                                    ;                        ;
+----------------------------------------------------+------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; controller:c1|state~2                 ; Lost fanout        ;
; controller:c1|state~3                 ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 568   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 545   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                       ;
+----------------------------------------------+-----------------------------------+
; Register Name                                ; RAM Name                          ;
+----------------------------------------------+-----------------------------------+
; datapath:dp1|RF:RF1|RegFile_rtl_0_bypass[0]  ; datapath:dp1|RF:RF1|RegFile_rtl_0 ;
; datapath:dp1|RF:RF1|RegFile_rtl_0_bypass[1]  ; datapath:dp1|RF:RF1|RegFile_rtl_0 ;
; datapath:dp1|RF:RF1|RegFile_rtl_0_bypass[2]  ; datapath:dp1|RF:RF1|RegFile_rtl_0 ;
; datapath:dp1|RF:RF1|RegFile_rtl_0_bypass[3]  ; datapath:dp1|RF:RF1|RegFile_rtl_0 ;
; datapath:dp1|RF:RF1|RegFile_rtl_0_bypass[4]  ; datapath:dp1|RF:RF1|RegFile_rtl_0 ;
; datapath:dp1|RF:RF1|RegFile_rtl_0_bypass[5]  ; datapath:dp1|RF:RF1|RegFile_rtl_0 ;
; datapath:dp1|RF:RF1|RegFile_rtl_0_bypass[6]  ; datapath:dp1|RF:RF1|RegFile_rtl_0 ;
; datapath:dp1|RF:RF1|RegFile_rtl_0_bypass[7]  ; datapath:dp1|RF:RF1|RegFile_rtl_0 ;
; datapath:dp1|RF:RF1|RegFile_rtl_0_bypass[8]  ; datapath:dp1|RF:RF1|RegFile_rtl_0 ;
; datapath:dp1|RF:RF1|RegFile_rtl_0_bypass[9]  ; datapath:dp1|RF:RF1|RegFile_rtl_0 ;
; datapath:dp1|RF:RF1|RegFile_rtl_0_bypass[10] ; datapath:dp1|RF:RF1|RegFile_rtl_0 ;
; datapath:dp1|RF:RF1|RegFile_rtl_0_bypass[11] ; datapath:dp1|RF:RF1|RegFile_rtl_0 ;
; datapath:dp1|RF:RF1|RegFile_rtl_0_bypass[12] ; datapath:dp1|RF:RF1|RegFile_rtl_0 ;
; datapath:dp1|RF:RF1|RegFile_rtl_0_bypass[13] ; datapath:dp1|RF:RF1|RegFile_rtl_0 ;
; datapath:dp1|RF:RF1|RegFile_rtl_0_bypass[14] ; datapath:dp1|RF:RF1|RegFile_rtl_0 ;
+----------------------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|datapath:dp1|IReg:IR1|InstrReg[4]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|datapath:dp1|outputReg:OR1|Q[6]       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|datapath:dp1|MA:MA1|Addr[1]           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:dp1|PC:PC1|PCReg[0]          ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |top|datapath:dp1|Accumulator:ACC1|Aout[2] ;
; 1:1                ; 6 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |top|datapath:dp1|incr:I1|Add0             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|datapath:dp1|IReg:IR1|InstrReg        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|controller:c1|SHsel[0]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|datapath:dp1|incr:I1|Add0             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; No         ; |top|datapath:dp1|ALU:ALU1|Add0            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|datapath:dp1|ALU:ALU1|Add0            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |top|datapath:dp1|ALU:ALU1|Mux6            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|controller:c1|Selector13              ;
; 17:1               ; 2 bits    ; 22 LEs        ; 14 LEs               ; 8 LEs                  ; No         ; |top|controller:c1|ALUsel[0]               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for datapath:dp1|RF:RF1|altsyncram:RegFile_rtl_0|altsyncram_edi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:dp1|RF:RF1|altsyncram:RegFile_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 3                    ; Untyped                           ;
; NUMWORDS_A                         ; 8                    ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 3                    ; Untyped                           ;
; NUMWORDS_B                         ; 8                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_edi1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; datapath:dp1|RF:RF1|altsyncram:RegFile_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 8                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 8                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:c1"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; clkout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp1|subrel:SR1"                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp1|addrel:AR1"                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 568                         ;
;     ENA               ; 529                         ;
;     ENA SCLR          ; 16                          ;
;     plain             ; 23                          ;
; arriav_lcell_comb     ; 473                         ;
;     arith             ; 16                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 8                           ;
;     normal            ; 457                         ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 87                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 23                          ;
;         5 data inputs ; 20                          ;
;         6 data inputs ; 266                         ;
; boundary_port         ; 19                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 6.80                        ;
; Average LUT depth     ; 4.05                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sun May 01 09:51:53 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ma.v
    Info (12023): Found entity 1: MA File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/MA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jmpmux.v
    Info (12023): Found entity 1: JMPmux File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/JMPmux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file amux.v
    Info (12023): Found entity 1: Amux File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/Amux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file meminstmux.v
    Info (12023): Found entity 1: MemInstmux File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/MemInstmux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addrel.v
    Info (12023): Found entity 1: addrel File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/addrel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file subrel.v
    Info (12023): Found entity 1: subrel File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/subrel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file incr.v
    Info (12023): Found entity 1: incr File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/incr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem.v
    Info (12023): Found entity 1: mem File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file accumulator.v
    Info (12023): Found entity 1: Accumulator File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/Accumulator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rf.v
    Info (12023): Found entity 1: RF File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/RF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file outputreg.v
    Info (12023): Found entity 1: outputReg File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/outputReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shifter.v
    Info (12023): Found entity 1: Shifter File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/Shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ireg.v
    Info (12023): Found entity 1: IReg File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/IReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/testbench.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top.v(15): created implicit net for "MRload" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/top.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at top.v(15): created implicit net for "PCload" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/top.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at top.v(22): created implicit net for "haltclk" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/top.v Line: 22
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dp1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/top.v Line: 18
Info (12128): Elaborating entity "IReg" for hierarchy "datapath:dp1|IReg:IR1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 19
Info (12128): Elaborating entity "MA" for hierarchy "datapath:dp1|MA:MA1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 20
Info (12128): Elaborating entity "JMPmux" for hierarchy "datapath:dp1|JMPmux:JM1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 21
Info (12128): Elaborating entity "addrel" for hierarchy "datapath:dp1|addrel:AR1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 22
Info (12128): Elaborating entity "subrel" for hierarchy "datapath:dp1|subrel:SR1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 23
Info (12128): Elaborating entity "incr" for hierarchy "datapath:dp1|incr:I1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 24
Info (12128): Elaborating entity "PC" for hierarchy "datapath:dp1|PC:PC1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 25
Info (12128): Elaborating entity "MemInstmux" for hierarchy "datapath:dp1|MemInstmux:MIM1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 26
Info (12128): Elaborating entity "mem" for hierarchy "datapath:dp1|mem:MEM1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 27
Warning (10850): Verilog HDL warning at mem.v(10): number of words (13) in memory file does not match the number of elements in the address range [0:63] File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/mem.v Line: 10
Info (12128): Elaborating entity "Amux" for hierarchy "datapath:dp1|Amux:AM1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 28
Info (12128): Elaborating entity "Accumulator" for hierarchy "datapath:dp1|Accumulator:ACC1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 29
Info (12128): Elaborating entity "RF" for hierarchy "datapath:dp1|RF:RF1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 30
Info (12128): Elaborating entity "ALU" for hierarchy "datapath:dp1|ALU:ALU1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 31
Info (12128): Elaborating entity "Shifter" for hierarchy "datapath:dp1|Shifter:SH1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 32
Info (12128): Elaborating entity "outputReg" for hierarchy "datapath:dp1|outputReg:OR1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/datapath.v Line: 33
Info (12128): Elaborating entity "controller" for hierarchy "controller:c1" File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/top.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at controller.v(13): object "rst" assigned a value but never read File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 13
Warning (10230): Verilog HDL assignment warning at controller.v(32): truncated value with size 3 to match size of target (1) File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 32
Warning (10270): Verilog HDL Case Statement warning at controller.v(99): incomplete case statement has no default case item File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 99
Warning (10270): Verilog HDL Case Statement warning at controller.v(139): incomplete case statement has no default case item File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 139
Warning (10240): Verilog HDL Always Construct warning at controller.v(23): inferring latch(es) for variable "nstate", which holds its previous value in one or more paths through the always construct File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at controller.v(23): inferring latch(es) for variable "stop", which holds its previous value in one or more paths through the always construct File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at controller.v(23): inferring latch(es) for variable "JMPsel", which holds its previous value in one or more paths through the always construct File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at controller.v(23): inferring latch(es) for variable "Asel", which holds its previous value in one or more paths through the always construct File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
Info (10041): Inferred latch for "Asel[0]" at controller.v(23) File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
Info (10041): Inferred latch for "Asel[1]" at controller.v(23) File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
Info (10041): Inferred latch for "JMPsel[0]" at controller.v(23) File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
Info (10041): Inferred latch for "JMPsel[1]" at controller.v(23) File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
Info (10041): Inferred latch for "stop" at controller.v(23) File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
Info (10041): Inferred latch for "nstate.100" at controller.v(23) File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
Info (10041): Inferred latch for "nstate.011" at controller.v(23) File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
Info (10041): Inferred latch for "nstate.010" at controller.v(23) File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
Info (10041): Inferred latch for "nstate.001" at controller.v(23) File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
Info (10041): Inferred latch for "nstate.000" at controller.v(23) File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
Warning (276020): Inferred RAM node "datapath:dp1|RF:RF1|RegFile_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "datapath:dp1|mem:MEM1|RAM" is uninferred due to asynchronous read logic File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/mem.v Line: 7
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Tyler/Documents/School/CPE 300/FinalProject/db/Final_Project.ram0_mem_1c3ed.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:dp1|RF:RF1|RegFile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "datapath:dp1|RF:RF1|altsyncram:RegFile_rtl_0"
Info (12133): Instantiated megafunction "datapath:dp1|RF:RF1|altsyncram:RegFile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf
    Info (12023): Found entity 1: altsyncram_edi1 File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/db/altsyncram_edi1.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch controller:c1|stop has unsafe behavior File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:c1|state.010 File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 14
Warning (13012): Latch controller:c1|Asel[1] has unsafe behavior File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:c1|state.011 File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 14
Warning (13012): Latch controller:c1|Asel[0] has unsafe behavior File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:dp1|IReg:IR1|InstrReg[7] File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/IReg.v Line: 6
Warning (13012): Latch controller:c1|nstate.010_346 has unsafe behavior File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:c1|state.001 File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 14
Warning (13012): Latch controller:c1|JMPsel[1] has unsafe behavior File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:c1|state.010 File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 14
Warning (13012): Latch controller:c1|JMPsel[0] has unsafe behavior File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:c1|state.010 File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 14
Warning (13012): Latch controller:c1|nstate.100_320 has unsafe behavior File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:dp1|IReg:IR1|InstrReg[4] File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/IReg.v Line: 6
Warning (13012): Latch controller:c1|nstate.011_333 has unsafe behavior File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:dp1|IReg:IR1|InstrReg[4] File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/IReg.v Line: 6
Warning (13012): Latch controller:c1|nstate.001_359 has unsafe behavior File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:c1|state.001 File: C:/Users/Tyler/Documents/School/CPE 300/FinalProject/controller.v Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1015 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 988 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 901 megabytes
    Info: Processing ended: Sun May 01 09:52:38 2016
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:01:16


