module mux41(
    input a,b,c,d,s1,s0,
    output y
    );
    assign y=(~s1&~s0)?a:
        (~s1&s0)?b:
        (s1&~s0)?a:d;
endmodule
