default:build

build:
	iverilog -o test.vvp project-phase1-testbench.v ; \
	vvp test.vvp; \


clean:
	rm -f *.vcd *.vvp *.out