{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543018475822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543018475827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 22:14:35 2018 " "Processing started: Fri Nov 23 22:14:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543018475827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543018475827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pid_controller -c pid_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off pid_controller -c pid_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543018475827 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543018476384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/debouncer/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/debouncer/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-logic " "Found design unit 1: debouncer-logic" {  } { { "../common/debouncer/debouncer.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/debouncer/debouncer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486016 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../common/debouncer/debouncer.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/debouncer/debouncer.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/packages/log_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/packages/log_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log_package " "Found design unit 1: log_package" {  } { { "../common/packages/log_package.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/packages/log_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486018 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 log_package-body " "Found design unit 2: log_package-body" {  } { { "../common/packages/log_package.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/packages/log_package.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486021 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/operational_unit/operational_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/operational_unit/operational_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operational_unit-behavioral " "Found design unit 1: operational_unit-behavioral" {  } { { "../operational_unit/operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486024 ""} { "Info" "ISGN_ENTITY_NAME" "1 operational_unit " "Found entity 1: operational_unit" {  } { { "../operational_unit/operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/superb_pwm/superb_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/superb_pwm/superb_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 superb_pwm-behavioral " "Found design unit 1: superb_pwm-behavioral" {  } { { "../common/superb_pwm/superb_pwm.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/superb_pwm/superb_pwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486026 ""} { "Info" "ISGN_ENTITY_NAME" "1 superb_pwm " "Found entity 1: superb_pwm" {  } { { "../common/superb_pwm/superb_pwm.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/superb_pwm/superb_pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_trigger_counter-behavioral " "Found design unit 1: n_trigger_counter-behavioral" {  } { { "../common/n_trigger_counter/n_trigger_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486028 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_trigger_counter " "Found entity 1: n_trigger_counter" {  } { { "../common/n_trigger_counter/n_trigger_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_register/n_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_register/n_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_register-behavioral " "Found design unit 1: n_register-behavioral" {  } { { "../common/n_register/n_register.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_register/n_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486031 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_register " "Found entity 1: n_register" {  } { { "../common/n_register/n_register.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_register/n_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_mux/mux_n_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_mux/mux_n_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_n_1-behavioral " "Found design unit 1: mux_n_1-behavioral" {  } { { "../common/n_mux/mux_n_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_mux/mux_n_1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486033 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_n_1 " "Found entity 1: mux_n_1" {  } { { "../common/n_mux/mux_n_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_mux/mux_n_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_counter/n_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_counter/n_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_counter-behavioral " "Found design unit 1: n_counter-behavioral" {  } { { "../common/n_counter/n_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_counter/n_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486035 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_counter " "Found entity 1: n_counter" {  } { { "../common/n_counter/n_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_counter/n_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_adder_sub-behavioral " "Found design unit 1: n_adder_sub-behavioral" {  } { { "../common/n_adder_sub/n_adder_sub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486037 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_adder_sub " "Found entity 1: n_adder_sub" {  } { { "../common/n_adder_sub/n_adder_sub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/int2fp/int2fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/int2fp/int2fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int2fp-behavioral " "Found design unit 1: int2fp-behavioral" {  } { { "../common/int2fp/int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/int2fp.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486039 ""} { "Info" "ISGN_ENTITY_NAME" "1 int2fp " "Found entity 1: int2fp" {  } { { "../common/int2fp/int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/int2fp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486039 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd " "Clear box output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd is not compatible with the current compile. Used regenerated output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1543018486108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_int2fp.vhd 24 12 " "Found 24 design units, including 12 entities, in source file db/alt_int2fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_int2fp_altbarrel_shift_fof-RTL " "Found design unit 1: alt_int2fp_altbarrel_shift_fof-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_int2fp_altpriority_encoder_3e8-RTL " "Found design unit 2: alt_int2fp_altpriority_encoder_3e8-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 371 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_int2fp_altpriority_encoder_6e8-RTL " "Found design unit 3: alt_int2fp_altpriority_encoder_6e8-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 393 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_int2fp_altpriority_encoder_be8-RTL " "Found design unit 4: alt_int2fp_altpriority_encoder_be8-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 447 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alt_int2fp_altpriority_encoder_rf8-RTL " "Found design unit 5: alt_int2fp_altpriority_encoder_rf8-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 507 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alt_int2fp_altpriority_encoder_3v7-RTL " "Found design unit 6: alt_int2fp_altpriority_encoder_3v7-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 582 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_int2fp_altpriority_encoder_6v7-RTL " "Found design unit 7: alt_int2fp_altpriority_encoder_6v7-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 602 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_int2fp_altpriority_encoder_bv7-RTL " "Found design unit 8: alt_int2fp_altpriority_encoder_bv7-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 659 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alt_int2fp_altpriority_encoder_r08-RTL " "Found design unit 9: alt_int2fp_altpriority_encoder_r08-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 722 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alt_int2fp_altpriority_encoder_qb6-RTL " "Found design unit 10: alt_int2fp_altpriority_encoder_qb6-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alt_int2fp_altfp_convert_hvn-RTL " "Found design unit 11: alt_int2fp_altfp_convert_hvn-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 854 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 alt_int2fp-RTL " "Found design unit 12: alt_int2fp-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1450 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_int2fp_altbarrel_shift_fof " "Found entity 1: alt_int2fp_altbarrel_shift_fof" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_int2fp_altpriority_encoder_3e8 " "Found entity 2: alt_int2fp_altpriority_encoder_3e8" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_int2fp_altpriority_encoder_6e8 " "Found entity 3: alt_int2fp_altpriority_encoder_6e8" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_int2fp_altpriority_encoder_be8 " "Found entity 4: alt_int2fp_altpriority_encoder_be8" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_int2fp_altpriority_encoder_rf8 " "Found entity 5: alt_int2fp_altpriority_encoder_rf8" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_int2fp_altpriority_encoder_3v7 " "Found entity 6: alt_int2fp_altpriority_encoder_3v7" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_int2fp_altpriority_encoder_6v7 " "Found entity 7: alt_int2fp_altpriority_encoder_6v7" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_int2fp_altpriority_encoder_bv7 " "Found entity 8: alt_int2fp_altpriority_encoder_bv7" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_int2fp_altpriority_encoder_r08 " "Found entity 9: alt_int2fp_altpriority_encoder_r08" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 714 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_int2fp_altpriority_encoder_qb6 " "Found entity 10: alt_int2fp_altpriority_encoder_qb6" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_int2fp_altfp_convert_hvn " "Found entity 11: alt_int2fp_altfp_convert_hvn" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_int2fp " "Found entity 12: alt_int2fp" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fpsum/fpsum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fpsum/fpsum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpsum-behavioral " "Found design unit 1: fpsum-behavioral" {  } { { "../common/fpsum/fpsum.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/fpsum.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486119 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpsum " "Found entity 1: fpsum" {  } { { "../common/fpsum/fpsum.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/fpsum.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486119 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd " "Clear box output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd is not compatible with the current compile. Used regenerated output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1543018486236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_fpaddsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file db/alt_fpaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fpaddsub_altbarrel_shift_ltd-RTL " "Found design unit 1: alt_fpaddsub_altbarrel_shift_ltd-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fpaddsub_altbarrel_shift_aeb-RTL " "Found design unit 2: alt_fpaddsub_altbarrel_shift_aeb-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_fpaddsub_altpriority_encoder_3e8-RTL " "Found design unit 3: alt_fpaddsub_altpriority_encoder_3e8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_fpaddsub_altpriority_encoder_6e8-RTL " "Found design unit 4: alt_fpaddsub_altpriority_encoder_6e8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alt_fpaddsub_altpriority_encoder_be8-RTL " "Found design unit 5: alt_fpaddsub_altpriority_encoder_be8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alt_fpaddsub_altpriority_encoder_3v7-RTL " "Found design unit 6: alt_fpaddsub_altpriority_encoder_3v7-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_fpaddsub_altpriority_encoder_6v7-RTL " "Found design unit 7: alt_fpaddsub_altpriority_encoder_6v7-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_fpaddsub_altpriority_encoder_bv7-RTL " "Found design unit 8: alt_fpaddsub_altpriority_encoder_bv7-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alt_fpaddsub_altpriority_encoder_r08-RTL " "Found design unit 9: alt_fpaddsub_altpriority_encoder_r08-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alt_fpaddsub_altpriority_encoder_rf8-RTL " "Found design unit 10: alt_fpaddsub_altpriority_encoder_rf8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alt_fpaddsub_altpriority_encoder_qb6-RTL " "Found design unit 11: alt_fpaddsub_altpriority_encoder_qb6-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 alt_fpaddsub_altpriority_encoder_nh8-RTL " "Found design unit 12: alt_fpaddsub_altpriority_encoder_nh8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 alt_fpaddsub_altpriority_encoder_qh8-RTL " "Found design unit 13: alt_fpaddsub_altpriority_encoder_qh8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 alt_fpaddsub_altpriority_encoder_vh8-RTL " "Found design unit 14: alt_fpaddsub_altpriority_encoder_vh8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 alt_fpaddsub_altpriority_encoder_fj8-RTL " "Found design unit 15: alt_fpaddsub_altpriority_encoder_fj8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 alt_fpaddsub_altpriority_encoder_n28-RTL " "Found design unit 16: alt_fpaddsub_altpriority_encoder_n28-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 alt_fpaddsub_altpriority_encoder_q28-RTL " "Found design unit 17: alt_fpaddsub_altpriority_encoder_q28-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 alt_fpaddsub_altpriority_encoder_v28-RTL " "Found design unit 18: alt_fpaddsub_altpriority_encoder_v28-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 alt_fpaddsub_altpriority_encoder_f48-RTL " "Found design unit 19: alt_fpaddsub_altpriority_encoder_f48-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 alt_fpaddsub_altpriority_encoder_e48-RTL " "Found design unit 20: alt_fpaddsub_altpriority_encoder_e48-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 alt_fpaddsub_altfp_add_sub_n1o-RTL " "Found design unit 21: alt_fpaddsub_altfp_add_sub_n1o-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1552 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 alt_fpaddsub-RTL " "Found design unit 22: alt_fpaddsub-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4922 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fpaddsub_altbarrel_shift_ltd " "Found entity 1: alt_fpaddsub_altbarrel_shift_ltd" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fpaddsub_altbarrel_shift_aeb " "Found entity 2: alt_fpaddsub_altbarrel_shift_aeb" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_fpaddsub_altpriority_encoder_3e8 " "Found entity 3: alt_fpaddsub_altpriority_encoder_3e8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_fpaddsub_altpriority_encoder_6e8 " "Found entity 4: alt_fpaddsub_altpriority_encoder_6e8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_fpaddsub_altpriority_encoder_be8 " "Found entity 5: alt_fpaddsub_altpriority_encoder_be8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_fpaddsub_altpriority_encoder_3v7 " "Found entity 6: alt_fpaddsub_altpriority_encoder_3v7" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_fpaddsub_altpriority_encoder_6v7 " "Found entity 7: alt_fpaddsub_altpriority_encoder_6v7" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_fpaddsub_altpriority_encoder_bv7 " "Found entity 8: alt_fpaddsub_altpriority_encoder_bv7" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_fpaddsub_altpriority_encoder_r08 " "Found entity 9: alt_fpaddsub_altpriority_encoder_r08" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_fpaddsub_altpriority_encoder_rf8 " "Found entity 10: alt_fpaddsub_altpriority_encoder_rf8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_fpaddsub_altpriority_encoder_qb6 " "Found entity 11: alt_fpaddsub_altpriority_encoder_qb6" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_fpaddsub_altpriority_encoder_nh8 " "Found entity 12: alt_fpaddsub_altpriority_encoder_nh8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "13 alt_fpaddsub_altpriority_encoder_qh8 " "Found entity 13: alt_fpaddsub_altpriority_encoder_qh8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "14 alt_fpaddsub_altpriority_encoder_vh8 " "Found entity 14: alt_fpaddsub_altpriority_encoder_vh8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "15 alt_fpaddsub_altpriority_encoder_fj8 " "Found entity 15: alt_fpaddsub_altpriority_encoder_fj8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "16 alt_fpaddsub_altpriority_encoder_n28 " "Found entity 16: alt_fpaddsub_altpriority_encoder_n28" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "17 alt_fpaddsub_altpriority_encoder_q28 " "Found entity 17: alt_fpaddsub_altpriority_encoder_q28" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "18 alt_fpaddsub_altpriority_encoder_v28 " "Found entity 18: alt_fpaddsub_altpriority_encoder_v28" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "19 alt_fpaddsub_altpriority_encoder_f48 " "Found entity 19: alt_fpaddsub_altpriority_encoder_f48" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "20 alt_fpaddsub_altpriority_encoder_e48 " "Found entity 20: alt_fpaddsub_altpriority_encoder_e48" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "21 alt_fpaddsub_altfp_add_sub_n1o " "Found entity 21: alt_fpaddsub_altfp_add_sub_n1o" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""} { "Info" "ISGN_ENTITY_NAME" "22 alt_fpaddsub " "Found entity 22: alt_fpaddsub" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4904 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fpmult/fpmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fpmult/fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpmult-behavioral " "Found design unit 1: fpmult-behavioral" {  } { { "../common/fpmult/fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/fpmult.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486257 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpmult " "Found entity 1: fpmult" {  } { { "../common/fpmult/fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/fpmult.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486257 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd " "Clear box output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd is not compatible with the current compile. Used regenerated output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1543018486344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_fpmult.vhd 4 2 " "Found 4 design units, including 2 entities, in source file db/alt_fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fpmult_altfp_mult_0gr-RTL " "Found design unit 1: alt_fpmult_altfp_mult_0gr-RTL" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486349 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fpmult-RTL " "Found design unit 2: alt_fpmult-RTL" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1498 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486349 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fpmult_altfp_mult_0gr " "Found entity 1: alt_fpmult_altfp_mult_0gr" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486349 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fpmult " "Found entity 2: alt_fpmult" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fp2int/fp2int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fp2int/fp2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp2int-behavioral " "Found design unit 1: fp2int-behavioral" {  } { { "../common/fp2int/fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486351 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp2int " "Found entity 1: fp2int" {  } { { "../common/fp2int/fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486351 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd " "Clear box output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd is not compatible with the current compile. Used regenerated output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1543018486417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_fp2int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file db/alt_fp2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fp2int_altbarrel_shift_eof-RTL " "Found design unit 1: alt_fp2int_altbarrel_shift_eof-RTL" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fp2int_altfp_convert_04q-RTL " "Found design unit 2: alt_fp2int_altfp_convert_04q-RTL" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 359 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_fp2int-RTL " "Found design unit 3: alt_fp2int-RTL" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1743 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486422 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fp2int_altbarrel_shift_eof " "Found entity 1: alt_fp2int_altbarrel_shift_eof" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486422 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fp2int_altfp_convert_04q " "Found entity 2: alt_fp2int_altfp_convert_04q" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486422 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_fp2int " "Found entity 3: alt_fp2int" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pid_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pid_controller-behavioral " "Found design unit 1: pid_controller-behavioral" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486425 ""} { "Info" "ISGN_ENTITY_NAME" "1 pid_controller " "Found entity 1: pid_controller" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pid_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_pid_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pid_controller-behavioral " "Found design unit 1: tb_pid_controller-behavioral" {  } { { "tb_pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/tb_pid_controller.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486427 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_pid_controller " "Found entity 1: tb_pid_controller" {  } { { "tb_pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/tb_pid_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pid_controller " "Elaborating entity \"pid_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543018486707 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_rpm_temp pid_controller.vhd(43) " "Verilog HDL or VHDL warning at pid_controller.vhd(43): object \"current_rpm_temp\" assigned a value but never read" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543018486709 "|pid_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_pwm_complement_sig pid_controller.vhd(300) " "Verilog HDL or VHDL warning at pid_controller.vhd(300): object \"en_pwm_complement_sig\" assigned a value but never read" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543018486709 "|pid_controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pwm_complement_ovf_sig pid_controller.vhd(330) " "VHDL Signal Declaration warning at pid_controller.vhd(330): used implicit default value for signal \"pwm_complement_ovf_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 330 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543018486709 "|pid_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "encoder_count_sig pid_controller.vhd(379) " "Verilog HDL or VHDL warning at pid_controller.vhd(379): object \"encoder_count_sig\" assigned a value but never read" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543018486710 "|pid_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit_inst " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit_inst\"" {  } { { "pid_controller.vhd" "control_unit_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operational_unit operational_unit:operational_unit_inst " "Elaborating entity \"operational_unit\" for hierarchy \"operational_unit:operational_unit_inst\"" {  } { { "pid_controller.vhd" "operational_unit_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_counter operational_unit:operational_unit_inst\|n_counter:encoder_pps_counter " "Elaborating entity \"n_counter\" for hierarchy \"operational_unit:operational_unit_inst\|n_counter:encoder_pps_counter\"" {  } { { "../operational_unit/operational_unit.vhd" "encoder_pps_counter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_register operational_unit:operational_unit_inst\|n_register:reg_current_pps " "Elaborating entity \"n_register\" for hierarchy \"operational_unit:operational_unit_inst\|n_register:reg_current_pps\"" {  } { { "../operational_unit/operational_unit.vhd" "reg_current_pps" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2fp operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion " "Elaborating entity \"int2fp\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\"" {  } { { "../operational_unit/operational_unit.vhd" "encoder_pps_conversion" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst " "Elaborating entity \"alt_int2fp\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\"" {  } { { "../common/int2fp/int2fp.vhd" "alt_int2fp_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/int2fp.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altfp_convert_hvn operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component " "Elaborating entity \"alt_int2fp_altfp_convert_hvn\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\"" {  } { { "db/alt_int2fp.vhd" "alt_int2fp_altfp_convert_hvn_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altbarrel_shift_fof operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altbarrel_shift_fof:altbarrel_shift5 " "Elaborating entity \"alt_int2fp_altbarrel_shift_fof\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altbarrel_shift_fof:altbarrel_shift5\"" {  } { { "db/alt_int2fp.vhd" "altbarrel_shift5" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_qb6 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"alt_int2fp_altpriority_encoder_qb6\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder2" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_rf8 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"alt_int2fp_altpriority_encoder_rf8\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder10" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_be8 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"alt_int2fp_altpriority_encoder_be8\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder11" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_6e8 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"alt_int2fp_altpriority_encoder_6e8\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder13" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_3e8 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13\|alt_int2fp_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"alt_int2fp_altpriority_encoder_3e8\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13\|alt_int2fp_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder15" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_r08 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"alt_int2fp_altpriority_encoder_r08\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder9" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_bv7 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"alt_int2fp_altpriority_encoder_bv7\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder17" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_6v7 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"alt_int2fp_altpriority_encoder_6v7\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder19" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_3v7 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19\|alt_int2fp_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"alt_int2fp_altpriority_encoder_3v7\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19\|alt_int2fp_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder21" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\"" {  } { { "db/alt_int2fp.vhd" "add_sub1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\"" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1353 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018486812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486813 ""}  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1353 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018486813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ori.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ori.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ori " "Found entity 1: add_sub_ori" {  } { { "db/add_sub_ori.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_ori.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ori operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\|add_sub_ori:auto_generated " "Elaborating entity \"add_sub_ori\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\|add_sub_ori:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\"" {  } { { "db/alt_int2fp.vhd" "add_sub3" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\"" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1364 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018486873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486873 ""}  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1364 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018486873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dri " "Found entity 1: add_sub_dri" {  } { { "db/add_sub_dri.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_dri.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dri operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\|add_sub_dri:auto_generated " "Elaborating entity \"add_sub_dri\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\|add_sub_dri:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\"" {  } { { "db/alt_int2fp.vhd" "add_sub6" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\"" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1376 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018486922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486923 ""}  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1376 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018486923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iaj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iaj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iaj " "Found entity 1: add_sub_iaj" {  } { { "db/add_sub_iaj.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_iaj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018486968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018486968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iaj operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\|add_sub_iaj:auto_generated " "Elaborating entity \"add_sub_iaj\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\|add_sub_iaj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7\"" {  } { { "db/alt_int2fp.vhd" "add_sub7" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7\"" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1389 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018486973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486974 ""}  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1389 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018486974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\"" {  } { { "db/alt_int2fp.vhd" "add_sub8" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\"" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1402 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018486979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018486980 ""}  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1402 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018486980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cqi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cqi " "Found entity 1: add_sub_cqi" {  } { { "db/add_sub_cqi.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_cqi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018487024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018487024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cqi operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\|add_sub_cqi:auto_generated " "Elaborating entity \"add_sub_cqi\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\|add_sub_cqi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\"" {  } { { "db/alt_int2fp.vhd" "cmpr4" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\"" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1420 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487053 ""}  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1420 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3rh " "Found entity 1: cmpr_3rh" {  } { { "db/cmpr_3rh.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cmpr_3rh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018487099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018487099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3rh operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\|cmpr_3rh:auto_generated " "Elaborating entity \"cmpr_3rh\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\|cmpr_3rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsum operational_unit:operational_unit_inst\|fpsum:pps_difference " "Elaborating entity \"fpsum\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\"" {  } { { "../operational_unit/operational_unit.vhd" "pps_difference" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst " "Elaborating entity \"alt_fpaddsub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\"" {  } { { "../common/fpsum/fpsum.vhd" "alt_fpaddsub_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/fpsum.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altfp_add_sub_n1o operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component " "Elaborating entity \"alt_fpaddsub_altfp_add_sub_n1o\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\"" {  } { { "db/alt_fpaddsub.vhd" "alt_fpaddsub_altfp_add_sub_n1o_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altbarrel_shift_ltd operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"alt_fpaddsub_altbarrel_shift_ltd\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "db/alt_fpaddsub.vhd" "lbarrel_shift" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altbarrel_shift_aeb operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"alt_fpaddsub_altbarrel_shift_aeb\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "db/alt_fpaddsub.vhd" "rbarrel_shift" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_qb6 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_qb6\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "db/alt_fpaddsub.vhd" "leading_zeroes_cnt" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_r08 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_r08\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder7" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_be8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_be8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder10" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_6e8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_6e8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder11" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_3e8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\|alt_fpaddsub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_3e8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\|alt_fpaddsub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder13" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_bv7 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_bv7\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder9" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_6v7 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_6v7\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder15" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_3v7 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\|alt_fpaddsub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_3v7\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\|alt_fpaddsub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder17" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_rf8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_rf8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder8" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_e48 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_e48\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "db/alt_fpaddsub.vhd" "trailing_zeros_cnt" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_fj8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_fj8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder21" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_vh8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_vh8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder23" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_qh8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_qh8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder25" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_nh8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\|alt_fpaddsub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_nh8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\|alt_fpaddsub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder27" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_f48 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_f48\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder22" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_v28 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_v28\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder30" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_q28 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_q28\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder32" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_n28 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\|alt_fpaddsub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_n28\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\|alt_fpaddsub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder34" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\"" {  } { { "db/alt_fpaddsub.vhd" "add_sub1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4664 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487236 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4664 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_75g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_75g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_75g " "Found entity 1: add_sub_75g" {  } { { "db/add_sub_75g.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_75g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018487282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018487282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_75g operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\|add_sub_75g:auto_generated " "Elaborating entity \"add_sub_75g\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\|add_sub_75g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2\"" {  } { { "db/alt_fpaddsub.vhd" "add_sub2" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487289 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\"" {  } { { "db/alt_fpaddsub.vhd" "add_sub3" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4686 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487296 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4686 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_45g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_45g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_45g " "Found entity 1: add_sub_45g" {  } { { "db/add_sub_45g.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_45g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018487338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018487338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_45g operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\|add_sub_45g:auto_generated " "Elaborating entity \"add_sub_45g\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\|add_sub_45g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\"" {  } { { "db/alt_fpaddsub.vhd" "add_sub4" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4697 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487348 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4697 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_64g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_64g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_64g " "Found entity 1: add_sub_64g" {  } { { "db/add_sub_64g.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_64g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018487391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018487391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_64g operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\|add_sub_64g:auto_generated " "Elaborating entity \"add_sub_64g\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\|add_sub_64g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\"" {  } { { "db/alt_fpaddsub.vhd" "add_sub5" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4708 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487400 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4708 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lh " "Found entity 1: add_sub_2lh" {  } { { "db/add_sub_2lh.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_2lh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018487445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018487445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lh operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated " "Elaborating entity \"add_sub_2lh\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6\"" {  } { { "db/alt_fpaddsub.vhd" "add_sub6" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4723 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487453 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4723 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/alt_fpaddsub.vhd" "man_2comp_res_lower" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4744 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487458 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4744 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hlj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hlj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hlj " "Found entity 1: add_sub_hlj" {  } { { "db/add_sub_hlj.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_hlj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018487505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018487505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hlj operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_hlj:auto_generated " "Elaborating entity \"add_sub_hlj\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_hlj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/alt_fpaddsub.vhd" "man_2comp_res_upper0" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4761 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487514 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4761 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m6j " "Found entity 1: add_sub_m6j" {  } { { "db/add_sub_m6j.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_m6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018487557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018487557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m6j operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_m6j:auto_generated " "Elaborating entity \"add_sub_m6j\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_m6j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/alt_fpaddsub.vhd" "man_2comp_res_upper1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487566 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "db/alt_fpaddsub.vhd" "man_add_sub_upper0" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4820 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487579 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4820 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "db/alt_fpaddsub.vhd" "man_add_sub_upper1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4836 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487585 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4836 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/alt_fpaddsub.vhd" "man_res_rounding_add_sub_lower" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4862 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487594 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4862 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckg " "Found entity 1: add_sub_ckg" {  } { { "db/add_sub_ckg.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_ckg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018487637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018487637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ckg operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_ckg:auto_generated " "Elaborating entity \"add_sub_ckg\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_ckg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/alt_fpaddsub.vhd" "man_res_rounding_add_sub_upper1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4874 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487644 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4874 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lsg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lsg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lsg " "Found entity 1: add_sub_lsg" {  } { { "db/add_sub_lsg.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_lsg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018487689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018487689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lsg operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_lsg:auto_generated " "Elaborating entity \"add_sub_lsg\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_lsg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/alt_fpaddsub.vhd" "trailing_zeros_limit_comparator" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4886 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487696 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4886 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pjh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pjh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pjh " "Found entity 1: cmpr_pjh" {  } { { "db/cmpr_pjh.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cmpr_pjh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018487738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018487738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pjh operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_pjh:auto_generated " "Elaborating entity \"cmpr_pjh\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_pjh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpmult operational_unit:operational_unit_inst\|fpmult:const_mult " "Elaborating entity \"fpmult\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\"" {  } { { "../operational_unit/operational_unit.vhd" "const_mult" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpmult operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst " "Elaborating entity \"alt_fpmult\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\"" {  } { { "../common/fpmult/fpmult.vhd" "alt_fpmult_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/fpmult.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpmult_altfp_mult_0gr operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component " "Elaborating entity \"alt_fpmult_altfp_mult_0gr\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\"" {  } { { "db/alt_fpmult.vhd" "alt_fpmult_altfp_mult_0gr_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\"" {  } { { "db/alt_fpmult.vhd" "exp_add_adder" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\"" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1353 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487758 ""}  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1353 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_odi " "Found entity 1: add_sub_odi" {  } { { "db/add_sub_odi.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_odi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018487803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018487803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_odi operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\|add_sub_odi:auto_generated " "Elaborating entity \"add_sub_odi\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\|add_sub_odi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/alt_fpmult.vhd" "exp_adj_adder" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1384 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487812 ""}  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1384 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ug " "Found entity 1: add_sub_4ug" {  } { { "db/add_sub_4ug.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_4ug.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018487856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018487856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ug operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\|add_sub_4ug:auto_generated " "Elaborating entity \"add_sub_4ug\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\|add_sub_4ug:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/alt_fpmult.vhd" "exp_bias_subtr" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487864 ""}  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_idg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018487909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018487909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\"" {  } { { "db/alt_fpmult.vhd" "man_round_adder" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\"" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1410 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487917 ""}  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1410 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018487917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gjg " "Found entity 1: add_sub_gjg" {  } { { "db/add_sub_gjg.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_gjg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018487964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018487964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gjg operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\|add_sub_gjg:auto_generated " "Elaborating entity \"add_sub_gjg\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\|add_sub_gjg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\"" {  } { { "db/alt_fpmult.vhd" "man_product2_mult" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018487997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\"" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1455 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018487999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488000 ""}  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1455 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018488000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6ct " "Found entity 1: mult_6ct" {  } { { "db/mult_6ct.v" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/mult_6ct.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018488048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018488048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_6ct operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated " "Elaborating entity \"mult_6ct\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_trigger_counter operational_unit:operational_unit_inst\|n_trigger_counter:pps_trigger_counter " "Elaborating entity \"n_trigger_counter\" for hierarchy \"operational_unit:operational_unit_inst\|n_trigger_counter:pps_trigger_counter\"" {  } { { "../operational_unit/operational_unit.vhd" "pps_trigger_counter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_register operational_unit:operational_unit_inst\|n_register:user_rpm_reg " "Elaborating entity \"n_register\" for hierarchy \"operational_unit:operational_unit_inst\|n_register:user_rpm_reg\"" {  } { { "../operational_unit/operational_unit.vhd" "user_rpm_reg" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_trigger_counter operational_unit:operational_unit_inst\|n_trigger_counter:delay_counter " "Elaborating entity \"n_trigger_counter\" for hierarchy \"operational_unit:operational_unit_inst\|n_trigger_counter:delay_counter\"" {  } { { "../operational_unit/operational_unit.vhd" "delay_counter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp2int operational_unit:operational_unit_inst\|fp2int:pid_converter " "Elaborating entity \"fp2int\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\"" {  } { { "../operational_unit/operational_unit.vhd" "pid_converter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fp2int operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst " "Elaborating entity \"alt_fp2int\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\"" {  } { { "../common/fp2int/fp2int.vhd" "alt_fp2int_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fp2int_altfp_convert_04q operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component " "Elaborating entity \"alt_fp2int_altfp_convert_04q\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\"" {  } { { "db/alt_fp2int.vhd" "alt_fp2int_altfp_convert_04q_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fp2int_altbarrel_shift_eof operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|alt_fp2int_altbarrel_shift_eof:altbarrel_shift6 " "Elaborating entity \"alt_fp2int_altbarrel_shift_eof\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|alt_fp2int_altbarrel_shift_eof:altbarrel_shift6\"" {  } { { "db/alt_fp2int.vhd" "altbarrel_shift6" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4\"" {  } { { "db/alt_fp2int.vhd" "add_sub4" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1611 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018488932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488932 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1611 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018488932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\"" {  } { { "db/alt_fp2int.vhd" "add_sub5" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1623 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018488937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488938 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1623 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018488938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9qi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9qi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9qi " "Found entity 1: add_sub_9qi" {  } { { "db/add_sub_9qi.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_9qi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018488983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018488983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9qi operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\|add_sub_9qi:auto_generated " "Elaborating entity \"add_sub_9qi\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\|add_sub_9qi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\"" {  } { { "db/alt_fp2int.vhd" "add_sub7" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1635 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018488989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018488990 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1635 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018488990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_79j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_79j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_79j " "Found entity 1: add_sub_79j" {  } { { "db/add_sub_79j.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_79j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018489038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018489038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_79j operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\|add_sub_79j:auto_generated " "Elaborating entity \"add_sub_79j\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\|add_sub_79j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\"" {  } { { "db/alt_fp2int.vhd" "add_sub8" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1655 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018489045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489046 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1655 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018489046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_39j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_39j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_39j " "Found entity 1: add_sub_39j" {  } { { "db/add_sub_39j.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_39j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018489091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018489091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_39j operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\|add_sub_39j:auto_generated " "Elaborating entity \"add_sub_39j\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\|add_sub_39j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\"" {  } { { "db/alt_fp2int.vhd" "add_sub9" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1668 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018489099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489099 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1668 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018489099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8qi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8qi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8qi " "Found entity 1: add_sub_8qi" {  } { { "db/add_sub_8qi.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_8qi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018489144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018489144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8qi operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\|add_sub_8qi:auto_generated " "Elaborating entity \"add_sub_8qi\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\|add_sub_8qi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\"" {  } { { "db/alt_fp2int.vhd" "cmpr1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1679 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018489151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489152 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1679 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018489152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_65i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_65i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_65i " "Found entity 1: cmpr_65i" {  } { { "db/cmpr_65i.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cmpr_65i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018489196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018489196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_65i operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\|cmpr_65i:auto_generated " "Elaborating entity \"cmpr_65i\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\|cmpr_65i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\"" {  } { { "db/alt_fp2int.vhd" "cmpr2" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1690 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018489202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489202 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1690 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018489202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sqh " "Found entity 1: cmpr_sqh" {  } { { "db/cmpr_sqh.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cmpr_sqh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018489248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018489248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_sqh operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\|cmpr_sqh:auto_generated " "Elaborating entity \"cmpr_sqh\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\|cmpr_sqh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\"" {  } { { "db/alt_fp2int.vhd" "max_shift_compare" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1710 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018489257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489258 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1710 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018489258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rqh " "Found entity 1: cmpr_rqh" {  } { { "db/cmpr_rqh.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cmpr_rqh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018489302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018489302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rqh operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\|cmpr_rqh:auto_generated " "Elaborating entity \"cmpr_rqh\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\|cmpr_rqh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n_1 operational_unit:operational_unit_inst\|mux_n_1:boundaries_protection " "Elaborating entity \"mux_n_1\" for hierarchy \"operational_unit:operational_unit_inst\|mux_n_1:boundaries_protection\"" {  } { { "../operational_unit/operational_unit.vhd" "boundaries_protection" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "superb_pwm operational_unit:operational_unit_inst\|superb_pwm:pwm_module " "Elaborating entity \"superb_pwm\" for hierarchy \"operational_unit:operational_unit_inst\|superb_pwm:pwm_module\"" {  } { { "../operational_unit/operational_unit.vhd" "pwm_module" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018489307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543018492527 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "operational_unit:operational_unit_inst\|fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"operational_unit:operational_unit_inst\|fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "operational_unit:operational_unit_inst\|fpsum:ki_kd_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"operational_unit:operational_unit_inst\|fpsum:ki_kd_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "operational_unit:operational_unit_inst\|fpsum:kd_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"operational_unit:operational_unit_inst\|fpsum:kd_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "operational_unit:operational_unit_inst\|fpsum:ki_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"operational_unit:operational_unit_inst\|fpsum:ki_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "operational_unit:operational_unit_inst\|fpsum:current_error_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"operational_unit:operational_unit_inst\|fpsum:current_error_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543018495820 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018495820 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543018495820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:data_exp_dffe1_rtl_0 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:data_exp_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018495880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:data_exp_dffe1_rtl_0 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:data_exp_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018495880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018495880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018495880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018495880 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543018495880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8uv " "Found entity 1: shift_taps_8uv" {  } { { "db/shift_taps_8uv.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/shift_taps_8uv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018495925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018495925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fc1 " "Found entity 1: altsyncram_9fc1" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/altsyncram_9fc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018495978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018495978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018496024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018496024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018496078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018496078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b1h " "Found entity 1: cntr_b1h" {  } { { "db/cntr_b1h.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cntr_b1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018496121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018496121 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state_debug\[6\] GND " "Pin \"state_debug\[6\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543018500738 "|pid_controller|state_debug[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_debug\[7\] GND " "Pin \"state_debug\[7\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543018500738 "|pid_controller|state_debug[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[8\] GND " "Pin \"operational_error_encoder\[8\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543018500738 "|pid_controller|operational_error_encoder[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[9\] GND " "Pin \"operational_error_encoder\[9\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543018500738 "|pid_controller|operational_error_encoder[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[10\] GND " "Pin \"operational_error_encoder\[10\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543018500738 "|pid_controller|operational_error_encoder[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[11\] GND " "Pin \"operational_error_encoder\[11\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543018500738 "|pid_controller|operational_error_encoder[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[12\] GND " "Pin \"operational_error_encoder\[12\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543018500738 "|pid_controller|operational_error_encoder[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[13\] GND " "Pin \"operational_error_encoder\[13\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543018500738 "|pid_controller|operational_error_encoder[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[14\] GND " "Pin \"operational_error_encoder\[14\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543018500738 "|pid_controller|operational_error_encoder[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[15\] GND " "Pin \"operational_error_encoder\[15\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543018500738 "|pid_controller|operational_error_encoder[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_pid\[28\] GND " "Pin \"operational_error_pid\[28\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543018500738 "|pid_controller|operational_error_pid[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_pid\[29\] GND " "Pin \"operational_error_pid\[29\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543018500738 "|pid_controller|operational_error_pid[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_pid\[30\] GND " "Pin \"operational_error_pid\[30\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543018500738 "|pid_controller|operational_error_pid[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_pid\[31\] GND " "Pin \"operational_error_pid\[31\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543018500738 "|pid_controller|operational_error_pid[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543018500738 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543018503952 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543018505277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018505277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6519 " "Implemented 6519 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543018506095 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543018506095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6332 " "Implemented 6332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543018506095 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1543018506095 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1543018506095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543018506095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5060 " "Peak virtual memory: 5060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543018506217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 22:15:06 2018 " "Processing ended: Fri Nov 23 22:15:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543018506217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543018506217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543018506217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543018506217 ""}
