
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys VHDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
@N:"C:\MicroSemiProj\LEDTest\component\work\Blink\Blink.vhd":17:7:17:11|Top entity is set to Blink.
Options changed - recompiling
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\LEDTest\hdl\Main.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\LEDTest\component\work\Blink\Blink.vhd'.
VHDL syntax check successful!
Options changed - recompiling
@N: CD231 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\MicroSemiProj\LEDTest\component\work\Blink\Blink.vhd":17:7:17:11|Synthesizing work.blink.rtl.
@N: CD630 :"C:\MicroSemiProj\LEDTest\hdl\Main.vhd":23:7:23:10|Synthesizing work.main.architecture_main.
@W: CD638 :"C:\MicroSemiProj\LEDTest\hdl\Main.vhd":33:8:33:19|Signal signal_name1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\MicroSemiProj\LEDTest\hdl\Main.vhd":34:8:34:19|Signal signal_name2 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.main.architecture_main
Running optimization stage 1 on Main .......
Finished optimization stage 1 on Main (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
Post processing for work.blink.rtl
Running optimization stage 1 on Blink .......
Finished optimization stage 1 on Blink (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
Running optimization stage 2 on Main .......
Finished optimization stage 2 on Main (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
Running optimization stage 2 on Blink .......
Finished optimization stage 2 on Blink (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\MicroSemiProj\LEDTest\synthesis\synwork\layer0.duruntime



At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 93MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jan 31 10:57:28 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
File C:\MicroSemiProj\LEDTest\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jan 31 10:57:29 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\MicroSemiProj\LEDTest\synthesis\synwork\Blink_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 24MB peak: 24MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jan 31 10:57:29 2024

###########################################################]
