<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="newrisc.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="KGPminiRISC.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="KGPminiRISC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="KGPminiRISC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="KGPminiRISC.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="KGPminiRISC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="KGPminiRISC.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="KGPminiRISC.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="KGPminiRISC.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="KGPminiRISC.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="KGPminiRISC.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="KGPminiRISC.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="KGPminiRISC.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="KGPminiRISC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="KGPminiRISC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="KGPminiRISC.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="KGPminiRISC.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="KGPminiRISC.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="KGPminiRISC.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="KGPminiRISC.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="KGPminiRISC.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="KGPminiRISC_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="KGPminiRISC_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="KGPminiRISC_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="KGPminiRISC_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="KGPminiRISC_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="KGPminiRISC_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="KGPminiRISC_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="KGPminiRISC_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="KGPminiRISC_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="KGPminiRISC_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="KGPminiRISC_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="KGPminiRISC_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="KGPminiRISC_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="KGPminiRISC_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="KGPminiRISC_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="clock_divider.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_tb_3_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_tb_3_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="full_tb_3_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_tb_3_par.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_tb_3_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_tb_3_stx_par.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="full_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="kgpminirisc.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="kgpminirisc.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="kgpminirisc.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/KGPminiRISC_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/KGPminiRISC_timesim.v"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/kgpminirisc_timesim.sdf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="wrapper.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="wrapper.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wrapper.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="wrapper.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="wrapper.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wrapper_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wrapper_xst.xrpt"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1667984052" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1667984052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667991601" xil_pn:in_ck="-2332491725118467580" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1667991601">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="KGPminiRISC.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="branch_control.v"/>
      <outfile xil_pn:name="cla_16_bit.v"/>
      <outfile xil_pn:name="cla_32_bit.v"/>
      <outfile xil_pn:name="cla_4_bit.v"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="data_path.v"/>
      <outfile xil_pn:name="diff.v"/>
      <outfile xil_pn:name="full_tb.v"/>
      <outfile xil_pn:name="full_tb_3.v"/>
      <outfile xil_pn:name="instruction_decoder.v"/>
      <outfile xil_pn:name="lcu_16_bit.v"/>
      <outfile xil_pn:name="lcu_32_bit.v"/>
      <outfile xil_pn:name="mux_2x1.v"/>
      <outfile xil_pn:name="mux_4x1.v"/>
      <outfile xil_pn:name="program_counter.v"/>
      <outfile xil_pn:name="reg_file.v"/>
      <outfile xil_pn:name="sign_extend_15_32.v"/>
      <outfile xil_pn:name="sign_extend_16_32.v"/>
    </transform>
    <transform xil_pn:end_ts="1667990794" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6374837121772449375" xil_pn:start_ts="1667990794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667990794" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8010382176001556221" xil_pn:start_ts="1667990794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667990762" xil_pn:in_ck="-635636630331666918" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7588609778323754235" xil_pn:start_ts="1667990762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/data_memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/data_memory.v"/>
      <outfile xil_pn:name="ipcore_dir/instruction_memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/instruction_memory.v"/>
    </transform>
    <transform xil_pn:end_ts="1667991604" xil_pn:in_ck="8767452660011060630" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1667991604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="KGPminiRISC.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="branch_control.v"/>
      <outfile xil_pn:name="cla_16_bit.v"/>
      <outfile xil_pn:name="cla_32_bit.v"/>
      <outfile xil_pn:name="cla_4_bit.v"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="data_path.v"/>
      <outfile xil_pn:name="diff.v"/>
      <outfile xil_pn:name="full_tb.v"/>
      <outfile xil_pn:name="full_tb_3.v"/>
      <outfile xil_pn:name="instruction_decoder.v"/>
      <outfile xil_pn:name="ipcore_dir/data_memory.v"/>
      <outfile xil_pn:name="ipcore_dir/instruction_memory.v"/>
      <outfile xil_pn:name="lcu_16_bit.v"/>
      <outfile xil_pn:name="lcu_32_bit.v"/>
      <outfile xil_pn:name="mux_2x1.v"/>
      <outfile xil_pn:name="mux_4x1.v"/>
      <outfile xil_pn:name="program_counter.v"/>
      <outfile xil_pn:name="reg_file.v"/>
      <outfile xil_pn:name="sign_extend_15_32.v"/>
      <outfile xil_pn:name="sign_extend_16_32.v"/>
    </transform>
    <transform xil_pn:end_ts="1667991609" xil_pn:in_ck="8767452660011060630" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1276747827692311155" xil_pn:start_ts="1667991604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="full_tb_beh.prj"/>
      <outfile xil_pn:name="full_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1667991609" xil_pn:in_ck="7438587571642401504" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8549306900790156624" xil_pn:start_ts="1667991609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="full_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1667982005" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1667982005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667982154" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6285458316645614763" xil_pn:start_ts="1667982154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667989809" xil_pn:in_ck="-635636630331666918" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7588609778323754235" xil_pn:start_ts="1667989809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/data_memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/data_memory.v"/>
      <outfile xil_pn:name="ipcore_dir/instruction_memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/instruction_memory.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667982154" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7792356558011657783" xil_pn:start_ts="1667982154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667982005" xil_pn:in_ck="-6228271743824712424" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1667982005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667982154" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2072168718979249339" xil_pn:start_ts="1667982154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667989835" xil_pn:in_ck="3535545237334519308" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="90458187645218520" xil_pn:start_ts="1667989809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="KGPminiRISC.lso"/>
      <outfile xil_pn:name="KGPminiRISC.ngc"/>
      <outfile xil_pn:name="KGPminiRISC.ngr"/>
      <outfile xil_pn:name="KGPminiRISC.prj"/>
      <outfile xil_pn:name="KGPminiRISC.stx"/>
      <outfile xil_pn:name="KGPminiRISC.syr"/>
      <outfile xil_pn:name="KGPminiRISC.xst"/>
      <outfile xil_pn:name="KGPminiRISC_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1667989015" xil_pn:in_ck="8727754723594036668" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5868922320808544670" xil_pn:start_ts="1667989015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667989844" xil_pn:in_ck="-6545937397266039208" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1369843806583183796" xil_pn:start_ts="1667989835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="KGPminiRISC.bld"/>
      <outfile xil_pn:name="KGPminiRISC.ngd"/>
      <outfile xil_pn:name="KGPminiRISC_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1667989914" xil_pn:in_ck="-3443957279816274333" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1667989844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="KGPminiRISC.pcf"/>
      <outfile xil_pn:name="KGPminiRISC_map.map"/>
      <outfile xil_pn:name="KGPminiRISC_map.mrp"/>
      <outfile xil_pn:name="KGPminiRISC_map.ncd"/>
      <outfile xil_pn:name="KGPminiRISC_map.ngm"/>
      <outfile xil_pn:name="KGPminiRISC_map.xrpt"/>
      <outfile xil_pn:name="KGPminiRISC_summary.xml"/>
      <outfile xil_pn:name="KGPminiRISC_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1667990043" xil_pn:in_ck="-2775299134842278020" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1667989914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="KGPminiRISC.ncd"/>
      <outfile xil_pn:name="KGPminiRISC.pad"/>
      <outfile xil_pn:name="KGPminiRISC.par"/>
      <outfile xil_pn:name="KGPminiRISC.ptwx"/>
      <outfile xil_pn:name="KGPminiRISC.unroutes"/>
      <outfile xil_pn:name="KGPminiRISC.xpi"/>
      <outfile xil_pn:name="KGPminiRISC_pad.csv"/>
      <outfile xil_pn:name="KGPminiRISC_pad.txt"/>
      <outfile xil_pn:name="KGPminiRISC_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1667990101" xil_pn:in_ck="2805653960655838883" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1667990043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="KGPminiRISC.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="kgpminirisc.bgn"/>
      <outfile xil_pn:name="kgpminirisc.bit"/>
      <outfile xil_pn:name="kgpminirisc.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1667991026" xil_pn:in_ck="6611769235197616461" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1667991025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667985234" xil_pn:in_ck="2805653960655838883" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-5517725671785020165" xil_pn:start_ts="1667985211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1667986272" xil_pn:in_ck="-8781058160194038401" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1667986272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1667986303" xil_pn:in_ck="-240006034955821733" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="996630248525764241" xil_pn:start_ts="1667986272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1667986304" xil_pn:in_ck="-5117630239325195491" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-1581200179943027350" xil_pn:start_ts="1667986303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1667990043" xil_pn:in_ck="5817091198895850463" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1667990024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="KGPminiRISC.twr"/>
      <outfile xil_pn:name="KGPminiRISC.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
