\hypertarget{struct_core_debug___type}{}\section{Core\+Debug\+\_\+\+Type Struct Reference}
\label{struct_core_debug___type}\index{CoreDebug\_Type@{CoreDebug\_Type}}


Structure type to access the Core Debug Register (Core\+Debug).  




{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_a39bc5e68dc6071187fbe2348891eabfa}{D\+H\+C\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_a7b49cb58573da77cc8a83a1b21262180}{D\+C\+R\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_a5bcffe99d1d5471d5e5befbc6272ebf0}{D\+C\+R\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_a6cdfc0a6ce3e988cc02c2d6e8107d193}{D\+E\+M\+CR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Core Debug Register (Core\+Debug). 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_core_debug___type_a5bcffe99d1d5471d5e5befbc6272ebf0}\label{struct_core_debug___type_a5bcffe99d1d5471d5e5befbc6272ebf0}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DCRDR@{DCRDR}}
\index{DCRDR@{DCRDR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DCRDR}{DCRDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+C\+R\+DR}

Offset\+: 0x008 (R/W) Debug Core Register Data Register \mbox{\Hypertarget{struct_core_debug___type_a7b49cb58573da77cc8a83a1b21262180}\label{struct_core_debug___type_a7b49cb58573da77cc8a83a1b21262180}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DCRSR@{DCRSR}}
\index{DCRSR@{DCRSR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DCRSR}{DCRSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t D\+C\+R\+SR}

Offset\+: 0x004 ( /W) Debug Core Register Selector Register \mbox{\Hypertarget{struct_core_debug___type_a6cdfc0a6ce3e988cc02c2d6e8107d193}\label{struct_core_debug___type_a6cdfc0a6ce3e988cc02c2d6e8107d193}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DEMCR@{DEMCR}}
\index{DEMCR@{DEMCR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DEMCR}{DEMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+E\+M\+CR}

Offset\+: 0x00C (R/W) Debug Exception and Monitor Control Register \mbox{\Hypertarget{struct_core_debug___type_a39bc5e68dc6071187fbe2348891eabfa}\label{struct_core_debug___type_a39bc5e68dc6071187fbe2348891eabfa}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DHCSR@{DHCSR}}
\index{DHCSR@{DHCSR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DHCSR}{DHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+H\+C\+SR}

Offset\+: 0x000 (R/W) Debug Halting Control and Status Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
