

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_4_x1'
================================================================
* Date:           Sun Sep 18 14:05:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |       49|    16273|  0.163 us|  54.238 us|   49|  16273|     none|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                             Loop Name                                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_1_D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_2   |       48|    16272|   2 ~ 678|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_3_D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_4  |      641|      641|         7|          5|          1|   128|       yes|
        | + D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_7                                                 |       32|       32|         3|          2|          2|    16|       yes|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      175|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        4|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|      322|     -|
|Register             |        -|      -|      352|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      0|      384|      530|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |data_split_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V  |        0|  32|  33|    0|     4|   32|     1|          128|
    |local_D_V_U     |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V     |        4|   0|   0|    0|    32|  128|     1|         4096|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                      |        4|  32|  33|    0|    36|  160|     2|         4224|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1053_fu_436_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_1054_fu_452_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_1055_fu_492_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln691_fu_343_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_63_fu_285_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln890_fu_331_p2                |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp1_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage3_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_346                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_351                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln89057_fu_297_p2             |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_965_fu_325_p2           |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_966_fu_337_p2           |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln890_967_fu_349_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_968_fu_458_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_291_p2               |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |or_ln25199_fu_477_p2               |        or|   0|  0|   6|           6|           1|
    |ret_fu_319_p2                      |        or|   0|  0|   6|           6|           3|
    |select_ln25155_fu_303_p3           |    select|   0|  0|   3|           1|           1|
    |select_ln890_31_fu_363_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln890_fu_355_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 175|          87|          63|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  65|         12|    1|         12|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                         |   9|          2|    1|          2|
    |ap_phi_mux_c5_V_phi_fu_278_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_c7_V_phi_fu_256_p4                   |   9|          2|    4|          8|
    |ap_phi_mux_c8_V_phi_fu_267_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_245_p4         |   9|          2|    8|         16|
    |c1_V_reg_230                                    |   9|          2|    3|          6|
    |c5_V_reg_274                                    |   9|          2|    5|         10|
    |c7_V_reg_252                                    |   9|          2|    4|          8|
    |c8_V_reg_263                                    |   9|          2|    5|         10|
    |data_split_V_address0                           |  26|          5|    2|         10|
    |data_split_V_address1                           |  20|          4|    2|          8|
    |data_split_V_d0                                 |  20|          4|   32|        128|
    |data_split_V_d1                                 |  14|          3|   32|         96|
    |fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_din    |  14|          3|  128|        384|
    |fifo_D_drain_PE_3_4_x1160_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten8_reg_219                         |   9|          2|    5|         10|
    |indvar_flatten_reg_241                          |   9|          2|    8|         16|
    |local_D_V_address0                              |  14|          3|    5|         15|
    |local_D_V_address1                              |  14|          3|    5|         15|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 322|         67|  264|        782|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln691_1053_reg_577                |    5|   0|    5|          0|
    |add_ln691_1054_reg_592                |    5|   0|    5|          0|
    |add_ln890_63_reg_519                  |    5|   0|    5|          0|
    |add_ln890_reg_537                     |    8|   0|    8|          0|
    |ap_CS_fsm                             |   11|   0|   11|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |    1|   0|    1|          0|
    |c1_V_reg_230                          |    3|   0|    3|          0|
    |c5_V_reg_274                          |    5|   0|    5|          0|
    |c7_V_reg_252                          |    4|   0|    4|          0|
    |c8_V_reg_263                          |    5|   0|    5|          0|
    |icmp_ln890_966_reg_542                |    1|   0|    1|          0|
    |icmp_ln890_966_reg_542_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln890_968_reg_597                |    1|   0|    1|          0|
    |indvar_flatten8_reg_219               |    5|   0|    5|          0|
    |indvar_flatten_reg_241                |    8|   0|    8|          0|
    |local_D_V_addr_reg_561                |    5|   0|    5|          0|
    |local_D_V_addr_reg_561_pp0_iter1_reg  |    5|   0|    5|          0|
    |local_D_V_load_1_reg_611              |  128|   0|  128|          0|
    |p_Result_2_reg_567                    |   32|   0|   32|          0|
    |p_Result_3_reg_572                    |   32|   0|   32|          0|
    |select_ln25155_reg_528                |    3|   0|    3|          0|
    |select_ln890_31_reg_551               |    4|   0|    4|          0|
    |select_ln890_reg_546                  |    5|   0|    5|          0|
    |trunc_ln890_reg_556                   |    2|   0|    2|          0|
    |v2_V_1827_reg_587                     |   32|   0|   32|          0|
    |v2_V_reg_582                          |   32|   0|   32|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  352|   0|  352|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_4_x1|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_4_x1|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_4_x1|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_4_x1|  return value|
|ap_continue                                      |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_4_x1|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_4_x1|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_4_x1|  return value|
|fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_din     |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_4_3_x1192|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_4_3_x1192|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_write   |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_4_3_x1192|       pointer|
|fifo_D_drain_PE_3_4_x1160_dout                   |   in|   32|     ap_fifo|                 fifo_D_drain_PE_3_4_x1160|       pointer|
|fifo_D_drain_PE_3_4_x1160_empty_n                |   in|    1|     ap_fifo|                 fifo_D_drain_PE_3_4_x1160|       pointer|
|fifo_D_drain_PE_3_4_x1160_read                   |  out|    1|     ap_fifo|                 fifo_D_drain_PE_3_4_x1160|       pointer|
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 2
  Pipeline-0 : II = 5, D = 7, States = { 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 2, D = 3, States = { 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 10 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x1192, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_4_x1160, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x1192, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_4_x1160, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.20ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:25152]   --->   Operation 19 'alloca' 'local_D_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.69ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:25161]   --->   Operation 20 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln25152 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:25152]   --->   Operation 21 'specmemcore' 'specmemcore_ln25152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 22 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_split_V_addr_241 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 23 'getelementptr' 'data_split_V_addr_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_split_V_addr_242 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 24 'getelementptr' 'data_split_V_addr_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_split_V_addr_243 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 25 'getelementptr' 'data_split_V_addr_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln25155 = br void" [./dut.cpp:25155]   --->   Operation 26 'br' 'br_ln25155' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i5 0, void, i5 %add_ln890_63, void %.loopexit376"   --->   Operation 27 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691_1055, void %.loopexit376"   --->   Operation 28 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln890_63 = add i5 %indvar_flatten8, i5 1"   --->   Operation 29 'add' 'add_ln890_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten8, i5 24"   --->   Operation 30 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split17, void"   --->   Operation 31 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_1_D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_2_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.49ns)   --->   "%icmp_ln89057 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 34 'icmp' 'icmp_ln89057' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.27ns)   --->   "%select_ln25155 = select i1 %icmp_ln89057, i3 0, i3 %c1_V" [./dut.cpp:25155]   --->   Operation 35 'select' 'select_ln25155' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1539"   --->   Operation 36 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_965)   --->   "%ret_182 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln25155, i3 0"   --->   Operation 37 'bitconcatenate' 'ret_182' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_965)   --->   "%ret = or i6 %ret_182, i6 4"   --->   Operation 38 'or' 'ret' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_965 = icmp_ult  i6 %ret, i6 42"   --->   Operation 39 'icmp' 'icmp_ln890_965' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln25157 = br i1 %icmp_ln890_965, void %.loopexit376, void %.preheader3.preheader.preheader" [./dut.cpp:25157]   --->   Operation 40 'br' 'br_ln25157' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln25163 = br void %.preheader3.preheader" [./dut.cpp:25163]   --->   Operation 41 'br' 'br_ln25163' <Predicate = (!icmp_ln890 & icmp_ln890_965)> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln25207 = ret" [./dut.cpp:25207]   --->   Operation 42 'ret' 'ret_ln25207' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 %add_ln890, void %.preheader3, i8 0, void %.preheader3.preheader.preheader"   --->   Operation 43 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %select_ln890_31, void %.preheader3, i4 0, void %.preheader3.preheader.preheader"   --->   Operation 44 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1053, void %.preheader3, i5 0, void %.preheader3.preheader.preheader"   --->   Operation 45 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten, i8 1"   --->   Operation 46 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.58ns)   --->   "%icmp_ln890_966 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 47 'icmp' 'icmp_ln890_966' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_966, void %.preheader3, void %.preheader.preheader"   --->   Operation 48 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 49 'add' 'add_ln691' <Predicate = (!icmp_ln890_966)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.63ns)   --->   "%icmp_ln890_967 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 50 'icmp' 'icmp_ln890_967' <Predicate = (!icmp_ln890_966)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_967, i5 0, i5 %c8_V"   --->   Operation 51 'select' 'select_ln890' <Predicate = (!icmp_ln890_966)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.35ns)   --->   "%select_ln890_31 = select i1 %icmp_ln890_967, i4 %add_ln691, i4 %c7_V"   --->   Operation 52 'select' 'select_ln890_31' <Predicate = (!icmp_ln890_966)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_31, i32 2"   --->   Operation 53 'bitselect' 'tmp_417' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_31"   --->   Operation 54 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_417" [./dut.cpp:25173]   --->   Operation 55 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln25173 = zext i6 %tmp_s" [./dut.cpp:25173]   --->   Operation 56 'zext' 'zext_ln25173' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln25173" [./dut.cpp:25173]   --->   Operation 57 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:25173]   --->   Operation 58 'load' 'out_data_V' <Predicate = (!icmp_ln890_966)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 59 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:25173]   --->   Operation 59 'load' 'out_data_V' <Predicate = (!icmp_ln890_966)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %out_data_V"   --->   Operation 60 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.69ns)   --->   "%store_ln25175 = store i32 %trunc_ln674, i2 %data_split_V_addr_243" [./dut.cpp:25175]   --->   Operation 61 'store' 'store_ln25175' <Predicate = (!icmp_ln890_966)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 62 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.69ns)   --->   "%store_ln25175 = store i32 %p_Result_1, i2 %data_split_V_addr_242" [./dut.cpp:25175]   --->   Operation 63 'store' 'store_ln25175' <Predicate = (!icmp_ln890_966)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 64 'partselect' 'p_Result_2' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 65 'partselect' 'p_Result_3' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 66 [1/1] (0.69ns)   --->   "%store_ln25175 = store i32 %p_Result_2, i2 %data_split_V_addr_241" [./dut.cpp:25175]   --->   Operation 66 'store' 'store_ln25175' <Predicate = (!icmp_ln890_966)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 67 [1/1] (0.69ns)   --->   "%store_ln25175 = store i32 %p_Result_3, i2 %data_split_V_addr" [./dut.cpp:25175]   --->   Operation 67 'store' 'store_ln25175' <Predicate = (!icmp_ln890_966)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i2 %trunc_ln890"   --->   Operation 68 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.21ns)   --->   "%tmp_419 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_3_4_x1160" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'tmp_419' <Predicate = (!icmp_ln890_966)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%data_split_V_addr_244 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 70 'getelementptr' 'data_split_V_addr_244' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.69ns)   --->   "%store_ln25183 = store i32 %tmp_419, i2 %data_split_V_addr_244" [./dut.cpp:25183]   --->   Operation 71 'store' 'store_ln25183' <Predicate = (!icmp_ln890_966)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 72 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_243"   --->   Operation 72 'load' 'v2_V' <Predicate = (!icmp_ln890_966)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 73 [2/2] (0.69ns)   --->   "%v2_V_1827 = load i2 %data_split_V_addr_242"   --->   Operation 73 'load' 'v2_V_1827' <Predicate = (!icmp_ln890_966)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln691_1053 = add i5 %select_ln890, i5 1"   --->   Operation 74 'add' 'add_ln691_1053' <Predicate = (!icmp_ln890_966)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 75 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_243"   --->   Operation 75 'load' 'v2_V' <Predicate = (!icmp_ln890_966)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 76 [1/2] (0.69ns)   --->   "%v2_V_1827 = load i2 %data_split_V_addr_242"   --->   Operation 76 'load' 'v2_V_1827' <Predicate = (!icmp_ln890_966)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 77 [2/2] (0.69ns)   --->   "%v2_V_1828 = load i2 %data_split_V_addr_241"   --->   Operation 77 'load' 'v2_V_1828' <Predicate = (!icmp_ln890_966)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 78 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 78 'load' 'v1_V' <Predicate = (!icmp_ln890_966)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_3_D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_4_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln25165 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:25165]   --->   Operation 81 'specpipeline' 'specpipeline_ln25165' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln25165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_255" [./dut.cpp:25165]   --->   Operation 82 'specloopname' 'specloopname_ln25165' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>
ST_9 : Operation 83 [1/2] (0.69ns)   --->   "%v2_V_1828 = load i2 %data_split_V_addr_241"   --->   Operation 83 'load' 'v2_V_1828' <Predicate = (!icmp_ln890_966)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 84 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 84 'load' 'v1_V' <Predicate = (!icmp_ln890_966)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1828, i32 %v2_V_1827, i32 %v2_V"   --->   Operation 85 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (1.20ns)   --->   "%store_ln25185 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:25185]   --->   Operation 86 'store' 'store_ln25185' <Predicate = (!icmp_ln890_966)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3.preheader"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln890_966)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.38>
ST_10 : Operation 88 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 88 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 11 <SV = 4> <Delay = 1.20>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1054, void %.split13, i5 0, void %.preheader.preheader"   --->   Operation 89 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln691_1054 = add i5 %c5_V, i5 1"   --->   Operation 90 'add' 'add_ln691_1054' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.63ns)   --->   "%icmp_ln890_968 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 91 'icmp' 'icmp_ln890_968' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln25192 = br i1 %icmp_ln890_968, void %.split13, void %.loopexit376.loopexit" [./dut.cpp:25192]   --->   Operation 93 'br' 'br_ln25192' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:25199]   --->   Operation 94 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_968)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln25199 = zext i6 %tmp" [./dut.cpp:25199]   --->   Operation 95 'zext' 'zext_ln25199' <Predicate = (!icmp_ln890_968)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%local_D_V_addr_62 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln25199" [./dut.cpp:25199]   --->   Operation 96 'getelementptr' 'local_D_V_addr_62' <Predicate = (!icmp_ln890_968)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln25199 = or i6 %tmp, i6 1" [./dut.cpp:25199]   --->   Operation 97 'or' 'or_ln25199' <Predicate = (!icmp_ln890_968)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_81 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln25199" [./dut.cpp:25199]   --->   Operation 98 'bitconcatenate' 'tmp_81' <Predicate = (!icmp_ln890_968)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%local_D_V_addr_63 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_81" [./dut.cpp:25199]   --->   Operation 99 'getelementptr' 'local_D_V_addr_63' <Predicate = (!icmp_ln890_968)> <Delay = 0.00>
ST_11 : Operation 100 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_62" [./dut.cpp:25199]   --->   Operation 100 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_968)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_11 : Operation 101 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_63" [./dut.cpp:25199]   --->   Operation 101 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_968)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 12 <SV = 5> <Delay = 2.41>
ST_12 : Operation 102 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_62" [./dut.cpp:25199]   --->   Operation 102 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_968)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_12 : Operation 103 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x1192, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'write' 'write_ln174' <Predicate = (!icmp_ln890_968)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_12 : Operation 104 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_63" [./dut.cpp:25199]   --->   Operation 104 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_968)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 13 <SV = 6> <Delay = 1.21>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln25192 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:25192]   --->   Operation 105 'specpipeline' 'specpipeline_ln25192' <Predicate = (!icmp_ln890_968)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln25192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_229" [./dut.cpp:25192]   --->   Operation 106 'specloopname' 'specloopname_ln25192' <Predicate = (!icmp_ln890_968)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x1192, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'write' 'write_ln174' <Predicate = (!icmp_ln890_968)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln890_968)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.57>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit376"   --->   Operation 109 'br' 'br_ln0' <Predicate = (icmp_ln890_965)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.57ns)   --->   "%add_ln691_1055 = add i3 %select_ln25155, i3 1"   --->   Operation 110 'add' 'add_ln691_1055' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 111 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_4_3_x1192]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_3_4_x1160]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 000000000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
local_D_V             (alloca           ) [ 001111111111111]
data_split_V          (alloca           ) [ 001111111111111]
specmemcore_ln25152   (specmemcore      ) [ 000000000000000]
data_split_V_addr     (getelementptr    ) [ 001111111111111]
data_split_V_addr_241 (getelementptr    ) [ 001111111111111]
data_split_V_addr_242 (getelementptr    ) [ 001111111111111]
data_split_V_addr_243 (getelementptr    ) [ 001111111111111]
br_ln25155            (br               ) [ 011111111111111]
indvar_flatten8       (phi              ) [ 001000000000000]
c1_V                  (phi              ) [ 001000000000000]
add_ln890_63          (add              ) [ 011111111111111]
icmp_ln890            (icmp             ) [ 001111111111111]
br_ln890              (br               ) [ 000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
icmp_ln89057          (icmp             ) [ 000000000000000]
select_ln25155        (select           ) [ 000111111111111]
specloopname_ln1461   (specloopname     ) [ 000000000000000]
ret_182               (bitconcatenate   ) [ 000000000000000]
ret                   (or               ) [ 000000000000000]
icmp_ln890_965        (icmp             ) [ 001111111111111]
br_ln25157            (br               ) [ 000000000000000]
br_ln25163            (br               ) [ 001111111111111]
ret_ln25207           (ret              ) [ 000000000000000]
indvar_flatten        (phi              ) [ 000100000000000]
c7_V                  (phi              ) [ 000100000000000]
c8_V                  (phi              ) [ 000100000000000]
add_ln890             (add              ) [ 001111111111111]
icmp_ln890_966        (icmp             ) [ 001111111111111]
br_ln890              (br               ) [ 000000000000000]
add_ln691             (add              ) [ 000000000000000]
icmp_ln890_967        (icmp             ) [ 000000000000000]
select_ln890          (select           ) [ 000011110000000]
select_ln890_31       (select           ) [ 001111111111111]
tmp_417               (bitselect        ) [ 000000000000000]
trunc_ln890           (trunc            ) [ 000011100000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000]
zext_ln25173          (zext             ) [ 000000000000000]
local_D_V_addr        (getelementptr    ) [ 000111111100000]
out_data_V            (load             ) [ 000000000000000]
trunc_ln674           (trunc            ) [ 000000000000000]
store_ln25175         (store            ) [ 000000000000000]
p_Result_1            (partselect       ) [ 000000000000000]
store_ln25175         (store            ) [ 000000000000000]
p_Result_2            (partselect       ) [ 000001000000000]
p_Result_3            (partselect       ) [ 000001000000000]
store_ln25175         (store            ) [ 000000000000000]
store_ln25175         (store            ) [ 000000000000000]
zext_ln890            (zext             ) [ 000000000000000]
tmp_419               (read             ) [ 000000000000000]
data_split_V_addr_244 (getelementptr    ) [ 000000000000000]
store_ln25183         (store            ) [ 000000000000000]
add_ln691_1053        (add              ) [ 001110001111111]
v2_V                  (load             ) [ 000010000100000]
v2_V_1827             (load             ) [ 000010000100000]
specloopname_ln0      (specloopname     ) [ 000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
specpipeline_ln25165  (specpipeline     ) [ 000000000000000]
specloopname_ln25165  (specloopname     ) [ 000000000000000]
v2_V_1828             (load             ) [ 000000000000000]
v1_V                  (load             ) [ 000000000000000]
p_Result_s            (bitconcatenate   ) [ 000000000000000]
store_ln25185         (store            ) [ 000000000000000]
br_ln0                (br               ) [ 001111111111111]
br_ln890              (br               ) [ 001111111111111]
c5_V                  (phi              ) [ 000000000001000]
add_ln691_1054        (add              ) [ 001111111111111]
icmp_ln890_968        (icmp             ) [ 001111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
br_ln25192            (br               ) [ 000000000000000]
tmp                   (bitconcatenate   ) [ 000000000000000]
zext_ln25199          (zext             ) [ 000000000000000]
local_D_V_addr_62     (getelementptr    ) [ 000000000000100]
or_ln25199            (or               ) [ 000000000000000]
tmp_81                (bitconcatenate   ) [ 000000000000000]
local_D_V_addr_63     (getelementptr    ) [ 000000000000100]
local_D_V_load        (load             ) [ 000000000000000]
write_ln174           (write            ) [ 000000000000000]
local_D_V_load_1      (load             ) [ 000000000001010]
specpipeline_ln25192  (specpipeline     ) [ 000000000000000]
specloopname_ln25192  (specloopname     ) [ 000000000000000]
write_ln174           (write            ) [ 000000000000000]
br_ln0                (br               ) [ 001111111111111]
br_ln0                (br               ) [ 000000000000000]
add_ln691_1055        (add              ) [ 011111111111111]
br_ln0                (br               ) [ 011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_4_3_x1192">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_4_3_x1192"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_PE_3_4_x1160">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_3_4_x1160"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1279"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1431"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_1_D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1539"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_3_D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_255"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_229"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="local_D_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_split_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_419_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_419/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="128" slack="0"/>
<pin id="135" dir="0" index="2" bw="128" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/12 write_ln174/13 "/>
</bind>
</comp>

<comp id="139" class="1004" name="data_split_V_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="data_split_V_addr_241_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_241/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="data_split_V_addr_242_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_242/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="data_split_V_addr_243_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_243/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="local_D_V_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="0"/>
<pin id="200" dir="0" index="4" bw="5" slack="0"/>
<pin id="201" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="128" slack="0"/>
<pin id="203" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/3 store_ln25185/9 local_D_V_load/11 local_D_V_load_1/11 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="3"/>
<pin id="188" dir="0" index="4" bw="2" slack="0"/>
<pin id="189" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="0"/>
<pin id="191" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln25175/4 store_ln25175/4 store_ln25175/5 store_ln25175/5 store_ln25183/6 v2_V/7 v2_V_1827/7 v2_V_1828/8 v1_V/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="data_split_V_addr_244_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="2" slack="0"/>
<pin id="196" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_244/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="local_D_V_addr_62_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_62/11 "/>
</bind>
</comp>

<comp id="210" class="1004" name="local_D_V_addr_63_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="64" slack="0"/>
<pin id="214" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_63/11 "/>
</bind>
</comp>

<comp id="219" class="1005" name="indvar_flatten8_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="1"/>
<pin id="221" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="indvar_flatten8_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="c1_V_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="1"/>
<pin id="232" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="c1_V_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="3" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvar_flatten_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="1"/>
<pin id="243" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="indvar_flatten_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="252" class="1005" name="c7_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="1"/>
<pin id="254" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="c7_V_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="263" class="1005" name="c8_V_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="1"/>
<pin id="265" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="c8_V_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/3 "/>
</bind>
</comp>

<comp id="274" class="1005" name="c5_V_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="1"/>
<pin id="276" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="c5_V_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/11 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln890_63_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_63/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln890_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="5" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln89057_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89057/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln25155_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25155/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="ret_182_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_182/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="ret_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="6" slack="0"/>
<pin id="322" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln890_965_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="6" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_965/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln890_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln890_966_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_966/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln691_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln890_967_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_967/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="select_ln890_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="5" slack="0"/>
<pin id="358" dir="0" index="2" bw="5" slack="0"/>
<pin id="359" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="select_ln890_31_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="0" index="2" bw="4" slack="0"/>
<pin id="367" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_31/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_417_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="0" index="2" bw="3" slack="0"/>
<pin id="375" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_417/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="trunc_ln890_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_s_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="5" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln25173_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25173/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln674_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="128" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_Result_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="128" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="0" index="3" bw="7" slack="0"/>
<pin id="406" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_Result_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="128" slack="0"/>
<pin id="415" dir="0" index="2" bw="8" slack="0"/>
<pin id="416" dir="0" index="3" bw="8" slack="0"/>
<pin id="417" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_Result_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="128" slack="0"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="0" index="3" bw="8" slack="0"/>
<pin id="427" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln890_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="3"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln691_1053_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="4"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1053/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_Result_s_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="128" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="0" index="2" bw="32" slack="0"/>
<pin id="445" dir="0" index="3" bw="32" slack="1"/>
<pin id="446" dir="0" index="4" bw="32" slack="1"/>
<pin id="447" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln691_1054_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1054/11 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln890_968_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_968/11 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="0" index="1" bw="5" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln25199_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25199/11 "/>
</bind>
</comp>

<comp id="477" class="1004" name="or_ln25199_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="0" index="1" bw="6" slack="0"/>
<pin id="480" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25199/11 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_81_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_81/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln691_1055_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="4"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1055/14 "/>
</bind>
</comp>

<comp id="497" class="1005" name="data_split_V_addr_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="4"/>
<pin id="499" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="502" class="1005" name="data_split_V_addr_241_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="4"/>
<pin id="504" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="data_split_V_addr_241 "/>
</bind>
</comp>

<comp id="507" class="1005" name="data_split_V_addr_242_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="3"/>
<pin id="509" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_242 "/>
</bind>
</comp>

<comp id="513" class="1005" name="data_split_V_addr_243_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="3"/>
<pin id="515" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_243 "/>
</bind>
</comp>

<comp id="519" class="1005" name="add_ln890_63_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="0"/>
<pin id="521" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_63 "/>
</bind>
</comp>

<comp id="524" class="1005" name="icmp_ln890_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="528" class="1005" name="select_ln25155_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="4"/>
<pin id="530" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="select_ln25155 "/>
</bind>
</comp>

<comp id="533" class="1005" name="icmp_ln890_965_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_965 "/>
</bind>
</comp>

<comp id="537" class="1005" name="add_ln890_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="542" class="1005" name="icmp_ln890_966_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_966 "/>
</bind>
</comp>

<comp id="546" class="1005" name="select_ln890_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="4"/>
<pin id="548" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="551" class="1005" name="select_ln890_31_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="0"/>
<pin id="553" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_31 "/>
</bind>
</comp>

<comp id="556" class="1005" name="trunc_ln890_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="3"/>
<pin id="558" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="561" class="1005" name="local_D_V_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="1"/>
<pin id="563" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="p_Result_2_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="572" class="1005" name="p_Result_3_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="577" class="1005" name="add_ln691_1053_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="1"/>
<pin id="579" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_1053 "/>
</bind>
</comp>

<comp id="582" class="1005" name="v2_V_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="587" class="1005" name="v2_V_1827_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_1827 "/>
</bind>
</comp>

<comp id="592" class="1005" name="add_ln691_1054_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="0"/>
<pin id="594" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1054 "/>
</bind>
</comp>

<comp id="597" class="1005" name="icmp_ln890_968_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_968 "/>
</bind>
</comp>

<comp id="601" class="1005" name="local_D_V_addr_62_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="1"/>
<pin id="603" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_62 "/>
</bind>
</comp>

<comp id="606" class="1005" name="local_D_V_addr_63_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="1"/>
<pin id="608" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_63 "/>
</bind>
</comp>

<comp id="611" class="1005" name="local_D_V_load_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="128" slack="1"/>
<pin id="613" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_load_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="add_ln691_1055_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="1"/>
<pin id="618" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_1055 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="88" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="112" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="122" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="152"><net_src comp="122" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="160"><net_src comp="122" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="168"><net_src comp="122" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="126" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="177" pin="7"/><net_sink comp="132" pin=2"/></net>

<net id="217"><net_src comp="204" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="218"><net_src comp="210" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="58" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="223" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="223" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="234" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="234" pin="4"/><net_sink comp="303" pin=2"/></net>

<net id="316"><net_src comp="50" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="303" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="54" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="245" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="60" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="245" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="256" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="64" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="267" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="66" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="30" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="267" pin="4"/><net_sink comp="355" pin=2"/></net>

<net id="368"><net_src comp="349" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="343" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="256" pin="4"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="68" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="363" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="70" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="363" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="72" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="355" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="371" pin="3"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="383" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="399"><net_src comp="177" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="407"><net_src comp="74" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="177" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="76" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="78" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="411"><net_src comp="401" pin="4"/><net_sink comp="183" pin=1"/></net>

<net id="418"><net_src comp="74" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="177" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="80" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="82" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="177" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="84" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="86" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="435"><net_src comp="432" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="440"><net_src comp="34" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="100" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="183" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="183" pin="7"/><net_sink comp="441" pin=2"/></net>

<net id="451"><net_src comp="441" pin="5"/><net_sink comp="177" pin=4"/></net>

<net id="456"><net_src comp="278" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="34" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="278" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="66" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="72" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="278" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="104" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="481"><net_src comp="464" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="106" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="108" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="110" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="477" pin="2"/><net_sink comp="483" pin=2"/></net>

<net id="491"><net_src comp="483" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="496"><net_src comp="116" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="139" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="505"><net_src comp="147" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="510"><net_src comp="155" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="516"><net_src comp="163" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="522"><net_src comp="285" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="527"><net_src comp="291" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="303" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="536"><net_src comp="325" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="331" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="545"><net_src comp="337" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="355" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="554"><net_src comp="363" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="559"><net_src comp="379" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="564"><net_src comp="171" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="570"><net_src comp="412" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="575"><net_src comp="422" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="580"><net_src comp="436" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="585"><net_src comp="183" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="441" pin=4"/></net>

<net id="590"><net_src comp="183" pin="7"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="441" pin=3"/></net>

<net id="595"><net_src comp="452" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="600"><net_src comp="458" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="204" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="609"><net_src comp="210" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="614"><net_src comp="177" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="619"><net_src comp="492" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="234" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_4_3_x1192 | {12 13 }
 - Input state : 
	Port: D_drain_IO_L1_out_boundary_wrapper_4_x1 : fifo_D_drain_PE_3_4_x1160 | {6 }
  - Chain level:
	State 1
		specmemcore_ln25152 : 1
		data_split_V_addr : 1
		data_split_V_addr_241 : 1
		data_split_V_addr_242 : 1
		data_split_V_addr_243 : 1
	State 2
		add_ln890_63 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln89057 : 1
		select_ln25155 : 2
		ret_182 : 3
		ret : 4
		icmp_ln890_965 : 4
		br_ln25157 : 5
	State 3
		add_ln890 : 1
		icmp_ln890_966 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_967 : 1
		select_ln890 : 2
		select_ln890_31 : 2
		tmp_417 : 3
		trunc_ln890 : 3
		tmp_s : 4
		zext_ln25173 : 5
		local_D_V_addr : 6
		out_data_V : 7
	State 4
		trunc_ln674 : 1
		store_ln25175 : 2
		p_Result_1 : 1
		store_ln25175 : 2
		p_Result_2 : 1
		p_Result_3 : 1
	State 5
	State 6
		data_split_V_addr_244 : 1
		store_ln25183 : 2
	State 7
	State 8
	State 9
		p_Result_s : 1
		store_ln25185 : 2
	State 10
	State 11
		add_ln691_1054 : 1
		icmp_ln890_968 : 1
		br_ln25192 : 2
		tmp : 1
		zext_ln25199 : 2
		local_D_V_addr_62 : 3
		or_ln25199 : 2
		tmp_81 : 2
		local_D_V_addr_63 : 3
		local_D_V_load : 4
		local_D_V_load_1 : 4
	State 12
		write_ln174 : 1
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   add_ln890_63_fu_285  |    0    |    12   |
|          |    add_ln890_fu_331    |    0    |    15   |
|    add   |    add_ln691_fu_343    |    0    |    12   |
|          |  add_ln691_1053_fu_436 |    0    |    12   |
|          |  add_ln691_1054_fu_452 |    0    |    12   |
|          |  add_ln691_1055_fu_492 |    0    |    10   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_291   |    0    |    9    |
|          |   icmp_ln89057_fu_297  |    0    |    8    |
|   icmp   |  icmp_ln890_965_fu_325 |    0    |    10   |
|          |  icmp_ln890_966_fu_337 |    0    |    11   |
|          |  icmp_ln890_967_fu_349 |    0    |    9    |
|          |  icmp_ln890_968_fu_458 |    0    |    9    |
|----------|------------------------|---------|---------|
|          |  select_ln25155_fu_303 |    0    |    3    |
|  select  |   select_ln890_fu_355  |    0    |    5    |
|          | select_ln890_31_fu_363 |    0    |    4    |
|----------|------------------------|---------|---------|
|   read   |   tmp_419_read_fu_126  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_132    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     ret_182_fu_311     |    0    |    0    |
|          |      tmp_s_fu_383      |    0    |    0    |
|bitconcatenate|    p_Result_s_fu_441   |    0    |    0    |
|          |       tmp_fu_464       |    0    |    0    |
|          |      tmp_81_fu_483     |    0    |    0    |
|----------|------------------------|---------|---------|
|    or    |       ret_fu_319       |    0    |    0    |
|          |    or_ln25199_fu_477   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|     tmp_417_fu_371     |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln890_fu_379   |    0    |    0    |
|          |   trunc_ln674_fu_396   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln25173_fu_391  |    0    |    0    |
|   zext   |    zext_ln890_fu_432   |    0    |    0    |
|          |   zext_ln25199_fu_472  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_1_fu_401   |    0    |    0    |
|partselect|    p_Result_2_fu_412   |    0    |    0    |
|          |    p_Result_3_fu_422   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   141   |
|----------|------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   32   |   33   |
|  local_D_V |    4   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |   32   |   33   |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_1053_reg_577   |    5   |
|    add_ln691_1054_reg_592   |    5   |
|    add_ln691_1055_reg_616   |    3   |
|     add_ln890_63_reg_519    |    5   |
|      add_ln890_reg_537      |    8   |
|         c1_V_reg_230        |    3   |
|         c5_V_reg_274        |    5   |
|         c7_V_reg_252        |    4   |
|         c8_V_reg_263        |    5   |
|data_split_V_addr_241_reg_502|    2   |
|data_split_V_addr_242_reg_507|    2   |
|data_split_V_addr_243_reg_513|    2   |
|  data_split_V_addr_reg_497  |    2   |
|    icmp_ln890_965_reg_533   |    1   |
|    icmp_ln890_966_reg_542   |    1   |
|    icmp_ln890_968_reg_597   |    1   |
|      icmp_ln890_reg_524     |    1   |
|   indvar_flatten8_reg_219   |    5   |
|    indvar_flatten_reg_241   |    8   |
|  local_D_V_addr_62_reg_601  |    5   |
|  local_D_V_addr_63_reg_606  |    5   |
|    local_D_V_addr_reg_561   |    5   |
|   local_D_V_load_1_reg_611  |   128  |
|      p_Result_2_reg_567     |   32   |
|      p_Result_3_reg_572     |   32   |
|    select_ln25155_reg_528   |    3   |
|   select_ln890_31_reg_551   |    4   |
|     select_ln890_reg_546    |    5   |
|     trunc_ln890_reg_556     |    2   |
|      v2_V_1827_reg_587      |   32   |
|         v2_V_reg_582        |   32   |
+-----------------------------+--------+
|            Total            |   353  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_132 |  p2  |   2  |  128 |   256  ||    9    |
| grp_access_fu_177 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_177 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_183 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_183 |  p1  |   3  |  32  |   96   ||    14   |
| grp_access_fu_183 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_183 |  p4  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   384  ||  2.939  ||   100   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   141  |
|   Memory  |    4   |    -   |   32   |   33   |
|Multiplexer|    -   |    2   |    -   |   100  |
|  Register |    -   |    -   |   353  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    2   |   385  |   274  |
+-----------+--------+--------+--------+--------+
