// ===========================================================
// DEBUG_LOG generated by ActiveCore framework
// Date: 2025-02-25 16:58:03
// Copyright Alexander Antonov <antonov.alex.alex@gmail.com>
// ===========================================================

op::cycproc
└── op::= dst::tick_period param::500
    op::!= dst::gen0_cyclix_var param::tick_period param::clk_counter
    op::= dst::gen1_cyclix_var param::gen0_cyclix_var
    op::if param::gen1_cyclix_var
    └── op::= dst::tick param::0
        op::+ dst::gen2_cyclix_var param::clk_counter param::1
        op::= dst::next_clk_count param::gen2_cyclix_var
        op::= dst::clk_counter param::next_clk_count
    op::= dst::gen3_cyclix_var param::0
    op::|| dst::gen3_cyclix_var param::gen3_cyclix_var param::gen1_cyclix_var
    op::! dst::gen3_cyclix_var param::gen3_cyclix_var
    op::if param::gen3_cyclix_var
    └── op::= dst::tick param::1
        op::= dst::clk_counter param::0
    op::= dst::reg_syn_start param::membrane_potential_syn_start
    op::= dst::current_syn_state param::next_syn_state
    op::== dst::gen4_cyclix_var param::reg_syn_start param::1
    op::= dst::gen5_cyclix_var param::gen4_cyclix_var
    op::if param::gen5_cyclix_var
    └── op::== dst::gen6_cyclix_var param::current_syn_state param::0
        op::= dst::gen7_cyclix_var param::gen6_cyclix_var
        op::if param::gen7_cyclix_var
        └── op::= dst::postsyn_counter_synaptic param::0
            op::= dst::next_syn_state param::1
    op::== dst::gen8_cyclix_var param::current_syn_state param::1
    op::= dst::gen9_cyclix_var param::gen8_cyclix_var
    op::if param::gen9_cyclix_var
    └── op::< dst::gen10_cyclix_var param::presyn_counter_synaptic param::10
        op::= dst::gen11_cyclix_var param::gen10_cyclix_var
        op::if param::gen11_cyclix_var
        └── op::+ dst::gen12_cyclix_var param::presyn_counter_synaptic param::1
            op::= dst::presyn_counter_synaptic param::gen12_cyclix_var
            op::== dst::gen13_cyclix_var param::postsyn_output_spikes param::1
            op::= dst::gen14_cyclix_var param::gen13_cyclix_var
            op::if param::gen14_cyclix_var
            └── op::+ dst::gen15_cyclix_var param::weight_static param::postsyn_membrane_potential
                op::= dst::postsyn_membrane_potential param::gen15_cyclix_var
        op::== dst::gen16_cyclix_var param::presyn_counter_synaptic param::9
        op::= dst::gen17_cyclix_var param::gen16_cyclix_var
        op::if param::gen17_cyclix_var
        └── op::= dst::next_syn_state param::2
    op::== dst::gen18_cyclix_var param::current_syn_state param::2
    op::= dst::gen19_cyclix_var param::gen18_cyclix_var
    op::if param::gen19_cyclix_var
    └── op::< dst::gen20_cyclix_var param::postsyn_counter_synaptic param::9
        op::= dst::gen21_cyclix_var param::gen20_cyclix_var
        op::if param::gen21_cyclix_var
        └── op::+ dst::gen22_cyclix_var param::postsyn_counter_synaptic param::1
            op::= dst::postsyn_counter_synaptic param::gen22_cyclix_var
            op::= dst::presyn_counter_synaptic param::0
            op::= dst::next_syn_state param::1
    op::== dst::gen23_cyclix_var param::current_syn_state param::3
    op::= dst::gen24_cyclix_var param::gen23_cyclix_var
    op::if param::gen24_cyclix_var
    └── op::= dst::next_syn_state param::0
    op::= dst::membrane_potentialreg_start_processing param::membrane_potential_start
    op::= dst::membrane_potentialcurrent_state param::membrane_potentialnext_state
    op::== dst::gen25_cyclix_var param::membrane_potentialreg_start_processing param::1
    op::= dst::gen26_cyclix_var param::gen25_cyclix_var
    op::if param::gen26_cyclix_var
    └── op::== dst::gen27_cyclix_var param::membrane_potentialcurrent_state param::0
        op::= dst::gen28_cyclix_var param::gen27_cyclix_var
        op::if param::gen28_cyclix_var
        └── op::= dst::membrane_potentialpostsyn_counter param::0
            op::= dst::membrane_potentialnext_state param::3
    op::== dst::gen29_cyclix_var param::membrane_potentialcurrent_state param::3
    op::= dst::gen30_cyclix_var param::gen29_cyclix_var
    op::if param::gen30_cyclix_var
    └── op::>>> dst::gen31_cyclix_var param::postsyn_membrane_potential param::1
        op::= dst::postsyn_membrane_potential param::gen31_cyclix_var
    op::== dst::gen32_cyclix_var param::membrane_potentialcurrent_state param::1
    op::= dst::gen33_cyclix_var param::gen32_cyclix_var
    op::if param::gen33_cyclix_var
    └── op::+ dst::gen34_cyclix_var param::membrane_potentialpostsyn_counter param::1
        op::= dst::membrane_potentialpostsyn_counter param::gen34_cyclix_var
        op::= dst::membrane_potentialnext_state param::3
    op::== dst::gen35_cyclix_var param::membrane_potentialcurrent_state param::2
    op::= dst::gen36_cyclix_var param::gen35_cyclix_var
    op::if param::gen36_cyclix_var
    └── op::= dst::membrane_potentialnext_state param::0
    op::= dst::postsynreg_start_processing param::neuron_compare_membrane_potential_start
    op::= dst::current_state param::postsynnext_state
    op::== dst::gen37_cyclix_var param::postsynreg_start_processing param::1
    op::= dst::gen38_cyclix_var param::gen37_cyclix_var
    op::if param::gen38_cyclix_var
    └── op::== dst::gen39_cyclix_var param::current_state param::0
        op::= dst::gen40_cyclix_var param::gen39_cyclix_var
        op::if param::gen40_cyclix_var
        └── op::= dst::postsynpostsyn_counter param::0
            op::= dst::postsynnext_state param::3
    op::== dst::gen41_cyclix_var param::current_state param::3
    op::= dst::gen42_cyclix_var param::gen41_cyclix_var
    op::if param::gen42_cyclix_var
    └── op::- dst::gen43_cyclix_var param::postsyn_membrane_potential param::1
        op::= dst::postsyn_membrane_potential param::gen43_cyclix_var
    op::== dst::gen44_cyclix_var param::current_state param::1
    op::= dst::gen45_cyclix_var param::gen44_cyclix_var
    op::if param::gen45_cyclix_var
    └── op::+ dst::gen46_cyclix_var param::postsynpostsyn_counter param::1
        op::= dst::postsynpostsyn_counter param::gen46_cyclix_var
        op::= dst::postsynnext_state param::3
    op::== dst::gen47_cyclix_var param::current_state param::2
    op::= dst::gen48_cyclix_var param::gen47_cyclix_var
    op::if param::gen48_cyclix_var
    └── op::= dst::postsynnext_state param::0
