$date
	Fri Sep 16 14:59:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module majority_tb $end
$var wire 1 ! Y $end
$var wire 3 " A [2:0] $end
$var integer 32 # k [31:0] $end
$scope module the_circuit $end
$var wire 3 $ A [2:0] $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
0!
$end
#100
b1 "
b1 $
b1 #
#200
b10 "
b10 $
b10 #
#300
1!
b11 "
b11 $
b11 #
#400
0!
b100 "
b100 $
b100 #
#500
1!
b101 "
b101 $
b101 #
#600
1!
b110 "
b110 $
b110 #
#700
b111 "
b111 $
b111 #
#800
0!
b0 "
b0 $
b1000 #
