
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003922                       # Number of seconds simulated
sim_ticks                                  3922265000                       # Number of ticks simulated
final_tick                                 3922265000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  41687                       # Simulator instruction rate (inst/s)
host_op_rate                                    64271                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11355241                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669424                       # Number of bytes of host memory used
host_seconds                                   345.41                       # Real time elapsed on the host
sim_insts                                    14399449                       # Number of instructions simulated
sim_ops                                      22200084                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51456                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5365                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13118950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          74422304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              87541255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13118950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13118950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13118950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         74422304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             87541255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001120250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5365                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5365                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3922186500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5365                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    496.394775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   315.463379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.228222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          163     23.66%     23.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           90     13.06%     36.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           37      5.37%     42.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           43      6.24%     48.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          122     17.71%     66.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      2.90%     68.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      2.47%     71.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      3.77%     75.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          171     24.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          689                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 13118950.402382295579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 74422304.459285631776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25115750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    234786500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31238.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51476.98                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    159308500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               259902250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26825000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29694.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48444.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        87.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     87.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4666                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     731069.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2634660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1388970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21841260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         120469440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             65425740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             10774560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       329636700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       251576160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        609760320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1413507810                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            360.380497                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3750593750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     23222000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      50960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2372692000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    655139250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      97352750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    722899000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2356200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1225785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16464840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         52244400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             46415100                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3821280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       158811120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        81083040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        794622840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1157044605                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            294.993991                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3810508250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7631500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3251099750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    211149500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      81983000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    348301250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  325856                       # Number of BP lookups
system.cpu.branchPred.condPredicted            325856                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2985                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               289855                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1331                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                340                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          289855                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270560                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19295                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1770                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4890374                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110576                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           487                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            88                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625690                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           114                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3922265000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7844531                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1651498                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14499713                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      325856                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271891                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6132382                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6340                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        149                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           333                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625647                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1140                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7787580                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.873478                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.497503                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4175922     53.62%     53.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   363024      4.66%     58.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   102867      1.32%     59.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   168506      2.16%     61.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   251359      3.23%     65.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   136640      1.75%     66.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   307385      3.95%     70.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   484795      6.23%     76.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1797082     23.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7787580                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.041539                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.848385                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   619898                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4249603                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1603860                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1311049                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3170                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22350392                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3170                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1135728                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  181175                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2839                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2398273                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4066395                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22336779                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   950                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 358857                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3558032                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  23992                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21667878                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48519596                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24903796                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14700771                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513140                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   154738                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6574674                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526683                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114217                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098423                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2082258                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22311423                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  72                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22381786                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               866                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          111410                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       153908                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             45                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7787580                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.874036                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.101599                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1163604     14.94%     14.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1144964     14.70%     29.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1421984     18.26%     47.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1174854     15.09%     62.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1128502     14.49%     77.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              899407     11.55%     89.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              376965      4.84%     93.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              222941      2.86%     96.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              254359      3.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7787580                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   44177     52.87%     52.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     52.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     52.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3900      4.67%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.02%     57.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     57.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 1      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            34298     41.05%     98.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    638      0.76%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   428      0.51%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                64      0.08%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               27      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35547      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7209874     32.21%     32.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     32.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1161      0.01%     32.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196733     18.75%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  785      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  940      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 594      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                203      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097264      9.37%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097359      9.37%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62936      0.28%     70.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13517      0.06%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4566830     20.40%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097635      9.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22381786                       # Type of FU issued
system.cpu.iq.rate                           2.853171                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       83561                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003733                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22479559                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7457387                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7313983                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30156020                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14965708                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949013                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7332691                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15097109                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2426                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16612                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7269                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       106952                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1353                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3170                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   77914                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 90485                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22311495                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                95                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526683                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114217                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    712                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 86801                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            196                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            957                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2788                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3745                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22375019                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4628149                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6767                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6738722                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313801                       # Number of branches executed
system.cpu.iew.exec_stores                    2110573                       # Number of stores executed
system.cpu.iew.exec_rate                     2.852308                       # Inst execution rate
system.cpu.iew.wb_sent                       22264538                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22262996                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13614370                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19419179                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.838028                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.701079                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          111478                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3003                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7771075                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.856758                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.368322                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2632576     33.88%     33.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2408637     30.99%     64.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        32644      0.42%     65.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        12504      0.16%     65.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       290803      3.74%     69.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        29726      0.38%     69.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       141128      1.82%     71.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       254419      3.27%     74.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1968638     25.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7771075                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399449                       # Number of instructions committed
system.cpu.commit.committedOps               22200084                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617019                       # Number of memory references committed
system.cpu.commit.loads                       4510071                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775566                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157226     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52961      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9460      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200084                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1968638                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28113999                       # The number of ROB reads
system.cpu.rob.rob_writes                    44639805                       # The number of ROB writes
system.cpu.timesIdled                             501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           56951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399449                       # Number of Instructions Simulated
system.cpu.committedOps                      22200084                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.544780                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.544780                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.835604                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.835604                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25001560                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6956096                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688147                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851147                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577634                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774479                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7371073                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.489126                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6841446                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             52680                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            129.867995                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.489126                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          483                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          151                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          55143352                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         55143352                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4682664                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4682664                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106102                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6788766                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6788766                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6788766                       # number of overall hits
system.cpu.dcache.overall_hits::total         6788766                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        96722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         96722                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          846                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          846                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        97568                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          97568                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        97568                       # number of overall misses
system.cpu.dcache.overall_misses::total         97568                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1743451500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1743451500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38756499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38756499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1782207999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1782207999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1782207999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1782207999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886334                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886334                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020237                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000402                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000402                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014168                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014168                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014168                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014168                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18025.387192                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18025.387192                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45811.464539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45811.464539                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18266.316815                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18266.316815                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18266.316815                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18266.316815                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27303                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               544                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.189338                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        21025                       # number of writebacks
system.cpu.dcache.writebacks::total             21025                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44557                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44557                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          331                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          331                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        44888                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44888                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44888                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44888                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        52165                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52165                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          515                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          515                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        52680                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52680                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        52680                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52680                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    995317500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    995317500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     33580500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     33580500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1028898000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1028898000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1028898000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1028898000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007650                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007650                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007650                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007650                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19080.178280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19080.178280                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65204.854369                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65204.854369                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19531.093394                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19531.093394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19531.093394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19531.093394                       # average overall mshr miss latency
system.cpu.dcache.replacements                  51656                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           694.910997                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625342                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1991.840686                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   694.910997                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.678624                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.678624                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          727                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          677                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3252110                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3252110                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624526                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624526                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624526                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624526                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624526                       # number of overall hits
system.cpu.icache.overall_hits::total         1624526                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1121                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1121                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1121                       # number of overall misses
system.cpu.icache.overall_misses::total          1121                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81383999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81383999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     81383999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81383999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81383999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81383999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625647                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625647                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625647                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625647                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625647                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625647                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000690                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000690                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000690                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000690                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000690                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000690                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72599.463872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72599.463872                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72599.463872                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72599.463872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72599.463872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72599.463872                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          384                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           89                       # number of writebacks
system.cpu.icache.writebacks::total                89                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          305                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          305                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          305                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63232999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63232999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63232999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63232999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63232999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63232999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000502                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000502                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000502                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000502                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77491.420343                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77491.420343                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77491.420343                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77491.420343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77491.420343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77491.420343                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4439.090953                       # Cycle average of tags in use
system.l2.tags.total_refs                      105238                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5365                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.615657                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       746.954182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3692.136771                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.112675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.135470                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5049                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163727                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    847269                       # Number of tag accesses
system.l2.tags.data_accesses                   847269                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        21025                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21025                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           88                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               88                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               325                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   325                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         47794                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47794                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                48119                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48131                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data               48119                       # number of overall hits
system.l2.overall_hits::total                   48131                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 412                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              804                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4149                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4561                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5365                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               804                       # number of overall misses
system.l2.overall_misses::.cpu.data              4561                       # number of overall misses
system.l2.overall_misses::total                  5365                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     31614000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      31614000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61875000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61875000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    411732500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    411732500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     61875000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    443346500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        505221500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61875000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    443346500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       505221500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        21025                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21025                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           88                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           88                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           737                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               737                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        51943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         51943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            52680                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53496                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           52680                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53496                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.559023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.559023                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985294                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985294                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.079876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079876                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985294                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.086579                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.100288                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985294                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.086579                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.100288                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76733.009709                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76733.009709                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76958.955224                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76958.955224                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99236.563027                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99236.563027                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 76958.955224                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97203.793028                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94169.897484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76958.955224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97203.793028                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94169.897484                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            412                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4149                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5365                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5365                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     27494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53835000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53835000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    370242500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    370242500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     53835000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    397736500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    451571500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53835000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    397736500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    451571500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.559023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.559023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.079876                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079876                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.086579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.100288                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.086579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.100288                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66733.009709                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66733.009709                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66958.955224                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66958.955224                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89236.563027                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89236.563027                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66958.955224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87203.793028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84169.897484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66958.955224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87203.793028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84169.897484                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5365                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4953                       # Transaction distribution
system.membus.trans_dist::ReadExReq               412                       # Transaction distribution
system.membus.trans_dist::ReadExResp              412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4953                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5365                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5365    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5365                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2682500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14624250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       105241                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        51747                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3922265000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             52759                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21025                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           89                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              737                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             737                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           816                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        51943                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       157016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                158737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4717120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4775040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            53496                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000093                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009667                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  53491     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              53496                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           73734500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1224000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          79020000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
