Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 31 00:41:48 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BrickBreaker_game_timing_summary_routed.rpt -pb BrickBreaker_game_timing_summary_routed.pb -rpx BrickBreaker_game_timing_summary_routed.rpx -warn_on_violation
| Design       : BrickBreaker_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.524        0.000                      0                  658        0.170        0.000                      0                  658        4.500        0.000                       0                   332  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.524        0.000                      0                  658        0.170        0.000                      0                  658        4.500        0.000                       0                   332  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 3.260ns (38.611%)  route 5.183ns (61.389%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.546     5.067    CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.783     6.306    board_x_curr_reg_n_0_[3]
    SLICE_X33Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.430 r  pixel_data[4]_i_125/O
                         net (fo=1, routed)           0.000     6.430    pixel_data[4]_i_125_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.980 r  pixel_data_reg[4]_i_105/CO[3]
                         net (fo=1, routed)           0.000     6.980    pixel_data_reg[4]_i_105_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  pixel_data_reg[4]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.094    pixel_data_reg[4]_i_73_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.428 r  pixel_data_reg[4]_i_23/O[1]
                         net (fo=4, routed)           0.825     8.254    pixel_data_reg[4]_i_23_n_6
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.303     8.557 r  FSM_sequential_current_state[2]_i_149/O
                         net (fo=1, routed)           0.000     8.557    FSM_sequential_current_state[2]_i_149_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.127 r  FSM_sequential_current_state_reg[2]_i_141/CO[2]
                         net (fo=1, routed)           0.762     9.889    paddle_collision2
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.313    10.202 r  FSM_sequential_current_state[2]_i_45/O
                         net (fo=2, routed)           0.637    10.839    FSM_sequential_current_state[2]_i_45_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.963 r  FSM_sequential_current_state[2]_i_13/O
                         net (fo=2, routed)           0.483    11.446    FSM_sequential_current_state[2]_i_13_n_0
    SLICE_X34Y37         LUT3 (Prop_lut3_I2_O)        0.124    11.570 f  FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.994    12.564    FSM_sequential_current_state[2]_i_4_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.688 r  FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.699    13.386    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X33Y36         LUT4 (Prop_lut4_I1_O)        0.124    13.510 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.510    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X33Y36         FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.440    14.781    CLK_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)        0.029    15.035    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 3.260ns (38.769%)  route 5.149ns (61.231%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.546     5.067    CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.783     6.306    board_x_curr_reg_n_0_[3]
    SLICE_X33Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.430 r  pixel_data[4]_i_125/O
                         net (fo=1, routed)           0.000     6.430    pixel_data[4]_i_125_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.980 r  pixel_data_reg[4]_i_105/CO[3]
                         net (fo=1, routed)           0.000     6.980    pixel_data_reg[4]_i_105_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  pixel_data_reg[4]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.094    pixel_data_reg[4]_i_73_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.428 r  pixel_data_reg[4]_i_23/O[1]
                         net (fo=4, routed)           0.825     8.254    pixel_data_reg[4]_i_23_n_6
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.303     8.557 r  FSM_sequential_current_state[2]_i_149/O
                         net (fo=1, routed)           0.000     8.557    FSM_sequential_current_state[2]_i_149_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.127 r  FSM_sequential_current_state_reg[2]_i_141/CO[2]
                         net (fo=1, routed)           0.762     9.889    paddle_collision2
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.313    10.202 r  FSM_sequential_current_state[2]_i_45/O
                         net (fo=2, routed)           0.637    10.839    FSM_sequential_current_state[2]_i_45_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.963 r  FSM_sequential_current_state[2]_i_13/O
                         net (fo=2, routed)           0.483    11.446    FSM_sequential_current_state[2]_i_13_n_0
    SLICE_X34Y37         LUT3 (Prop_lut3_I2_O)        0.124    11.570 f  FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.994    12.564    FSM_sequential_current_state[2]_i_4_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.688 r  FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.664    13.352    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I1_O)        0.124    13.476 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.476    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X33Y34         FDRE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.439    14.780    CLK_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.029    15.034    FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -13.476    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 3.254ns (38.881%)  route 5.115ns (61.119%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.546     5.067    CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.783     6.306    board_x_curr_reg_n_0_[3]
    SLICE_X33Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.430 r  pixel_data[4]_i_125/O
                         net (fo=1, routed)           0.000     6.430    pixel_data[4]_i_125_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.980 r  pixel_data_reg[4]_i_105/CO[3]
                         net (fo=1, routed)           0.000     6.980    pixel_data_reg[4]_i_105_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  pixel_data_reg[4]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.094    pixel_data_reg[4]_i_73_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.428 r  pixel_data_reg[4]_i_23/O[1]
                         net (fo=4, routed)           0.825     8.254    pixel_data_reg[4]_i_23_n_6
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.303     8.557 r  FSM_sequential_current_state[2]_i_149/O
                         net (fo=1, routed)           0.000     8.557    FSM_sequential_current_state[2]_i_149_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.127 r  FSM_sequential_current_state_reg[2]_i_141/CO[2]
                         net (fo=1, routed)           0.762     9.889    paddle_collision2
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.313    10.202 r  FSM_sequential_current_state[2]_i_45/O
                         net (fo=2, routed)           0.637    10.839    FSM_sequential_current_state[2]_i_45_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.963 r  FSM_sequential_current_state[2]_i_13/O
                         net (fo=2, routed)           0.483    11.446    FSM_sequential_current_state[2]_i_13_n_0
    SLICE_X34Y37         LUT3 (Prop_lut3_I2_O)        0.124    11.570 f  FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.994    12.564    FSM_sequential_current_state[2]_i_4_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.688 r  FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.631    13.318    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.118    13.436 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.436    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.440    14.781    CLK_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.047    15.053    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -13.436    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 2.713ns (36.031%)  route 4.817ns (63.969%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.546     5.067    CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.783     6.306    board_x_curr_reg_n_0_[3]
    SLICE_X33Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.430 r  pixel_data[4]_i_125/O
                         net (fo=1, routed)           0.000     6.430    pixel_data[4]_i_125_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.070 r  pixel_data_reg[4]_i_105/O[3]
                         net (fo=4, routed)           0.965     8.036    oled/board_x_curr_reg[3][2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I1_O)        0.306     8.342 r  oled/pixel_data[4]_i_70/O
                         net (fo=1, routed)           0.000     8.342    oled/pixel_data[4]_i_70_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.740 r  oled/pixel_data_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.740    oled/pixel_data_reg[4]_i_22_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.968 r  oled/pixel_data_reg[4]_i_8/CO[2]
                         net (fo=1, routed)           0.766     9.734    oled/pixel_data3599_in
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.313    10.047 r  oled/pixel_data[4]_i_3/O
                         net (fo=2, routed)           0.446    10.492    oled/pixel_data[4]_i_3_n_0
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.616 r  oled/pixel_data[4]_i_1/O
                         net (fo=6, routed)           0.501    11.118    oled/pixel_data_reg[0]_2
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  oled/pixel_data[10]_i_1/O
                         net (fo=6, routed)           1.355    12.597    oled_n_113
    SLICE_X45Y14         FDSE                                         r  pixel_data_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X45Y14         FDSE                                         r  pixel_data_reg[7]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X45Y14         FDSE (Setup_fdse_C_S)       -0.429    14.508    pixel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -12.597    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 2.713ns (36.031%)  route 4.817ns (63.969%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.546     5.067    CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.783     6.306    board_x_curr_reg_n_0_[3]
    SLICE_X33Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.430 r  pixel_data[4]_i_125/O
                         net (fo=1, routed)           0.000     6.430    pixel_data[4]_i_125_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.070 r  pixel_data_reg[4]_i_105/O[3]
                         net (fo=4, routed)           0.965     8.036    oled/board_x_curr_reg[3][2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I1_O)        0.306     8.342 r  oled/pixel_data[4]_i_70/O
                         net (fo=1, routed)           0.000     8.342    oled/pixel_data[4]_i_70_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.740 r  oled/pixel_data_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.740    oled/pixel_data_reg[4]_i_22_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.968 r  oled/pixel_data_reg[4]_i_8/CO[2]
                         net (fo=1, routed)           0.766     9.734    oled/pixel_data3599_in
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.313    10.047 r  oled/pixel_data[4]_i_3/O
                         net (fo=2, routed)           0.446    10.492    oled/pixel_data[4]_i_3_n_0
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.616 r  oled/pixel_data[4]_i_1/O
                         net (fo=6, routed)           0.501    11.118    oled/pixel_data_reg[0]_2
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  oled/pixel_data[10]_i_1/O
                         net (fo=6, routed)           1.355    12.597    oled_n_113
    SLICE_X45Y14         FDSE                                         r  pixel_data_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X45Y14         FDSE                                         r  pixel_data_reg[9]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X45Y14         FDSE (Setup_fdse_C_S)       -0.429    14.508    pixel_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -12.597    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 2.713ns (36.121%)  route 4.798ns (63.879%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.546     5.067    CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.783     6.306    board_x_curr_reg_n_0_[3]
    SLICE_X33Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.430 r  pixel_data[4]_i_125/O
                         net (fo=1, routed)           0.000     6.430    pixel_data[4]_i_125_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.070 r  pixel_data_reg[4]_i_105/O[3]
                         net (fo=4, routed)           0.965     8.036    oled/board_x_curr_reg[3][2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I1_O)        0.306     8.342 r  oled/pixel_data[4]_i_70/O
                         net (fo=1, routed)           0.000     8.342    oled/pixel_data[4]_i_70_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.740 r  oled/pixel_data_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.740    oled/pixel_data_reg[4]_i_22_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.968 r  oled/pixel_data_reg[4]_i_8/CO[2]
                         net (fo=1, routed)           0.766     9.734    oled/pixel_data3599_in
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.313    10.047 r  oled/pixel_data[4]_i_3/O
                         net (fo=2, routed)           0.446    10.492    oled/pixel_data[4]_i_3_n_0
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.616 r  oled/pixel_data[4]_i_1/O
                         net (fo=6, routed)           0.501    11.118    oled/pixel_data_reg[0]_2
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  oled/pixel_data[10]_i_1/O
                         net (fo=6, routed)           1.336    12.578    oled_n_113
    SLICE_X47Y14         FDSE                                         r  pixel_data_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X47Y14         FDSE                                         r  pixel_data_reg[6]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X47Y14         FDSE (Setup_fdse_C_S)       -0.429    14.508    pixel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 2.713ns (36.121%)  route 4.798ns (63.879%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.546     5.067    CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.783     6.306    board_x_curr_reg_n_0_[3]
    SLICE_X33Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.430 r  pixel_data[4]_i_125/O
                         net (fo=1, routed)           0.000     6.430    pixel_data[4]_i_125_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.070 r  pixel_data_reg[4]_i_105/O[3]
                         net (fo=4, routed)           0.965     8.036    oled/board_x_curr_reg[3][2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I1_O)        0.306     8.342 r  oled/pixel_data[4]_i_70/O
                         net (fo=1, routed)           0.000     8.342    oled/pixel_data[4]_i_70_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.740 r  oled/pixel_data_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.740    oled/pixel_data_reg[4]_i_22_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.968 r  oled/pixel_data_reg[4]_i_8/CO[2]
                         net (fo=1, routed)           0.766     9.734    oled/pixel_data3599_in
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.313    10.047 r  oled/pixel_data[4]_i_3/O
                         net (fo=2, routed)           0.446    10.492    oled/pixel_data[4]_i_3_n_0
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.616 r  oled/pixel_data[4]_i_1/O
                         net (fo=6, routed)           0.501    11.118    oled/pixel_data_reg[0]_2
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  oled/pixel_data[10]_i_1/O
                         net (fo=6, routed)           1.336    12.578    oled_n_113
    SLICE_X47Y14         FDSE                                         r  pixel_data_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X47Y14         FDSE                                         r  pixel_data_reg[8]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X47Y14         FDSE (Setup_fdse_C_S)       -0.429    14.508    pixel_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 2.713ns (36.701%)  route 4.679ns (63.299%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.546     5.067    CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.783     6.306    board_x_curr_reg_n_0_[3]
    SLICE_X33Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.430 r  pixel_data[4]_i_125/O
                         net (fo=1, routed)           0.000     6.430    pixel_data[4]_i_125_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.070 r  pixel_data_reg[4]_i_105/O[3]
                         net (fo=4, routed)           0.965     8.036    oled/board_x_curr_reg[3][2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I1_O)        0.306     8.342 r  oled/pixel_data[4]_i_70/O
                         net (fo=1, routed)           0.000     8.342    oled/pixel_data[4]_i_70_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.740 r  oled/pixel_data_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.740    oled/pixel_data_reg[4]_i_22_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.968 r  oled/pixel_data_reg[4]_i_8/CO[2]
                         net (fo=1, routed)           0.766     9.734    oled/pixel_data3599_in
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.313    10.047 r  oled/pixel_data[4]_i_3/O
                         net (fo=2, routed)           0.446    10.492    oled/pixel_data[4]_i_3_n_0
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.616 r  oled/pixel_data[4]_i_1/O
                         net (fo=6, routed)           0.501    11.118    oled/pixel_data_reg[0]_2
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  oled/pixel_data[10]_i_1/O
                         net (fo=6, routed)           1.218    12.459    oled_n_113
    SLICE_X42Y14         FDSE                                         r  pixel_data_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.442    14.783    CLK_IBUF_BUFG
    SLICE_X42Y14         FDSE                                         r  pixel_data_reg[10]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X42Y14         FDSE (Setup_fdse_C_S)       -0.524    14.412    pixel_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -12.459    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 2.713ns (36.701%)  route 4.679ns (63.299%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.546     5.067    CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.783     6.306    board_x_curr_reg_n_0_[3]
    SLICE_X33Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.430 r  pixel_data[4]_i_125/O
                         net (fo=1, routed)           0.000     6.430    pixel_data[4]_i_125_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.070 r  pixel_data_reg[4]_i_105/O[3]
                         net (fo=4, routed)           0.965     8.036    oled/board_x_curr_reg[3][2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I1_O)        0.306     8.342 r  oled/pixel_data[4]_i_70/O
                         net (fo=1, routed)           0.000     8.342    oled/pixel_data[4]_i_70_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.740 r  oled/pixel_data_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.740    oled/pixel_data_reg[4]_i_22_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.968 r  oled/pixel_data_reg[4]_i_8/CO[2]
                         net (fo=1, routed)           0.766     9.734    oled/pixel_data3599_in
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.313    10.047 r  oled/pixel_data[4]_i_3/O
                         net (fo=2, routed)           0.446    10.492    oled/pixel_data[4]_i_3_n_0
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.616 r  oled/pixel_data[4]_i_1/O
                         net (fo=6, routed)           0.501    11.118    oled/pixel_data_reg[0]_2
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  oled/pixel_data[10]_i_1/O
                         net (fo=6, routed)           1.218    12.459    oled_n_113
    SLICE_X42Y14         FDSE                                         r  pixel_data_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.442    14.783    CLK_IBUF_BUFG
    SLICE_X42Y14         FDSE                                         r  pixel_data_reg[5]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X42Y14         FDSE (Setup_fdse_C_S)       -0.524    14.412    pixel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -12.459    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 2.589ns (37.424%)  route 4.329ns (62.576%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.546     5.067    CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.783     6.306    board_x_curr_reg_n_0_[3]
    SLICE_X33Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.430 r  pixel_data[4]_i_125/O
                         net (fo=1, routed)           0.000     6.430    pixel_data[4]_i_125_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.070 r  pixel_data_reg[4]_i_105/O[3]
                         net (fo=4, routed)           0.965     8.036    oled/board_x_curr_reg[3][2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I1_O)        0.306     8.342 r  oled/pixel_data[4]_i_70/O
                         net (fo=1, routed)           0.000     8.342    oled/pixel_data[4]_i_70_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.740 r  oled/pixel_data_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.740    oled/pixel_data_reg[4]_i_22_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.968 r  oled/pixel_data_reg[4]_i_8/CO[2]
                         net (fo=1, routed)           0.766     9.734    oled/pixel_data3599_in
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.313    10.047 r  oled/pixel_data[4]_i_3/O
                         net (fo=2, routed)           0.446    10.492    oled/pixel_data[4]_i_3_n_0
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.616 r  oled/pixel_data[4]_i_1/O
                         net (fo=6, routed)           1.369    11.985    oled_n_114
    SLICE_X46Y10         FDSE                                         r  pixel_data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.446    14.787    CLK_IBUF_BUFG
    SLICE_X46Y10         FDSE                                         r  pixel_data_reg[4]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X46Y10         FDSE (Setup_fdse_C_S)       -0.524    14.416    pixel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                  2.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_x_pos_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.265ns (49.366%)  route 0.272ns (50.634%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  FSM_sequential_current_state_reg[2]/Q
                         net (fo=58, routed)          0.272     1.855    current_state__0[2]
    SLICE_X39Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.979 r  ball_x_pos_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    ball_x_pos_reg[4]_i_1_n_6
    SLICE_X39Y34         FDSE                                         r  ball_x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.826     1.953    CLK_IBUF_BUFG
    SLICE_X39Y34         FDSE                                         r  ball_x_pos_reg[5]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X39Y34         FDSE (Hold_fdse_C_D)         0.105     1.809    ball_x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.298ns (52.299%)  route 0.272ns (47.701%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  FSM_sequential_current_state_reg[2]/Q
                         net (fo=58, routed)          0.272     1.855    current_state__0[2]
    SLICE_X39Y34         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     2.012 r  ball_x_pos_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    ball_x_pos_reg[4]_i_1_n_5
    SLICE_X39Y34         FDRE                                         r  ball_x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.826     1.953    CLK_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  ball_x_pos_reg[6]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.105     1.809    ball_x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 brick_state_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  brick_state_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  brick_state_reg[99]/Q
                         net (fo=3, routed)           0.123     1.710    p_2_in328_in
    SLICE_X33Y43         LUT5 (Prop_lut5_I3_O)        0.045     1.755 r  brick_state[99]_i_1/O
                         net (fo=1, routed)           0.000     1.755    brick_state[99]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  brick_state_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  brick_state_reg[99]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.092     1.538    brick_state_reg[99]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 brick_state_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.582%)  route 0.126ns (40.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  brick_state_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  brick_state_reg[113]/Q
                         net (fo=3, routed)           0.126     1.712    p_3_in373_in
    SLICE_X41Y40         LUT5 (Prop_lut5_I2_O)        0.045     1.757 r  brick_state[113]_i_1/O
                         net (fo=1, routed)           0.000     1.757    brick_state[113]_i_1_n_0
    SLICE_X41Y40         FDRE                                         r  brick_state_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  brick_state_reg[113]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.091     1.536    brick_state_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 brick_state_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.560     1.443    CLK_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  brick_state_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  brick_state_reg[83]/Q
                         net (fo=3, routed)           0.126     1.710    p_3_in274_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.755 r  brick_state[83]_i_1/O
                         net (fo=1, routed)           0.000     1.755    brick_state[83]_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  brick_state_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.828     1.955    CLK_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  brick_state_reg[83]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.091     1.534    brick_state_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 brick_state_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.380%)  route 0.127ns (40.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  brick_state_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  brick_state_reg[127]/Q
                         net (fo=3, routed)           0.127     1.713    p_1_in417_in
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.758 r  brick_state[127]_i_1/O
                         net (fo=1, routed)           0.000     1.758    brick_state[127]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  brick_state_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  brick_state_reg[127]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y41         FDRE (Hold_fdre_C_D)         0.091     1.536    brick_state_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.318ns (53.916%)  route 0.272ns (46.084%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  FSM_sequential_current_state_reg[2]/Q
                         net (fo=58, routed)          0.272     1.855    current_state__0[2]
    SLICE_X39Y34         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177     2.032 r  ball_x_pos_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.032    ball_x_pos_reg[4]_i_1_n_4
    SLICE_X39Y34         FDRE                                         r  ball_x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.826     1.953    CLK_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  ball_x_pos_reg[7]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.105     1.809    ball_x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clk625/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625/SLOW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.232ns (69.864%)  route 0.100ns (30.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.562     1.445    clk625/CLK_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  clk625/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  clk625/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.100     1.673    clk625/COUNT[1]
    SLICE_X31Y41         LUT4 (Prop_lut4_I2_O)        0.104     1.777 r  clk625/SLOW_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.777    clk625/SLOW_CLK_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  clk625/SLOW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.831     1.958    clk625/CLK_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  clk625/SLOW_CLK_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.107     1.552    clk625/SLOW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 brick_state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.268%)  route 0.138ns (39.732%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  brick_state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  brick_state_reg[54]/Q
                         net (fo=3, routed)           0.138     1.747    p_3_in178_in
    SLICE_X42Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.792 r  brick_state[54]_i_1/O
                         net (fo=1, routed)           0.000     1.792    brick_state[54]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  brick_state_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  brick_state_reg[54]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.121     1.566    brick_state_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 brick_state_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.351%)  route 0.133ns (41.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.561     1.444    CLK_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  brick_state_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  brick_state_reg[95]/Q
                         net (fo=3, routed)           0.133     1.718    p_3_in313_in
    SLICE_X31Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.763 r  brick_state[95]_i_1/O
                         net (fo=1, routed)           0.000     1.763    brick_state[95]_i_1_n_0
    SLICE_X31Y39         FDRE                                         r  brick_state_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.830     1.957    CLK_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  brick_state_reg[95]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.092     1.536    brick_state_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   ball_move_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   ball_move_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   ball_move_counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   ball_move_counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y41   ball_move_counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y29   ball_start_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y30   ball_start_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y30   ball_start_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y30   ball_start_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   ball_move_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   ball_move_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   ball_move_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   ball_move_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   ball_move_counter_reg[9]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X46Y10   pixel_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   brick_state_reg[114]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   brick_state_reg[117]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   brick_state_reg[119]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   brick_state_reg[123]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y31   ball_start_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y31   ball_start_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y31   ball_start_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y31   ball_start_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y32   ball_start_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y32   ball_start_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y32   ball_start_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y32   ball_start_counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y27   board_x_prev_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y27   board_x_prev_reg[1]/C



