m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/simulation/modelsim
Edisenyo_qsys_mm_interconnect_0_avalon_st_adapter
Z1 w1581778891
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.vhd
Z6 F/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.vhd
l0
L12
Vm6_JUPJjIXaF>4Ub:QEH>3
!s100 D]jkKGcZ_EhQA4XgiYWA70
Z7 OV;C;10.5b;63
32
Z8 !s110 1581783607
!i10b 1
Z9 !s108 1581783607.000000
Z10 !s90 -reportprogress|300|/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.vhd|-work|avalon_st_adapter|
Z11 !s107 /home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.vhd|
!i113 1
Z12 o-work avalon_st_adapter
Z13 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
DEx4 work 48 disenyo_qsys_mm_interconnect_0_avalon_st_adapter 0 22 m6_JUPJjIXaF>4Ub:QEH>3
l61
L44
VG_lIUfzmdQJ0o9oKW^3Rg0
!s100 ECzl]]E0fOeA?aV`RmUTP0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
