INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nsreen/Desktop/project/project.sim/sim_1/synth/timing/xsim/Full_Adder_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_8bits
INFO: [VRFC 10-311] analyzing module glbl
