INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SeungBeomKim/Desktop/Vivado_work/project_1/project_1.srcs/sources_1/new/SR_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SeungBeomKim/Desktop/Vivado_work/project_1/project_1.srcs/sim_1/new/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SeungBeomKim/Desktop/Vivado_work/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
