{
  "module_name": "registers.h",
  "hash_id": "9e9f7258d36021f40b073e8ed0f1ec5ae41ce1966819d7defbe37795f208b36f",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/da9150/registers.h",
  "human_readable_source": " \n \n\n#ifndef __DA9150_REGISTERS_H\n#define __DA9150_REGISTERS_H\n\n#include <linux/bitops.h>\n\n \n#define DA9150_PAGE_CON\t\t\t0x000\n#define DA9150_STATUS_A\t\t\t0x068\n#define DA9150_STATUS_B\t\t\t0x069\n#define DA9150_STATUS_C\t\t\t0x06A\n#define DA9150_STATUS_D\t\t\t0x06B\n#define DA9150_STATUS_E\t\t\t0x06C\n#define DA9150_STATUS_F\t\t\t0x06D\n#define DA9150_STATUS_G\t\t\t0x06E\n#define DA9150_STATUS_H\t\t\t0x06F\n#define DA9150_STATUS_I\t\t\t0x070\n#define DA9150_STATUS_J\t\t\t0x071\n#define DA9150_STATUS_K\t\t\t0x072\n#define DA9150_STATUS_L\t\t\t0x073\n#define DA9150_STATUS_N\t\t\t0x074\n#define DA9150_FAULT_LOG_A\t\t0x076\n#define DA9150_FAULT_LOG_B\t\t0x077\n#define DA9150_EVENT_E\t\t\t0x078\n#define DA9150_EVENT_F\t\t\t0x079\n#define DA9150_EVENT_G\t\t\t0x07A\n#define DA9150_EVENT_H\t\t\t0x07B\n#define DA9150_IRQ_MASK_E\t\t0x07C\n#define DA9150_IRQ_MASK_F\t\t0x07D\n#define DA9150_IRQ_MASK_G\t\t0x07E\n#define DA9150_IRQ_MASK_H\t\t0x07F\n#define DA9150_PAGE_CON_1\t\t0x080\n#define DA9150_CONFIG_A\t\t\t0x0E0\n#define DA9150_CONFIG_B\t\t\t0x0E1\n#define DA9150_CONFIG_C\t\t\t0x0E2\n#define DA9150_CONFIG_D\t\t\t0x0E3\n#define DA9150_CONFIG_E\t\t\t0x0E4\n#define DA9150_CONTROL_A\t\t0x0E5\n#define DA9150_CONTROL_B\t\t0x0E6\n#define DA9150_CONTROL_C\t\t0x0E7\n#define DA9150_GPIO_A_B\t\t\t0x0E8\n#define DA9150_GPIO_C_D\t\t\t0x0E9\n#define DA9150_GPIO_MODE_CONT\t\t0x0EA\n#define DA9150_GPIO_CTRL_B\t\t0x0EB\n#define DA9150_GPIO_CTRL_A\t\t0x0EC\n#define DA9150_GPIO_CTRL_C\t\t0x0ED\n#define DA9150_GPIO_CFG_A\t\t0x0EE\n#define DA9150_GPIO_CFG_B\t\t0x0EF\n#define DA9150_GPIO_CFG_C\t\t0x0F0\n#define DA9150_GPADC_MAN\t\t0x0F2\n#define DA9150_GPADC_RES_A\t\t0x0F4\n#define DA9150_GPADC_RES_B\t\t0x0F5\n#define DA9150_PAGE_CON_2\t\t0x100\n#define DA9150_OTP_CONT_SHARED\t\t0x101\n#define DA9150_INTERFACE_SHARED\t\t0x105\n#define DA9150_CONFIG_A_SHARED\t\t0x106\n#define DA9150_CONFIG_D_SHARED\t\t0x109\n#define DA9150_ADETVB_CFG_C\t\t0x150\n#define DA9150_ADETD_STAT\t\t0x151\n#define DA9150_ADET_CMPSTAT\t\t0x152\n#define DA9150_ADET_CTRL_A\t\t0x153\n#define DA9150_ADETVB_CFG_B\t\t0x154\n#define DA9150_ADETVB_CFG_A\t\t0x155\n#define DA9150_ADETAC_CFG_A\t\t0x156\n#define DA9150_ADDETAC_CFG_B\t\t0x157\n#define DA9150_ADETAC_CFG_C\t\t0x158\n#define DA9150_ADETAC_CFG_D\t\t0x159\n#define DA9150_ADETVB_CFG_D\t\t0x15A\n#define DA9150_ADETID_CFG_A\t\t0x15B\n#define DA9150_ADET_RID_PT_CHG_H\t0x15C\n#define DA9150_ADET_RID_PT_CHG_L\t0x15D\n#define DA9150_PPR_TCTR_B\t\t0x160\n#define DA9150_PPR_BKCTRL_A\t\t0x163\n#define DA9150_PPR_BKCFG_A\t\t0x164\n#define DA9150_PPR_BKCFG_B\t\t0x165\n#define DA9150_PPR_CHGCTRL_A\t\t0x166\n#define DA9150_PPR_CHGCTRL_B\t\t0x167\n#define DA9150_PPR_CHGCTRL_C\t\t0x168\n#define DA9150_PPR_TCTR_A\t\t0x169\n#define DA9150_PPR_CHGCTRL_D\t\t0x16A\n#define DA9150_PPR_CHGCTRL_E\t\t0x16B\n#define DA9150_PPR_CHGCTRL_F\t\t0x16C\n#define DA9150_PPR_CHGCTRL_G\t\t0x16D\n#define DA9150_PPR_CHGCTRL_H\t\t0x16E\n#define DA9150_PPR_CHGCTRL_I\t\t0x16F\n#define DA9150_PPR_CHGCTRL_J\t\t0x170\n#define DA9150_PPR_CHGCTRL_K\t\t0x171\n#define DA9150_PPR_CHGCTRL_L\t\t0x172\n#define DA9150_PPR_CHGCTRL_M\t\t0x173\n#define DA9150_PPR_THYST_A\t\t0x174\n#define DA9150_PPR_THYST_B\t\t0x175\n#define DA9150_PPR_THYST_C\t\t0x176\n#define DA9150_PPR_THYST_D\t\t0x177\n#define DA9150_PPR_THYST_E\t\t0x178\n#define DA9150_PPR_THYST_F\t\t0x179\n#define DA9150_PPR_THYST_G\t\t0x17A\n#define DA9150_PAGE_CON_3\t\t0x180\n#define DA9150_PAGE_CON_4\t\t0x200\n#define DA9150_PAGE_CON_5\t\t0x280\n#define DA9150_PAGE_CON_6\t\t0x300\n#define DA9150_COREBTLD_STAT_A\t\t0x302\n#define DA9150_COREBTLD_CTRL_A\t\t0x303\n#define DA9150_CORE_CONFIG_A\t\t0x304\n#define DA9150_CORE_CONFIG_C\t\t0x305\n#define DA9150_CORE_CONFIG_B\t\t0x306\n#define DA9150_CORE_CFG_DATA_A\t\t0x307\n#define DA9150_CORE_CFG_DATA_B\t\t0x308\n#define DA9150_CORE_CMD_A\t\t0x309\n#define DA9150_CORE_DATA_A\t\t0x30A\n#define DA9150_CORE_DATA_B\t\t0x30B\n#define DA9150_CORE_DATA_C\t\t0x30C\n#define DA9150_CORE_DATA_D\t\t0x30D\n#define DA9150_CORE2WIRE_STAT_A\t\t0x310\n#define DA9150_CORE2WIRE_CTRL_A\t\t0x311\n#define DA9150_FW_CTRL_A\t\t0x312\n#define DA9150_FW_CTRL_C\t\t0x313\n#define DA9150_FW_CTRL_D\t\t0x314\n#define DA9150_FG_CTRL_A\t\t0x315\n#define DA9150_FG_CTRL_B\t\t0x316\n#define DA9150_FW_CTRL_E\t\t0x317\n#define DA9150_FW_CTRL_B\t\t0x318\n#define DA9150_GPADC_CMAN\t\t0x320\n#define DA9150_GPADC_CRES_A\t\t0x322\n#define DA9150_GPADC_CRES_B\t\t0x323\n#define DA9150_CC_CFG_A\t\t\t0x328\n#define DA9150_CC_CFG_B\t\t\t0x329\n#define DA9150_CC_ICHG_RES_A\t\t0x32A\n#define DA9150_CC_ICHG_RES_B\t\t0x32B\n#define DA9150_CC_IAVG_RES_A\t\t0x32C\n#define DA9150_CC_IAVG_RES_B\t\t0x32D\n#define DA9150_TAUX_CTRL_A\t\t0x330\n#define DA9150_TAUX_RELOAD_H\t\t0x332\n#define DA9150_TAUX_RELOAD_L\t\t0x333\n#define DA9150_TAUX_VALUE_H\t\t0x334\n#define DA9150_TAUX_VALUE_L\t\t0x335\n#define DA9150_AUX_DATA_0\t\t0x338\n#define DA9150_AUX_DATA_1\t\t0x339\n#define DA9150_AUX_DATA_2\t\t0x33A\n#define DA9150_AUX_DATA_3\t\t0x33B\n#define DA9150_BIF_CTRL\t\t\t0x340\n#define DA9150_TBAT_CTRL_A\t\t0x342\n#define DA9150_TBAT_CTRL_B\t\t0x343\n#define DA9150_TBAT_RES_A\t\t0x344\n#define DA9150_TBAT_RES_B\t\t0x345\n\n \n#define DA9150_PAGE_SHIFT\t\t\t0\n#define DA9150_PAGE_MASK\t\t\t(0x3f << 0)\n#define DA9150_I2C_PAGE_SHIFT\t\t\t1\n#define DA9150_I2C_PAGE_MASK\t\t\t(0x1f << 1)\n#define DA9150_WRITE_MODE_SHIFT\t\t\t6\n#define DA9150_WRITE_MODE_MASK\t\t\tBIT(6)\n#define DA9150_REVERT_SHIFT\t\t\t7\n#define DA9150_REVERT_MASK\t\t\tBIT(7)\n\n \n#define DA9150_WKUP_STAT_SHIFT\t\t\t2\n#define DA9150_WKUP_STAT_MASK\t\t\t(0x0f << 2)\n#define DA9150_SLEEP_STAT_SHIFT\t\t\t6\n#define DA9150_SLEEP_STAT_MASK\t\t\t(0x03 << 6)\n\n \n#define DA9150_VFAULT_STAT_SHIFT\t\t0\n#define DA9150_VFAULT_STAT_MASK\t\t\tBIT(0)\n#define DA9150_TFAULT_STAT_SHIFT\t\t1\n#define DA9150_TFAULT_STAT_MASK\t\t\tBIT(1)\n\n \n#define DA9150_VDD33_STAT_SHIFT\t\t\t0\n#define DA9150_VDD33_STAT_MASK\t\t\tBIT(0)\n#define DA9150_VDD33_SLEEP_SHIFT\t\t1\n#define DA9150_VDD33_SLEEP_MASK\t\t\tBIT(1)\n#define DA9150_LFOSC_STAT_SHIFT\t\t\t7\n#define DA9150_LFOSC_STAT_MASK\t\t\tBIT(7)\n\n \n#define DA9150_GPIOA_STAT_SHIFT\t\t\t0\n#define DA9150_GPIOA_STAT_MASK\t\t\tBIT(0)\n#define DA9150_GPIOB_STAT_SHIFT\t\t\t1\n#define DA9150_GPIOB_STAT_MASK\t\t\tBIT(1)\n#define DA9150_GPIOC_STAT_SHIFT\t\t\t2\n#define DA9150_GPIOC_STAT_MASK\t\t\tBIT(2)\n#define DA9150_GPIOD_STAT_SHIFT\t\t\t3\n#define DA9150_GPIOD_STAT_MASK\t\t\tBIT(3)\n\n \n#define DA9150_DTYPE_SHIFT\t\t\t0\n#define DA9150_DTYPE_MASK\t\t\t(0x1f << 0)\n#define DA9150_DTYPE_DT_NIL\t\t\t(0x00 << 0)\n#define DA9150_DTYPE_DT_USB_OTG\t\t\tBIT(0)\n#define DA9150_DTYPE_DT_USB_STD\t\t\t(0x02 << 0)\n#define DA9150_DTYPE_DT_USB_CHG\t\t\t(0x03 << 0)\n#define DA9150_DTYPE_DT_ACA_CHG\t\t\t(0x04 << 0)\n#define DA9150_DTYPE_DT_ACA_OTG\t\t\t(0x05 << 0)\n#define DA9150_DTYPE_DT_ACA_DOC\t\t\t(0x06 << 0)\n#define DA9150_DTYPE_DT_DED_CHG\t\t\t(0x07 << 0)\n#define DA9150_DTYPE_DT_CR5_CHG\t\t\t(0x08 << 0)\n#define DA9150_DTYPE_DT_CR4_CHG\t\t\t(0x0c << 0)\n#define DA9150_DTYPE_DT_PT_CHG\t\t\t(0x11 << 0)\n#define DA9150_DTYPE_DT_NN_ACC\t\t\t(0x16 << 0)\n#define DA9150_DTYPE_DT_NN_CHG\t\t\t(0x17 << 0)\n\n \n#define DA9150_SESS_VLD_SHIFT\t\t\t0\n#define DA9150_SESS_VLD_MASK\t\t\tBIT(0)\n#define DA9150_ID_ERR_SHIFT\t\t\t1\n#define DA9150_ID_ERR_MASK\t\t\tBIT(1)\n#define DA9150_PT_CHG_SHIFT\t\t\t2\n#define DA9150_PT_CHG_MASK\t\t\tBIT(2)\n\n \n#define DA9150_RID_SHIFT\t\t\t0\n#define DA9150_RID_MASK\t\t\t\t(0xff << 0)\n\n \n#define DA9150_VBUS_STAT_SHIFT\t\t\t0\n#define DA9150_VBUS_STAT_MASK\t\t\t(0x07 << 0)\n#define DA9150_VBUS_STAT_OFF\t\t\t(0x00 << 0)\n#define DA9150_VBUS_STAT_WAIT\t\t\tBIT(0)\n#define DA9150_VBUS_STAT_CHG\t\t\t(0x02 << 0)\n#define DA9150_VBUS_TRED_SHIFT\t\t\t3\n#define DA9150_VBUS_TRED_MASK\t\t\tBIT(3)\n#define DA9150_VBUS_DROP_STAT_SHIFT\t\t4\n#define DA9150_VBUS_DROP_STAT_MASK\t\t(0x0f << 4)\n\n \n#define DA9150_VBUS_ISET_STAT_SHIFT\t\t0\n#define DA9150_VBUS_ISET_STAT_MASK\t\t(0x1f << 0)\n#define DA9150_VBUS_OT_SHIFT\t\t\t7\n#define DA9150_VBUS_OT_MASK\t\t\tBIT(7)\n\n \n#define DA9150_CHG_STAT_SHIFT\t\t\t0\n#define DA9150_CHG_STAT_MASK\t\t\t(0x0f << 0)\n#define DA9150_CHG_STAT_OFF\t\t\t(0x00 << 0)\n#define DA9150_CHG_STAT_SUSP\t\t\tBIT(0)\n#define DA9150_CHG_STAT_ACT\t\t\t(0x02 << 0)\n#define DA9150_CHG_STAT_PRE\t\t\t(0x03 << 0)\n#define DA9150_CHG_STAT_CC\t\t\t(0x04 << 0)\n#define DA9150_CHG_STAT_CV\t\t\t(0x05 << 0)\n#define DA9150_CHG_STAT_FULL\t\t\t(0x06 << 0)\n#define DA9150_CHG_STAT_TEMP\t\t\t(0x07 << 0)\n#define DA9150_CHG_STAT_TIME\t\t\t(0x08 << 0)\n#define DA9150_CHG_STAT_BAT\t\t\t(0x09 << 0)\n#define DA9150_CHG_TEMP_SHIFT\t\t\t4\n#define DA9150_CHG_TEMP_MASK\t\t\t(0x07 << 4)\n#define DA9150_CHG_TEMP_UNDER\t\t\t(0x06 << 4)\n#define DA9150_CHG_TEMP_OVER\t\t\t(0x07 << 4)\n#define DA9150_CHG_IEND_STAT_SHIFT\t\t7\n#define DA9150_CHG_IEND_STAT_MASK\t\tBIT(7)\n\n \n#define DA9150_CHG_IAV_H_SHIFT\t\t\t0\n#define DA9150_CHG_IAV_H_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_CHG_IAV_L_SHIFT\t\t\t5\n#define DA9150_CHG_IAV_L_MASK\t\t\t(0x07 << 5)\n\n \n#define DA9150_CHG_TIME_SHIFT\t\t\t1\n#define DA9150_CHG_TIME_MASK\t\t\tBIT(1)\n#define DA9150_CHG_TRED_SHIFT\t\t\t2\n#define DA9150_CHG_TRED_MASK\t\t\tBIT(2)\n#define DA9150_CHG_TJUNC_CLASS_SHIFT\t\t3\n#define DA9150_CHG_TJUNC_CLASS_MASK\t\t(0x07 << 3)\n#define DA9150_CHG_TJUNC_CLASS_6\t\t(0x06 << 3)\n#define DA9150_EBS_STAT_SHIFT\t\t\t6\n#define DA9150_EBS_STAT_MASK\t\t\tBIT(6)\n#define DA9150_CHG_BAT_REMOVED_SHIFT\t\t7\n#define DA9150_CHG_BAT_REMOVED_MASK\t\tBIT(7)\n\n \n#define DA9150_TEMP_FAULT_SHIFT\t\t\t0\n#define DA9150_TEMP_FAULT_MASK\t\t\tBIT(0)\n#define DA9150_VSYS_FAULT_SHIFT\t\t\t1\n#define DA9150_VSYS_FAULT_MASK\t\t\tBIT(1)\n#define DA9150_START_FAULT_SHIFT\t\t2\n#define DA9150_START_FAULT_MASK\t\t\tBIT(2)\n#define DA9150_EXT_FAULT_SHIFT\t\t\t3\n#define DA9150_EXT_FAULT_MASK\t\t\tBIT(3)\n#define DA9150_POR_FAULT_SHIFT\t\t\t4\n#define DA9150_POR_FAULT_MASK\t\t\tBIT(4)\n\n \n#define DA9150_VBUS_FAULT_SHIFT\t\t\t0\n#define DA9150_VBUS_FAULT_MASK\t\t\tBIT(0)\n#define DA9150_OTG_FAULT_SHIFT\t\t\t1\n#define DA9150_OTG_FAULT_MASK\t\t\tBIT(1)\n\n \n#define DA9150_E_VBUS_SHIFT\t\t\t0\n#define DA9150_E_VBUS_MASK\t\t\tBIT(0)\n#define DA9150_E_CHG_SHIFT\t\t\t1\n#define DA9150_E_CHG_MASK\t\t\tBIT(1)\n#define DA9150_E_TCLASS_SHIFT\t\t\t2\n#define DA9150_E_TCLASS_MASK\t\t\tBIT(2)\n#define DA9150_E_TJUNC_SHIFT\t\t\t3\n#define DA9150_E_TJUNC_MASK\t\t\tBIT(3)\n#define DA9150_E_VFAULT_SHIFT\t\t\t4\n#define DA9150_E_VFAULT_MASK\t\t\tBIT(4)\n#define DA9150_EVENTS_H_SHIFT\t\t\t5\n#define DA9150_EVENTS_H_MASK\t\t\tBIT(5)\n#define DA9150_EVENTS_G_SHIFT\t\t\t6\n#define DA9150_EVENTS_G_MASK\t\t\tBIT(6)\n#define DA9150_EVENTS_F_SHIFT\t\t\t7\n#define DA9150_EVENTS_F_MASK\t\t\tBIT(7)\n\n \n#define DA9150_E_CONF_SHIFT\t\t\t0\n#define DA9150_E_CONF_MASK\t\t\tBIT(0)\n#define DA9150_E_DAT_SHIFT\t\t\t1\n#define DA9150_E_DAT_MASK\t\t\tBIT(1)\n#define DA9150_E_DTYPE_SHIFT\t\t\t3\n#define DA9150_E_DTYPE_MASK\t\t\tBIT(3)\n#define DA9150_E_ID_SHIFT\t\t\t4\n#define DA9150_E_ID_MASK\t\t\tBIT(4)\n#define DA9150_E_ADP_SHIFT\t\t\t5\n#define DA9150_E_ADP_MASK\t\t\tBIT(5)\n#define DA9150_E_SESS_END_SHIFT\t\t\t6\n#define DA9150_E_SESS_END_MASK\t\t\tBIT(6)\n#define DA9150_E_SESS_VLD_SHIFT\t\t\t7\n#define DA9150_E_SESS_VLD_MASK\t\t\tBIT(7)\n\n \n#define DA9150_E_FG_SHIFT\t\t\t0\n#define DA9150_E_FG_MASK\t\t\tBIT(0)\n#define DA9150_E_GP_SHIFT\t\t\t1\n#define DA9150_E_GP_MASK\t\t\tBIT(1)\n#define DA9150_E_TBAT_SHIFT\t\t\t2\n#define DA9150_E_TBAT_MASK\t\t\tBIT(2)\n#define DA9150_E_GPIOA_SHIFT\t\t\t3\n#define DA9150_E_GPIOA_MASK\t\t\tBIT(3)\n#define DA9150_E_GPIOB_SHIFT\t\t\t4\n#define DA9150_E_GPIOB_MASK\t\t\tBIT(4)\n#define DA9150_E_GPIOC_SHIFT\t\t\t5\n#define DA9150_E_GPIOC_MASK\t\t\tBIT(5)\n#define DA9150_E_GPIOD_SHIFT\t\t\t6\n#define DA9150_E_GPIOD_MASK\t\t\tBIT(6)\n#define DA9150_E_GPADC_SHIFT\t\t\t7\n#define DA9150_E_GPADC_MASK\t\t\tBIT(7)\n\n \n#define DA9150_E_WKUP_SHIFT\t\t\t0\n#define DA9150_E_WKUP_MASK\t\t\tBIT(0)\n\n \n#define DA9150_M_VBUS_SHIFT\t\t\t0\n#define DA9150_M_VBUS_MASK\t\t\tBIT(0)\n#define DA9150_M_CHG_SHIFT\t\t\t1\n#define DA9150_M_CHG_MASK\t\t\tBIT(1)\n#define DA9150_M_TJUNC_SHIFT\t\t\t3\n#define DA9150_M_TJUNC_MASK\t\t\tBIT(3)\n#define DA9150_M_VFAULT_SHIFT\t\t\t4\n#define DA9150_M_VFAULT_MASK\t\t\tBIT(4)\n\n \n#define DA9150_M_CONF_SHIFT\t\t\t0\n#define DA9150_M_CONF_MASK\t\t\tBIT(0)\n#define DA9150_M_DAT_SHIFT\t\t\t1\n#define DA9150_M_DAT_MASK\t\t\tBIT(1)\n#define DA9150_M_DTYPE_SHIFT\t\t\t3\n#define DA9150_M_DTYPE_MASK\t\t\tBIT(3)\n#define DA9150_M_ID_SHIFT\t\t\t4\n#define DA9150_M_ID_MASK\t\t\tBIT(4)\n#define DA9150_M_ADP_SHIFT\t\t\t5\n#define DA9150_M_ADP_MASK\t\t\tBIT(5)\n#define DA9150_M_SESS_END_SHIFT\t\t\t6\n#define DA9150_M_SESS_END_MASK\t\t\tBIT(6)\n#define DA9150_M_SESS_VLD_SHIFT\t\t\t7\n#define DA9150_M_SESS_VLD_MASK\t\t\tBIT(7)\n\n \n#define DA9150_M_FG_SHIFT\t\t\t0\n#define DA9150_M_FG_MASK\t\t\tBIT(0)\n#define DA9150_M_GP_SHIFT\t\t\t1\n#define DA9150_M_GP_MASK\t\t\tBIT(1)\n#define DA9150_M_TBAT_SHIFT\t\t\t2\n#define DA9150_M_TBAT_MASK\t\t\tBIT(2)\n#define DA9150_M_GPIOA_SHIFT\t\t\t3\n#define DA9150_M_GPIOA_MASK\t\t\tBIT(3)\n#define DA9150_M_GPIOB_SHIFT\t\t\t4\n#define DA9150_M_GPIOB_MASK\t\t\tBIT(4)\n#define DA9150_M_GPIOC_SHIFT\t\t\t5\n#define DA9150_M_GPIOC_MASK\t\t\tBIT(5)\n#define DA9150_M_GPIOD_SHIFT\t\t\t6\n#define DA9150_M_GPIOD_MASK\t\t\tBIT(6)\n#define DA9150_M_GPADC_SHIFT\t\t\t7\n#define DA9150_M_GPADC_MASK\t\t\tBIT(7)\n\n \n#define DA9150_M_WKUP_SHIFT\t\t\t0\n#define DA9150_M_WKUP_MASK\t\t\tBIT(0)\n\n \n#define DA9150_PAGE_SHIFT\t\t\t0\n#define DA9150_PAGE_MASK\t\t\t(0x3f << 0)\n#define DA9150_WRITE_MODE_SHIFT\t\t\t6\n#define DA9150_WRITE_MODE_MASK\t\t\tBIT(6)\n#define DA9150_REVERT_SHIFT\t\t\t7\n#define DA9150_REVERT_MASK\t\t\tBIT(7)\n\n \n#define DA9150_RESET_DUR_SHIFT\t\t\t0\n#define DA9150_RESET_DUR_MASK\t\t\t(0x03 << 0)\n#define DA9150_RESET_EXT_SHIFT\t\t\t2\n#define DA9150_RESET_EXT_MASK\t\t\t(0x03 << 2)\n#define DA9150_START_MAX_SHIFT\t\t\t4\n#define DA9150_START_MAX_MASK\t\t\t(0x03 << 4)\n#define DA9150_PS_WAIT_EN_SHIFT\t\t\t6\n#define DA9150_PS_WAIT_EN_MASK\t\t\tBIT(6)\n#define DA9150_PS_DISABLE_DIRECT_SHIFT\t\t7\n#define DA9150_PS_DISABLE_DIRECT_MASK\t\tBIT(7)\n\n \n#define DA9150_VFAULT_ADJ_SHIFT\t\t\t0\n#define DA9150_VFAULT_ADJ_MASK\t\t\t(0x0f << 0)\n#define DA9150_VFAULT_HYST_SHIFT\t\t4\n#define DA9150_VFAULT_HYST_MASK\t\t\t(0x07 << 4)\n#define DA9150_VFAULT_EN_SHIFT\t\t\t7\n#define DA9150_VFAULT_EN_MASK\t\t\tBIT(7)\n\n \n#define DA9150_VSYS_MIN_SHIFT\t\t\t3\n#define DA9150_VSYS_MIN_MASK\t\t\t(0x1f << 3)\n\n \n#define DA9150_LFOSC_EXT_SHIFT\t\t\t0\n#define DA9150_LFOSC_EXT_MASK\t\t\tBIT(0)\n#define DA9150_VDD33_DWN_SHIFT\t\t\t1\n#define DA9150_VDD33_DWN_MASK\t\t\tBIT(1)\n#define DA9150_WKUP_PM_EN_SHIFT\t\t\t2\n#define DA9150_WKUP_PM_EN_MASK\t\t\tBIT(2)\n#define DA9150_WKUP_CE_SEL_SHIFT\t\t3\n#define DA9150_WKUP_CE_SEL_MASK\t\t\t(0x03 << 3)\n#define DA9150_WKUP_CLK32K_EN_SHIFT\t\t5\n#define DA9150_WKUP_CLK32K_EN_MASK\t\tBIT(5)\n#define DA9150_DISABLE_DEL_SHIFT\t\t7\n#define DA9150_DISABLE_DEL_MASK\t\t\tBIT(7)\n\n \n#define DA9150_PM_SPKSUP_DIS_SHIFT\t\t0\n#define DA9150_PM_SPKSUP_DIS_MASK\t\tBIT(0)\n#define DA9150_PM_MERGE_SHIFT\t\t\t1\n#define DA9150_PM_MERGE_MASK\t\t\tBIT(1)\n#define DA9150_PM_SR_OFF_SHIFT\t\t\t2\n#define DA9150_PM_SR_OFF_MASK\t\t\tBIT(2)\n#define DA9150_PM_TIMEOUT_EN_SHIFT\t\t3\n#define DA9150_PM_TIMEOUT_EN_MASK\t\tBIT(3)\n#define DA9150_PM_DLY_SEL_SHIFT\t\t\t4\n#define DA9150_PM_DLY_SEL_MASK\t\t\t(0x07 << 4)\n#define DA9150_PM_OUT_DLY_SEL_SHIFT\t\t7\n#define DA9150_PM_OUT_DLY_SEL_MASK\t\tBIT(7)\n\n \n#define DA9150_VDD33_SL_SHIFT\t\t\t0\n#define DA9150_VDD33_SL_MASK\t\t\tBIT(0)\n#define DA9150_VDD33_LPM_SHIFT\t\t\t1\n#define DA9150_VDD33_LPM_MASK\t\t\t(0x03 << 1)\n#define DA9150_VDD33_EN_SHIFT\t\t\t3\n#define DA9150_VDD33_EN_MASK\t\t\tBIT(3)\n#define DA9150_GPI_LPM_SHIFT\t\t\t6\n#define DA9150_GPI_LPM_MASK\t\t\tBIT(6)\n#define DA9150_PM_IF_LPM_SHIFT\t\t\t7\n#define DA9150_PM_IF_LPM_MASK\t\t\tBIT(7)\n\n \n#define DA9150_LPM_SHIFT\t\t\t0\n#define DA9150_LPM_MASK\t\t\t\tBIT(0)\n#define DA9150_RESET_SHIFT\t\t\t1\n#define DA9150_RESET_MASK\t\t\tBIT(1)\n#define DA9150_RESET_USRCONF_EN_SHIFT\t\t2\n#define DA9150_RESET_USRCONF_EN_MASK\t\tBIT(2)\n\n \n#define DA9150_DISABLE_SHIFT\t\t\t0\n#define DA9150_DISABLE_MASK\t\t\tBIT(0)\n\n \n#define DA9150_GPIOA_PIN_SHIFT\t\t\t0\n#define DA9150_GPIOA_PIN_MASK\t\t\t(0x07 << 0)\n#define DA9150_GPIOA_PIN_GPI\t\t\t(0x00 << 0)\n#define DA9150_GPIOA_PIN_GPO_OD\t\t\tBIT(0)\n#define DA9150_GPIOA_TYPE_SHIFT\t\t\t3\n#define DA9150_GPIOA_TYPE_MASK\t\t\tBIT(3)\n#define DA9150_GPIOB_PIN_SHIFT\t\t\t4\n#define DA9150_GPIOB_PIN_MASK\t\t\t(0x07 << 4)\n#define DA9150_GPIOB_PIN_GPI\t\t\t(0x00 << 4)\n#define DA9150_GPIOB_PIN_GPO_OD\t\t\tBIT(4)\n#define DA9150_GPIOB_TYPE_SHIFT\t\t\t7\n#define DA9150_GPIOB_TYPE_MASK\t\t\tBIT(7)\n\n \n#define DA9150_GPIOC_PIN_SHIFT\t\t\t0\n#define DA9150_GPIOC_PIN_MASK\t\t\t(0x07 << 0)\n#define DA9150_GPIOC_PIN_GPI\t\t\t(0x00 << 0)\n#define DA9150_GPIOC_PIN_GPO_OD\t\t\tBIT(0)\n#define DA9150_GPIOC_TYPE_SHIFT\t\t\t3\n#define DA9150_GPIOC_TYPE_MASK\t\t\tBIT(3)\n#define DA9150_GPIOD_PIN_SHIFT\t\t\t4\n#define DA9150_GPIOD_PIN_MASK\t\t\t(0x07 << 4)\n#define DA9150_GPIOD_PIN_GPI\t\t\t(0x00 << 4)\n#define DA9150_GPIOD_PIN_GPO_OD\t\t\tBIT(4)\n#define DA9150_GPIOD_TYPE_SHIFT\t\t\t7\n#define DA9150_GPIOD_TYPE_MASK\t\t\tBIT(7)\n\n \n#define DA9150_GPIOA_MODE_SHIFT\t\t\t0\n#define DA9150_GPIOA_MODE_MASK\t\t\tBIT(0)\n#define DA9150_GPIOB_MODE_SHIFT\t\t\t1\n#define DA9150_GPIOB_MODE_MASK\t\t\tBIT(1)\n#define DA9150_GPIOC_MODE_SHIFT\t\t\t2\n#define DA9150_GPIOC_MODE_MASK\t\t\tBIT(2)\n#define DA9150_GPIOD_MODE_SHIFT\t\t\t3\n#define DA9150_GPIOD_MODE_MASK\t\t\tBIT(3)\n#define DA9150_GPIOA_CONT_SHIFT\t\t\t4\n#define DA9150_GPIOA_CONT_MASK\t\t\tBIT(4)\n#define DA9150_GPIOB_CONT_SHIFT\t\t\t5\n#define DA9150_GPIOB_CONT_MASK\t\t\tBIT(5)\n#define DA9150_GPIOC_CONT_SHIFT\t\t\t6\n#define DA9150_GPIOC_CONT_MASK\t\t\tBIT(6)\n#define DA9150_GPIOD_CONT_SHIFT\t\t\t7\n#define DA9150_GPIOD_CONT_MASK\t\t\tBIT(7)\n\n \n#define DA9150_WAKE_PIN_SHIFT\t\t\t0\n#define DA9150_WAKE_PIN_MASK\t\t\t(0x03 << 0)\n#define DA9150_WAKE_MODE_SHIFT\t\t\t2\n#define DA9150_WAKE_MODE_MASK\t\t\tBIT(2)\n#define DA9150_WAKE_CONT_SHIFT\t\t\t3\n#define DA9150_WAKE_CONT_MASK\t\t\tBIT(3)\n#define DA9150_WAKE_DLY_SHIFT\t\t\t4\n#define DA9150_WAKE_DLY_MASK\t\t\tBIT(4)\n\n \n#define DA9150_GPIOA_ANAEN_SHIFT\t\t0\n#define DA9150_GPIOA_ANAEN_MASK\t\t\tBIT(0)\n#define DA9150_GPIOB_ANAEN_SHIFT\t\t1\n#define DA9150_GPIOB_ANAEN_MASK\t\t\tBIT(1)\n#define DA9150_GPIOC_ANAEN_SHIFT\t\t2\n#define DA9150_GPIOC_ANAEN_MASK\t\t\tBIT(2)\n#define DA9150_GPIOD_ANAEN_SHIFT\t\t3\n#define DA9150_GPIOD_ANAEN_MASK\t\t\tBIT(3)\n#define DA9150_GPIO_ANAEN\t\t\t0x01\n#define DA9150_GPIO_ANAEN_MASK\t\t\t0x0F\n#define DA9150_CHGLED_PIN_SHIFT\t\t\t5\n#define DA9150_CHGLED_PIN_MASK\t\t\t(0x07 << 5)\n\n \n#define DA9150_CHGBL_DUR_SHIFT\t\t\t0\n#define DA9150_CHGBL_DUR_MASK\t\t\t(0x03 << 0)\n#define DA9150_CHGBL_DBL_SHIFT\t\t\t2\n#define DA9150_CHGBL_DBL_MASK\t\t\tBIT(2)\n#define DA9150_CHGBL_FRQ_SHIFT\t\t\t3\n#define DA9150_CHGBL_FRQ_MASK\t\t\t(0x03 << 3)\n#define DA9150_CHGBL_FLKR_SHIFT\t\t\t5\n#define DA9150_CHGBL_FLKR_MASK\t\t\tBIT(5)\n\n \n#define DA9150_CE_LPM_DEB_SHIFT\t\t\t0\n#define DA9150_CE_LPM_DEB_MASK\t\t\t(0x07 << 0)\n\n \n#define DA9150_GPIOA_PUPD_SHIFT\t\t\t0\n#define DA9150_GPIOA_PUPD_MASK\t\t\tBIT(0)\n#define DA9150_GPIOB_PUPD_SHIFT\t\t\t1\n#define DA9150_GPIOB_PUPD_MASK\t\t\tBIT(1)\n#define DA9150_GPIOC_PUPD_SHIFT\t\t\t2\n#define DA9150_GPIOC_PUPD_MASK\t\t\tBIT(2)\n#define DA9150_GPIOD_PUPD_SHIFT\t\t\t3\n#define DA9150_GPIOD_PUPD_MASK\t\t\tBIT(3)\n#define DA9150_GPIO_PUPD_MASK\t\t\t(0xF << 0)\n#define DA9150_GPI_DEB_SHIFT\t\t\t4\n#define DA9150_GPI_DEB_MASK\t\t\t(0x07 << 4)\n#define DA9150_LPM_EN_SHIFT\t\t\t7\n#define DA9150_LPM_EN_MASK\t\t\tBIT(7)\n\n \n#define DA9150_GPI_V_SHIFT\t\t\t0\n#define DA9150_GPI_V_MASK\t\t\tBIT(0)\n#define DA9150_VDDIO_INT_SHIFT\t\t\t1\n#define DA9150_VDDIO_INT_MASK\t\t\tBIT(1)\n#define DA9150_FAULT_PIN_SHIFT\t\t\t3\n#define DA9150_FAULT_PIN_MASK\t\t\t(0x07 << 3)\n#define DA9150_FAULT_TYPE_SHIFT\t\t\t6\n#define DA9150_FAULT_TYPE_MASK\t\t\tBIT(6)\n#define DA9150_NIRQ_PUPD_SHIFT\t\t\t7\n#define DA9150_NIRQ_PUPD_MASK\t\t\tBIT(7)\n\n \n#define DA9150_GPADC_EN_SHIFT\t\t\t0\n#define DA9150_GPADC_EN_MASK\t\t\tBIT(0)\n#define DA9150_GPADC_MUX_SHIFT\t\t\t1\n#define DA9150_GPADC_MUX_MASK\t\t\t(0x1f << 1)\n\n \n#define DA9150_GPADC_RES_H_SHIFT\t\t0\n#define DA9150_GPADC_RES_H_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_GPADC_RUN_SHIFT\t\t\t0\n#define DA9150_GPADC_RUN_MASK\t\t\tBIT(0)\n#define DA9150_GPADC_RES_L_SHIFT\t\t6\n#define DA9150_GPADC_RES_L_MASK\t\t\t(0x03 << 6)\n#define DA9150_GPADC_RES_L_BITS\t\t\t2\n\n \n#define DA9150_PAGE_SHIFT\t\t\t0\n#define DA9150_PAGE_MASK\t\t\t(0x3f << 0)\n#define DA9150_WRITE_MODE_SHIFT\t\t\t6\n#define DA9150_WRITE_MODE_MASK\t\t\tBIT(6)\n#define DA9150_REVERT_SHIFT\t\t\t7\n#define DA9150_REVERT_MASK\t\t\tBIT(7)\n\n \n#define DA9150_PC_DONE_SHIFT\t\t\t3\n#define DA9150_PC_DONE_MASK\t\t\tBIT(3)\n\n \n#define DA9150_IF_BASE_ADDR_SHIFT\t\t4\n#define DA9150_IF_BASE_ADDR_MASK\t\t(0x0f << 4)\n\n \n#define DA9150_NIRQ_VDD_SHIFT\t\t\t1\n#define DA9150_NIRQ_VDD_MASK\t\t\tBIT(1)\n#define DA9150_NIRQ_PIN_SHIFT\t\t\t2\n#define DA9150_NIRQ_PIN_MASK\t\t\tBIT(2)\n#define DA9150_NIRQ_TYPE_SHIFT\t\t\t3\n#define DA9150_NIRQ_TYPE_MASK\t\t\tBIT(3)\n#define DA9150_PM_IF_V_SHIFT\t\t\t4\n#define DA9150_PM_IF_V_MASK\t\t\tBIT(4)\n#define DA9150_PM_IF_FMP_SHIFT\t\t\t5\n#define DA9150_PM_IF_FMP_MASK\t\t\tBIT(5)\n#define DA9150_PM_IF_HSM_SHIFT\t\t\t6\n#define DA9150_PM_IF_HSM_MASK\t\t\tBIT(6)\n\n \n#define DA9150_NIRQ_MODE_SHIFT\t\t\t1\n#define DA9150_NIRQ_MODE_MASK\t\t\tBIT(1)\n\n \n#define DA9150_TADP_RISE_SHIFT\t\t\t0\n#define DA9150_TADP_RISE_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_DCD_STAT_SHIFT\t\t\t0\n#define DA9150_DCD_STAT_MASK\t\t\tBIT(0)\n#define DA9150_PCD_STAT_SHIFT\t\t\t1\n#define DA9150_PCD_STAT_MASK\t\t\t(0x03 << 1)\n#define DA9150_SCD_STAT_SHIFT\t\t\t3\n#define DA9150_SCD_STAT_MASK\t\t\t(0x03 << 3)\n#define DA9150_DP_STAT_SHIFT\t\t\t5\n#define DA9150_DP_STAT_MASK\t\t\tBIT(5)\n#define DA9150_DM_STAT_SHIFT\t\t\t6\n#define DA9150_DM_STAT_MASK\t\t\tBIT(6)\n\n \n#define DA9150_DP_COMP_SHIFT\t\t\t1\n#define DA9150_DP_COMP_MASK\t\t\tBIT(1)\n#define DA9150_DM_COMP_SHIFT\t\t\t2\n#define DA9150_DM_COMP_MASK\t\t\tBIT(2)\n#define DA9150_ADP_SNS_COMP_SHIFT\t\t3\n#define DA9150_ADP_SNS_COMP_MASK\t\tBIT(3)\n#define DA9150_ADP_PRB_COMP_SHIFT\t\t4\n#define DA9150_ADP_PRB_COMP_MASK\t\tBIT(4)\n#define DA9150_ID_COMP_SHIFT\t\t\t5\n#define DA9150_ID_COMP_MASK\t\t\tBIT(5)\n\n \n#define DA9150_AID_DAT_SHIFT\t\t\t0\n#define DA9150_AID_DAT_MASK\t\t\tBIT(0)\n#define DA9150_AID_ID_SHIFT\t\t\t1\n#define DA9150_AID_ID_MASK\t\t\tBIT(1)\n#define DA9150_AID_TRIG_SHIFT\t\t\t2\n#define DA9150_AID_TRIG_MASK\t\t\tBIT(2)\n\n \n#define DA9150_VB_MODE_SHIFT\t\t\t0\n#define DA9150_VB_MODE_MASK\t\t\t(0x03 << 0)\n#define DA9150_VB_MODE_VB_SESS\t\t\tBIT(0)\n\n#define DA9150_TADP_PRB_SHIFT\t\t\t2\n#define DA9150_TADP_PRB_MASK\t\t\tBIT(2)\n#define DA9150_DAT_RPD_EXT_SHIFT\t\t5\n#define DA9150_DAT_RPD_EXT_MASK\t\t\tBIT(5)\n#define DA9150_CONF_RPD_SHIFT\t\t\t6\n#define DA9150_CONF_RPD_MASK\t\t\tBIT(6)\n#define DA9150_CONF_SRP_SHIFT\t\t\t7\n#define DA9150_CONF_SRP_MASK\t\t\tBIT(7)\n\n \n#define DA9150_AID_MODE_SHIFT\t\t\t0\n#define DA9150_AID_MODE_MASK\t\t\t(0x03 << 0)\n#define DA9150_AID_EXT_POL_SHIFT\t\t2\n#define DA9150_AID_EXT_POL_MASK\t\t\tBIT(2)\n\n \n#define DA9150_ISET_CDP_SHIFT\t\t\t0\n#define DA9150_ISET_CDP_MASK\t\t\t(0x1f << 0)\n#define DA9150_CONF_DBP_SHIFT\t\t\t5\n#define DA9150_CONF_DBP_MASK\t\t\tBIT(5)\n\n \n#define DA9150_ISET_DCHG_SHIFT\t\t\t0\n#define DA9150_ISET_DCHG_MASK\t\t\t(0x1f << 0)\n#define DA9150_CONF_GPIOA_SHIFT\t\t\t5\n#define DA9150_CONF_GPIOA_MASK\t\t\tBIT(5)\n#define DA9150_CONF_GPIOB_SHIFT\t\t\t6\n#define DA9150_CONF_GPIOB_MASK\t\t\tBIT(6)\n#define DA9150_AID_VB_SHIFT\t\t\t7\n#define DA9150_AID_VB_MASK\t\t\tBIT(7)\n\n \n#define DA9150_ISET_DEF_SHIFT\t\t\t0\n#define DA9150_ISET_DEF_MASK\t\t\t(0x1f << 0)\n#define DA9150_CONF_MODE_SHIFT\t\t\t5\n#define DA9150_CONF_MODE_MASK\t\t\t(0x03 << 5)\n#define DA9150_AID_CR_DIS_SHIFT\t\t\t7\n#define DA9150_AID_CR_DIS_MASK\t\t\tBIT(7)\n\n \n#define DA9150_ISET_UNIT_SHIFT\t\t\t0\n#define DA9150_ISET_UNIT_MASK\t\t\t(0x1f << 0)\n#define DA9150_AID_UNCLAMP_SHIFT\t\t5\n#define DA9150_AID_UNCLAMP_MASK\t\t\tBIT(5)\n\n \n#define DA9150_ID_MODE_SHIFT\t\t\t0\n#define DA9150_ID_MODE_MASK\t\t\t(0x03 << 0)\n#define DA9150_DAT_MODE_SHIFT\t\t\t2\n#define DA9150_DAT_MODE_MASK\t\t\t(0x0f << 2)\n#define DA9150_DAT_SWP_SHIFT\t\t\t6\n#define DA9150_DAT_SWP_MASK\t\t\tBIT(6)\n#define DA9150_DAT_CLAMP_EXT_SHIFT\t\t7\n#define DA9150_DAT_CLAMP_EXT_MASK\t\tBIT(7)\n\n \n#define DA9150_TID_POLL_SHIFT\t\t\t0\n#define DA9150_TID_POLL_MASK\t\t\t(0x07 << 0)\n#define DA9150_RID_CONV_SHIFT\t\t\t3\n#define DA9150_RID_CONV_MASK\t\t\tBIT(3)\n\n \n#define DA9150_RID_PT_CHG_H_SHIFT\t\t0\n#define DA9150_RID_PT_CHG_H_MASK\t\t(0xff << 0)\n\n \n#define DA9150_RID_PT_CHG_L_SHIFT\t\t6\n#define DA9150_RID_PT_CHG_L_MASK\t\t(0x03 << 6)\n\n \n#define DA9150_CHG_TCTR_VAL_SHIFT\t\t0\n#define DA9150_CHG_TCTR_VAL_MASK\t\t(0xff << 0)\n\n \n#define DA9150_VBUS_MODE_SHIFT\t\t\t0\n#define DA9150_VBUS_MODE_MASK\t\t\t(0x03 << 0)\n#define DA9150_VBUS_MODE_CHG\t\t\tBIT(0)\n#define DA9150_VBUS_MODE_OTG\t\t\t(0x02 << 0)\n#define DA9150_VBUS_LPM_SHIFT\t\t\t2\n#define DA9150_VBUS_LPM_MASK\t\t\t(0x03 << 2)\n#define DA9150_VBUS_SUSP_SHIFT\t\t\t4\n#define DA9150_VBUS_SUSP_MASK\t\t\tBIT(4)\n#define DA9150_VBUS_PWM_SHIFT\t\t\t5\n#define DA9150_VBUS_PWM_MASK\t\t\tBIT(5)\n#define DA9150_VBUS_ISO_SHIFT\t\t\t6\n#define DA9150_VBUS_ISO_MASK\t\t\tBIT(6)\n#define DA9150_VBUS_LDO_SHIFT\t\t\t7\n#define DA9150_VBUS_LDO_MASK\t\t\tBIT(7)\n\n \n#define DA9150_VBUS_ISET_SHIFT\t\t\t0\n#define DA9150_VBUS_ISET_MASK\t\t\t(0x1f << 0)\n#define DA9150_VBUS_IMAX_SHIFT\t\t\t5\n#define DA9150_VBUS_IMAX_MASK\t\t\tBIT(5)\n#define DA9150_VBUS_IOTG_SHIFT\t\t\t6\n#define DA9150_VBUS_IOTG_MASK\t\t\t(0x03 << 6)\n\n \n#define DA9150_VBUS_DROP_SHIFT\t\t\t0\n#define DA9150_VBUS_DROP_MASK\t\t\t(0x0f << 0)\n#define DA9150_VBUS_FAULT_DIS_SHIFT\t\t6\n#define DA9150_VBUS_FAULT_DIS_MASK\t\tBIT(6)\n#define DA9150_OTG_FAULT_DIS_SHIFT\t\t7\n#define DA9150_OTG_FAULT_DIS_MASK\t\tBIT(7)\n\n \n#define DA9150_CHG_EN_SHIFT\t\t\t0\n#define DA9150_CHG_EN_MASK\t\t\tBIT(0)\n\n \n#define DA9150_CHG_VBAT_SHIFT\t\t\t0\n#define DA9150_CHG_VBAT_MASK\t\t\t(0x1f << 0)\n#define DA9150_CHG_VDROP_SHIFT\t\t\t6\n#define DA9150_CHG_VDROP_MASK\t\t\t(0x03 << 6)\n\n \n#define DA9150_CHG_VFAULT_SHIFT\t\t\t0\n#define DA9150_CHG_VFAULT_MASK\t\t\t(0x0f << 0)\n#define DA9150_CHG_IPRE_SHIFT\t\t\t4\n#define DA9150_CHG_IPRE_MASK\t\t\t(0x03 << 4)\n\n \n#define DA9150_CHG_TCTR_SHIFT\t\t\t0\n#define DA9150_CHG_TCTR_MASK\t\t\t(0x07 << 0)\n#define DA9150_CHG_TCTR_MODE_SHIFT\t\t4\n#define DA9150_CHG_TCTR_MODE_MASK\t\tBIT(4)\n\n \n#define DA9150_CHG_IBAT_SHIFT\t\t\t0\n#define DA9150_CHG_IBAT_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_CHG_IEND_SHIFT\t\t\t0\n#define DA9150_CHG_IEND_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_CHG_VCOLD_SHIFT\t\t\t0\n#define DA9150_CHG_VCOLD_MASK\t\t\t(0x1f << 0)\n#define DA9150_TBAT_TQA_EN_SHIFT\t\t6\n#define DA9150_TBAT_TQA_EN_MASK\t\t\tBIT(6)\n#define DA9150_TBAT_TDP_EN_SHIFT\t\t7\n#define DA9150_TBAT_TDP_EN_MASK\t\t\tBIT(7)\n\n \n#define DA9150_CHG_VWARM_SHIFT\t\t\t0\n#define DA9150_CHG_VWARM_MASK\t\t\t(0x1f << 0)\n\n \n#define DA9150_CHG_VHOT_SHIFT\t\t\t0\n#define DA9150_CHG_VHOT_MASK\t\t\t(0x1f << 0)\n\n \n#define DA9150_CHG_ICOLD_SHIFT\t\t\t0\n#define DA9150_CHG_ICOLD_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_CHG_IWARM_SHIFT\t\t\t0\n#define DA9150_CHG_IWARM_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_CHG_IHOT_SHIFT\t\t\t0\n#define DA9150_CHG_IHOT_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_CHG_IBAT_TRED_SHIFT\t\t0\n#define DA9150_CHG_IBAT_TRED_MASK\t\t(0xff << 0)\n\n \n#define DA9150_CHG_VFLOAT_SHIFT\t\t\t0\n#define DA9150_CHG_VFLOAT_MASK\t\t\t(0x0f << 0)\n#define DA9150_CHG_LPM_SHIFT\t\t\t5\n#define DA9150_CHG_LPM_MASK\t\t\tBIT(5)\n#define DA9150_CHG_NBLO_SHIFT\t\t\t6\n#define DA9150_CHG_NBLO_MASK\t\t\tBIT(6)\n#define DA9150_EBS_EN_SHIFT\t\t\t7\n#define DA9150_EBS_EN_MASK\t\t\tBIT(7)\n\n \n#define DA9150_TBAT_T1_SHIFT\t\t\t0\n#define DA9150_TBAT_T1_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_TBAT_T2_SHIFT\t\t\t0\n#define DA9150_TBAT_T2_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_TBAT_T3_SHIFT\t\t\t0\n#define DA9150_TBAT_T3_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_TBAT_T4_SHIFT\t\t\t0\n#define DA9150_TBAT_T4_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_TBAT_T5_SHIFT\t\t\t0\n#define DA9150_TBAT_T5_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_TBAT_H1_SHIFT\t\t\t0\n#define DA9150_TBAT_H1_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_TBAT_H5_SHIFT\t\t\t0\n#define DA9150_TBAT_H5_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_PAGE_SHIFT\t\t\t0\n#define DA9150_PAGE_MASK\t\t\t(0x3f << 0)\n#define DA9150_WRITE_MODE_SHIFT\t\t\t6\n#define DA9150_WRITE_MODE_MASK\t\t\tBIT(6)\n#define DA9150_REVERT_SHIFT\t\t\t7\n#define DA9150_REVERT_MASK\t\t\tBIT(7)\n\n \n#define DA9150_PAGE_SHIFT\t\t\t0\n#define DA9150_PAGE_MASK\t\t\t(0x3f << 0)\n#define DA9150_WRITE_MODE_SHIFT\t\t\t6\n#define DA9150_WRITE_MODE_MASK\t\t\tBIT(6)\n#define DA9150_REVERT_SHIFT\t\t\t7\n#define DA9150_REVERT_MASK\t\t\tBIT(7)\n\n \n#define DA9150_PAGE_SHIFT\t\t\t0\n#define DA9150_PAGE_MASK\t\t\t(0x3f << 0)\n#define DA9150_WRITE_MODE_SHIFT\t\t\t6\n#define DA9150_WRITE_MODE_MASK\t\t\tBIT(6)\n#define DA9150_REVERT_SHIFT\t\t\t7\n#define DA9150_REVERT_MASK\t\t\tBIT(7)\n\n \n#define DA9150_PAGE_SHIFT\t\t\t0\n#define DA9150_PAGE_MASK\t\t\t(0x3f << 0)\n#define DA9150_WRITE_MODE_SHIFT\t\t\t6\n#define DA9150_WRITE_MODE_MASK\t\t\tBIT(6)\n#define DA9150_REVERT_SHIFT\t\t\t7\n#define DA9150_REVERT_MASK\t\t\tBIT(7)\n\n \n#define DA9150_BOOTLD_STAT_SHIFT\t\t0\n#define DA9150_BOOTLD_STAT_MASK\t\t\t(0x03 << 0)\n#define DA9150_CORE_LOCKUP_SHIFT\t\t2\n#define DA9150_CORE_LOCKUP_MASK\t\t\tBIT(2)\n\n \n#define DA9150_CORE_RESET_SHIFT\t\t\t0\n#define DA9150_CORE_RESET_MASK\t\t\tBIT(0)\n#define DA9150_CORE_STOP_SHIFT\t\t\t1\n#define DA9150_CORE_STOP_MASK\t\t\tBIT(1)\n\n \n#define DA9150_CORE_MEMMUX_SHIFT\t\t0\n#define DA9150_CORE_MEMMUX_MASK\t\t\t(0x03 << 0)\n#define DA9150_WDT_AUTO_START_SHIFT\t\t2\n#define DA9150_WDT_AUTO_START_MASK\t\tBIT(2)\n#define DA9150_WDT_AUTO_LOCK_SHIFT\t\t3\n#define DA9150_WDT_AUTO_LOCK_MASK\t\tBIT(3)\n#define DA9150_WDT_HLT_NO_CLK_SHIFT\t\t4\n#define DA9150_WDT_HLT_NO_CLK_MASK\t\tBIT(4)\n\n \n#define DA9150_CORE_SW_SIZE_SHIFT\t\t0\n#define DA9150_CORE_SW_SIZE_MASK\t\t(0xff << 0)\n\n \n#define DA9150_BOOTLD_EN_SHIFT\t\t\t0\n#define DA9150_BOOTLD_EN_MASK\t\t\tBIT(0)\n#define DA9150_CORE_EN_SHIFT\t\t\t2\n#define DA9150_CORE_EN_MASK\t\t\tBIT(2)\n#define DA9150_CORE_SW_SRC_SHIFT\t\t3\n#define DA9150_CORE_SW_SRC_MASK\t\t\t(0x07 << 3)\n#define DA9150_DEEP_SLEEP_EN_SHIFT\t\t7\n#define DA9150_DEEP_SLEEP_EN_MASK\t\tBIT(7)\n\n \n#define DA9150_CORE_CFG_DT_A_SHIFT\t\t0\n#define DA9150_CORE_CFG_DT_A_MASK\t\t(0xff << 0)\n\n \n#define DA9150_CORE_CFG_DT_B_SHIFT\t\t0\n#define DA9150_CORE_CFG_DT_B_MASK\t\t(0xff << 0)\n\n \n#define DA9150_CORE_CMD_SHIFT\t\t\t0\n#define DA9150_CORE_CMD_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_CORE_DATA_0_SHIFT\t\t0\n#define DA9150_CORE_DATA_0_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_CORE_DATA_1_SHIFT\t\t0\n#define DA9150_CORE_DATA_1_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_CORE_DATA_2_SHIFT\t\t0\n#define DA9150_CORE_DATA_2_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_CORE_DATA_3_SHIFT\t\t0\n#define DA9150_CORE_DATA_3_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_FW_FWDL_ERR_SHIFT\t\t7\n#define DA9150_FW_FWDL_ERR_MASK\t\t\tBIT(7)\n\n \n#define DA9150_FW_FWDL_EN_SHIFT\t\t\t0\n#define DA9150_FW_FWDL_EN_MASK\t\t\tBIT(0)\n#define DA9150_FG_QIF_EN_SHIFT\t\t\t1\n#define DA9150_FG_QIF_EN_MASK\t\t\tBIT(1)\n#define DA9150_CORE_BASE_ADDR_SHIFT\t\t4\n#define DA9150_CORE_BASE_ADDR_MASK\t\t(0x0f << 4)\n\n \n#define DA9150_FW_SEAL_SHIFT\t\t\t0\n#define DA9150_FW_SEAL_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_FW_FWDL_CRC_SHIFT\t\t0\n#define DA9150_FW_FWDL_CRC_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_FW_FWDL_BASE_SHIFT\t\t0\n#define DA9150_FW_FWDL_BASE_MASK\t\t(0x0f << 0)\n\n \n#define DA9150_FG_QIF_CODE_SHIFT\t\t0\n#define DA9150_FG_QIF_CODE_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_FG_QIF_VALUE_SHIFT\t\t0\n#define DA9150_FG_QIF_VALUE_MASK\t\t(0xff << 0)\n\n \n#define DA9150_FW_FWDL_SEG_SHIFT\t\t0\n#define DA9150_FW_FWDL_SEG_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_FW_FWDL_VALUE_SHIFT\t\t0\n#define DA9150_FW_FWDL_VALUE_MASK\t\t(0xff << 0)\n\n \n#define DA9150_GPADC_CEN_SHIFT\t\t\t0\n#define DA9150_GPADC_CEN_MASK\t\t\tBIT(0)\n#define DA9150_GPADC_CMUX_SHIFT\t\t\t1\n#define DA9150_GPADC_CMUX_MASK\t\t\t(0x1f << 1)\n\n \n#define DA9150_GPADC_CRES_H_SHIFT\t\t0\n#define DA9150_GPADC_CRES_H_MASK\t\t(0xff << 0)\n\n \n#define DA9150_GPADC_CRUN_SHIFT\t\t\t0\n#define DA9150_GPADC_CRUN_MASK\t\t\tBIT(0)\n#define DA9150_GPADC_CRES_L_SHIFT\t\t6\n#define DA9150_GPADC_CRES_L_MASK\t\t(0x03 << 6)\n\n \n#define DA9150_CC_EN_SHIFT\t\t\t0\n#define DA9150_CC_EN_MASK\t\t\tBIT(0)\n#define DA9150_CC_TIMEBASE_SHIFT\t\t1\n#define DA9150_CC_TIMEBASE_MASK\t\t\t(0x03 << 1)\n#define DA9150_CC_CFG_SHIFT\t\t\t5\n#define DA9150_CC_CFG_MASK\t\t\t(0x03 << 5)\n#define DA9150_CC_ENDLESS_MODE_SHIFT\t\t7\n#define DA9150_CC_ENDLESS_MODE_MASK\t\tBIT(7)\n\n \n#define DA9150_CC_OPT_SHIFT\t\t\t0\n#define DA9150_CC_OPT_MASK\t\t\t(0x03 << 0)\n#define DA9150_CC_PREAMP_SHIFT\t\t\t2\n#define DA9150_CC_PREAMP_MASK\t\t\t(0x03 << 2)\n\n \n#define DA9150_CC_ICHG_RES_H_SHIFT\t\t0\n#define DA9150_CC_ICHG_RES_H_MASK\t\t(0xff << 0)\n\n \n#define DA9150_CC_ICHG_RES_L_SHIFT\t\t3\n#define DA9150_CC_ICHG_RES_L_MASK\t\t(0x1f << 3)\n\n \n#define DA9150_CC_IAVG_RES_H_SHIFT\t\t0\n#define DA9150_CC_IAVG_RES_H_MASK\t\t(0xff << 0)\n\n \n#define DA9150_CC_IAVG_RES_L_SHIFT\t\t0\n#define DA9150_CC_IAVG_RES_L_MASK\t\t(0xff << 0)\n\n \n#define DA9150_TAUX_EN_SHIFT\t\t\t0\n#define DA9150_TAUX_EN_MASK\t\t\tBIT(0)\n#define DA9150_TAUX_MOD_SHIFT\t\t\t1\n#define DA9150_TAUX_MOD_MASK\t\t\tBIT(1)\n#define DA9150_TAUX_UPDATE_SHIFT\t\t2\n#define DA9150_TAUX_UPDATE_MASK\t\t\tBIT(2)\n\n \n#define DA9150_TAUX_RLD_H_SHIFT\t\t\t0\n#define DA9150_TAUX_RLD_H_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_TAUX_RLD_L_SHIFT\t\t\t3\n#define DA9150_TAUX_RLD_L_MASK\t\t\t(0x1f << 3)\n\n \n#define DA9150_TAUX_VAL_H_SHIFT\t\t\t0\n#define DA9150_TAUX_VAL_H_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_TAUX_VAL_L_SHIFT\t\t\t3\n#define DA9150_TAUX_VAL_L_MASK\t\t\t(0x1f << 3)\n\n \n#define DA9150_AUX_DAT_0_SHIFT\t\t\t0\n#define DA9150_AUX_DAT_0_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_AUX_DAT_1_SHIFT\t\t\t0\n#define DA9150_AUX_DAT_1_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_AUX_DAT_2_SHIFT\t\t\t0\n#define DA9150_AUX_DAT_2_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_AUX_DAT_3_SHIFT\t\t\t0\n#define DA9150_AUX_DAT_3_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_BIF_ISRC_EN_SHIFT\t\t0\n#define DA9150_BIF_ISRC_EN_MASK\t\t\tBIT(0)\n\n \n#define DA9150_TBAT_EN_SHIFT\t\t\t0\n#define DA9150_TBAT_EN_MASK\t\t\tBIT(0)\n#define DA9150_TBAT_SW1_SHIFT\t\t\t1\n#define DA9150_TBAT_SW1_MASK\t\t\tBIT(1)\n#define DA9150_TBAT_SW2_SHIFT\t\t\t2\n#define DA9150_TBAT_SW2_MASK\t\t\tBIT(2)\n\n \n#define DA9150_TBAT_SW_FRC_SHIFT\t\t0\n#define DA9150_TBAT_SW_FRC_MASK\t\t\tBIT(0)\n#define DA9150_TBAT_STAT_SW1_SHIFT\t\t1\n#define DA9150_TBAT_STAT_SW1_MASK\t\tBIT(1)\n#define DA9150_TBAT_STAT_SW2_SHIFT\t\t2\n#define DA9150_TBAT_STAT_SW2_MASK\t\tBIT(2)\n#define DA9150_TBAT_HIGH_CURR_SHIFT\t\t3\n#define DA9150_TBAT_HIGH_CURR_MASK\t\tBIT(3)\n\n \n#define DA9150_TBAT_RES_H_SHIFT\t\t\t0\n#define DA9150_TBAT_RES_H_MASK\t\t\t(0xff << 0)\n\n \n#define DA9150_TBAT_RES_DIS_SHIFT\t\t0\n#define DA9150_TBAT_RES_DIS_MASK\t\tBIT(0)\n#define DA9150_TBAT_RES_L_SHIFT\t\t\t6\n#define DA9150_TBAT_RES_L_MASK\t\t\t(0x03 << 6)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}