Classic Timing Analyzer report for hw11
Mon Jul 30 15:35:14 2018
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'bt'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+----------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                            ; To                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.253 ns                         ; reset                           ; latch8:u1|_DFF:u5|D_latch:M|Q~10 ; --         ; bt       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.459 ns                        ; latch8:u1|_DFF:u1|D_latch:S|Q~1 ; led1[5]                          ; bt         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.406 ns                         ; reset                           ; latch8:u1|_DFF:u5|D_latch:M|Q~10 ; --         ; bt       ; 0            ;
; Clock Setup: 'bt'            ; N/A   ; None          ; 148.10 MHz ( period = 6.752 ns ) ; latch8:u1|_DFF:u2|D_latch:S|Q~1 ; latch8:u1|_DFF:u6|D_latch:M|Q~1  ; bt         ; bt       ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                 ;                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+----------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; bt              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'bt'                                                                                                                                                                                                          ;
+-------+----------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                             ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 148.10 MHz ( period = 6.752 ns ) ; latch8:u1|_DFF:u2|D_latch:S|Q~1  ; latch8:u1|_DFF:u6|D_latch:M|Q~1  ; bt         ; bt       ; None                        ; None                      ; 2.128 ns                ;
; N/A   ; 157.04 MHz ( period = 6.368 ns ) ; latch8:u1|_DFF:u1|D_latch:S|Q~1  ; latch8:u1|_DFF:u5|D_latch:M|Q~10 ; bt         ; bt       ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; 158.03 MHz ( period = 6.328 ns ) ; latch8:u1|_DFF:u3|D_latch:S|Q~1  ; latch8:u1|_DFF:u6|D_latch:M|Q~1  ; bt         ; bt       ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; 159.54 MHz ( period = 6.268 ns ) ; latch8:u1|_DFF:u2|D_latch:S|Q~1  ; latch8:u1|_DFF:u5|D_latch:M|Q~10 ; bt         ; bt       ; None                        ; None                      ; 2.272 ns                ;
; N/A   ; 160.57 MHz ( period = 6.228 ns ) ; latch8:u1|_DFF:u2|D_latch:S|Q~1  ; latch8:u1|_DFF:u7|D_latch:M|Q~4  ; bt         ; bt       ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 163.35 MHz ( period = 6.122 ns ) ; latch8:u1|_DFF:u5|D_latch:S|Q~1  ; latch8:u1|_DFF:u6|D_latch:M|Q~1  ; bt         ; bt       ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; 163.99 MHz ( period = 6.098 ns ) ; latch8:u1|_DFF:u0|D_latch:S|Q~1  ; latch8:u1|_DFF:u5|D_latch:M|Q~10 ; bt         ; bt       ; None                        ; None                      ; 2.231 ns                ;
; N/A   ; 171.82 MHz ( period = 5.820 ns ) ; latch8:u1|_DFF:u4|D_latch:S|Q~1  ; latch8:u1|_DFF:u6|D_latch:M|Q~1  ; bt         ; bt       ; None                        ; None                      ; 1.655 ns                ;
; N/A   ; 172.29 MHz ( period = 5.804 ns ) ; latch8:u1|_DFF:u3|D_latch:S|Q~1  ; latch8:u1|_DFF:u7|D_latch:M|Q~4  ; bt         ; bt       ; None                        ; None                      ; 1.994 ns                ;
; N/A   ; 176.18 MHz ( period = 5.676 ns ) ; latch8:u1|_DFF:u4|D_latch:S|Q~1  ; latch8:u1|_DFF:u5|D_latch:M|Q~10 ; bt         ; bt       ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; 178.64 MHz ( period = 5.598 ns ) ; latch8:u1|_DFF:u5|D_latch:S|Q~1  ; latch8:u1|_DFF:u7|D_latch:M|Q~4  ; bt         ; bt       ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; 181.42 MHz ( period = 5.512 ns ) ; latch8:u1|_DFF:u0|D_latch:S|Q~1  ; latch8:u1|_DFF:u6|D_latch:M|Q~1  ; bt         ; bt       ; None                        ; None                      ; 1.552 ns                ;
; N/A   ; 182.68 MHz ( period = 5.474 ns ) ; latch8:u1|_DFF:u1|D_latch:S|Q~1  ; latch8:u1|_DFF:u6|D_latch:M|Q~1  ; bt         ; bt       ; None                        ; None                      ; 1.535 ns                ;
; N/A   ; 188.82 MHz ( period = 5.296 ns ) ; latch8:u1|_DFF:u4|D_latch:S|Q~1  ; latch8:u1|_DFF:u7|D_latch:M|Q~4  ; bt         ; bt       ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; 190.91 MHz ( period = 5.238 ns ) ; latch8:u1|_DFF:u3|D_latch:S|Q~1  ; latch8:u1|_DFF:u5|D_latch:M|Q~10 ; bt         ; bt       ; None                        ; None                      ; 1.748 ns                ;
; N/A   ; 198.02 MHz ( period = 5.050 ns ) ; latch8:u1|_DFF:u6|D_latch:S|Q~1  ; latch8:u1|_DFF:u6|D_latch:M|Q~1  ; bt         ; bt       ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; 200.48 MHz ( period = 4.988 ns ) ; latch8:u1|_DFF:u0|D_latch:S|Q~1  ; latch8:u1|_DFF:u7|D_latch:M|Q~4  ; bt         ; bt       ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; 200.56 MHz ( period = 4.986 ns ) ; latch8:u1|_DFF:u5|D_latch:S|Q~1  ; latch8:u1|_DFF:u5|D_latch:M|Q~10 ; bt         ; bt       ; None                        ; None                      ; 1.627 ns                ;
; N/A   ; 202.02 MHz ( period = 4.950 ns ) ; latch8:u1|_DFF:u1|D_latch:S|Q~1  ; latch8:u1|_DFF:u7|D_latch:M|Q~4  ; bt         ; bt       ; None                        ; None                      ; 1.622 ns                ;
; N/A   ; 211.95 MHz ( period = 4.718 ns ) ; latch8:u1|_DFF:u7|D_latch:S|Q~1  ; latch8:u1|_DFF:u7|D_latch:M|Q~4  ; bt         ; bt       ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; 222.72 MHz ( period = 4.490 ns ) ; latch8:u1|_DFF:u1|D_latch:S|Q~1  ; latch8:u1|_DFF:u3|D_latch:M|Q~1  ; bt         ; bt       ; None                        ; None                      ; 1.466 ns                ;
; N/A   ; 226.65 MHz ( period = 4.412 ns ) ; latch8:u1|_DFF:u2|D_latch:S|Q~1  ; latch8:u1|_DFF:u2|D_latch:M|Q~2  ; bt         ; bt       ; None                        ; None                      ; 1.309 ns                ;
; N/A   ; 227.69 MHz ( period = 4.392 ns ) ; latch8:u1|_DFF:u3|D_latch:S|Q~1  ; latch8:u1|_DFF:u3|D_latch:M|Q~1  ; bt         ; bt       ; None                        ; None                      ; 1.362 ns                ;
; N/A   ; 227.79 MHz ( period = 4.390 ns ) ; latch8:u1|_DFF:u2|D_latch:S|Q~1  ; latch8:u1|_DFF:u3|D_latch:M|Q~1  ; bt         ; bt       ; None                        ; None                      ; 1.370 ns                ;
; N/A   ; 236.97 MHz ( period = 4.220 ns ) ; latch8:u1|_DFF:u0|D_latch:S|Q~1  ; latch8:u1|_DFF:u3|D_latch:M|Q~1  ; bt         ; bt       ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; 242.48 MHz ( period = 4.124 ns ) ; latch8:u1|_DFF:u1|D_latch:S|Q~1  ; latch8:u1|_DFF:u2|D_latch:M|Q~2  ; bt         ; bt       ; None                        ; None                      ; 1.211 ns                ;
; N/A   ; 245.46 MHz ( period = 4.074 ns ) ; latch8:u1|_DFF:u6|D_latch:S|Q~1  ; latch8:u1|_DFF:u7|D_latch:M|Q~4  ; bt         ; bt       ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; 248.14 MHz ( period = 4.030 ns ) ; latch8:u1|_DFF:u7|D_latch:M|Q~4  ; latch8:u1|_DFF:u7|D_latch:S|Q~1  ; bt         ; bt       ; None                        ; None                      ; 0.725 ns                ;
; N/A   ; 251.00 MHz ( period = 3.984 ns ) ; latch8:u1|_DFF:u5|D_latch:M|Q~10 ; latch8:u1|_DFF:u5|D_latch:S|Q~1  ; bt         ; bt       ; None                        ; None                      ; 0.713 ns                ;
; N/A   ; 271.30 MHz ( period = 3.686 ns ) ; latch8:u1|_DFF:u6|D_latch:M|Q~1  ; latch8:u1|_DFF:u6|D_latch:S|Q~1  ; bt         ; bt       ; None                        ; None                      ; 0.967 ns                ;
; N/A   ; 271.44 MHz ( period = 3.684 ns ) ; latch8:u1|_DFF:u0|D_latch:S|Q~1  ; latch8:u1|_DFF:u2|D_latch:M|Q~2  ; bt         ; bt       ; None                        ; None                      ; 0.989 ns                ;
; N/A   ; 281.69 MHz ( period = 3.550 ns ) ; latch8:u1|_DFF:u0|D_latch:S|Q~1  ; latch8:u1|_DFF:u0|D_latch:M|Q~1  ; bt         ; bt       ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; 315.66 MHz ( period = 3.168 ns ) ; latch8:u1|_DFF:u0|D_latch:M|Q~1  ; latch8:u1|_DFF:u0|D_latch:S|Q~1  ; bt         ; bt       ; None                        ; None                      ; 0.709 ns                ;
; N/A   ; 321.54 MHz ( period = 3.110 ns ) ; latch8:u1|_DFF:u3|D_latch:M|Q~1  ; latch8:u1|_DFF:u3|D_latch:S|Q~1  ; bt         ; bt       ; None                        ; None                      ; 0.684 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns ) ; latch8:u1|_DFF:u2|D_latch:M|Q~2  ; latch8:u1|_DFF:u2|D_latch:S|Q~1  ; bt         ; bt       ; None                        ; None                      ; 0.898 ns                ;
+-------+----------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------+
; tsu                                                                                     ;
+-------+--------------+------------+-------+----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                               ; To Clock ;
+-------+--------------+------------+-------+----------------------------------+----------+
; N/A   ; None         ; 2.253 ns   ; reset ; latch8:u1|_DFF:u5|D_latch:M|Q~10 ; bt       ;
; N/A   ; None         ; 1.725 ns   ; reset ; latch8:u1|_DFF:u6|D_latch:M|Q~1  ; bt       ;
; N/A   ; None         ; 1.463 ns   ; reset ; latch8:u1|_DFF:u7|D_latch:M|Q~4  ; bt       ;
; N/A   ; None         ; 1.314 ns   ; reset ; latch8:u1|_DFF:u3|D_latch:M|Q~1  ; bt       ;
; N/A   ; None         ; 0.668 ns   ; reset ; latch8:u1|_DFF:u0|D_latch:M|Q~1  ; bt       ;
; N/A   ; None         ; 0.654 ns   ; reset ; latch8:u1|_DFF:u2|D_latch:M|Q~2  ; bt       ;
+-------+--------------+------------+-------+----------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+---------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                            ; To      ; From Clock ;
+-------+--------------+------------+---------------------------------+---------+------------+
; N/A   ; None         ; 10.459 ns  ; latch8:u1|_DFF:u1|D_latch:S|Q~1 ; led1[5] ; bt         ;
; N/A   ; None         ; 10.452 ns  ; latch8:u1|_DFF:u3|D_latch:S|Q~1 ; led1[5] ; bt         ;
; N/A   ; None         ; 10.314 ns  ; latch8:u1|_DFF:u2|D_latch:S|Q~1 ; led1[5] ; bt         ;
; N/A   ; None         ; 9.949 ns   ; latch8:u1|_DFF:u3|D_latch:S|Q~1 ; led1[3] ; bt         ;
; N/A   ; None         ; 9.939 ns   ; latch8:u1|_DFF:u1|D_latch:S|Q~1 ; led1[3] ; bt         ;
; N/A   ; None         ; 9.934 ns   ; latch8:u1|_DFF:u0|D_latch:S|Q~1 ; led1[5] ; bt         ;
; N/A   ; None         ; 9.881 ns   ; latch8:u1|_DFF:u3|D_latch:S|Q~1 ; led1[1] ; bt         ;
; N/A   ; None         ; 9.879 ns   ; latch8:u1|_DFF:u1|D_latch:S|Q~1 ; led1[1] ; bt         ;
; N/A   ; None         ; 9.795 ns   ; latch8:u1|_DFF:u2|D_latch:S|Q~1 ; led1[3] ; bt         ;
; N/A   ; None         ; 9.733 ns   ; latch8:u1|_DFF:u2|D_latch:S|Q~1 ; led1[1] ; bt         ;
; N/A   ; None         ; 9.658 ns   ; latch8:u1|_DFF:u3|D_latch:S|Q~1 ; led1[6] ; bt         ;
; N/A   ; None         ; 9.657 ns   ; latch8:u1|_DFF:u1|D_latch:S|Q~1 ; led1[6] ; bt         ;
; N/A   ; None         ; 9.514 ns   ; latch8:u1|_DFF:u2|D_latch:S|Q~1 ; led1[6] ; bt         ;
; N/A   ; None         ; 9.428 ns   ; latch8:u1|_DFF:u3|D_latch:S|Q~1 ; led1[4] ; bt         ;
; N/A   ; None         ; 9.425 ns   ; latch8:u1|_DFF:u0|D_latch:S|Q~1 ; led1[3] ; bt         ;
; N/A   ; None         ; 9.424 ns   ; latch8:u1|_DFF:u1|D_latch:S|Q~1 ; led1[4] ; bt         ;
; N/A   ; None         ; 9.359 ns   ; latch8:u1|_DFF:u0|D_latch:S|Q~1 ; led1[1] ; bt         ;
; N/A   ; None         ; 9.282 ns   ; latch8:u1|_DFF:u2|D_latch:S|Q~1 ; led1[4] ; bt         ;
; N/A   ; None         ; 9.245 ns   ; latch8:u1|_DFF:u3|D_latch:S|Q~1 ; led1[0] ; bt         ;
; N/A   ; None         ; 9.234 ns   ; latch8:u1|_DFF:u1|D_latch:S|Q~1 ; led1[0] ; bt         ;
; N/A   ; None         ; 9.134 ns   ; latch8:u1|_DFF:u0|D_latch:S|Q~1 ; led1[6] ; bt         ;
; N/A   ; None         ; 9.090 ns   ; latch8:u1|_DFF:u2|D_latch:S|Q~1 ; led1[0] ; bt         ;
; N/A   ; None         ; 8.950 ns   ; latch8:u1|_DFF:u1|D_latch:S|Q~1 ; led1[2] ; bt         ;
; N/A   ; None         ; 8.945 ns   ; latch8:u1|_DFF:u3|D_latch:S|Q~1 ; led1[2] ; bt         ;
; N/A   ; None         ; 8.904 ns   ; latch8:u1|_DFF:u0|D_latch:S|Q~1 ; led1[4] ; bt         ;
; N/A   ; None         ; 8.806 ns   ; latch8:u1|_DFF:u2|D_latch:S|Q~1 ; led1[2] ; bt         ;
; N/A   ; None         ; 8.722 ns   ; latch8:u1|_DFF:u0|D_latch:S|Q~1 ; led1[0] ; bt         ;
; N/A   ; None         ; 8.426 ns   ; latch8:u1|_DFF:u0|D_latch:S|Q~1 ; led1[2] ; bt         ;
; N/A   ; None         ; 8.229 ns   ; latch8:u1|_DFF:u4|D_latch:S|Q~1 ; led2[1] ; bt         ;
; N/A   ; None         ; 8.221 ns   ; latch8:u1|_DFF:u4|D_latch:S|Q~1 ; led2[0] ; bt         ;
; N/A   ; None         ; 8.067 ns   ; latch8:u1|_DFF:u5|D_latch:S|Q~1 ; led2[0] ; bt         ;
; N/A   ; None         ; 8.065 ns   ; latch8:u1|_DFF:u5|D_latch:S|Q~1 ; led2[1] ; bt         ;
; N/A   ; None         ; 8.049 ns   ; latch8:u1|_DFF:u6|D_latch:S|Q~1 ; led2[0] ; bt         ;
; N/A   ; None         ; 8.037 ns   ; latch8:u1|_DFF:u6|D_latch:S|Q~1 ; led2[1] ; bt         ;
; N/A   ; None         ; 8.036 ns   ; latch8:u1|_DFF:u4|D_latch:S|Q~1 ; led2[5] ; bt         ;
; N/A   ; None         ; 7.909 ns   ; latch8:u1|_DFF:u5|D_latch:S|Q~1 ; led2[5] ; bt         ;
; N/A   ; None         ; 7.847 ns   ; latch8:u1|_DFF:u6|D_latch:S|Q~1 ; led2[5] ; bt         ;
; N/A   ; None         ; 7.820 ns   ; latch8:u1|_DFF:u4|D_latch:S|Q~1 ; led2[2] ; bt         ;
; N/A   ; None         ; 7.817 ns   ; latch8:u1|_DFF:u4|D_latch:S|Q~1 ; led2[6] ; bt         ;
; N/A   ; None         ; 7.813 ns   ; latch8:u1|_DFF:u4|D_latch:S|Q~1 ; led2[4] ; bt         ;
; N/A   ; None         ; 7.783 ns   ; latch8:u1|_DFF:u4|D_latch:S|Q~1 ; led2[3] ; bt         ;
; N/A   ; None         ; 7.775 ns   ; latch8:u1|_DFF:u7|D_latch:S|Q~1 ; led2[0] ; bt         ;
; N/A   ; None         ; 7.759 ns   ; latch8:u1|_DFF:u7|D_latch:S|Q~1 ; led2[1] ; bt         ;
; N/A   ; None         ; 7.678 ns   ; latch8:u1|_DFF:u5|D_latch:S|Q~1 ; led2[4] ; bt         ;
; N/A   ; None         ; 7.654 ns   ; latch8:u1|_DFF:u5|D_latch:S|Q~1 ; led2[2] ; bt         ;
; N/A   ; None         ; 7.642 ns   ; latch8:u1|_DFF:u6|D_latch:S|Q~1 ; led2[4] ; bt         ;
; N/A   ; None         ; 7.638 ns   ; latch8:u1|_DFF:u5|D_latch:S|Q~1 ; led2[6] ; bt         ;
; N/A   ; None         ; 7.627 ns   ; latch8:u1|_DFF:u6|D_latch:S|Q~1 ; led2[2] ; bt         ;
; N/A   ; None         ; 7.621 ns   ; latch8:u1|_DFF:u5|D_latch:S|Q~1 ; led2[3] ; bt         ;
; N/A   ; None         ; 7.604 ns   ; latch8:u1|_DFF:u7|D_latch:S|Q~1 ; led2[5] ; bt         ;
; N/A   ; None         ; 7.596 ns   ; latch8:u1|_DFF:u6|D_latch:S|Q~1 ; led2[6] ; bt         ;
; N/A   ; None         ; 7.589 ns   ; latch8:u1|_DFF:u6|D_latch:S|Q~1 ; led2[3] ; bt         ;
; N/A   ; None         ; 7.373 ns   ; latch8:u1|_DFF:u7|D_latch:S|Q~1 ; led2[4] ; bt         ;
; N/A   ; None         ; 7.353 ns   ; latch8:u1|_DFF:u7|D_latch:S|Q~1 ; led2[2] ; bt         ;
; N/A   ; None         ; 7.346 ns   ; latch8:u1|_DFF:u7|D_latch:S|Q~1 ; led2[6] ; bt         ;
; N/A   ; None         ; 7.316 ns   ; latch8:u1|_DFF:u7|D_latch:S|Q~1 ; led2[3] ; bt         ;
+-------+--------------+------------+---------------------------------+---------+------------+


+-----------------------------------------------------------------------------------------------+
; th                                                                                            ;
+---------------+-------------+-----------+-------+----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                               ; To Clock ;
+---------------+-------------+-----------+-------+----------------------------------+----------+
; N/A           ; None        ; 0.406 ns  ; reset ; latch8:u1|_DFF:u5|D_latch:M|Q~10 ; bt       ;
; N/A           ; None        ; 0.197 ns  ; reset ; latch8:u1|_DFF:u2|D_latch:M|Q~2  ; bt       ;
; N/A           ; None        ; 0.196 ns  ; reset ; latch8:u1|_DFF:u0|D_latch:M|Q~1  ; bt       ;
; N/A           ; None        ; 0.073 ns  ; reset ; latch8:u1|_DFF:u7|D_latch:M|Q~4  ; bt       ;
; N/A           ; None        ; -0.123 ns ; reset ; latch8:u1|_DFF:u6|D_latch:M|Q~1  ; bt       ;
; N/A           ; None        ; -0.180 ns ; reset ; latch8:u1|_DFF:u3|D_latch:M|Q~1  ; bt       ;
+---------------+-------------+-----------+-------+----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jul 30 15:35:14 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw11 -c hw11 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "latch8:u1|_DFF:u1|D_latch:S|Q~1" is a latch
    Warning: Node "latch8:u1|_DFF:u3|D_latch:S|Q~1" is a latch
    Warning: Node "latch8:u1|_DFF:u2|D_latch:S|Q~1" is a latch
    Warning: Node "latch8:u1|_DFF:u0|D_latch:S|Q~1" is a latch
    Warning: Node "latch8:u1|_DFF:u1|D_latch:M|Q~2" is a latch
    Warning: Node "latch8:u1|_DFF:u3|D_latch:M|Q~1" is a latch
    Warning: Node "latch8:u1|_DFF:u2|D_latch:M|Q~2" is a latch
    Warning: Node "latch8:u1|_DFF:u0|D_latch:M|Q~1" is a latch
    Warning: Node "latch8:u1|_DFF:u4|D_latch:S|Q~1" is a latch
    Warning: Node "latch8:u1|_DFF:u6|D_latch:S|Q~1" is a latch
    Warning: Node "latch8:u1|_DFF:u5|D_latch:S|Q~1" is a latch
    Warning: Node "latch8:u1|_DFF:u7|D_latch:S|Q~1" is a latch
    Warning: Node "latch8:u1|_DFF:u4|D_latch:M|Q~2" is a latch
    Warning: Node "latch8:u1|_DFF:u6|D_latch:M|Q~1" is a latch
    Warning: Node "latch8:u1|_DFF:u5|D_latch:M|Q~10" is a latch
    Warning: Node "latch8:u1|_DFF:u7|D_latch:M|Q~4" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "bt" is a latch enable. Will not compute fmax for this pin.
Info: Clock "bt" has Internal fmax of 148.1 MHz between source register "latch8:u1|_DFF:u2|D_latch:S|Q~1" and destination register "latch8:u1|_DFF:u6|D_latch:M|Q~1" (period= 6.752 ns)
    Info: + Longest register to register delay is 2.128 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X62_Y4_N8; Fanout = 10; REG Node = 'latch8:u1|_DFF:u2|D_latch:S|Q~1'
        Info: 2: + IC(0.472 ns) + CELL(0.398 ns) = 0.870 ns; Loc. = LCCOMB_X62_Y4_N16; Fanout = 1; COMB Node = 'latch8:u1|_DFF:u7|D_latch:M|Q~1'
        Info: 3: + IC(0.271 ns) + CELL(0.275 ns) = 1.416 ns; Loc. = LCCOMB_X62_Y4_N10; Fanout = 2; COMB Node = 'latch8:u1|_DFF:u7|D_latch:M|Q~2'
        Info: 4: + IC(0.275 ns) + CELL(0.437 ns) = 2.128 ns; Loc. = LCCOMB_X62_Y4_N30; Fanout = 1; REG Node = 'latch8:u1|_DFF:u6|D_latch:M|Q~1'
        Info: Total cell delay = 1.110 ns ( 52.16 % )
        Info: Total interconnect delay = 1.018 ns ( 47.84 % )
    Info: - Smallest clock skew is 0.005 ns
        Info: + Shortest clock path from clock "bt" to destination register is 3.394 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 18; CLK Node = 'bt'
            Info: 2: + IC(2.382 ns) + CELL(0.150 ns) = 3.394 ns; Loc. = LCCOMB_X62_Y4_N30; Fanout = 1; REG Node = 'latch8:u1|_DFF:u6|D_latch:M|Q~1'
            Info: Total cell delay = 1.012 ns ( 29.82 % )
            Info: Total interconnect delay = 2.382 ns ( 70.18 % )
        Info: - Longest clock path from clock "bt" to source register is 3.389 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 18; CLK Node = 'bt'
            Info: 2: + IC(2.377 ns) + CELL(0.150 ns) = 3.389 ns; Loc. = LCCOMB_X62_Y4_N8; Fanout = 10; REG Node = 'latch8:u1|_DFF:u2|D_latch:S|Q~1'
            Info: Total cell delay = 1.012 ns ( 29.86 % )
            Info: Total interconnect delay = 2.377 ns ( 70.14 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.253 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "latch8:u1|_DFF:u5|D_latch:M|Q~10" (data pin = "reset", clock pin = "bt") is 2.253 ns
    Info: + Longest pin to register delay is 4.780 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; PIN Node = 'reset'
        Info: 2: + IC(1.716 ns) + CELL(0.438 ns) = 3.153 ns; Loc. = LCCOMB_X62_Y4_N20; Fanout = 3; COMB Node = 'SADD:u0|CADD8:v0|CADD4:u0|c2~0'
        Info: 3: + IC(0.279 ns) + CELL(0.275 ns) = 3.707 ns; Loc. = LCCOMB_X62_Y4_N12; Fanout = 1; COMB Node = 'latch8:u1|_DFF:u5|D_latch:M|Q~9'
        Info: 4: + IC(0.653 ns) + CELL(0.420 ns) = 4.780 ns; Loc. = LCCOMB_X62_Y4_N6; Fanout = 1; REG Node = 'latch8:u1|_DFF:u5|D_latch:M|Q~10'
        Info: Total cell delay = 2.132 ns ( 44.60 % )
        Info: Total interconnect delay = 2.648 ns ( 55.40 % )
    Info: + Micro setup delay of destination is 0.861 ns
    Info: - Shortest clock path from clock "bt" to destination register is 3.388 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 18; CLK Node = 'bt'
        Info: 2: + IC(2.376 ns) + CELL(0.150 ns) = 3.388 ns; Loc. = LCCOMB_X62_Y4_N6; Fanout = 1; REG Node = 'latch8:u1|_DFF:u5|D_latch:M|Q~10'
        Info: Total cell delay = 1.012 ns ( 29.87 % )
        Info: Total interconnect delay = 2.376 ns ( 70.13 % )
Info: tco from clock "bt" to destination pin "led1[5]" through register "latch8:u1|_DFF:u1|D_latch:S|Q~1" is 10.459 ns
    Info: + Longest clock path from clock "bt" to source register is 3.343 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 18; CLK Node = 'bt'
        Info: 2: + IC(2.331 ns) + CELL(0.150 ns) = 3.343 ns; Loc. = LCCOMB_X61_Y4_N0; Fanout = 11; REG Node = 'latch8:u1|_DFF:u1|D_latch:S|Q~1'
        Info: Total cell delay = 1.012 ns ( 30.27 % )
        Info: Total interconnect delay = 2.331 ns ( 69.73 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 7.116 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X61_Y4_N0; Fanout = 11; REG Node = 'latch8:u1|_DFF:u1|D_latch:S|Q~1'
        Info: 2: + IC(0.554 ns) + CELL(0.438 ns) = 0.992 ns; Loc. = LCCOMB_X61_Y4_N18; Fanout = 1; COMB Node = '_7Seg:v1|WideOr5~0'
        Info: 3: + IC(3.336 ns) + CELL(2.788 ns) = 7.116 ns; Loc. = PIN_V14; Fanout = 0; PIN Node = 'led1[5]'
        Info: Total cell delay = 3.226 ns ( 45.33 % )
        Info: Total interconnect delay = 3.890 ns ( 54.67 % )
Info: th for register "latch8:u1|_DFF:u5|D_latch:M|Q~10" (data pin = "reset", clock pin = "bt") is 0.406 ns
    Info: + Longest clock path from clock "bt" to destination register is 3.388 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 18; CLK Node = 'bt'
        Info: 2: + IC(2.376 ns) + CELL(0.150 ns) = 3.388 ns; Loc. = LCCOMB_X62_Y4_N6; Fanout = 1; REG Node = 'latch8:u1|_DFF:u5|D_latch:M|Q~10'
        Info: Total cell delay = 1.012 ns ( 29.87 % )
        Info: Total interconnect delay = 2.376 ns ( 70.13 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.982 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; PIN Node = 'reset'
        Info: 2: + IC(1.708 ns) + CELL(0.275 ns) = 2.982 ns; Loc. = LCCOMB_X62_Y4_N6; Fanout = 1; REG Node = 'latch8:u1|_DFF:u5|D_latch:M|Q~10'
        Info: Total cell delay = 1.274 ns ( 42.72 % )
        Info: Total interconnect delay = 1.708 ns ( 57.28 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 243 megabytes
    Info: Processing ended: Mon Jul 30 15:35:14 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


