net,length_um
_091_,121.84
clknet_2_0__leaf_clk,82.08
clknet_0_clk,78.46
clknet_2_1__leaf_clk,63.14
net1,62.46
_088_,59.56
clknet_2_3__leaf_clk,51.96
clk,47.83
_053_,44.91
clknet_2_2__leaf_clk,42.46
_089_,35.4
_035_,33.2
bus.UART.uart_core.tx_clk_cntr\[10\],32.2
_090_,31.06
bus.UART.uart_core.tx_state\[0\],30.48
_079_,28.62
_055_,28.4
net3,26.58
_029_,25.66
bus.UART.uart_core.tx_cntr\[0\],25.145
bus.UART.uart_core.tx_state_en,24.04
_096_,23.68
bus.UART.uart_core.tx_clk_cntr\[5\],23.62
bus.UART.uart_core.tx_state\[1\],23.3
bus.UART.uart_core.tx_clk_cntr\[1\],23.28
bus.UART.uart_core.tx_clk_cntr\[2\],23.2
bus.UART.uart_core.tx_clk_cntr\[13\],22.67
_042_,22.62
bus.UART.uart_core.tx_clk_cntr\[4\],22.38
bus.UART.uart_core.tx_clk_cntr\[7\],22.2
_058_,21.86
net4,21.78
bus.UART.uart_core.tx_clk_cntr\[11\],21.46
bus.UART.uart_core.tx_clk_cntr\[9\],19.7
bus.QSPI_master.cntr_state_q\[2\],19.62
bus.UART.uart_core.tx_clk_cntr\[6\],19.44
io[0],19.44
_084_,18.94
_061_,18.28
_086_,18.24
bus.UART.uart_core.tx_cntr\[1\],18.16
_068_,17.64
bus.UART.uart_core.tx_clk_cntr\[14\],17.52
bus.QSPI_master.state_q\[0\],17.02
bus.QSPI_master.cntr_state_q\[0\],16.24
net9,15.96
io[3],15.8
io[2],15.76
bus.UART.uart_core.tx_clk_cntr\[3\],15.74
bus.UART.uart_core.tx_clk_cntr\[12\],14.5
bus.UART.uart_core.tx_clk_cntr\[0\],14.16
net24,13.2
_075_,12.96
_056_,12.88
bus.QSPI_master.cntr_state_q\[1\],12.56
_046_,12.33
_038_,12.32
_050_,12.22
tx,12.19
_063_,11.74
_067_,11.66
bus.UART.uart_core.tx_clk_cntr\[8\],11.06
io[1],10.78
_059_,10.36
_093_,10.34
_069_,9.94
_051_,9.84
net19,9.64
_062_,9.54
bus.UART.uart_core.tx_clk_cntr\[15\],9.48
net10,8.72
net20,8.72
net21,8.72
net22,8.72
net11,8.72
net12,8.72
net13,8.72
net14,8.72
net15,8.72
net16,8.72
net17,8.72
net18,8.72
_081_,8.6
_078_,8.58
_087_,8.56
net2,8.56
_083_,8.38
_032_,8.26
net23,8.26
_018_,7.865
_048_,7.46
bus.QSPI_master.state_q_prv,7.42
_057_,7.06
_085_,7.06
_065_,7
_049_,6.98
_003_,6.825
_019_,6.425
_012_,6.42
_000_,6.365
sclk,6.23
_024_,6.225
_072_,6.18
_054_,6.14
_045_,5.96
_041_,5.8
_020_,5.765
_095_,5.68
_099_,5.6
_092_,5.5
_034_,5.34
_014_,5.045
_001_,4.965
_011_,4.845
_015_,4.845
rst,4.83
_101_,4.82
_052_,4.7
cs,4.61
_002_,4.605
bus.UART.uart_core.tx_cntr\[2\],4.46
_040_,4.34
_008_,4.085
_077_,4
_005_,3.925
_023_,3.925
_027_,3.88
_071_,3.88
_043_,3.86
_022_,3.78
_076_,3.78
net6,3.68
net8,3.68
net5,3.68
_010_,3.66
_017_,3.585
_082_,3.54
_098_,3.54
net25,3.47
_016_,3.465
_074_,3.42
_025_,3.245
_070_,3.22
_080_,2.96
_013_,2.835
_021_,2.785
_044_,2.52
_047_,2.5
_073_,2.4
_028_,2.375
_004_,2.325
_033_,2.3
_039_,2.3
_037_,2.28
_097_,2.18
_036_,2.16
_006_,2.085
_094_,1.94
_009_,1.865
net7,1.84
_066_,1.72
_026_,1.575
_007_,1.405
_100_,1.38
net27,1.38
net28,1.38
net29,1.38
net26,1.38
_060_,1.22
_064_,1.14
_030_,0.8
_031_,0.46
