

================================================================
== Vivado HLS Report for 'mem'
================================================================
* Date:           Tue Apr  9 13:16:46 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        core_mem
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     32|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     258|    424|
|Memory           |      129|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      68|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      129|      0|     326|    516|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       46|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+-----+-----+
    |       Instance       |       Module       | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------+--------------------+---------+-------+-----+-----+
    |mem_CRTL_BUS_s_axi_U  |mem_CRTL_BUS_s_axi  |        0|      0|  258|  424|
    +----------------------+--------------------+---------+-------+-----+-----+
    |Total                 |                    |        0|      0|  258|  424|
    +----------------------+--------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+----------+---------+---+----+-------+-----+------+-------------+
    | Memory |  Module  | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------+----------+---------+---+----+-------+-----+------+-------------+
    |dram_U  |mem_dram  |        1|  0|   0|     64|   32|     1|         2048|
    |nvm_U   |mem_nvm   |      128|  0|   0|  65536|   32|     1|      2097152|
    +--------+----------+---------+---+----+-------+-----+------+-------------+
    |Total   |          |      129|  0|   0|  65600|   64|     2|      2099200|
    +--------+----------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |storemerge_fu_159_p3  |  select  |      0|  0|  32|           1|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  32|           1|          32|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  15|          3|    1|          3|
    |data_o         |   9|          2|   32|         64|
    |dram_address0  |  21|          4|    6|         24|
    |nvm_address0   |  15|          3|   16|         48|
    +---------------+----+-----------+-----+-----------+
    |Total          |  60|         12|   55|        139|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |a_read_reg_167  |  64|   0|   64|          0|
    |ap_CS_fsm       |   2|   0|    2|          0|
    |tmp_1_reg_176   |   1|   0|    1|          0|
    |tmp_reg_172     |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  68|   0|   68|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    6|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    6|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      mem     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      mem     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      mem     | return value |
+------------------------+-----+-----+------------+--------------+--------------+

