// Seed: 1090375242
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    input  tri1 id_2,
    output wor  id_3,
    output tri0 id_4,
    output tri  id_5,
    input  tri  id_6,
    input  wire id_7
);
  assign id_4 = 1;
  genvar id_9;
  assign id_0 = 1;
  id_10(
      id_2, 1, (1)
  );
  initial begin
    id_4 = id_1;
  end
  tri id_11 = id_6;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    output wor id_2,
    output tri1 id_3,
    input wire id_4
    , id_10,
    output supply0 id_5,
    output supply0 id_6,
    input wor id_7,
    output tri0 id_8
);
  wire id_11;
  module_0(
      id_2, id_7, id_0, id_8, id_6, id_1, id_7, id_7
  );
  supply0 id_12 = id_4;
endmodule
