{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "/home/juchap/kodzenie/fpga/tang_nano_9k/tangnano9k-playground/uart/src/uart_tx.sv",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/home/juchap/kodzenie/fpga/tang_nano_9k/tangnano9k-playground/uart/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}