////////////////////////////////////////////////////////////////////////////////
// Argon Design Ltd. Project P8009 Alogic
// Copyright (c) 2017 Argon Design Ltd. All rights reserved.
//
// Module : Scala Alogic Compiler
// Author : Peter de Rivaz/Geza Lore
//
// DESCRIPTION:
//
//
// This file is covered by the BSD (with attribution) license.
// See the LICENSE file for the precise wording of the license.
////////////////////////////////////////////////////////////////////////////////

fsm ports {
  out u8 aRaw;
  out sync u8 bSync;
  out sync ready u8 cSyncReady;
  out sync ready bubble u8 dBubble;
  out sync wire u8 eWireSync;
  out sync accept wire u8 fWireSyncAccept;
  out wire u8 gWire;

  in u8 data;
  in sync accept u8 datab;

  void main() {
    u8 x = data.read() + datab.read();
    aRaw.write(x);
    bSync.write(x);
    cSyncReady.write(x);
    dBubble.write(x);
    eWireSync.write(x);
    fWireSyncAccept.write(x);
    gWire.write(x);
    fence;
    u8 y;
    if (|x) {
      y = datab.read();
      x=-x;
    }
    fence;
  }
}
