
1.Sleep_mode_RX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d28  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  08007ec8  08007ec8  00017ec8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008304  08008304  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008304  08008304  00018304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800830c  0800830c  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800830c  0800830c  0001830c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008310  08008310  00018310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08008314  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ec  200001d8  080084ec  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004c4  080084ec  000204c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011e84  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002981  00000000  00000000  000320cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001058  00000000  00000000  00034a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cbb  00000000  00000000  00035aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000042d6  00000000  00000000  00036763  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000149d9  00000000  00000000  0003aa39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009e580  00000000  00000000  0004f412  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005614  00000000  00000000  000ed994  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  000f2fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007eb0 	.word	0x08007eb0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08007eb0 	.word	0x08007eb0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b970 	b.w	8000eb0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	460d      	mov	r5, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	460f      	mov	r7, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4694      	mov	ip, r2
 8000bfc:	d965      	bls.n	8000cca <__udivmoddi4+0xe2>
 8000bfe:	fab2 f382 	clz	r3, r2
 8000c02:	b143      	cbz	r3, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c08:	f1c3 0220 	rsb	r2, r3, #32
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c12:	4317      	orrs	r7, r2
 8000c14:	409c      	lsls	r4, r3
 8000c16:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c1a:	fa1f f58c 	uxth.w	r5, ip
 8000c1e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c22:	0c22      	lsrs	r2, r4, #16
 8000c24:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c2c:	fb01 f005 	mul.w	r0, r1, r5
 8000c30:	4290      	cmp	r0, r2
 8000c32:	d90a      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c34:	eb1c 0202 	adds.w	r2, ip, r2
 8000c38:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c3c:	f080 811c 	bcs.w	8000e78 <__udivmoddi4+0x290>
 8000c40:	4290      	cmp	r0, r2
 8000c42:	f240 8119 	bls.w	8000e78 <__udivmoddi4+0x290>
 8000c46:	3902      	subs	r1, #2
 8000c48:	4462      	add	r2, ip
 8000c4a:	1a12      	subs	r2, r2, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c5a:	fb00 f505 	mul.w	r5, r0, r5
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x90>
 8000c62:	eb1c 0404 	adds.w	r4, ip, r4
 8000c66:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6a:	f080 8107 	bcs.w	8000e7c <__udivmoddi4+0x294>
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	f240 8104 	bls.w	8000e7c <__udivmoddi4+0x294>
 8000c74:	4464      	add	r4, ip
 8000c76:	3802      	subs	r0, #2
 8000c78:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7c:	1b64      	subs	r4, r4, r5
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11e      	cbz	r6, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40dc      	lsrs	r4, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	e9c6 4300 	strd	r4, r3, [r6]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0xbc>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80ed 	beq.w	8000e72 <__udivmoddi4+0x28a>
 8000c98:	2100      	movs	r1, #0
 8000c9a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca4:	fab3 f183 	clz	r1, r3
 8000ca8:	2900      	cmp	r1, #0
 8000caa:	d149      	bne.n	8000d40 <__udivmoddi4+0x158>
 8000cac:	42ab      	cmp	r3, r5
 8000cae:	d302      	bcc.n	8000cb6 <__udivmoddi4+0xce>
 8000cb0:	4282      	cmp	r2, r0
 8000cb2:	f200 80f8 	bhi.w	8000ea6 <__udivmoddi4+0x2be>
 8000cb6:	1a84      	subs	r4, r0, r2
 8000cb8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	4617      	mov	r7, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d0e2      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cc8:	e7df      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cca:	b902      	cbnz	r2, 8000cce <__udivmoddi4+0xe6>
 8000ccc:	deff      	udf	#255	; 0xff
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8090 	bne.w	8000df8 <__udivmoddi4+0x210>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cde:	fa1f fe8c 	uxth.w	lr, ip
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ce8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf2:	fb0e f005 	mul.w	r0, lr, r5
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfa:	eb1c 0202 	adds.w	r2, ip, r2
 8000cfe:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4290      	cmp	r0, r2
 8000d06:	f200 80cb 	bhi.w	8000ea0 <__udivmoddi4+0x2b8>
 8000d0a:	4645      	mov	r5, r8
 8000d0c:	1a12      	subs	r2, r2, r0
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d14:	fb07 2210 	mls	r2, r7, r0, r2
 8000d18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x14e>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x14c>
 8000d2e:	45a6      	cmp	lr, r4
 8000d30:	f200 80bb 	bhi.w	8000eaa <__udivmoddi4+0x2c2>
 8000d34:	4610      	mov	r0, r2
 8000d36:	eba4 040e 	sub.w	r4, r4, lr
 8000d3a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d3e:	e79f      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d40:	f1c1 0720 	rsb	r7, r1, #32
 8000d44:	408b      	lsls	r3, r1
 8000d46:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d52:	fa20 f307 	lsr.w	r3, r0, r7
 8000d56:	40fd      	lsrs	r5, r7
 8000d58:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d62:	fa1f fe8c 	uxth.w	lr, ip
 8000d66:	fb09 5518 	mls	r5, r9, r8, r5
 8000d6a:	0c1c      	lsrs	r4, r3, #16
 8000d6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d70:	fb08 f50e 	mul.w	r5, r8, lr
 8000d74:	42a5      	cmp	r5, r4
 8000d76:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1c 0404 	adds.w	r4, ip, r4
 8000d84:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d88:	f080 8088 	bcs.w	8000e9c <__udivmoddi4+0x2b4>
 8000d8c:	42a5      	cmp	r5, r4
 8000d8e:	f240 8085 	bls.w	8000e9c <__udivmoddi4+0x2b4>
 8000d92:	f1a8 0802 	sub.w	r8, r8, #2
 8000d96:	4464      	add	r4, ip
 8000d98:	1b64      	subs	r4, r4, r5
 8000d9a:	b29d      	uxth	r5, r3
 8000d9c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da0:	fb09 4413 	mls	r4, r9, r3, r4
 8000da4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000da8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000db8:	d26c      	bcs.n	8000e94 <__udivmoddi4+0x2ac>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	d96a      	bls.n	8000e94 <__udivmoddi4+0x2ac>
 8000dbe:	3b02      	subs	r3, #2
 8000dc0:	4464      	add	r4, ip
 8000dc2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dc6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dca:	eba4 040e 	sub.w	r4, r4, lr
 8000dce:	42ac      	cmp	r4, r5
 8000dd0:	46c8      	mov	r8, r9
 8000dd2:	46ae      	mov	lr, r5
 8000dd4:	d356      	bcc.n	8000e84 <__udivmoddi4+0x29c>
 8000dd6:	d053      	beq.n	8000e80 <__udivmoddi4+0x298>
 8000dd8:	b156      	cbz	r6, 8000df0 <__udivmoddi4+0x208>
 8000dda:	ebb0 0208 	subs.w	r2, r0, r8
 8000dde:	eb64 040e 	sbc.w	r4, r4, lr
 8000de2:	fa04 f707 	lsl.w	r7, r4, r7
 8000de6:	40ca      	lsrs	r2, r1
 8000de8:	40cc      	lsrs	r4, r1
 8000dea:	4317      	orrs	r7, r2
 8000dec:	e9c6 7400 	strd	r7, r4, [r6]
 8000df0:	4618      	mov	r0, r3
 8000df2:	2100      	movs	r1, #0
 8000df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df8:	f1c3 0120 	rsb	r1, r3, #32
 8000dfc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e00:	fa20 f201 	lsr.w	r2, r0, r1
 8000e04:	fa25 f101 	lsr.w	r1, r5, r1
 8000e08:	409d      	lsls	r5, r3
 8000e0a:	432a      	orrs	r2, r5
 8000e0c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e18:	fb07 1510 	mls	r5, r7, r0, r1
 8000e1c:	0c11      	lsrs	r1, r2, #16
 8000e1e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e22:	fb00 f50e 	mul.w	r5, r0, lr
 8000e26:	428d      	cmp	r5, r1
 8000e28:	fa04 f403 	lsl.w	r4, r4, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x258>
 8000e2e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e32:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e36:	d22f      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e38:	428d      	cmp	r5, r1
 8000e3a:	d92d      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e3c:	3802      	subs	r0, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1b49      	subs	r1, r1, r5
 8000e42:	b292      	uxth	r2, r2
 8000e44:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e48:	fb07 1115 	mls	r1, r7, r5, r1
 8000e4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e50:	fb05 f10e 	mul.w	r1, r5, lr
 8000e54:	4291      	cmp	r1, r2
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x282>
 8000e58:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e60:	d216      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000e62:	4291      	cmp	r1, r2
 8000e64:	d914      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e66:	3d02      	subs	r5, #2
 8000e68:	4462      	add	r2, ip
 8000e6a:	1a52      	subs	r2, r2, r1
 8000e6c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e70:	e738      	b.n	8000ce4 <__udivmoddi4+0xfc>
 8000e72:	4631      	mov	r1, r6
 8000e74:	4630      	mov	r0, r6
 8000e76:	e708      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000e78:	4639      	mov	r1, r7
 8000e7a:	e6e6      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e7c:	4610      	mov	r0, r2
 8000e7e:	e6fb      	b.n	8000c78 <__udivmoddi4+0x90>
 8000e80:	4548      	cmp	r0, r9
 8000e82:	d2a9      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e84:	ebb9 0802 	subs.w	r8, r9, r2
 8000e88:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	e7a3      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e90:	4645      	mov	r5, r8
 8000e92:	e7ea      	b.n	8000e6a <__udivmoddi4+0x282>
 8000e94:	462b      	mov	r3, r5
 8000e96:	e794      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e98:	4640      	mov	r0, r8
 8000e9a:	e7d1      	b.n	8000e40 <__udivmoddi4+0x258>
 8000e9c:	46d0      	mov	r8, sl
 8000e9e:	e77b      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000ea0:	3d02      	subs	r5, #2
 8000ea2:	4462      	add	r2, ip
 8000ea4:	e732      	b.n	8000d0c <__udivmoddi4+0x124>
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e70a      	b.n	8000cc0 <__udivmoddi4+0xd8>
 8000eaa:	4464      	add	r4, ip
 8000eac:	3802      	subs	r0, #2
 8000eae:	e742      	b.n	8000d36 <__udivmoddi4+0x14e>

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eba:	f000 ff9d 	bl	8001df8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ebe:	f000 f81f 	bl	8000f00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ec2:	f000 f9cd 	bl	8001260 <MX_GPIO_Init>
  MX_RTC_Init();
 8000ec6:	f000 f907 	bl	80010d8 <MX_RTC_Init>
  MX_I2C1_Init();
 8000eca:	f000 f8d7 	bl	800107c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000ece:	f000 f99d 	bl	800120c <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8000ed2:	f000 f965 	bl	80011a0 <MX_SPI2_Init>
  MX_ADC1_Init();
 8000ed6:	f000 f87f 	bl	8000fd8 <MX_ADC1_Init>
//   NRF24_init_TX(0, 10, 0, 15, 0, 0);
//   testReadWriteSetingd();
   ///////////////////////////////////////////////

   //////////////////// RX ///////////////////////
   NRF24_init_RX(1,1,1,1,1,1,1,1,1);
 8000eda:	2301      	movs	r3, #1
 8000edc:	9304      	str	r3, [sp, #16]
 8000ede:	2301      	movs	r3, #1
 8000ee0:	9303      	str	r3, [sp, #12]
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	9302      	str	r3, [sp, #8]
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	9301      	str	r3, [sp, #4]
 8000eea:	2301      	movs	r3, #1
 8000eec:	9300      	str	r3, [sp, #0]
 8000eee:	2301      	movs	r3, #1
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	f000 fd09 	bl	800190c <NRF24_init_RX>
//	  NRF24L01_Transmit(1, "1234567890");
//	  HAL_Delay(1000);
	  ///////////////////////////////////////////////

	  //////////////////// RX ///////////////////////
	   NRF24L01_Receive();
 8000efa:	f000 fedd 	bl	8001cb8 <NRF24L01_Receive>
 8000efe:	e7fc      	b.n	8000efa <main+0x46>

08000f00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b094      	sub	sp, #80	; 0x50
 8000f04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f06:	f107 0320 	add.w	r3, r7, #32
 8000f0a:	2230      	movs	r2, #48	; 0x30
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f004 fed5 	bl	8005cbe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f14:	f107 030c 	add.w	r3, r7, #12
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	605a      	str	r2, [r3, #4]
 8000f1e:	609a      	str	r2, [r3, #8]
 8000f20:	60da      	str	r2, [r3, #12]
 8000f22:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f24:	2300      	movs	r3, #0
 8000f26:	60bb      	str	r3, [r7, #8]
 8000f28:	4b29      	ldr	r3, [pc, #164]	; (8000fd0 <SystemClock_Config+0xd0>)
 8000f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2c:	4a28      	ldr	r2, [pc, #160]	; (8000fd0 <SystemClock_Config+0xd0>)
 8000f2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f32:	6413      	str	r3, [r2, #64]	; 0x40
 8000f34:	4b26      	ldr	r3, [pc, #152]	; (8000fd0 <SystemClock_Config+0xd0>)
 8000f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f3c:	60bb      	str	r3, [r7, #8]
 8000f3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f40:	2300      	movs	r3, #0
 8000f42:	607b      	str	r3, [r7, #4]
 8000f44:	4b23      	ldr	r3, [pc, #140]	; (8000fd4 <SystemClock_Config+0xd4>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f4c:	4a21      	ldr	r2, [pc, #132]	; (8000fd4 <SystemClock_Config+0xd4>)
 8000f4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f52:	6013      	str	r3, [r2, #0]
 8000f54:	4b1f      	ldr	r3, [pc, #124]	; (8000fd4 <SystemClock_Config+0xd4>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f5c:	607b      	str	r3, [r7, #4]
 8000f5e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000f60:	230a      	movs	r3, #10
 8000f62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f64:	2301      	movs	r3, #1
 8000f66:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f68:	2310      	movs	r3, #16
 8000f6a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f70:	2302      	movs	r3, #2
 8000f72:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f74:	2300      	movs	r3, #0
 8000f76:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f78:	2308      	movs	r3, #8
 8000f7a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8000f7c:	2340      	movs	r3, #64	; 0x40
 8000f7e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f80:	2302      	movs	r3, #2
 8000f82:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f84:	2304      	movs	r3, #4
 8000f86:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f88:	f107 0320 	add.w	r3, r7, #32
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f001 ff89 	bl	8002ea4 <HAL_RCC_OscConfig>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000f98:	f000 fa06 	bl	80013a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f9c:	230f      	movs	r3, #15
 8000f9e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fa8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fb2:	f107 030c 	add.w	r3, r7, #12
 8000fb6:	2102      	movs	r1, #2
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f002 f9eb 	bl	8003394 <HAL_RCC_ClockConfig>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000fc4:	f000 f9f0 	bl	80013a8 <Error_Handler>
  }
}
 8000fc8:	bf00      	nop
 8000fca:	3750      	adds	r7, #80	; 0x50
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	40023800 	.word	0x40023800
 8000fd4:	40007000 	.word	0x40007000

08000fd8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fde:	463b      	mov	r3, r7
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	605a      	str	r2, [r3, #4]
 8000fe6:	609a      	str	r2, [r3, #8]
 8000fe8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000fea:	4b21      	ldr	r3, [pc, #132]	; (8001070 <MX_ADC1_Init+0x98>)
 8000fec:	4a21      	ldr	r2, [pc, #132]	; (8001074 <MX_ADC1_Init+0x9c>)
 8000fee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ff0:	4b1f      	ldr	r3, [pc, #124]	; (8001070 <MX_ADC1_Init+0x98>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ff6:	4b1e      	ldr	r3, [pc, #120]	; (8001070 <MX_ADC1_Init+0x98>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000ffc:	4b1c      	ldr	r3, [pc, #112]	; (8001070 <MX_ADC1_Init+0x98>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001002:	4b1b      	ldr	r3, [pc, #108]	; (8001070 <MX_ADC1_Init+0x98>)
 8001004:	2200      	movs	r2, #0
 8001006:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001008:	4b19      	ldr	r3, [pc, #100]	; (8001070 <MX_ADC1_Init+0x98>)
 800100a:	2200      	movs	r2, #0
 800100c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001010:	4b17      	ldr	r3, [pc, #92]	; (8001070 <MX_ADC1_Init+0x98>)
 8001012:	2200      	movs	r2, #0
 8001014:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001016:	4b16      	ldr	r3, [pc, #88]	; (8001070 <MX_ADC1_Init+0x98>)
 8001018:	4a17      	ldr	r2, [pc, #92]	; (8001078 <MX_ADC1_Init+0xa0>)
 800101a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800101c:	4b14      	ldr	r3, [pc, #80]	; (8001070 <MX_ADC1_Init+0x98>)
 800101e:	2200      	movs	r2, #0
 8001020:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001022:	4b13      	ldr	r3, [pc, #76]	; (8001070 <MX_ADC1_Init+0x98>)
 8001024:	2201      	movs	r2, #1
 8001026:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001028:	4b11      	ldr	r3, [pc, #68]	; (8001070 <MX_ADC1_Init+0x98>)
 800102a:	2200      	movs	r2, #0
 800102c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001030:	4b0f      	ldr	r3, [pc, #60]	; (8001070 <MX_ADC1_Init+0x98>)
 8001032:	2201      	movs	r2, #1
 8001034:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001036:	480e      	ldr	r0, [pc, #56]	; (8001070 <MX_ADC1_Init+0x98>)
 8001038:	f000 ff74 	bl	8001f24 <HAL_ADC_Init>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001042:	f000 f9b1 	bl	80013a8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001046:	2309      	movs	r3, #9
 8001048:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800104a:	2301      	movs	r3, #1
 800104c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800104e:	2300      	movs	r3, #0
 8001050:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001052:	463b      	mov	r3, r7
 8001054:	4619      	mov	r1, r3
 8001056:	4806      	ldr	r0, [pc, #24]	; (8001070 <MX_ADC1_Init+0x98>)
 8001058:	f001 f8d6 	bl	8002208 <HAL_ADC_ConfigChannel>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001062:	f000 f9a1 	bl	80013a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001066:	bf00      	nop
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	200001f4 	.word	0x200001f4
 8001074:	40012000 	.word	0x40012000
 8001078:	0f000001 	.word	0x0f000001

0800107c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001080:	4b12      	ldr	r3, [pc, #72]	; (80010cc <MX_I2C1_Init+0x50>)
 8001082:	4a13      	ldr	r2, [pc, #76]	; (80010d0 <MX_I2C1_Init+0x54>)
 8001084:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001086:	4b11      	ldr	r3, [pc, #68]	; (80010cc <MX_I2C1_Init+0x50>)
 8001088:	4a12      	ldr	r2, [pc, #72]	; (80010d4 <MX_I2C1_Init+0x58>)
 800108a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800108c:	4b0f      	ldr	r3, [pc, #60]	; (80010cc <MX_I2C1_Init+0x50>)
 800108e:	2200      	movs	r2, #0
 8001090:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001092:	4b0e      	ldr	r3, [pc, #56]	; (80010cc <MX_I2C1_Init+0x50>)
 8001094:	2200      	movs	r2, #0
 8001096:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001098:	4b0c      	ldr	r3, [pc, #48]	; (80010cc <MX_I2C1_Init+0x50>)
 800109a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800109e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010a0:	4b0a      	ldr	r3, [pc, #40]	; (80010cc <MX_I2C1_Init+0x50>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010a6:	4b09      	ldr	r3, [pc, #36]	; (80010cc <MX_I2C1_Init+0x50>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010ac:	4b07      	ldr	r3, [pc, #28]	; (80010cc <MX_I2C1_Init+0x50>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010b2:	4b06      	ldr	r3, [pc, #24]	; (80010cc <MX_I2C1_Init+0x50>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010b8:	4804      	ldr	r0, [pc, #16]	; (80010cc <MX_I2C1_Init+0x50>)
 80010ba:	f001 fdaf 	bl	8002c1c <HAL_I2C_Init>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010c4:	f000 f970 	bl	80013a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010c8:	bf00      	nop
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	2000023c 	.word	0x2000023c
 80010d0:	40005400 	.word	0x40005400
 80010d4:	000186a0 	.word	0x000186a0

080010d8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80010de:	1d3b      	adds	r3, r7, #4
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80010ec:	2300      	movs	r3, #0
 80010ee:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80010f0:	4b29      	ldr	r3, [pc, #164]	; (8001198 <MX_RTC_Init+0xc0>)
 80010f2:	4a2a      	ldr	r2, [pc, #168]	; (800119c <MX_RTC_Init+0xc4>)
 80010f4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80010f6:	4b28      	ldr	r3, [pc, #160]	; (8001198 <MX_RTC_Init+0xc0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80010fc:	4b26      	ldr	r3, [pc, #152]	; (8001198 <MX_RTC_Init+0xc0>)
 80010fe:	227f      	movs	r2, #127	; 0x7f
 8001100:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001102:	4b25      	ldr	r3, [pc, #148]	; (8001198 <MX_RTC_Init+0xc0>)
 8001104:	22ff      	movs	r2, #255	; 0xff
 8001106:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001108:	4b23      	ldr	r3, [pc, #140]	; (8001198 <MX_RTC_Init+0xc0>)
 800110a:	2200      	movs	r2, #0
 800110c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800110e:	4b22      	ldr	r3, [pc, #136]	; (8001198 <MX_RTC_Init+0xc0>)
 8001110:	2200      	movs	r2, #0
 8001112:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001114:	4b20      	ldr	r3, [pc, #128]	; (8001198 <MX_RTC_Init+0xc0>)
 8001116:	2200      	movs	r2, #0
 8001118:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800111a:	481f      	ldr	r0, [pc, #124]	; (8001198 <MX_RTC_Init+0xc0>)
 800111c:	f002 fc08 	bl	8003930 <HAL_RTC_Init>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001126:	f000 f93f 	bl	80013a8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800112a:	2300      	movs	r3, #0
 800112c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800112e:	2300      	movs	r3, #0
 8001130:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001132:	2300      	movs	r3, #0
 8001134:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001136:	2300      	movs	r3, #0
 8001138:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800113a:	2300      	movs	r3, #0
 800113c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800113e:	1d3b      	adds	r3, r7, #4
 8001140:	2201      	movs	r2, #1
 8001142:	4619      	mov	r1, r3
 8001144:	4814      	ldr	r0, [pc, #80]	; (8001198 <MX_RTC_Init+0xc0>)
 8001146:	f002 fc69 	bl	8003a1c <HAL_RTC_SetTime>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001150:	f000 f92a 	bl	80013a8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001154:	2301      	movs	r3, #1
 8001156:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001158:	2301      	movs	r3, #1
 800115a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800115c:	2301      	movs	r3, #1
 800115e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001160:	2300      	movs	r3, #0
 8001162:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001164:	463b      	mov	r3, r7
 8001166:	2201      	movs	r2, #1
 8001168:	4619      	mov	r1, r3
 800116a:	480b      	ldr	r0, [pc, #44]	; (8001198 <MX_RTC_Init+0xc0>)
 800116c:	f002 fcf0 	bl	8003b50 <HAL_RTC_SetDate>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001176:	f000 f917 	bl	80013a8 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 800117a:	2200      	movs	r2, #0
 800117c:	2100      	movs	r1, #0
 800117e:	4806      	ldr	r0, [pc, #24]	; (8001198 <MX_RTC_Init+0xc0>)
 8001180:	f002 fe0b 	bl	8003d9a <HAL_RTCEx_SetWakeUpTimer>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 800118a:	f000 f90d 	bl	80013a8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800118e:	bf00      	nop
 8001190:	3718      	adds	r7, #24
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000290 	.word	0x20000290
 800119c:	40002800 	.word	0x40002800

080011a0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80011a4:	4b17      	ldr	r3, [pc, #92]	; (8001204 <MX_SPI2_Init+0x64>)
 80011a6:	4a18      	ldr	r2, [pc, #96]	; (8001208 <MX_SPI2_Init+0x68>)
 80011a8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011aa:	4b16      	ldr	r3, [pc, #88]	; (8001204 <MX_SPI2_Init+0x64>)
 80011ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011b0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011b2:	4b14      	ldr	r3, [pc, #80]	; (8001204 <MX_SPI2_Init+0x64>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80011b8:	4b12      	ldr	r3, [pc, #72]	; (8001204 <MX_SPI2_Init+0x64>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011be:	4b11      	ldr	r3, [pc, #68]	; (8001204 <MX_SPI2_Init+0x64>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011c4:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <MX_SPI2_Init+0x64>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011ca:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <MX_SPI2_Init+0x64>)
 80011cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011d0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80011d2:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <MX_SPI2_Init+0x64>)
 80011d4:	2218      	movs	r2, #24
 80011d6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011d8:	4b0a      	ldr	r3, [pc, #40]	; (8001204 <MX_SPI2_Init+0x64>)
 80011da:	2200      	movs	r2, #0
 80011dc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011de:	4b09      	ldr	r3, [pc, #36]	; (8001204 <MX_SPI2_Init+0x64>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011e4:	4b07      	ldr	r3, [pc, #28]	; (8001204 <MX_SPI2_Init+0x64>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80011ea:	4b06      	ldr	r3, [pc, #24]	; (8001204 <MX_SPI2_Init+0x64>)
 80011ec:	220a      	movs	r2, #10
 80011ee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80011f0:	4804      	ldr	r0, [pc, #16]	; (8001204 <MX_SPI2_Init+0x64>)
 80011f2:	f002 fe6f 	bl	8003ed4 <HAL_SPI_Init>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80011fc:	f000 f8d4 	bl	80013a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001200:	bf00      	nop
 8001202:	bd80      	pop	{r7, pc}
 8001204:	200002b0 	.word	0x200002b0
 8001208:	40003800 	.word	0x40003800

0800120c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001210:	4b11      	ldr	r3, [pc, #68]	; (8001258 <MX_USART1_UART_Init+0x4c>)
 8001212:	4a12      	ldr	r2, [pc, #72]	; (800125c <MX_USART1_UART_Init+0x50>)
 8001214:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001216:	4b10      	ldr	r3, [pc, #64]	; (8001258 <MX_USART1_UART_Init+0x4c>)
 8001218:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800121c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800121e:	4b0e      	ldr	r3, [pc, #56]	; (8001258 <MX_USART1_UART_Init+0x4c>)
 8001220:	2200      	movs	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001224:	4b0c      	ldr	r3, [pc, #48]	; (8001258 <MX_USART1_UART_Init+0x4c>)
 8001226:	2200      	movs	r2, #0
 8001228:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800122a:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <MX_USART1_UART_Init+0x4c>)
 800122c:	2200      	movs	r2, #0
 800122e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001230:	4b09      	ldr	r3, [pc, #36]	; (8001258 <MX_USART1_UART_Init+0x4c>)
 8001232:	220c      	movs	r2, #12
 8001234:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001236:	4b08      	ldr	r3, [pc, #32]	; (8001258 <MX_USART1_UART_Init+0x4c>)
 8001238:	2200      	movs	r2, #0
 800123a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800123c:	4b06      	ldr	r3, [pc, #24]	; (8001258 <MX_USART1_UART_Init+0x4c>)
 800123e:	2200      	movs	r2, #0
 8001240:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001242:	4805      	ldr	r0, [pc, #20]	; (8001258 <MX_USART1_UART_Init+0x4c>)
 8001244:	f003 fbee 	bl	8004a24 <HAL_UART_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800124e:	f000 f8ab 	bl	80013a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20000308 	.word	0x20000308
 800125c:	40011000 	.word	0x40011000

08001260 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b088      	sub	sp, #32
 8001264:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001266:	f107 030c 	add.w	r3, r7, #12
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	609a      	str	r2, [r3, #8]
 8001272:	60da      	str	r2, [r3, #12]
 8001274:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	60bb      	str	r3, [r7, #8]
 800127a:	4b3f      	ldr	r3, [pc, #252]	; (8001378 <MX_GPIO_Init+0x118>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	4a3e      	ldr	r2, [pc, #248]	; (8001378 <MX_GPIO_Init+0x118>)
 8001280:	f043 0304 	orr.w	r3, r3, #4
 8001284:	6313      	str	r3, [r2, #48]	; 0x30
 8001286:	4b3c      	ldr	r3, [pc, #240]	; (8001378 <MX_GPIO_Init+0x118>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	f003 0304 	and.w	r3, r3, #4
 800128e:	60bb      	str	r3, [r7, #8]
 8001290:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	607b      	str	r3, [r7, #4]
 8001296:	4b38      	ldr	r3, [pc, #224]	; (8001378 <MX_GPIO_Init+0x118>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	4a37      	ldr	r2, [pc, #220]	; (8001378 <MX_GPIO_Init+0x118>)
 800129c:	f043 0301 	orr.w	r3, r3, #1
 80012a0:	6313      	str	r3, [r2, #48]	; 0x30
 80012a2:	4b35      	ldr	r3, [pc, #212]	; (8001378 <MX_GPIO_Init+0x118>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	603b      	str	r3, [r7, #0]
 80012b2:	4b31      	ldr	r3, [pc, #196]	; (8001378 <MX_GPIO_Init+0x118>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	4a30      	ldr	r2, [pc, #192]	; (8001378 <MX_GPIO_Init+0x118>)
 80012b8:	f043 0302 	orr.w	r3, r3, #2
 80012bc:	6313      	str	r3, [r2, #48]	; 0x30
 80012be:	4b2e      	ldr	r3, [pc, #184]	; (8001378 <MX_GPIO_Init+0x118>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	f003 0302 	and.w	r3, r3, #2
 80012c6:	603b      	str	r3, [r7, #0]
 80012c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80012ca:	2200      	movs	r2, #0
 80012cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012d0:	482a      	ldr	r0, [pc, #168]	; (800137c <MX_GPIO_Init+0x11c>)
 80012d2:	f001 fc57 	bl	8002b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, nrf_CE_Pin|nrf_CS_Pin, GPIO_PIN_RESET);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2118      	movs	r1, #24
 80012da:	4829      	ldr	r0, [pc, #164]	; (8001380 <MX_GPIO_Init+0x120>)
 80012dc:	f001 fc52 	bl	8002b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Red_Pin|LED_Green_Pin, GPIO_PIN_RESET);
 80012e0:	2200      	movs	r2, #0
 80012e2:	f44f 7140 	mov.w	r1, #768	; 0x300
 80012e6:	4827      	ldr	r0, [pc, #156]	; (8001384 <MX_GPIO_Init+0x124>)
 80012e8:	f001 fc4c 	bl	8002b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80012ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f2:	2301      	movs	r3, #1
 80012f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	2300      	movs	r3, #0
 80012f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012fa:	2300      	movs	r3, #0
 80012fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80012fe:	f107 030c 	add.w	r3, r7, #12
 8001302:	4619      	mov	r1, r3
 8001304:	481d      	ldr	r0, [pc, #116]	; (800137c <MX_GPIO_Init+0x11c>)
 8001306:	f001 fab9 	bl	800287c <HAL_GPIO_Init>

  /*Configure GPIO pin : nrf_IRQ_Pin */
  GPIO_InitStruct.Pin = nrf_IRQ_Pin;
 800130a:	2304      	movs	r3, #4
 800130c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800130e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001312:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(nrf_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001318:	f107 030c 	add.w	r3, r7, #12
 800131c:	4619      	mov	r1, r3
 800131e:	4818      	ldr	r0, [pc, #96]	; (8001380 <MX_GPIO_Init+0x120>)
 8001320:	f001 faac 	bl	800287c <HAL_GPIO_Init>

  /*Configure GPIO pins : nrf_CE_Pin nrf_CS_Pin */
  GPIO_InitStruct.Pin = nrf_CE_Pin|nrf_CS_Pin;
 8001324:	2318      	movs	r3, #24
 8001326:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001328:	2301      	movs	r3, #1
 800132a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132c:	2300      	movs	r3, #0
 800132e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001330:	2300      	movs	r3, #0
 8001332:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001334:	f107 030c 	add.w	r3, r7, #12
 8001338:	4619      	mov	r1, r3
 800133a:	4811      	ldr	r0, [pc, #68]	; (8001380 <MX_GPIO_Init+0x120>)
 800133c:	f001 fa9e 	bl	800287c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Red_Pin LED_Green_Pin */
  GPIO_InitStruct.Pin = LED_Red_Pin|LED_Green_Pin;
 8001340:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001344:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001346:	2301      	movs	r3, #1
 8001348:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	2300      	movs	r3, #0
 800134c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134e:	2300      	movs	r3, #0
 8001350:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001352:	f107 030c 	add.w	r3, r7, #12
 8001356:	4619      	mov	r1, r3
 8001358:	480a      	ldr	r0, [pc, #40]	; (8001384 <MX_GPIO_Init+0x124>)
 800135a:	f001 fa8f 	bl	800287c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800135e:	2200      	movs	r2, #0
 8001360:	2100      	movs	r1, #0
 8001362:	2008      	movs	r0, #8
 8001364:	f001 fa53 	bl	800280e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001368:	2008      	movs	r0, #8
 800136a:	f001 fa6c 	bl	8002846 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800136e:	bf00      	nop
 8001370:	3720      	adds	r7, #32
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40023800 	.word	0x40023800
 800137c:	40020800 	.word	0x40020800
 8001380:	40020000 	.word	0x40020000
 8001384:	40020400 	.word	0x40020400

08001388 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_2)
 8001392:	88fb      	ldrh	r3, [r7, #6]
 8001394:	2b04      	cmp	r3, #4
 8001396:	d102      	bne.n	800139e <HAL_GPIO_EXTI_Callback+0x16>
	{
		IRQ_Callback();
 8001398:	f000 fcaa 	bl	8001cf0 <IRQ_Callback>
	{
		__NOP();
	}


}
 800139c:	e000      	b.n	80013a0 <HAL_GPIO_EXTI_Callback+0x18>
		__NOP();
 800139e:	bf00      	nop
}
 80013a0:	bf00      	nop
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013ac:	b672      	cpsid	i
}
 80013ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013b0:	e7fe      	b.n	80013b0 <Error_Handler+0x8>
	...

080013b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	607b      	str	r3, [r7, #4]
 80013be:	4b10      	ldr	r3, [pc, #64]	; (8001400 <HAL_MspInit+0x4c>)
 80013c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013c2:	4a0f      	ldr	r2, [pc, #60]	; (8001400 <HAL_MspInit+0x4c>)
 80013c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013c8:	6453      	str	r3, [r2, #68]	; 0x44
 80013ca:	4b0d      	ldr	r3, [pc, #52]	; (8001400 <HAL_MspInit+0x4c>)
 80013cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013d2:	607b      	str	r3, [r7, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	603b      	str	r3, [r7, #0]
 80013da:	4b09      	ldr	r3, [pc, #36]	; (8001400 <HAL_MspInit+0x4c>)
 80013dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013de:	4a08      	ldr	r2, [pc, #32]	; (8001400 <HAL_MspInit+0x4c>)
 80013e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e4:	6413      	str	r3, [r2, #64]	; 0x40
 80013e6:	4b06      	ldr	r3, [pc, #24]	; (8001400 <HAL_MspInit+0x4c>)
 80013e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ee:	603b      	str	r3, [r7, #0]
 80013f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f2:	bf00      	nop
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	40023800 	.word	0x40023800

08001404 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b08a      	sub	sp, #40	; 0x28
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140c:	f107 0314 	add.w	r3, r7, #20
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	605a      	str	r2, [r3, #4]
 8001416:	609a      	str	r2, [r3, #8]
 8001418:	60da      	str	r2, [r3, #12]
 800141a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a1b      	ldr	r2, [pc, #108]	; (8001490 <HAL_ADC_MspInit+0x8c>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d12f      	bne.n	8001486 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	613b      	str	r3, [r7, #16]
 800142a:	4b1a      	ldr	r3, [pc, #104]	; (8001494 <HAL_ADC_MspInit+0x90>)
 800142c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800142e:	4a19      	ldr	r2, [pc, #100]	; (8001494 <HAL_ADC_MspInit+0x90>)
 8001430:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001434:	6453      	str	r3, [r2, #68]	; 0x44
 8001436:	4b17      	ldr	r3, [pc, #92]	; (8001494 <HAL_ADC_MspInit+0x90>)
 8001438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800143a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800143e:	613b      	str	r3, [r7, #16]
 8001440:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	4b13      	ldr	r3, [pc, #76]	; (8001494 <HAL_ADC_MspInit+0x90>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	4a12      	ldr	r2, [pc, #72]	; (8001494 <HAL_ADC_MspInit+0x90>)
 800144c:	f043 0302 	orr.w	r3, r3, #2
 8001450:	6313      	str	r3, [r2, #48]	; 0x30
 8001452:	4b10      	ldr	r3, [pc, #64]	; (8001494 <HAL_ADC_MspInit+0x90>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800145e:	2302      	movs	r3, #2
 8001460:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001462:	2303      	movs	r3, #3
 8001464:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	4619      	mov	r1, r3
 8001470:	4809      	ldr	r0, [pc, #36]	; (8001498 <HAL_ADC_MspInit+0x94>)
 8001472:	f001 fa03 	bl	800287c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001476:	2200      	movs	r2, #0
 8001478:	2100      	movs	r1, #0
 800147a:	2012      	movs	r0, #18
 800147c:	f001 f9c7 	bl	800280e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001480:	2012      	movs	r0, #18
 8001482:	f001 f9e0 	bl	8002846 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001486:	bf00      	nop
 8001488:	3728      	adds	r7, #40	; 0x28
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40012000 	.word	0x40012000
 8001494:	40023800 	.word	0x40023800
 8001498:	40020400 	.word	0x40020400

0800149c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08a      	sub	sp, #40	; 0x28
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]
 80014b2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a19      	ldr	r2, [pc, #100]	; (8001520 <HAL_I2C_MspInit+0x84>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d12b      	bne.n	8001516 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	4b18      	ldr	r3, [pc, #96]	; (8001524 <HAL_I2C_MspInit+0x88>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	4a17      	ldr	r2, [pc, #92]	; (8001524 <HAL_I2C_MspInit+0x88>)
 80014c8:	f043 0302 	orr.w	r3, r3, #2
 80014cc:	6313      	str	r3, [r2, #48]	; 0x30
 80014ce:	4b15      	ldr	r3, [pc, #84]	; (8001524 <HAL_I2C_MspInit+0x88>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	613b      	str	r3, [r7, #16]
 80014d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014da:	23c0      	movs	r3, #192	; 0xc0
 80014dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014de:	2312      	movs	r3, #18
 80014e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e2:	2300      	movs	r3, #0
 80014e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e6:	2303      	movs	r3, #3
 80014e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014ea:	2304      	movs	r3, #4
 80014ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ee:	f107 0314 	add.w	r3, r7, #20
 80014f2:	4619      	mov	r1, r3
 80014f4:	480c      	ldr	r0, [pc, #48]	; (8001528 <HAL_I2C_MspInit+0x8c>)
 80014f6:	f001 f9c1 	bl	800287c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	60fb      	str	r3, [r7, #12]
 80014fe:	4b09      	ldr	r3, [pc, #36]	; (8001524 <HAL_I2C_MspInit+0x88>)
 8001500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001502:	4a08      	ldr	r2, [pc, #32]	; (8001524 <HAL_I2C_MspInit+0x88>)
 8001504:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001508:	6413      	str	r3, [r2, #64]	; 0x40
 800150a:	4b06      	ldr	r3, [pc, #24]	; (8001524 <HAL_I2C_MspInit+0x88>)
 800150c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001516:	bf00      	nop
 8001518:	3728      	adds	r7, #40	; 0x28
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40005400 	.word	0x40005400
 8001524:	40023800 	.word	0x40023800
 8001528:	40020400 	.word	0x40020400

0800152c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b088      	sub	sp, #32
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001534:	f107 030c 	add.w	r3, r7, #12
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a0c      	ldr	r2, [pc, #48]	; (800157c <HAL_RTC_MspInit+0x50>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d111      	bne.n	8001572 <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800154e:	2302      	movs	r3, #2
 8001550:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001552:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001556:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001558:	f107 030c 	add.w	r3, r7, #12
 800155c:	4618      	mov	r0, r3
 800155e:	f002 f8f9 	bl	8003754 <HAL_RCCEx_PeriphCLKConfig>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001568:	f7ff ff1e 	bl	80013a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800156c:	4b04      	ldr	r3, [pc, #16]	; (8001580 <HAL_RTC_MspInit+0x54>)
 800156e:	2201      	movs	r2, #1
 8001570:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001572:	bf00      	nop
 8001574:	3720      	adds	r7, #32
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	40002800 	.word	0x40002800
 8001580:	42470e3c 	.word	0x42470e3c

08001584 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b08a      	sub	sp, #40	; 0x28
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158c:	f107 0314 	add.w	r3, r7, #20
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
 800159a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a19      	ldr	r2, [pc, #100]	; (8001608 <HAL_SPI_MspInit+0x84>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d12c      	bne.n	8001600 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	613b      	str	r3, [r7, #16]
 80015aa:	4b18      	ldr	r3, [pc, #96]	; (800160c <HAL_SPI_MspInit+0x88>)
 80015ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ae:	4a17      	ldr	r2, [pc, #92]	; (800160c <HAL_SPI_MspInit+0x88>)
 80015b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015b4:	6413      	str	r3, [r2, #64]	; 0x40
 80015b6:	4b15      	ldr	r3, [pc, #84]	; (800160c <HAL_SPI_MspInit+0x88>)
 80015b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015be:	613b      	str	r3, [r7, #16]
 80015c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	4b11      	ldr	r3, [pc, #68]	; (800160c <HAL_SPI_MspInit+0x88>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ca:	4a10      	ldr	r2, [pc, #64]	; (800160c <HAL_SPI_MspInit+0x88>)
 80015cc:	f043 0302 	orr.w	r3, r3, #2
 80015d0:	6313      	str	r3, [r2, #48]	; 0x30
 80015d2:	4b0e      	ldr	r3, [pc, #56]	; (800160c <HAL_SPI_MspInit+0x88>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 80015de:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80015e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e4:	2302      	movs	r3, #2
 80015e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e8:	2300      	movs	r3, #0
 80015ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ec:	2303      	movs	r3, #3
 80015ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015f0:	2305      	movs	r3, #5
 80015f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f4:	f107 0314 	add.w	r3, r7, #20
 80015f8:	4619      	mov	r1, r3
 80015fa:	4805      	ldr	r0, [pc, #20]	; (8001610 <HAL_SPI_MspInit+0x8c>)
 80015fc:	f001 f93e 	bl	800287c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001600:	bf00      	nop
 8001602:	3728      	adds	r7, #40	; 0x28
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40003800 	.word	0x40003800
 800160c:	40023800 	.word	0x40023800
 8001610:	40020400 	.word	0x40020400

08001614 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b08a      	sub	sp, #40	; 0x28
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800161c:	f107 0314 	add.w	r3, r7, #20
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	605a      	str	r2, [r3, #4]
 8001626:	609a      	str	r2, [r3, #8]
 8001628:	60da      	str	r2, [r3, #12]
 800162a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a19      	ldr	r2, [pc, #100]	; (8001698 <HAL_UART_MspInit+0x84>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d12c      	bne.n	8001690 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001636:	2300      	movs	r3, #0
 8001638:	613b      	str	r3, [r7, #16]
 800163a:	4b18      	ldr	r3, [pc, #96]	; (800169c <HAL_UART_MspInit+0x88>)
 800163c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800163e:	4a17      	ldr	r2, [pc, #92]	; (800169c <HAL_UART_MspInit+0x88>)
 8001640:	f043 0310 	orr.w	r3, r3, #16
 8001644:	6453      	str	r3, [r2, #68]	; 0x44
 8001646:	4b15      	ldr	r3, [pc, #84]	; (800169c <HAL_UART_MspInit+0x88>)
 8001648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800164a:	f003 0310 	and.w	r3, r3, #16
 800164e:	613b      	str	r3, [r7, #16]
 8001650:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001652:	2300      	movs	r3, #0
 8001654:	60fb      	str	r3, [r7, #12]
 8001656:	4b11      	ldr	r3, [pc, #68]	; (800169c <HAL_UART_MspInit+0x88>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165a:	4a10      	ldr	r2, [pc, #64]	; (800169c <HAL_UART_MspInit+0x88>)
 800165c:	f043 0301 	orr.w	r3, r3, #1
 8001660:	6313      	str	r3, [r2, #48]	; 0x30
 8001662:	4b0e      	ldr	r3, [pc, #56]	; (800169c <HAL_UART_MspInit+0x88>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800166e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001672:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001674:	2302      	movs	r3, #2
 8001676:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001678:	2300      	movs	r3, #0
 800167a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800167c:	2303      	movs	r3, #3
 800167e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001680:	2307      	movs	r3, #7
 8001682:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001684:	f107 0314 	add.w	r3, r7, #20
 8001688:	4619      	mov	r1, r3
 800168a:	4805      	ldr	r0, [pc, #20]	; (80016a0 <HAL_UART_MspInit+0x8c>)
 800168c:	f001 f8f6 	bl	800287c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001690:	bf00      	nop
 8001692:	3728      	adds	r7, #40	; 0x28
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40011000 	.word	0x40011000
 800169c:	40023800 	.word	0x40023800
 80016a0:	40020000 	.word	0x40020000

080016a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016a8:	e7fe      	b.n	80016a8 <NMI_Handler+0x4>

080016aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016aa:	b480      	push	{r7}
 80016ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ae:	e7fe      	b.n	80016ae <HardFault_Handler+0x4>

080016b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016b4:	e7fe      	b.n	80016b4 <MemManage_Handler+0x4>

080016b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016b6:	b480      	push	{r7}
 80016b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016ba:	e7fe      	b.n	80016ba <BusFault_Handler+0x4>

080016bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016c0:	e7fe      	b.n	80016c0 <UsageFault_Handler+0x4>

080016c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016c2:	b480      	push	{r7}
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016de:	b480      	push	{r7}
 80016e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016e2:	bf00      	nop
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016f0:	f000 fbd4 	bl	8001e9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016f4:	bf00      	nop
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(nrf_IRQ_Pin);
 80016fc:	2004      	movs	r0, #4
 80016fe:	f001 fa75 	bl	8002bec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
	...

08001708 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800170c:	4802      	ldr	r0, [pc, #8]	; (8001718 <ADC_IRQHandler+0x10>)
 800170e:	f000 fc4c 	bl	8001faa <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	200001f4 	.word	0x200001f4

0800171c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  return 1;
 8001720:	2301      	movs	r3, #1
}
 8001722:	4618      	mov	r0, r3
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <_kill>:

int _kill(int pid, int sig)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001736:	f004 fb15 	bl	8005d64 <__errno>
 800173a:	4603      	mov	r3, r0
 800173c:	2216      	movs	r2, #22
 800173e:	601a      	str	r2, [r3, #0]
  return -1;
 8001740:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001744:	4618      	mov	r0, r3
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <_exit>:

void _exit (int status)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001754:	f04f 31ff 	mov.w	r1, #4294967295
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff ffe7 	bl	800172c <_kill>
  while (1) {}    /* Make sure we hang here */
 800175e:	e7fe      	b.n	800175e <_exit+0x12>

08001760 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
 8001770:	e00a      	b.n	8001788 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001772:	f3af 8000 	nop.w
 8001776:	4601      	mov	r1, r0
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	1c5a      	adds	r2, r3, #1
 800177c:	60ba      	str	r2, [r7, #8]
 800177e:	b2ca      	uxtb	r2, r1
 8001780:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	3301      	adds	r3, #1
 8001786:	617b      	str	r3, [r7, #20]
 8001788:	697a      	ldr	r2, [r7, #20]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	429a      	cmp	r2, r3
 800178e:	dbf0      	blt.n	8001772 <_read+0x12>
  }

  return len;
 8001790:	687b      	ldr	r3, [r7, #4]
}
 8001792:	4618      	mov	r0, r3
 8001794:	3718      	adds	r7, #24
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b086      	sub	sp, #24
 800179e:	af00      	add	r7, sp, #0
 80017a0:	60f8      	str	r0, [r7, #12]
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a6:	2300      	movs	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	e009      	b.n	80017c0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	1c5a      	adds	r2, r3, #1
 80017b0:	60ba      	str	r2, [r7, #8]
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	3301      	adds	r3, #1
 80017be:	617b      	str	r3, [r7, #20]
 80017c0:	697a      	ldr	r2, [r7, #20]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	dbf1      	blt.n	80017ac <_write+0x12>
  }
  return len;
 80017c8:	687b      	ldr	r3, [r7, #4]
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3718      	adds	r7, #24
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <_close>:

int _close(int file)
{
 80017d2:	b480      	push	{r7}
 80017d4:	b083      	sub	sp, #12
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017de:	4618      	mov	r0, r3
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr

080017ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017ea:	b480      	push	{r7}
 80017ec:	b083      	sub	sp, #12
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
 80017f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017fa:	605a      	str	r2, [r3, #4]
  return 0;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <_isatty>:

int _isatty(int file)
{
 800180a:	b480      	push	{r7}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001812:	2301      	movs	r3, #1
}
 8001814:	4618      	mov	r0, r3
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr

08001820 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
	...

0800183c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001844:	4a14      	ldr	r2, [pc, #80]	; (8001898 <_sbrk+0x5c>)
 8001846:	4b15      	ldr	r3, [pc, #84]	; (800189c <_sbrk+0x60>)
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001850:	4b13      	ldr	r3, [pc, #76]	; (80018a0 <_sbrk+0x64>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d102      	bne.n	800185e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001858:	4b11      	ldr	r3, [pc, #68]	; (80018a0 <_sbrk+0x64>)
 800185a:	4a12      	ldr	r2, [pc, #72]	; (80018a4 <_sbrk+0x68>)
 800185c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800185e:	4b10      	ldr	r3, [pc, #64]	; (80018a0 <_sbrk+0x64>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4413      	add	r3, r2
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	429a      	cmp	r2, r3
 800186a:	d207      	bcs.n	800187c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800186c:	f004 fa7a 	bl	8005d64 <__errno>
 8001870:	4603      	mov	r3, r0
 8001872:	220c      	movs	r2, #12
 8001874:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001876:	f04f 33ff 	mov.w	r3, #4294967295
 800187a:	e009      	b.n	8001890 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800187c:	4b08      	ldr	r3, [pc, #32]	; (80018a0 <_sbrk+0x64>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001882:	4b07      	ldr	r3, [pc, #28]	; (80018a0 <_sbrk+0x64>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	4a05      	ldr	r2, [pc, #20]	; (80018a0 <_sbrk+0x64>)
 800188c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800188e:	68fb      	ldr	r3, [r7, #12]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3718      	adds	r7, #24
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	20010000 	.word	0x20010000
 800189c:	00000400 	.word	0x00000400
 80018a0:	2000034c 	.word	0x2000034c
 80018a4:	200004c8 	.word	0x200004c8

080018a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018ac:	4b06      	ldr	r3, [pc, #24]	; (80018c8 <SystemInit+0x20>)
 80018ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018b2:	4a05      	ldr	r2, [pc, #20]	; (80018c8 <SystemInit+0x20>)
 80018b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <DelayMicro>:

volatile uint8_t rx_flag = 0;

// -------------------------------------------------------------------------------------
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
	micros *= (SystemCoreClock / 1000000) / 7;   // 9
 80018d4:	4b0b      	ldr	r3, [pc, #44]	; (8001904 <DelayMicro+0x38>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	099b      	lsrs	r3, r3, #6
 80018da:	4a0b      	ldr	r2, [pc, #44]	; (8001908 <DelayMicro+0x3c>)
 80018dc:	fba2 2303 	umull	r2, r3, r2, r3
 80018e0:	0a9b      	lsrs	r3, r3, #10
 80018e2:	687a      	ldr	r2, [r7, #4]
 80018e4:	fb02 f303 	mul.w	r3, r2, r3
 80018e8:	607b      	str	r3, [r7, #4]
	/* Wait till done */
	while (micros--) ;
 80018ea:	bf00      	nop
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	1e5a      	subs	r2, r3, #1
 80018f0:	607a      	str	r2, [r7, #4]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1fa      	bne.n	80018ec <DelayMicro+0x20>
}
 80018f6:	bf00      	nop
 80018f8:	bf00      	nop
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr
 8001904:	20000000 	.word	0x20000000
 8001908:	02659117 	.word	0x02659117

0800190c <NRF24_init_RX>:
}
// -------------------------------------------------------------------------------------
void NRF24_init_RX(uint8_t zero_pipe, uint8_t first_pipe, uint8_t second_pipe,
		uint8_t third_pipe,	uint8_t fourth_pipe, uint8_t fifth_pipe,
		uint8_t chanel, uint8_t data_rate, uint8_t output_tx_power)
{
 800190c:	b590      	push	{r4, r7, lr}
 800190e:	b085      	sub	sp, #20
 8001910:	af00      	add	r7, sp, #0
 8001912:	4604      	mov	r4, r0
 8001914:	4608      	mov	r0, r1
 8001916:	4611      	mov	r1, r2
 8001918:	461a      	mov	r2, r3
 800191a:	4623      	mov	r3, r4
 800191c:	71fb      	strb	r3, [r7, #7]
 800191e:	4603      	mov	r3, r0
 8001920:	71bb      	strb	r3, [r7, #6]
 8001922:	460b      	mov	r3, r1
 8001924:	717b      	strb	r3, [r7, #5]
 8001926:	4613      	mov	r3, r2
 8001928:	713b      	strb	r3, [r7, #4]
	if(chanel < 0 || chanel > 127)
 800192a:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 800192e:	2b00      	cmp	r3, #0
 8001930:	da02      	bge.n	8001938 <NRF24_init_RX+0x2c>
	{
		chanel = 10;
 8001932:	230a      	movs	r3, #10
 8001934:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	}

	 CE_RESET;
 8001938:	2200      	movs	r2, #0
 800193a:	2108      	movs	r1, #8
 800193c:	4832      	ldr	r0, [pc, #200]	; (8001a08 <NRF24_init_RX+0xfc>)
 800193e:	f001 f921 	bl	8002b84 <HAL_GPIO_WritePin>
	 // DelayMicro(5000);
	 //osDelay(5);
	  HAL_Delay(5);
 8001942:	2005      	movs	r0, #5
 8001944:	f000 faca 	bl	8001edc <HAL_Delay>
	 NRF24_WriteReg(CONFIG, 0x0A); 			// Set PWR_UP bit, enable CRC(1 byte) &Prim_RX:0 (Transmitter)
 8001948:	210a      	movs	r1, #10
 800194a:	2000      	movs	r0, #0
 800194c:	f000 f896 	bl	8001a7c <NRF24_WriteReg>
	 // DelayMicro(5000);
	  HAL_Delay(5);
 8001950:	2005      	movs	r0, #5
 8001952:	f000 fac3 	bl	8001edc <HAL_Delay>
//	 osDelay(5);

	 //  Define pipes
	 	 uint8_t rx_pipes = (zero_pipe ) | (first_pipe << 1) | (second_pipe << 2) |
 8001956:	79bb      	ldrb	r3, [r7, #6]
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	b25a      	sxtb	r2, r3
 800195c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001960:	4313      	orrs	r3, r2
 8001962:	b25a      	sxtb	r2, r3
 8001964:	797b      	ldrb	r3, [r7, #5]
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	b25b      	sxtb	r3, r3
 800196a:	4313      	orrs	r3, r2
 800196c:	b25a      	sxtb	r2, r3
	 			(third_pipe << 3) | (fourth_pipe << 4) | (fifth_pipe << 5);
 800196e:	793b      	ldrb	r3, [r7, #4]
 8001970:	00db      	lsls	r3, r3, #3
	 	 uint8_t rx_pipes = (zero_pipe ) | (first_pipe << 1) | (second_pipe << 2) |
 8001972:	b25b      	sxtb	r3, r3
 8001974:	4313      	orrs	r3, r2
 8001976:	b25a      	sxtb	r2, r3
	 			(third_pipe << 3) | (fourth_pipe << 4) | (fifth_pipe << 5);
 8001978:	f897 3020 	ldrb.w	r3, [r7, #32]
 800197c:	011b      	lsls	r3, r3, #4
 800197e:	b25b      	sxtb	r3, r3
 8001980:	4313      	orrs	r3, r2
 8001982:	b25a      	sxtb	r2, r3
 8001984:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001988:	015b      	lsls	r3, r3, #5
 800198a:	b25b      	sxtb	r3, r3
 800198c:	4313      	orrs	r3, r2
 800198e:	b25b      	sxtb	r3, r3
	 	 uint8_t rx_pipes = (zero_pipe ) | (first_pipe << 1) | (second_pipe << 2) |
 8001990:	73fb      	strb	r3, [r7, #15]

	 NRF24_WriteReg(EN_AA, 0x02); 			// Enable pipe0, pipe1 and pipe2
 8001992:	2102      	movs	r1, #2
 8001994:	2001      	movs	r0, #1
 8001996:	f000 f871 	bl	8001a7c <NRF24_WriteReg>
	 NRF24_WriteReg(EN_RXADDR, 0x02); 		// Enable pipe0, pipe1 and pipe2				//  
 800199a:	2102      	movs	r1, #2
 800199c:	2002      	movs	r0, #2
 800199e:	f000 f86d 	bl	8001a7c <NRF24_WriteReg>
	 NRF24_WriteReg(SETUP_AW, 0x01); 			// Setup address width=3 bytes
 80019a2:	2101      	movs	r1, #1
 80019a4:	2003      	movs	r0, #3
 80019a6:	f000 f869 	bl	8001a7c <NRF24_WriteReg>
	 NRF24_WriteReg(SETUP_RETR, 0x5F);			// 1500us, 15 retrans
 80019aa:	215f      	movs	r1, #95	; 0x5f
 80019ac:	2004      	movs	r0, #4
 80019ae:	f000 f865 	bl	8001a7c <NRF24_WriteReg>

	 NRF24_ToggleFeatures();
 80019b2:	f000 f891 	bl	8001ad8 <NRF24_ToggleFeatures>

	 NRF24_WriteReg(FEATURE, 0);			//   
 80019b6:	2100      	movs	r1, #0
 80019b8:	201d      	movs	r0, #29
 80019ba:	f000 f85f 	bl	8001a7c <NRF24_WriteReg>
	 NRF24_WriteReg(DYNPD, 0);				//       
 80019be:	2100      	movs	r1, #0
 80019c0:	201c      	movs	r0, #28
 80019c2:	f000 f85b 	bl	8001a7c <NRF24_WriteReg>
	 NRF24_WriteReg(STATUSS, 0x70);			// Reset flags for IRQ when data arrived
 80019c6:	2170      	movs	r1, #112	; 0x70
 80019c8:	2007      	movs	r0, #7
 80019ca:	f000 f857 	bl	8001a7c <NRF24_WriteReg>
	 NRF24_WriteReg(RF_CH, 76); 			// 2476 MHz   2400 + 76
 80019ce:	214c      	movs	r1, #76	; 0x4c
 80019d0:	2005      	movs	r0, #5
 80019d2:	f000 f853 	bl	8001a7c <NRF24_WriteReg>

	 NRF24_WriteReg(RF_SETUP, 0x06);  		//TX_PWR:0dBm, Datarate:1Mbps
 80019d6:	2106      	movs	r1, #6
 80019d8:	2006      	movs	r0, #6
 80019da:	f000 f84f 	bl	8001a7c <NRF24_WriteReg>
//	 NRF24_WriteReg(RF_SETUP, data_rate|output_tx_power);  		// TX_PWR:0dBm, Datarate: 250kbp	- New version

	 NRF24_Write_Buf(RX_ADDR_P1, TX_ADDRESS, TX_ADR_WIDTH);											// Write TX address
 80019de:	2203      	movs	r2, #3
 80019e0:	490a      	ldr	r1, [pc, #40]	; (8001a0c <NRF24_init_RX+0x100>)
 80019e2:	200b      	movs	r0, #11
 80019e4:	f000 f8cc 	bl	8001b80 <NRF24_Write_Buf>
//	 NRF24_Write_Buf(RX_ADDR_P3, TX_ADDRESS_3, 1);
//	 NRF24_Write_Buf(RX_ADDR_P4, TX_ADDRESS_4, 1);
//	 NRF24_Write_Buf(RX_ADDR_P5, TX_ADDRESS_5, 1);

//	 NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);
	 NRF24_WriteReg(RX_PW_P1, TX_PLOAD_WIDTH);	 													// Number of bytes in RX payload in data pipe 0
 80019e8:	2120      	movs	r1, #32
 80019ea:	2012      	movs	r0, #18
 80019ec:	f000 f846 	bl	8001a7c <NRF24_WriteReg>
//	 NRF24_WriteReg(RX_PW_P2, TX_PLOAD_WIDTH);
//	 NRF24_WriteReg(RX_PW_P3, TX_PLOAD_WIDTH);
//	 NRF24_WriteReg(RX_PW_P4, TX_PLOAD_WIDTH);
//	 NRF24_WriteReg(RX_PW_P5, TX_PLOAD_WIDTH);

	 NRF24L01_RX_Mode();
 80019f0:	f000 f93c 	bl	8001c6c <NRF24L01_RX_Mode>
	 LED_OFF;
 80019f4:	2201      	movs	r2, #1
 80019f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019fa:	4805      	ldr	r0, [pc, #20]	; (8001a10 <NRF24_init_RX+0x104>)
 80019fc:	f001 f8c2 	bl	8002b84 <HAL_GPIO_WritePin>
}
 8001a00:	bf00      	nop
 8001a02:	3714      	adds	r7, #20
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd90      	pop	{r4, r7, pc}
 8001a08:	40020000 	.word	0x40020000
 8001a0c:	20000004 	.word	0x20000004
 8001a10:	40020800 	.word	0x40020800

08001a14 <NRF24_ReadReg>:
	 NRF24L01_RX_Mode();
	 LED_OFF;
}
// -------------------------------------------------------------------------------------
uint8_t NRF24_ReadReg(uint8_t addr)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af02      	add	r7, sp, #8
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	71fb      	strb	r3, [r7, #7]
	uint8_t dt=0, cmd;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	73fb      	strb	r3, [r7, #15]
	CS_ON;
 8001a22:	2200      	movs	r2, #0
 8001a24:	2110      	movs	r1, #16
 8001a26:	4813      	ldr	r0, [pc, #76]	; (8001a74 <NRF24_ReadReg+0x60>)
 8001a28:	f001 f8ac 	bl	8002b84 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(&hspi2, &addr, &dt, 1, 1000);
 8001a2c:	f107 020f 	add.w	r2, r7, #15
 8001a30:	1df9      	adds	r1, r7, #7
 8001a32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a36:	9300      	str	r3, [sp, #0]
 8001a38:	2301      	movs	r3, #1
 8001a3a:	480f      	ldr	r0, [pc, #60]	; (8001a78 <NRF24_ReadReg+0x64>)
 8001a3c:	f002 fd20 	bl	8004480 <HAL_SPI_TransmitReceive>

	if (addr != STATUSS)		//          
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	2b07      	cmp	r3, #7
 8001a44:	d00c      	beq.n	8001a60 <NRF24_ReadReg+0x4c>
	{
		cmd = 0xFF;
 8001a46:	23ff      	movs	r3, #255	; 0xff
 8001a48:	73bb      	strb	r3, [r7, #14]
		HAL_SPI_TransmitReceive(&hspi2, &cmd, &dt, 1, 1000);
 8001a4a:	f107 020f 	add.w	r2, r7, #15
 8001a4e:	f107 010e 	add.w	r1, r7, #14
 8001a52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a56:	9300      	str	r3, [sp, #0]
 8001a58:	2301      	movs	r3, #1
 8001a5a:	4807      	ldr	r0, [pc, #28]	; (8001a78 <NRF24_ReadReg+0x64>)
 8001a5c:	f002 fd10 	bl	8004480 <HAL_SPI_TransmitReceive>
	}

	CS_OFF;
 8001a60:	2201      	movs	r2, #1
 8001a62:	2110      	movs	r1, #16
 8001a64:	4803      	ldr	r0, [pc, #12]	; (8001a74 <NRF24_ReadReg+0x60>)
 8001a66:	f001 f88d 	bl	8002b84 <HAL_GPIO_WritePin>

	return dt;
 8001a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3710      	adds	r7, #16
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	40020000 	.word	0x40020000
 8001a78:	200002b0 	.word	0x200002b0

08001a7c <NRF24_WriteReg>:
// -------------------------------------------------------------------------------------
void NRF24_WriteReg(uint8_t addr, uint8_t dt)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	460a      	mov	r2, r1
 8001a86:	71fb      	strb	r3, [r7, #7]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	71bb      	strb	r3, [r7, #6]
	addr |= W_REGISTER;//    
 8001a8c:	79fb      	ldrb	r3, [r7, #7]
 8001a8e:	f043 0320 	orr.w	r3, r3, #32
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	71fb      	strb	r3, [r7, #7]

	CS_ON;
 8001a96:	2200      	movs	r2, #0
 8001a98:	2110      	movs	r1, #16
 8001a9a:	480d      	ldr	r0, [pc, #52]	; (8001ad0 <NRF24_WriteReg+0x54>)
 8001a9c:	f001 f872 	bl	8002b84 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi2,&addr,1,1000);	//   
 8001aa0:	1df9      	adds	r1, r7, #7
 8001aa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	480a      	ldr	r0, [pc, #40]	; (8001ad4 <NRF24_WriteReg+0x58>)
 8001aaa:	f002 fa9c 	bl	8003fe6 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&dt,1,1000);	//   
 8001aae:	1db9      	adds	r1, r7, #6
 8001ab0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	4807      	ldr	r0, [pc, #28]	; (8001ad4 <NRF24_WriteReg+0x58>)
 8001ab8:	f002 fa95 	bl	8003fe6 <HAL_SPI_Transmit>

	CS_OFF;
 8001abc:	2201      	movs	r2, #1
 8001abe:	2110      	movs	r1, #16
 8001ac0:	4803      	ldr	r0, [pc, #12]	; (8001ad0 <NRF24_WriteReg+0x54>)
 8001ac2:	f001 f85f 	bl	8002b84 <HAL_GPIO_WritePin>
}
 8001ac6:	bf00      	nop
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40020000 	.word	0x40020000
 8001ad4:	200002b0 	.word	0x200002b0

08001ad8 <NRF24_ToggleFeatures>:
// -------------------------------------------------------------------------------------
void NRF24_ToggleFeatures(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
	uint8_t dt[1] = {ACTIVATE};
 8001ade:	2350      	movs	r3, #80	; 0x50
 8001ae0:	713b      	strb	r3, [r7, #4]

	CS_ON;
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	2110      	movs	r1, #16
 8001ae6:	480f      	ldr	r0, [pc, #60]	; (8001b24 <NRF24_ToggleFeatures+0x4c>)
 8001ae8:	f001 f84c 	bl	8002b84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 8001aec:	1d39      	adds	r1, r7, #4
 8001aee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001af2:	2201      	movs	r2, #1
 8001af4:	480c      	ldr	r0, [pc, #48]	; (8001b28 <NRF24_ToggleFeatures+0x50>)
 8001af6:	f002 fa76 	bl	8003fe6 <HAL_SPI_Transmit>

	DelayMicro(1);
 8001afa:	2001      	movs	r0, #1
 8001afc:	f7ff fee6 	bl	80018cc <DelayMicro>

	dt[0] = 0x73;
 8001b00:	2373      	movs	r3, #115	; 0x73
 8001b02:	713b      	strb	r3, [r7, #4]
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 8001b04:	1d39      	adds	r1, r7, #4
 8001b06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	4806      	ldr	r0, [pc, #24]	; (8001b28 <NRF24_ToggleFeatures+0x50>)
 8001b0e:	f002 fa6a 	bl	8003fe6 <HAL_SPI_Transmit>
	CS_OFF;
 8001b12:	2201      	movs	r2, #1
 8001b14:	2110      	movs	r1, #16
 8001b16:	4803      	ldr	r0, [pc, #12]	; (8001b24 <NRF24_ToggleFeatures+0x4c>)
 8001b18:	f001 f834 	bl	8002b84 <HAL_GPIO_WritePin>
}
 8001b1c:	bf00      	nop
 8001b1e:	3708      	adds	r7, #8
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40020000 	.word	0x40020000
 8001b28:	200002b0 	.word	0x200002b0

08001b2c <NRF24_Read_Buf>:
// -------------------------------------------------------------------------------------
void NRF24_Read_Buf(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	4603      	mov	r3, r0
 8001b34:	6039      	str	r1, [r7, #0]
 8001b36:	71fb      	strb	r3, [r7, #7]
 8001b38:	4613      	mov	r3, r2
 8001b3a:	71bb      	strb	r3, [r7, #6]
	CS_ON;
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	2110      	movs	r1, #16
 8001b40:	480d      	ldr	r0, [pc, #52]	; (8001b78 <NRF24_Read_Buf+0x4c>)
 8001b42:	f001 f81f 	bl	8002b84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&addr,1,1000);				//   
 8001b46:	1df9      	adds	r1, r7, #7
 8001b48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	480b      	ldr	r0, [pc, #44]	; (8001b7c <NRF24_Read_Buf+0x50>)
 8001b50:	f002 fa49 	bl	8003fe6 <HAL_SPI_Transmit>

	HAL_SPI_Receive(&hspi2,pBuf,bytes,1000);			//   
 8001b54:	79bb      	ldrb	r3, [r7, #6]
 8001b56:	b29a      	uxth	r2, r3
 8001b58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b5c:	6839      	ldr	r1, [r7, #0]
 8001b5e:	4807      	ldr	r0, [pc, #28]	; (8001b7c <NRF24_Read_Buf+0x50>)
 8001b60:	f002 fb7d 	bl	800425e <HAL_SPI_Receive>

	CS_OFF;
 8001b64:	2201      	movs	r2, #1
 8001b66:	2110      	movs	r1, #16
 8001b68:	4803      	ldr	r0, [pc, #12]	; (8001b78 <NRF24_Read_Buf+0x4c>)
 8001b6a:	f001 f80b 	bl	8002b84 <HAL_GPIO_WritePin>
}
 8001b6e:	bf00      	nop
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40020000 	.word	0x40020000
 8001b7c:	200002b0 	.word	0x200002b0

08001b80 <NRF24_Write_Buf>:
// -------------------------------------------------------------------------------------
void NRF24_Write_Buf(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	4603      	mov	r3, r0
 8001b88:	6039      	str	r1, [r7, #0]
 8001b8a:	71fb      	strb	r3, [r7, #7]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	71bb      	strb	r3, [r7, #6]
	addr |= W_REGISTER;									//    
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	f043 0320 	orr.w	r3, r3, #32
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	71fb      	strb	r3, [r7, #7]

	CS_ON;
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	2110      	movs	r1, #16
 8001b9e:	480f      	ldr	r0, [pc, #60]	; (8001bdc <NRF24_Write_Buf+0x5c>)
 8001ba0:	f000 fff0 	bl	8002b84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&addr,1,1000);				//   
 8001ba4:	1df9      	adds	r1, r7, #7
 8001ba6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001baa:	2201      	movs	r2, #1
 8001bac:	480c      	ldr	r0, [pc, #48]	; (8001be0 <NRF24_Write_Buf+0x60>)
 8001bae:	f002 fa1a 	bl	8003fe6 <HAL_SPI_Transmit>

	DelayMicro(1);
 8001bb2:	2001      	movs	r0, #1
 8001bb4:	f7ff fe8a 	bl	80018cc <DelayMicro>

	HAL_SPI_Transmit(&hspi2,pBuf,bytes,1000);			//   
 8001bb8:	79bb      	ldrb	r3, [r7, #6]
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bc0:	6839      	ldr	r1, [r7, #0]
 8001bc2:	4807      	ldr	r0, [pc, #28]	; (8001be0 <NRF24_Write_Buf+0x60>)
 8001bc4:	f002 fa0f 	bl	8003fe6 <HAL_SPI_Transmit>

	CS_OFF;
 8001bc8:	2201      	movs	r2, #1
 8001bca:	2110      	movs	r1, #16
 8001bcc:	4803      	ldr	r0, [pc, #12]	; (8001bdc <NRF24_Write_Buf+0x5c>)
 8001bce:	f000 ffd9 	bl	8002b84 <HAL_GPIO_WritePin>
}
 8001bd2:	bf00      	nop
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40020000 	.word	0x40020000
 8001be0:	200002b0 	.word	0x200002b0

08001be4 <NRF24_FlushRX>:
// -------------------------------------------------------------------------------------
static void NRF24_FlushRX(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
	uint8_t dt[1] = {FLUSH_RX};
 8001bea:	23e2      	movs	r3, #226	; 0xe2
 8001bec:	713b      	strb	r3, [r7, #4]

	CS_ON;
 8001bee:	2200      	movs	r2, #0
 8001bf0:	2110      	movs	r1, #16
 8001bf2:	480b      	ldr	r0, [pc, #44]	; (8001c20 <NRF24_FlushRX+0x3c>)
 8001bf4:	f000 ffc6 	bl	8002b84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 8001bf8:	1d39      	adds	r1, r7, #4
 8001bfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bfe:	2201      	movs	r2, #1
 8001c00:	4808      	ldr	r0, [pc, #32]	; (8001c24 <NRF24_FlushRX+0x40>)
 8001c02:	f002 f9f0 	bl	8003fe6 <HAL_SPI_Transmit>
	DelayMicro(1);
 8001c06:	2001      	movs	r0, #1
 8001c08:	f7ff fe60 	bl	80018cc <DelayMicro>
	CS_OFF;
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	2110      	movs	r1, #16
 8001c10:	4803      	ldr	r0, [pc, #12]	; (8001c20 <NRF24_FlushRX+0x3c>)
 8001c12:	f000 ffb7 	bl	8002b84 <HAL_GPIO_WritePin>
}
 8001c16:	bf00      	nop
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40020000 	.word	0x40020000
 8001c24:	200002b0 	.word	0x200002b0

08001c28 <NRF24_FlushTX>:
// -------------------------------------------------------------------------------------
static void NRF24_FlushTX(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
	uint8_t dt[1] = {FLUSH_TX};
 8001c2e:	23e1      	movs	r3, #225	; 0xe1
 8001c30:	713b      	strb	r3, [r7, #4]

	CS_ON;
 8001c32:	2200      	movs	r2, #0
 8001c34:	2110      	movs	r1, #16
 8001c36:	480b      	ldr	r0, [pc, #44]	; (8001c64 <NRF24_FlushTX+0x3c>)
 8001c38:	f000 ffa4 	bl	8002b84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 8001c3c:	1d39      	adds	r1, r7, #4
 8001c3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c42:	2201      	movs	r2, #1
 8001c44:	4808      	ldr	r0, [pc, #32]	; (8001c68 <NRF24_FlushTX+0x40>)
 8001c46:	f002 f9ce 	bl	8003fe6 <HAL_SPI_Transmit>
	DelayMicro(1);
 8001c4a:	2001      	movs	r0, #1
 8001c4c:	f7ff fe3e 	bl	80018cc <DelayMicro>
	CS_OFF;
 8001c50:	2201      	movs	r2, #1
 8001c52:	2110      	movs	r1, #16
 8001c54:	4803      	ldr	r0, [pc, #12]	; (8001c64 <NRF24_FlushTX+0x3c>)
 8001c56:	f000 ff95 	bl	8002b84 <HAL_GPIO_WritePin>
}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40020000 	.word	0x40020000
 8001c68:	200002b0 	.word	0x200002b0

08001c6c <NRF24L01_RX_Mode>:
// -------------------------------------------------------------------------------------
void NRF24L01_RX_Mode(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
	uint8_t regval=0x00;
 8001c72:	2300      	movs	r3, #0
 8001c74:	71fb      	strb	r3, [r7, #7]
	regval = NRF24_ReadReg(CONFIG);
 8001c76:	2000      	movs	r0, #0
 8001c78:	f7ff fecc 	bl	8001a14 <NRF24_ReadReg>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	71fb      	strb	r3, [r7, #7]

	regval |= (1<<PWR_UP)|(1<<PRIM_RX);
 8001c80:	79fb      	ldrb	r3, [r7, #7]
 8001c82:	f043 0303 	orr.w	r3, r3, #3
 8001c86:	71fb      	strb	r3, [r7, #7]

	NRF24_WriteReg(CONFIG, regval);
 8001c88:	79fb      	ldrb	r3, [r7, #7]
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	2000      	movs	r0, #0
 8001c8e:	f7ff fef5 	bl	8001a7c <NRF24_WriteReg>
	CE_SET;
 8001c92:	2201      	movs	r2, #1
 8001c94:	2108      	movs	r1, #8
 8001c96:	4807      	ldr	r0, [pc, #28]	; (8001cb4 <NRF24L01_RX_Mode+0x48>)
 8001c98:	f000 ff74 	bl	8002b84 <HAL_GPIO_WritePin>

	DelayMicro(150);
 8001c9c:	2096      	movs	r0, #150	; 0x96
 8001c9e:	f7ff fe15 	bl	80018cc <DelayMicro>

	// Flush buffers
	NRF24_FlushRX();
 8001ca2:	f7ff ff9f 	bl	8001be4 <NRF24_FlushRX>
	NRF24_FlushTX();
 8001ca6:	f7ff ffbf 	bl	8001c28 <NRF24_FlushTX>
}
 8001caa:	bf00      	nop
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	40020000 	.word	0x40020000

08001cb8 <NRF24L01_Receive>:
	 // LED_ON;
	 LED_OFF;
}
// -------------------------------------------------------------------------------------
void NRF24L01_Receive(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
	if(rx_flag == 1)
 8001cbc:	4b09      	ldr	r3, [pc, #36]	; (8001ce4 <NRF24L01_Receive+0x2c>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d10c      	bne.n	8001ce0 <NRF24L01_Receive+0x28>
	{
		print_Data_Ower_uart(RX_BUF, 1);
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	4807      	ldr	r0, [pc, #28]	; (8001ce8 <NRF24L01_Receive+0x30>)
 8001cca:	f000 f845 	bl	8001d58 <print_Data_Ower_uart>

		rx_flag = 0;
 8001cce:	4b05      	ldr	r3, [pc, #20]	; (8001ce4 <NRF24L01_Receive+0x2c>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	701a      	strb	r2, [r3, #0]
		LED_OFF;
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cda:	4804      	ldr	r0, [pc, #16]	; (8001cec <NRF24L01_Receive+0x34>)
 8001cdc:	f000 ff52 	bl	8002b84 <HAL_GPIO_WritePin>
	}

}
 8001ce0:	bf00      	nop
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20000370 	.word	0x20000370
 8001ce8:	20000350 	.word	0x20000350
 8001cec:	40020800 	.word	0x40020800

08001cf0 <IRQ_Callback>:
// -------------------------------------------------------------------------------------
void IRQ_Callback(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
	uint8_t status=0x01;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	71fb      	strb	r3, [r7, #7]
	uint8_t pipe;

	DelayMicro(10);
 8001cfa:	200a      	movs	r0, #10
 8001cfc:	f7ff fde6 	bl	80018cc <DelayMicro>

	LED_TGL;
 8001d00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d04:	4811      	ldr	r0, [pc, #68]	; (8001d4c <IRQ_Callback+0x5c>)
 8001d06:	f000 ff56 	bl	8002bb6 <HAL_GPIO_TogglePin>

	status = NRF24_ReadReg(STATUSS);
 8001d0a:	2007      	movs	r0, #7
 8001d0c:	f7ff fe82 	bl	8001a14 <NRF24_ReadReg>
 8001d10:	4603      	mov	r3, r0
 8001d12:	71fb      	strb	r3, [r7, #7]

	if(status & 0x40)							// If data ready in FIFO buff
 8001d14:	79fb      	ldrb	r3, [r7, #7]
 8001d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d011      	beq.n	8001d42 <IRQ_Callback+0x52>
	{
		LED_ON;
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d24:	4809      	ldr	r0, [pc, #36]	; (8001d4c <IRQ_Callback+0x5c>)
 8001d26:	f000 ff2d 	bl	8002b84 <HAL_GPIO_WritePin>
		NRF24_Read_Buf(RD_RX_PLOAD,RX_BUF,TX_PLOAD_WIDTH);		// Copy into buffer
 8001d2a:	2220      	movs	r2, #32
 8001d2c:	4908      	ldr	r1, [pc, #32]	; (8001d50 <IRQ_Callback+0x60>)
 8001d2e:	2061      	movs	r0, #97	; 0x61
 8001d30:	f7ff fefc 	bl	8001b2c <NRF24_Read_Buf>
		NRF24_WriteReg(STATUSS, 0x40);
 8001d34:	2140      	movs	r1, #64	; 0x40
 8001d36:	2007      	movs	r0, #7
 8001d38:	f7ff fea0 	bl	8001a7c <NRF24_WriteReg>
		rx_flag = 1;
 8001d3c:	4b05      	ldr	r3, [pc, #20]	; (8001d54 <IRQ_Callback+0x64>)
 8001d3e:	2201      	movs	r2, #1
 8001d40:	701a      	strb	r2, [r3, #0]
	}


}
 8001d42:	bf00      	nop
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40020800 	.word	0x40020800
 8001d50:	20000350 	.word	0x20000350
 8001d54:	20000370 	.word	0x20000370

08001d58 <print_Data_Ower_uart>:
// -------------------------------------------------------------------------------------
void print_Data_Ower_uart(uint8_t *RX_BUF, uint8_t *pipe)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b09a      	sub	sp, #104	; 0x68
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
	char buff_uart[90] = {0};
 8001d62:	2300      	movs	r3, #0
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	f107 0310 	add.w	r3, r7, #16
 8001d6a:	2256      	movs	r2, #86	; 0x56
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f003 ffa5 	bl	8005cbe <memset>

	sprintf(buff_uart, "DATA: %s\n\r", RX_BUF);
 8001d74:	f107 030c 	add.w	r3, r7, #12
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	4908      	ldr	r1, [pc, #32]	; (8001d9c <print_Data_Ower_uart+0x44>)
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f003 ff3b 	bl	8005bf8 <siprintf>
	HAL_UART_Transmit(&huart1, (char*)buff_uart, sizeof(buff_uart), 1000);
 8001d82:	f107 010c 	add.w	r1, r7, #12
 8001d86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d8a:	225a      	movs	r2, #90	; 0x5a
 8001d8c:	4804      	ldr	r0, [pc, #16]	; (8001da0 <print_Data_Ower_uart+0x48>)
 8001d8e:	f002 fe96 	bl	8004abe <HAL_UART_Transmit>
}
 8001d92:	bf00      	nop
 8001d94:	3768      	adds	r7, #104	; 0x68
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	08007f70 	.word	0x08007f70
 8001da0:	20000308 	.word	0x20000308

08001da4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001da4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ddc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001da8:	480d      	ldr	r0, [pc, #52]	; (8001de0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001daa:	490e      	ldr	r1, [pc, #56]	; (8001de4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001dac:	4a0e      	ldr	r2, [pc, #56]	; (8001de8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001db0:	e002      	b.n	8001db8 <LoopCopyDataInit>

08001db2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001db2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001db4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001db6:	3304      	adds	r3, #4

08001db8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001db8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dbc:	d3f9      	bcc.n	8001db2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dbe:	4a0b      	ldr	r2, [pc, #44]	; (8001dec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001dc0:	4c0b      	ldr	r4, [pc, #44]	; (8001df0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001dc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dc4:	e001      	b.n	8001dca <LoopFillZerobss>

08001dc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dc8:	3204      	adds	r2, #4

08001dca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dcc:	d3fb      	bcc.n	8001dc6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001dce:	f7ff fd6b 	bl	80018a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dd2:	f003 ffcd 	bl	8005d70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dd6:	f7ff f86d 	bl	8000eb4 <main>
  bx  lr    
 8001dda:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ddc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001de0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001de4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001de8:	08008314 	.word	0x08008314
  ldr r2, =_sbss
 8001dec:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001df0:	200004c4 	.word	0x200004c4

08001df4 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001df4:	e7fe      	b.n	8001df4 <DMA1_Stream0_IRQHandler>
	...

08001df8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dfc:	4b0e      	ldr	r3, [pc, #56]	; (8001e38 <HAL_Init+0x40>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a0d      	ldr	r2, [pc, #52]	; (8001e38 <HAL_Init+0x40>)
 8001e02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e08:	4b0b      	ldr	r3, [pc, #44]	; (8001e38 <HAL_Init+0x40>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a0a      	ldr	r2, [pc, #40]	; (8001e38 <HAL_Init+0x40>)
 8001e0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e14:	4b08      	ldr	r3, [pc, #32]	; (8001e38 <HAL_Init+0x40>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a07      	ldr	r2, [pc, #28]	; (8001e38 <HAL_Init+0x40>)
 8001e1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e20:	2003      	movs	r0, #3
 8001e22:	f000 fce9 	bl	80027f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e26:	200f      	movs	r0, #15
 8001e28:	f000 f808 	bl	8001e3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e2c:	f7ff fac2 	bl	80013b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40023c00 	.word	0x40023c00

08001e3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e44:	4b12      	ldr	r3, [pc, #72]	; (8001e90 <HAL_InitTick+0x54>)
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	4b12      	ldr	r3, [pc, #72]	; (8001e94 <HAL_InitTick+0x58>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f000 fd01 	bl	8002862 <HAL_SYSTICK_Config>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e00e      	b.n	8001e88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2b0f      	cmp	r3, #15
 8001e6e:	d80a      	bhi.n	8001e86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e70:	2200      	movs	r2, #0
 8001e72:	6879      	ldr	r1, [r7, #4]
 8001e74:	f04f 30ff 	mov.w	r0, #4294967295
 8001e78:	f000 fcc9 	bl	800280e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e7c:	4a06      	ldr	r2, [pc, #24]	; (8001e98 <HAL_InitTick+0x5c>)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e82:	2300      	movs	r3, #0
 8001e84:	e000      	b.n	8001e88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	20000000 	.word	0x20000000
 8001e94:	2000000c 	.word	0x2000000c
 8001e98:	20000008 	.word	0x20000008

08001e9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ea0:	4b06      	ldr	r3, [pc, #24]	; (8001ebc <HAL_IncTick+0x20>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	4b06      	ldr	r3, [pc, #24]	; (8001ec0 <HAL_IncTick+0x24>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4413      	add	r3, r2
 8001eac:	4a04      	ldr	r2, [pc, #16]	; (8001ec0 <HAL_IncTick+0x24>)
 8001eae:	6013      	str	r3, [r2, #0]
}
 8001eb0:	bf00      	nop
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	2000000c 	.word	0x2000000c
 8001ec0:	20000374 	.word	0x20000374

08001ec4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ec8:	4b03      	ldr	r3, [pc, #12]	; (8001ed8 <HAL_GetTick+0x14>)
 8001eca:	681b      	ldr	r3, [r3, #0]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	20000374 	.word	0x20000374

08001edc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ee4:	f7ff ffee 	bl	8001ec4 <HAL_GetTick>
 8001ee8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef4:	d005      	beq.n	8001f02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	; (8001f20 <HAL_Delay+0x44>)
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	461a      	mov	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	4413      	add	r3, r2
 8001f00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f02:	bf00      	nop
 8001f04:	f7ff ffde 	bl	8001ec4 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d8f7      	bhi.n	8001f04 <HAL_Delay+0x28>
  {
  }
}
 8001f14:	bf00      	nop
 8001f16:	bf00      	nop
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	2000000c 	.word	0x2000000c

08001f24 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d101      	bne.n	8001f3a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e033      	b.n	8001fa2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d109      	bne.n	8001f56 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f7ff fa5e 	bl	8001404 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5a:	f003 0310 	and.w	r3, r3, #16
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d118      	bne.n	8001f94 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f66:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f6a:	f023 0302 	bic.w	r3, r3, #2
 8001f6e:	f043 0202 	orr.w	r2, r3, #2
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f000 fa68 	bl	800244c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f86:	f023 0303 	bic.w	r3, r3, #3
 8001f8a:	f043 0201 	orr.w	r2, r3, #1
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	641a      	str	r2, [r3, #64]	; 0x40
 8001f92:	e001      	b.n	8001f98 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}

08001faa <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b086      	sub	sp, #24
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	617b      	str	r3, [r7, #20]
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f003 0302 	and.w	r3, r3, #2
 8001fd0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	f003 0320 	and.w	r3, r3, #32
 8001fd8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d049      	beq.n	8002074 <HAL_ADC_IRQHandler+0xca>
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d046      	beq.n	8002074 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fea:	f003 0310 	and.w	r3, r3, #16
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d105      	bne.n	8001ffe <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d12b      	bne.n	8002064 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002010:	2b00      	cmp	r3, #0
 8002012:	d127      	bne.n	8002064 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800201a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800201e:	2b00      	cmp	r3, #0
 8002020:	d006      	beq.n	8002030 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800202c:	2b00      	cmp	r3, #0
 800202e:	d119      	bne.n	8002064 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	685a      	ldr	r2, [r3, #4]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f022 0220 	bic.w	r2, r2, #32
 800203e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002044:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002050:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d105      	bne.n	8002064 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205c:	f043 0201 	orr.w	r2, r3, #1
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f000 f8b0 	bl	80021ca <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f06f 0212 	mvn.w	r2, #18
 8002072:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f003 0304 	and.w	r3, r3, #4
 800207a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002082:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d057      	beq.n	800213a <HAL_ADC_IRQHandler+0x190>
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d054      	beq.n	800213a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002094:	f003 0310 	and.w	r3, r3, #16
 8002098:	2b00      	cmp	r3, #0
 800209a:	d105      	bne.n	80020a8 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d139      	bne.n	800212a <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020bc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d006      	beq.n	80020d2 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d12b      	bne.n	800212a <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d124      	bne.n	800212a <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d11d      	bne.n	800212a <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d119      	bne.n	800212a <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002104:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800211a:	2b00      	cmp	r3, #0
 800211c:	d105      	bne.n	800212a <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002122:	f043 0201 	orr.w	r2, r3, #1
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f000 fa8a 	bl	8002644 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f06f 020c 	mvn.w	r2, #12
 8002138:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f003 0301 	and.w	r3, r3, #1
 8002140:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002148:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d017      	beq.n	8002180 <HAL_ADC_IRQHandler+0x1d6>
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d014      	beq.n	8002180 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	2b01      	cmp	r3, #1
 8002162:	d10d      	bne.n	8002180 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002168:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f000 f834 	bl	80021de <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f06f 0201 	mvn.w	r2, #1
 800217e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f003 0320 	and.w	r3, r3, #32
 8002186:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800218e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d015      	beq.n	80021c2 <HAL_ADC_IRQHandler+0x218>
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d012      	beq.n	80021c2 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a0:	f043 0202 	orr.w	r2, r3, #2
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f06f 0220 	mvn.w	r2, #32
 80021b0:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 f81d 	bl	80021f2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f06f 0220 	mvn.w	r2, #32
 80021c0:	601a      	str	r2, [r3, #0]
  }
}
 80021c2:	bf00      	nop
 80021c4:	3718      	adds	r7, #24
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021ca:	b480      	push	{r7}
 80021cc:	b083      	sub	sp, #12
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80021d2:	bf00      	nop
 80021d4:	370c      	adds	r7, #12
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr

080021de <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80021de:	b480      	push	{r7}
 80021e0:	b083      	sub	sp, #12
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80021e6:	bf00      	nop
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80021f2:	b480      	push	{r7}
 80021f4:	b083      	sub	sp, #12
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80021fa:	bf00      	nop
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
	...

08002208 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002208:	b480      	push	{r7}
 800220a:	b085      	sub	sp, #20
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002212:	2300      	movs	r3, #0
 8002214:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800221c:	2b01      	cmp	r3, #1
 800221e:	d101      	bne.n	8002224 <HAL_ADC_ConfigChannel+0x1c>
 8002220:	2302      	movs	r3, #2
 8002222:	e105      	b.n	8002430 <HAL_ADC_ConfigChannel+0x228>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2201      	movs	r2, #1
 8002228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2b09      	cmp	r3, #9
 8002232:	d925      	bls.n	8002280 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68d9      	ldr	r1, [r3, #12]
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	b29b      	uxth	r3, r3
 8002240:	461a      	mov	r2, r3
 8002242:	4613      	mov	r3, r2
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	4413      	add	r3, r2
 8002248:	3b1e      	subs	r3, #30
 800224a:	2207      	movs	r2, #7
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43da      	mvns	r2, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	400a      	ands	r2, r1
 8002258:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	68d9      	ldr	r1, [r3, #12]
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	689a      	ldr	r2, [r3, #8]
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	b29b      	uxth	r3, r3
 800226a:	4618      	mov	r0, r3
 800226c:	4603      	mov	r3, r0
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	4403      	add	r3, r0
 8002272:	3b1e      	subs	r3, #30
 8002274:	409a      	lsls	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	430a      	orrs	r2, r1
 800227c:	60da      	str	r2, [r3, #12]
 800227e:	e022      	b.n	80022c6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	6919      	ldr	r1, [r3, #16]
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	b29b      	uxth	r3, r3
 800228c:	461a      	mov	r2, r3
 800228e:	4613      	mov	r3, r2
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	4413      	add	r3, r2
 8002294:	2207      	movs	r2, #7
 8002296:	fa02 f303 	lsl.w	r3, r2, r3
 800229a:	43da      	mvns	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	400a      	ands	r2, r1
 80022a2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6919      	ldr	r1, [r3, #16]
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	689a      	ldr	r2, [r3, #8]
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	4618      	mov	r0, r3
 80022b6:	4603      	mov	r3, r0
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	4403      	add	r3, r0
 80022bc:	409a      	lsls	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	2b06      	cmp	r3, #6
 80022cc:	d824      	bhi.n	8002318 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	4613      	mov	r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	4413      	add	r3, r2
 80022de:	3b05      	subs	r3, #5
 80022e0:	221f      	movs	r2, #31
 80022e2:	fa02 f303 	lsl.w	r3, r2, r3
 80022e6:	43da      	mvns	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	400a      	ands	r2, r1
 80022ee:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	4618      	mov	r0, r3
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685a      	ldr	r2, [r3, #4]
 8002302:	4613      	mov	r3, r2
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	4413      	add	r3, r2
 8002308:	3b05      	subs	r3, #5
 800230a:	fa00 f203 	lsl.w	r2, r0, r3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	430a      	orrs	r2, r1
 8002314:	635a      	str	r2, [r3, #52]	; 0x34
 8002316:	e04c      	b.n	80023b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	2b0c      	cmp	r3, #12
 800231e:	d824      	bhi.n	800236a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	4613      	mov	r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	4413      	add	r3, r2
 8002330:	3b23      	subs	r3, #35	; 0x23
 8002332:	221f      	movs	r2, #31
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	43da      	mvns	r2, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	400a      	ands	r2, r1
 8002340:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	b29b      	uxth	r3, r3
 800234e:	4618      	mov	r0, r3
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685a      	ldr	r2, [r3, #4]
 8002354:	4613      	mov	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4413      	add	r3, r2
 800235a:	3b23      	subs	r3, #35	; 0x23
 800235c:	fa00 f203 	lsl.w	r2, r0, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	430a      	orrs	r2, r1
 8002366:	631a      	str	r2, [r3, #48]	; 0x30
 8002368:	e023      	b.n	80023b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685a      	ldr	r2, [r3, #4]
 8002374:	4613      	mov	r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	4413      	add	r3, r2
 800237a:	3b41      	subs	r3, #65	; 0x41
 800237c:	221f      	movs	r2, #31
 800237e:	fa02 f303 	lsl.w	r3, r2, r3
 8002382:	43da      	mvns	r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	400a      	ands	r2, r1
 800238a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	b29b      	uxth	r3, r3
 8002398:	4618      	mov	r0, r3
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685a      	ldr	r2, [r3, #4]
 800239e:	4613      	mov	r3, r2
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	4413      	add	r3, r2
 80023a4:	3b41      	subs	r3, #65	; 0x41
 80023a6:	fa00 f203 	lsl.w	r2, r0, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	430a      	orrs	r2, r1
 80023b0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023b2:	4b22      	ldr	r3, [pc, #136]	; (800243c <HAL_ADC_ConfigChannel+0x234>)
 80023b4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a21      	ldr	r2, [pc, #132]	; (8002440 <HAL_ADC_ConfigChannel+0x238>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d109      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x1cc>
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2b12      	cmp	r3, #18
 80023c6:	d105      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a19      	ldr	r2, [pc, #100]	; (8002440 <HAL_ADC_ConfigChannel+0x238>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d123      	bne.n	8002426 <HAL_ADC_ConfigChannel+0x21e>
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2b10      	cmp	r3, #16
 80023e4:	d003      	beq.n	80023ee <HAL_ADC_ConfigChannel+0x1e6>
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2b11      	cmp	r3, #17
 80023ec:	d11b      	bne.n	8002426 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2b10      	cmp	r3, #16
 8002400:	d111      	bne.n	8002426 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002402:	4b10      	ldr	r3, [pc, #64]	; (8002444 <HAL_ADC_ConfigChannel+0x23c>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a10      	ldr	r2, [pc, #64]	; (8002448 <HAL_ADC_ConfigChannel+0x240>)
 8002408:	fba2 2303 	umull	r2, r3, r2, r3
 800240c:	0c9a      	lsrs	r2, r3, #18
 800240e:	4613      	mov	r3, r2
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	4413      	add	r3, r2
 8002414:	005b      	lsls	r3, r3, #1
 8002416:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002418:	e002      	b.n	8002420 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	3b01      	subs	r3, #1
 800241e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d1f9      	bne.n	800241a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800242e:	2300      	movs	r3, #0
}
 8002430:	4618      	mov	r0, r3
 8002432:	3714      	adds	r7, #20
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr
 800243c:	40012300 	.word	0x40012300
 8002440:	40012000 	.word	0x40012000
 8002444:	20000000 	.word	0x20000000
 8002448:	431bde83 	.word	0x431bde83

0800244c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800244c:	b480      	push	{r7}
 800244e:	b085      	sub	sp, #20
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002454:	4b79      	ldr	r3, [pc, #484]	; (800263c <ADC_Init+0x1f0>)
 8002456:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	685a      	ldr	r2, [r3, #4]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	431a      	orrs	r2, r3
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	685a      	ldr	r2, [r3, #4]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002480:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6859      	ldr	r1, [r3, #4]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	021a      	lsls	r2, r3, #8
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	430a      	orrs	r2, r1
 8002494:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	685a      	ldr	r2, [r3, #4]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80024a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	6859      	ldr	r1, [r3, #4]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	689a      	ldr	r2, [r3, #8]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	430a      	orrs	r2, r1
 80024b6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	689a      	ldr	r2, [r3, #8]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6899      	ldr	r1, [r3, #8]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	68da      	ldr	r2, [r3, #12]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	430a      	orrs	r2, r1
 80024d8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024de:	4a58      	ldr	r2, [pc, #352]	; (8002640 <ADC_Init+0x1f4>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d022      	beq.n	800252a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689a      	ldr	r2, [r3, #8]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80024f2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	6899      	ldr	r1, [r3, #8]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	430a      	orrs	r2, r1
 8002504:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	689a      	ldr	r2, [r3, #8]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002514:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	6899      	ldr	r1, [r3, #8]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	430a      	orrs	r2, r1
 8002526:	609a      	str	r2, [r3, #8]
 8002528:	e00f      	b.n	800254a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689a      	ldr	r2, [r3, #8]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002538:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002548:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f022 0202 	bic.w	r2, r2, #2
 8002558:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	6899      	ldr	r1, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	7e1b      	ldrb	r3, [r3, #24]
 8002564:	005a      	lsls	r2, r3, #1
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	430a      	orrs	r2, r1
 800256c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d01b      	beq.n	80025b0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	685a      	ldr	r2, [r3, #4]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002586:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	685a      	ldr	r2, [r3, #4]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002596:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	6859      	ldr	r1, [r3, #4]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a2:	3b01      	subs	r3, #1
 80025a4:	035a      	lsls	r2, r3, #13
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	430a      	orrs	r2, r1
 80025ac:	605a      	str	r2, [r3, #4]
 80025ae:	e007      	b.n	80025c0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	685a      	ldr	r2, [r3, #4]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025be:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80025ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	69db      	ldr	r3, [r3, #28]
 80025da:	3b01      	subs	r3, #1
 80025dc:	051a      	lsls	r2, r3, #20
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80025f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	6899      	ldr	r1, [r3, #8]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002602:	025a      	lsls	r2, r3, #9
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	430a      	orrs	r2, r1
 800260a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689a      	ldr	r2, [r3, #8]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800261a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6899      	ldr	r1, [r3, #8]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	029a      	lsls	r2, r3, #10
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	430a      	orrs	r2, r1
 800262e:	609a      	str	r2, [r3, #8]
}
 8002630:	bf00      	nop
 8002632:	3714      	adds	r7, #20
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	40012300 	.word	0x40012300
 8002640:	0f000001 	.word	0x0f000001

08002644 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f003 0307 	and.w	r3, r3, #7
 8002666:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002668:	4b0c      	ldr	r3, [pc, #48]	; (800269c <__NVIC_SetPriorityGrouping+0x44>)
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002674:	4013      	ands	r3, r2
 8002676:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002680:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002684:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002688:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800268a:	4a04      	ldr	r2, [pc, #16]	; (800269c <__NVIC_SetPriorityGrouping+0x44>)
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	60d3      	str	r3, [r2, #12]
}
 8002690:	bf00      	nop
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	e000ed00 	.word	0xe000ed00

080026a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026a4:	4b04      	ldr	r3, [pc, #16]	; (80026b8 <__NVIC_GetPriorityGrouping+0x18>)
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	0a1b      	lsrs	r3, r3, #8
 80026aa:	f003 0307 	and.w	r3, r3, #7
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	db0b      	blt.n	80026e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ce:	79fb      	ldrb	r3, [r7, #7]
 80026d0:	f003 021f 	and.w	r2, r3, #31
 80026d4:	4907      	ldr	r1, [pc, #28]	; (80026f4 <__NVIC_EnableIRQ+0x38>)
 80026d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026da:	095b      	lsrs	r3, r3, #5
 80026dc:	2001      	movs	r0, #1
 80026de:	fa00 f202 	lsl.w	r2, r0, r2
 80026e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026e6:	bf00      	nop
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	e000e100 	.word	0xe000e100

080026f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	6039      	str	r1, [r7, #0]
 8002702:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002708:	2b00      	cmp	r3, #0
 800270a:	db0a      	blt.n	8002722 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	b2da      	uxtb	r2, r3
 8002710:	490c      	ldr	r1, [pc, #48]	; (8002744 <__NVIC_SetPriority+0x4c>)
 8002712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002716:	0112      	lsls	r2, r2, #4
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	440b      	add	r3, r1
 800271c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002720:	e00a      	b.n	8002738 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	b2da      	uxtb	r2, r3
 8002726:	4908      	ldr	r1, [pc, #32]	; (8002748 <__NVIC_SetPriority+0x50>)
 8002728:	79fb      	ldrb	r3, [r7, #7]
 800272a:	f003 030f 	and.w	r3, r3, #15
 800272e:	3b04      	subs	r3, #4
 8002730:	0112      	lsls	r2, r2, #4
 8002732:	b2d2      	uxtb	r2, r2
 8002734:	440b      	add	r3, r1
 8002736:	761a      	strb	r2, [r3, #24]
}
 8002738:	bf00      	nop
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr
 8002744:	e000e100 	.word	0xe000e100
 8002748:	e000ed00 	.word	0xe000ed00

0800274c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800274c:	b480      	push	{r7}
 800274e:	b089      	sub	sp, #36	; 0x24
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	f1c3 0307 	rsb	r3, r3, #7
 8002766:	2b04      	cmp	r3, #4
 8002768:	bf28      	it	cs
 800276a:	2304      	movcs	r3, #4
 800276c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	3304      	adds	r3, #4
 8002772:	2b06      	cmp	r3, #6
 8002774:	d902      	bls.n	800277c <NVIC_EncodePriority+0x30>
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	3b03      	subs	r3, #3
 800277a:	e000      	b.n	800277e <NVIC_EncodePriority+0x32>
 800277c:	2300      	movs	r3, #0
 800277e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002780:	f04f 32ff 	mov.w	r2, #4294967295
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	43da      	mvns	r2, r3
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	401a      	ands	r2, r3
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002794:	f04f 31ff 	mov.w	r1, #4294967295
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	fa01 f303 	lsl.w	r3, r1, r3
 800279e:	43d9      	mvns	r1, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a4:	4313      	orrs	r3, r2
         );
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3724      	adds	r7, #36	; 0x24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
	...

080027b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	3b01      	subs	r3, #1
 80027c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027c4:	d301      	bcc.n	80027ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027c6:	2301      	movs	r3, #1
 80027c8:	e00f      	b.n	80027ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027ca:	4a0a      	ldr	r2, [pc, #40]	; (80027f4 <SysTick_Config+0x40>)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	3b01      	subs	r3, #1
 80027d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027d2:	210f      	movs	r1, #15
 80027d4:	f04f 30ff 	mov.w	r0, #4294967295
 80027d8:	f7ff ff8e 	bl	80026f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027dc:	4b05      	ldr	r3, [pc, #20]	; (80027f4 <SysTick_Config+0x40>)
 80027de:	2200      	movs	r2, #0
 80027e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027e2:	4b04      	ldr	r3, [pc, #16]	; (80027f4 <SysTick_Config+0x40>)
 80027e4:	2207      	movs	r2, #7
 80027e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	e000e010 	.word	0xe000e010

080027f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f7ff ff29 	bl	8002658 <__NVIC_SetPriorityGrouping>
}
 8002806:	bf00      	nop
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800280e:	b580      	push	{r7, lr}
 8002810:	b086      	sub	sp, #24
 8002812:	af00      	add	r7, sp, #0
 8002814:	4603      	mov	r3, r0
 8002816:	60b9      	str	r1, [r7, #8]
 8002818:	607a      	str	r2, [r7, #4]
 800281a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800281c:	2300      	movs	r3, #0
 800281e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002820:	f7ff ff3e 	bl	80026a0 <__NVIC_GetPriorityGrouping>
 8002824:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	68b9      	ldr	r1, [r7, #8]
 800282a:	6978      	ldr	r0, [r7, #20]
 800282c:	f7ff ff8e 	bl	800274c <NVIC_EncodePriority>
 8002830:	4602      	mov	r2, r0
 8002832:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002836:	4611      	mov	r1, r2
 8002838:	4618      	mov	r0, r3
 800283a:	f7ff ff5d 	bl	80026f8 <__NVIC_SetPriority>
}
 800283e:	bf00      	nop
 8002840:	3718      	adds	r7, #24
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b082      	sub	sp, #8
 800284a:	af00      	add	r7, sp, #0
 800284c:	4603      	mov	r3, r0
 800284e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff ff31 	bl	80026bc <__NVIC_EnableIRQ>
}
 800285a:	bf00      	nop
 800285c:	3708      	adds	r7, #8
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002862:	b580      	push	{r7, lr}
 8002864:	b082      	sub	sp, #8
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7ff ffa2 	bl	80027b4 <SysTick_Config>
 8002870:	4603      	mov	r3, r0
}
 8002872:	4618      	mov	r0, r3
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
	...

0800287c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800287c:	b480      	push	{r7}
 800287e:	b089      	sub	sp, #36	; 0x24
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002886:	2300      	movs	r3, #0
 8002888:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800288a:	2300      	movs	r3, #0
 800288c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800288e:	2300      	movs	r3, #0
 8002890:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002892:	2300      	movs	r3, #0
 8002894:	61fb      	str	r3, [r7, #28]
 8002896:	e159      	b.n	8002b4c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002898:	2201      	movs	r2, #1
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	4013      	ands	r3, r2
 80028aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028ac:	693a      	ldr	r2, [r7, #16]
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	f040 8148 	bne.w	8002b46 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f003 0303 	and.w	r3, r3, #3
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d005      	beq.n	80028ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d130      	bne.n	8002930 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	005b      	lsls	r3, r3, #1
 80028d8:	2203      	movs	r2, #3
 80028da:	fa02 f303 	lsl.w	r3, r2, r3
 80028de:	43db      	mvns	r3, r3
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	4013      	ands	r3, r2
 80028e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	68da      	ldr	r2, [r3, #12]
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	fa02 f303 	lsl.w	r3, r2, r3
 80028f2:	69ba      	ldr	r2, [r7, #24]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	69ba      	ldr	r2, [r7, #24]
 80028fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002904:	2201      	movs	r2, #1
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	43db      	mvns	r3, r3
 800290e:	69ba      	ldr	r2, [r7, #24]
 8002910:	4013      	ands	r3, r2
 8002912:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	091b      	lsrs	r3, r3, #4
 800291a:	f003 0201 	and.w	r2, r3, #1
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	4313      	orrs	r3, r2
 8002928:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f003 0303 	and.w	r3, r3, #3
 8002938:	2b03      	cmp	r3, #3
 800293a:	d017      	beq.n	800296c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	2203      	movs	r2, #3
 8002948:	fa02 f303 	lsl.w	r3, r2, r3
 800294c:	43db      	mvns	r3, r3
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	4013      	ands	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	689a      	ldr	r2, [r3, #8]
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	4313      	orrs	r3, r2
 8002964:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f003 0303 	and.w	r3, r3, #3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d123      	bne.n	80029c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	08da      	lsrs	r2, r3, #3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	3208      	adds	r2, #8
 8002980:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002984:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	220f      	movs	r2, #15
 8002990:	fa02 f303 	lsl.w	r3, r2, r3
 8002994:	43db      	mvns	r3, r3
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	4013      	ands	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	691a      	ldr	r2, [r3, #16]
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	f003 0307 	and.w	r3, r3, #7
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	08da      	lsrs	r2, r3, #3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	3208      	adds	r2, #8
 80029ba:	69b9      	ldr	r1, [r7, #24]
 80029bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	2203      	movs	r2, #3
 80029cc:	fa02 f303 	lsl.w	r3, r2, r3
 80029d0:	43db      	mvns	r3, r3
 80029d2:	69ba      	ldr	r2, [r7, #24]
 80029d4:	4013      	ands	r3, r2
 80029d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f003 0203 	and.w	r2, r3, #3
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	005b      	lsls	r3, r3, #1
 80029e4:	fa02 f303 	lsl.w	r3, r2, r3
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	f000 80a2 	beq.w	8002b46 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a02:	2300      	movs	r3, #0
 8002a04:	60fb      	str	r3, [r7, #12]
 8002a06:	4b57      	ldr	r3, [pc, #348]	; (8002b64 <HAL_GPIO_Init+0x2e8>)
 8002a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a0a:	4a56      	ldr	r2, [pc, #344]	; (8002b64 <HAL_GPIO_Init+0x2e8>)
 8002a0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a10:	6453      	str	r3, [r2, #68]	; 0x44
 8002a12:	4b54      	ldr	r3, [pc, #336]	; (8002b64 <HAL_GPIO_Init+0x2e8>)
 8002a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a1a:	60fb      	str	r3, [r7, #12]
 8002a1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a1e:	4a52      	ldr	r2, [pc, #328]	; (8002b68 <HAL_GPIO_Init+0x2ec>)
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	089b      	lsrs	r3, r3, #2
 8002a24:	3302      	adds	r3, #2
 8002a26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	f003 0303 	and.w	r3, r3, #3
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	220f      	movs	r2, #15
 8002a36:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3a:	43db      	mvns	r3, r3
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a49      	ldr	r2, [pc, #292]	; (8002b6c <HAL_GPIO_Init+0x2f0>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d019      	beq.n	8002a7e <HAL_GPIO_Init+0x202>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a48      	ldr	r2, [pc, #288]	; (8002b70 <HAL_GPIO_Init+0x2f4>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d013      	beq.n	8002a7a <HAL_GPIO_Init+0x1fe>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a47      	ldr	r2, [pc, #284]	; (8002b74 <HAL_GPIO_Init+0x2f8>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d00d      	beq.n	8002a76 <HAL_GPIO_Init+0x1fa>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4a46      	ldr	r2, [pc, #280]	; (8002b78 <HAL_GPIO_Init+0x2fc>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d007      	beq.n	8002a72 <HAL_GPIO_Init+0x1f6>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a45      	ldr	r2, [pc, #276]	; (8002b7c <HAL_GPIO_Init+0x300>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d101      	bne.n	8002a6e <HAL_GPIO_Init+0x1f2>
 8002a6a:	2304      	movs	r3, #4
 8002a6c:	e008      	b.n	8002a80 <HAL_GPIO_Init+0x204>
 8002a6e:	2307      	movs	r3, #7
 8002a70:	e006      	b.n	8002a80 <HAL_GPIO_Init+0x204>
 8002a72:	2303      	movs	r3, #3
 8002a74:	e004      	b.n	8002a80 <HAL_GPIO_Init+0x204>
 8002a76:	2302      	movs	r3, #2
 8002a78:	e002      	b.n	8002a80 <HAL_GPIO_Init+0x204>
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e000      	b.n	8002a80 <HAL_GPIO_Init+0x204>
 8002a7e:	2300      	movs	r3, #0
 8002a80:	69fa      	ldr	r2, [r7, #28]
 8002a82:	f002 0203 	and.w	r2, r2, #3
 8002a86:	0092      	lsls	r2, r2, #2
 8002a88:	4093      	lsls	r3, r2
 8002a8a:	69ba      	ldr	r2, [r7, #24]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a90:	4935      	ldr	r1, [pc, #212]	; (8002b68 <HAL_GPIO_Init+0x2ec>)
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	089b      	lsrs	r3, r3, #2
 8002a96:	3302      	adds	r3, #2
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a9e:	4b38      	ldr	r3, [pc, #224]	; (8002b80 <HAL_GPIO_Init+0x304>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	43db      	mvns	r3, r3
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d003      	beq.n	8002ac2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ac2:	4a2f      	ldr	r2, [pc, #188]	; (8002b80 <HAL_GPIO_Init+0x304>)
 8002ac4:	69bb      	ldr	r3, [r7, #24]
 8002ac6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ac8:	4b2d      	ldr	r3, [pc, #180]	; (8002b80 <HAL_GPIO_Init+0x304>)
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d003      	beq.n	8002aec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002aec:	4a24      	ldr	r2, [pc, #144]	; (8002b80 <HAL_GPIO_Init+0x304>)
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002af2:	4b23      	ldr	r3, [pc, #140]	; (8002b80 <HAL_GPIO_Init+0x304>)
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	43db      	mvns	r3, r3
 8002afc:	69ba      	ldr	r2, [r7, #24]
 8002afe:	4013      	ands	r3, r2
 8002b00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d003      	beq.n	8002b16 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002b0e:	69ba      	ldr	r2, [r7, #24]
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b16:	4a1a      	ldr	r2, [pc, #104]	; (8002b80 <HAL_GPIO_Init+0x304>)
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b1c:	4b18      	ldr	r3, [pc, #96]	; (8002b80 <HAL_GPIO_Init+0x304>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	43db      	mvns	r3, r3
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	4013      	ands	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d003      	beq.n	8002b40 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002b38:	69ba      	ldr	r2, [r7, #24]
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b40:	4a0f      	ldr	r2, [pc, #60]	; (8002b80 <HAL_GPIO_Init+0x304>)
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	61fb      	str	r3, [r7, #28]
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	2b0f      	cmp	r3, #15
 8002b50:	f67f aea2 	bls.w	8002898 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b54:	bf00      	nop
 8002b56:	bf00      	nop
 8002b58:	3724      	adds	r7, #36	; 0x24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	40023800 	.word	0x40023800
 8002b68:	40013800 	.word	0x40013800
 8002b6c:	40020000 	.word	0x40020000
 8002b70:	40020400 	.word	0x40020400
 8002b74:	40020800 	.word	0x40020800
 8002b78:	40020c00 	.word	0x40020c00
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	40013c00 	.word	0x40013c00

08002b84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	807b      	strh	r3, [r7, #2]
 8002b90:	4613      	mov	r3, r2
 8002b92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b94:	787b      	ldrb	r3, [r7, #1]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d003      	beq.n	8002ba2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b9a:	887a      	ldrh	r2, [r7, #2]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ba0:	e003      	b.n	8002baa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ba2:	887b      	ldrh	r3, [r7, #2]
 8002ba4:	041a      	lsls	r2, r3, #16
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	619a      	str	r2, [r3, #24]
}
 8002baa:	bf00      	nop
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr

08002bb6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bb6:	b480      	push	{r7}
 8002bb8:	b085      	sub	sp, #20
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	6078      	str	r0, [r7, #4]
 8002bbe:	460b      	mov	r3, r1
 8002bc0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	695b      	ldr	r3, [r3, #20]
 8002bc6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002bc8:	887a      	ldrh	r2, [r7, #2]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	041a      	lsls	r2, r3, #16
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	43d9      	mvns	r1, r3
 8002bd4:	887b      	ldrh	r3, [r7, #2]
 8002bd6:	400b      	ands	r3, r1
 8002bd8:	431a      	orrs	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	619a      	str	r2, [r3, #24]
}
 8002bde:	bf00      	nop
 8002be0:	3714      	adds	r7, #20
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
	...

08002bec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002bf6:	4b08      	ldr	r3, [pc, #32]	; (8002c18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bf8:	695a      	ldr	r2, [r3, #20]
 8002bfa:	88fb      	ldrh	r3, [r7, #6]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d006      	beq.n	8002c10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c02:	4a05      	ldr	r2, [pc, #20]	; (8002c18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c04:	88fb      	ldrh	r3, [r7, #6]
 8002c06:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c08:	88fb      	ldrh	r3, [r7, #6]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7fe fbbc 	bl	8001388 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c10:	bf00      	nop
 8002c12:	3708      	adds	r7, #8
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	40013c00 	.word	0x40013c00

08002c1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e12b      	b.n	8002e86 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d106      	bne.n	8002c48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f7fe fc2a 	bl	800149c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2224      	movs	r2, #36	; 0x24
 8002c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f022 0201 	bic.w	r2, r2, #1
 8002c5e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c6e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c7e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c80:	f000 fd40 	bl	8003704 <HAL_RCC_GetPCLK1Freq>
 8002c84:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	4a81      	ldr	r2, [pc, #516]	; (8002e90 <HAL_I2C_Init+0x274>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d807      	bhi.n	8002ca0 <HAL_I2C_Init+0x84>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	4a80      	ldr	r2, [pc, #512]	; (8002e94 <HAL_I2C_Init+0x278>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	bf94      	ite	ls
 8002c98:	2301      	movls	r3, #1
 8002c9a:	2300      	movhi	r3, #0
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	e006      	b.n	8002cae <HAL_I2C_Init+0x92>
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	4a7d      	ldr	r2, [pc, #500]	; (8002e98 <HAL_I2C_Init+0x27c>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	bf94      	ite	ls
 8002ca8:	2301      	movls	r3, #1
 8002caa:	2300      	movhi	r3, #0
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e0e7      	b.n	8002e86 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	4a78      	ldr	r2, [pc, #480]	; (8002e9c <HAL_I2C_Init+0x280>)
 8002cba:	fba2 2303 	umull	r2, r3, r2, r3
 8002cbe:	0c9b      	lsrs	r3, r3, #18
 8002cc0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68ba      	ldr	r2, [r7, #8]
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	6a1b      	ldr	r3, [r3, #32]
 8002cdc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	4a6a      	ldr	r2, [pc, #424]	; (8002e90 <HAL_I2C_Init+0x274>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d802      	bhi.n	8002cf0 <HAL_I2C_Init+0xd4>
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	3301      	adds	r3, #1
 8002cee:	e009      	b.n	8002d04 <HAL_I2C_Init+0xe8>
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002cf6:	fb02 f303 	mul.w	r3, r2, r3
 8002cfa:	4a69      	ldr	r2, [pc, #420]	; (8002ea0 <HAL_I2C_Init+0x284>)
 8002cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8002d00:	099b      	lsrs	r3, r3, #6
 8002d02:	3301      	adds	r3, #1
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	6812      	ldr	r2, [r2, #0]
 8002d08:	430b      	orrs	r3, r1
 8002d0a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	69db      	ldr	r3, [r3, #28]
 8002d12:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002d16:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	495c      	ldr	r1, [pc, #368]	; (8002e90 <HAL_I2C_Init+0x274>)
 8002d20:	428b      	cmp	r3, r1
 8002d22:	d819      	bhi.n	8002d58 <HAL_I2C_Init+0x13c>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	1e59      	subs	r1, r3, #1
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d32:	1c59      	adds	r1, r3, #1
 8002d34:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002d38:	400b      	ands	r3, r1
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00a      	beq.n	8002d54 <HAL_I2C_Init+0x138>
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	1e59      	subs	r1, r3, #1
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d52:	e051      	b.n	8002df8 <HAL_I2C_Init+0x1dc>
 8002d54:	2304      	movs	r3, #4
 8002d56:	e04f      	b.n	8002df8 <HAL_I2C_Init+0x1dc>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d111      	bne.n	8002d84 <HAL_I2C_Init+0x168>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	1e58      	subs	r0, r3, #1
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6859      	ldr	r1, [r3, #4]
 8002d68:	460b      	mov	r3, r1
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	440b      	add	r3, r1
 8002d6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d72:	3301      	adds	r3, #1
 8002d74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	bf0c      	ite	eq
 8002d7c:	2301      	moveq	r3, #1
 8002d7e:	2300      	movne	r3, #0
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	e012      	b.n	8002daa <HAL_I2C_Init+0x18e>
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	1e58      	subs	r0, r3, #1
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6859      	ldr	r1, [r3, #4]
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	440b      	add	r3, r1
 8002d92:	0099      	lsls	r1, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	bf0c      	ite	eq
 8002da4:	2301      	moveq	r3, #1
 8002da6:	2300      	movne	r3, #0
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <HAL_I2C_Init+0x196>
 8002dae:	2301      	movs	r3, #1
 8002db0:	e022      	b.n	8002df8 <HAL_I2C_Init+0x1dc>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d10e      	bne.n	8002dd8 <HAL_I2C_Init+0x1bc>
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	1e58      	subs	r0, r3, #1
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6859      	ldr	r1, [r3, #4]
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	440b      	add	r3, r1
 8002dc8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dcc:	3301      	adds	r3, #1
 8002dce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002dd6:	e00f      	b.n	8002df8 <HAL_I2C_Init+0x1dc>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	1e58      	subs	r0, r3, #1
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6859      	ldr	r1, [r3, #4]
 8002de0:	460b      	mov	r3, r1
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	440b      	add	r3, r1
 8002de6:	0099      	lsls	r1, r3, #2
 8002de8:	440b      	add	r3, r1
 8002dea:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dee:	3301      	adds	r3, #1
 8002df0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002df4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002df8:	6879      	ldr	r1, [r7, #4]
 8002dfa:	6809      	ldr	r1, [r1, #0]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	69da      	ldr	r2, [r3, #28]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a1b      	ldr	r3, [r3, #32]
 8002e12:	431a      	orrs	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002e26:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	6911      	ldr	r1, [r2, #16]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	68d2      	ldr	r2, [r2, #12]
 8002e32:	4311      	orrs	r1, r2
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	6812      	ldr	r2, [r2, #0]
 8002e38:	430b      	orrs	r3, r1
 8002e3a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	695a      	ldr	r2, [r3, #20]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	430a      	orrs	r2, r1
 8002e56:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f042 0201 	orr.w	r2, r2, #1
 8002e66:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2220      	movs	r2, #32
 8002e72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3710      	adds	r7, #16
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	000186a0 	.word	0x000186a0
 8002e94:	001e847f 	.word	0x001e847f
 8002e98:	003d08ff 	.word	0x003d08ff
 8002e9c:	431bde83 	.word	0x431bde83
 8002ea0:	10624dd3 	.word	0x10624dd3

08002ea4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d101      	bne.n	8002eb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e267      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0301 	and.w	r3, r3, #1
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d075      	beq.n	8002fae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ec2:	4b88      	ldr	r3, [pc, #544]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f003 030c 	and.w	r3, r3, #12
 8002eca:	2b04      	cmp	r3, #4
 8002ecc:	d00c      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ece:	4b85      	ldr	r3, [pc, #532]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ed6:	2b08      	cmp	r3, #8
 8002ed8:	d112      	bne.n	8002f00 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eda:	4b82      	ldr	r3, [pc, #520]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ee2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ee6:	d10b      	bne.n	8002f00 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ee8:	4b7e      	ldr	r3, [pc, #504]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d05b      	beq.n	8002fac <HAL_RCC_OscConfig+0x108>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d157      	bne.n	8002fac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e242      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f08:	d106      	bne.n	8002f18 <HAL_RCC_OscConfig+0x74>
 8002f0a:	4b76      	ldr	r3, [pc, #472]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a75      	ldr	r2, [pc, #468]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002f10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f14:	6013      	str	r3, [r2, #0]
 8002f16:	e01d      	b.n	8002f54 <HAL_RCC_OscConfig+0xb0>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f20:	d10c      	bne.n	8002f3c <HAL_RCC_OscConfig+0x98>
 8002f22:	4b70      	ldr	r3, [pc, #448]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a6f      	ldr	r2, [pc, #444]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002f28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f2c:	6013      	str	r3, [r2, #0]
 8002f2e:	4b6d      	ldr	r3, [pc, #436]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a6c      	ldr	r2, [pc, #432]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002f34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f38:	6013      	str	r3, [r2, #0]
 8002f3a:	e00b      	b.n	8002f54 <HAL_RCC_OscConfig+0xb0>
 8002f3c:	4b69      	ldr	r3, [pc, #420]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a68      	ldr	r2, [pc, #416]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002f42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f46:	6013      	str	r3, [r2, #0]
 8002f48:	4b66      	ldr	r3, [pc, #408]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a65      	ldr	r2, [pc, #404]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002f4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d013      	beq.n	8002f84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f5c:	f7fe ffb2 	bl	8001ec4 <HAL_GetTick>
 8002f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f62:	e008      	b.n	8002f76 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f64:	f7fe ffae 	bl	8001ec4 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	2b64      	cmp	r3, #100	; 0x64
 8002f70:	d901      	bls.n	8002f76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e207      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f76:	4b5b      	ldr	r3, [pc, #364]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d0f0      	beq.n	8002f64 <HAL_RCC_OscConfig+0xc0>
 8002f82:	e014      	b.n	8002fae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f84:	f7fe ff9e 	bl	8001ec4 <HAL_GetTick>
 8002f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f8a:	e008      	b.n	8002f9e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f8c:	f7fe ff9a 	bl	8001ec4 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	2b64      	cmp	r3, #100	; 0x64
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e1f3      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f9e:	4b51      	ldr	r3, [pc, #324]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1f0      	bne.n	8002f8c <HAL_RCC_OscConfig+0xe8>
 8002faa:	e000      	b.n	8002fae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d063      	beq.n	8003082 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fba:	4b4a      	ldr	r3, [pc, #296]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f003 030c 	and.w	r3, r3, #12
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00b      	beq.n	8002fde <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fc6:	4b47      	ldr	r3, [pc, #284]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fce:	2b08      	cmp	r3, #8
 8002fd0:	d11c      	bne.n	800300c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fd2:	4b44      	ldr	r3, [pc, #272]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d116      	bne.n	800300c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fde:	4b41      	ldr	r3, [pc, #260]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d005      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x152>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d001      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e1c7      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ff6:	4b3b      	ldr	r3, [pc, #236]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	691b      	ldr	r3, [r3, #16]
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	4937      	ldr	r1, [pc, #220]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8003006:	4313      	orrs	r3, r2
 8003008:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800300a:	e03a      	b.n	8003082 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d020      	beq.n	8003056 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003014:	4b34      	ldr	r3, [pc, #208]	; (80030e8 <HAL_RCC_OscConfig+0x244>)
 8003016:	2201      	movs	r2, #1
 8003018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800301a:	f7fe ff53 	bl	8001ec4 <HAL_GetTick>
 800301e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003020:	e008      	b.n	8003034 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003022:	f7fe ff4f 	bl	8001ec4 <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	2b02      	cmp	r3, #2
 800302e:	d901      	bls.n	8003034 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e1a8      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003034:	4b2b      	ldr	r3, [pc, #172]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0302 	and.w	r3, r3, #2
 800303c:	2b00      	cmp	r3, #0
 800303e:	d0f0      	beq.n	8003022 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003040:	4b28      	ldr	r3, [pc, #160]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	691b      	ldr	r3, [r3, #16]
 800304c:	00db      	lsls	r3, r3, #3
 800304e:	4925      	ldr	r1, [pc, #148]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8003050:	4313      	orrs	r3, r2
 8003052:	600b      	str	r3, [r1, #0]
 8003054:	e015      	b.n	8003082 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003056:	4b24      	ldr	r3, [pc, #144]	; (80030e8 <HAL_RCC_OscConfig+0x244>)
 8003058:	2200      	movs	r2, #0
 800305a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800305c:	f7fe ff32 	bl	8001ec4 <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003064:	f7fe ff2e 	bl	8001ec4 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b02      	cmp	r3, #2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e187      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003076:	4b1b      	ldr	r3, [pc, #108]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f0      	bne.n	8003064 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0308 	and.w	r3, r3, #8
 800308a:	2b00      	cmp	r3, #0
 800308c:	d036      	beq.n	80030fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	695b      	ldr	r3, [r3, #20]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d016      	beq.n	80030c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003096:	4b15      	ldr	r3, [pc, #84]	; (80030ec <HAL_RCC_OscConfig+0x248>)
 8003098:	2201      	movs	r2, #1
 800309a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800309c:	f7fe ff12 	bl	8001ec4 <HAL_GetTick>
 80030a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030a2:	e008      	b.n	80030b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030a4:	f7fe ff0e 	bl	8001ec4 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e167      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030b6:	4b0b      	ldr	r3, [pc, #44]	; (80030e4 <HAL_RCC_OscConfig+0x240>)
 80030b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d0f0      	beq.n	80030a4 <HAL_RCC_OscConfig+0x200>
 80030c2:	e01b      	b.n	80030fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030c4:	4b09      	ldr	r3, [pc, #36]	; (80030ec <HAL_RCC_OscConfig+0x248>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ca:	f7fe fefb 	bl	8001ec4 <HAL_GetTick>
 80030ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030d0:	e00e      	b.n	80030f0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030d2:	f7fe fef7 	bl	8001ec4 <HAL_GetTick>
 80030d6:	4602      	mov	r2, r0
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d907      	bls.n	80030f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e150      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
 80030e4:	40023800 	.word	0x40023800
 80030e8:	42470000 	.word	0x42470000
 80030ec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030f0:	4b88      	ldr	r3, [pc, #544]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 80030f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d1ea      	bne.n	80030d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0304 	and.w	r3, r3, #4
 8003104:	2b00      	cmp	r3, #0
 8003106:	f000 8097 	beq.w	8003238 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800310a:	2300      	movs	r3, #0
 800310c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800310e:	4b81      	ldr	r3, [pc, #516]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10f      	bne.n	800313a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800311a:	2300      	movs	r3, #0
 800311c:	60bb      	str	r3, [r7, #8]
 800311e:	4b7d      	ldr	r3, [pc, #500]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 8003120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003122:	4a7c      	ldr	r2, [pc, #496]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 8003124:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003128:	6413      	str	r3, [r2, #64]	; 0x40
 800312a:	4b7a      	ldr	r3, [pc, #488]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 800312c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003132:	60bb      	str	r3, [r7, #8]
 8003134:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003136:	2301      	movs	r3, #1
 8003138:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800313a:	4b77      	ldr	r3, [pc, #476]	; (8003318 <HAL_RCC_OscConfig+0x474>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003142:	2b00      	cmp	r3, #0
 8003144:	d118      	bne.n	8003178 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003146:	4b74      	ldr	r3, [pc, #464]	; (8003318 <HAL_RCC_OscConfig+0x474>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a73      	ldr	r2, [pc, #460]	; (8003318 <HAL_RCC_OscConfig+0x474>)
 800314c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003150:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003152:	f7fe feb7 	bl	8001ec4 <HAL_GetTick>
 8003156:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003158:	e008      	b.n	800316c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800315a:	f7fe feb3 	bl	8001ec4 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	2b02      	cmp	r3, #2
 8003166:	d901      	bls.n	800316c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e10c      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800316c:	4b6a      	ldr	r3, [pc, #424]	; (8003318 <HAL_RCC_OscConfig+0x474>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003174:	2b00      	cmp	r3, #0
 8003176:	d0f0      	beq.n	800315a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	2b01      	cmp	r3, #1
 800317e:	d106      	bne.n	800318e <HAL_RCC_OscConfig+0x2ea>
 8003180:	4b64      	ldr	r3, [pc, #400]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 8003182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003184:	4a63      	ldr	r2, [pc, #396]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 8003186:	f043 0301 	orr.w	r3, r3, #1
 800318a:	6713      	str	r3, [r2, #112]	; 0x70
 800318c:	e01c      	b.n	80031c8 <HAL_RCC_OscConfig+0x324>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	2b05      	cmp	r3, #5
 8003194:	d10c      	bne.n	80031b0 <HAL_RCC_OscConfig+0x30c>
 8003196:	4b5f      	ldr	r3, [pc, #380]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 8003198:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800319a:	4a5e      	ldr	r2, [pc, #376]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 800319c:	f043 0304 	orr.w	r3, r3, #4
 80031a0:	6713      	str	r3, [r2, #112]	; 0x70
 80031a2:	4b5c      	ldr	r3, [pc, #368]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 80031a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031a6:	4a5b      	ldr	r2, [pc, #364]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 80031a8:	f043 0301 	orr.w	r3, r3, #1
 80031ac:	6713      	str	r3, [r2, #112]	; 0x70
 80031ae:	e00b      	b.n	80031c8 <HAL_RCC_OscConfig+0x324>
 80031b0:	4b58      	ldr	r3, [pc, #352]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 80031b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031b4:	4a57      	ldr	r2, [pc, #348]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 80031b6:	f023 0301 	bic.w	r3, r3, #1
 80031ba:	6713      	str	r3, [r2, #112]	; 0x70
 80031bc:	4b55      	ldr	r3, [pc, #340]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 80031be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031c0:	4a54      	ldr	r2, [pc, #336]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 80031c2:	f023 0304 	bic.w	r3, r3, #4
 80031c6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d015      	beq.n	80031fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d0:	f7fe fe78 	bl	8001ec4 <HAL_GetTick>
 80031d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031d6:	e00a      	b.n	80031ee <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031d8:	f7fe fe74 	bl	8001ec4 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e0cb      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031ee:	4b49      	ldr	r3, [pc, #292]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 80031f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d0ee      	beq.n	80031d8 <HAL_RCC_OscConfig+0x334>
 80031fa:	e014      	b.n	8003226 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031fc:	f7fe fe62 	bl	8001ec4 <HAL_GetTick>
 8003200:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003202:	e00a      	b.n	800321a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003204:	f7fe fe5e 	bl	8001ec4 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003212:	4293      	cmp	r3, r2
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e0b5      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800321a:	4b3e      	ldr	r3, [pc, #248]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 800321c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1ee      	bne.n	8003204 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003226:	7dfb      	ldrb	r3, [r7, #23]
 8003228:	2b01      	cmp	r3, #1
 800322a:	d105      	bne.n	8003238 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800322c:	4b39      	ldr	r3, [pc, #228]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 800322e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003230:	4a38      	ldr	r2, [pc, #224]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 8003232:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003236:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	2b00      	cmp	r3, #0
 800323e:	f000 80a1 	beq.w	8003384 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003242:	4b34      	ldr	r3, [pc, #208]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f003 030c 	and.w	r3, r3, #12
 800324a:	2b08      	cmp	r3, #8
 800324c:	d05c      	beq.n	8003308 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	699b      	ldr	r3, [r3, #24]
 8003252:	2b02      	cmp	r3, #2
 8003254:	d141      	bne.n	80032da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003256:	4b31      	ldr	r3, [pc, #196]	; (800331c <HAL_RCC_OscConfig+0x478>)
 8003258:	2200      	movs	r2, #0
 800325a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800325c:	f7fe fe32 	bl	8001ec4 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003264:	f7fe fe2e 	bl	8001ec4 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e087      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003276:	4b27      	ldr	r3, [pc, #156]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1f0      	bne.n	8003264 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	69da      	ldr	r2, [r3, #28]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6a1b      	ldr	r3, [r3, #32]
 800328a:	431a      	orrs	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003290:	019b      	lsls	r3, r3, #6
 8003292:	431a      	orrs	r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003298:	085b      	lsrs	r3, r3, #1
 800329a:	3b01      	subs	r3, #1
 800329c:	041b      	lsls	r3, r3, #16
 800329e:	431a      	orrs	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a4:	061b      	lsls	r3, r3, #24
 80032a6:	491b      	ldr	r1, [pc, #108]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032ac:	4b1b      	ldr	r3, [pc, #108]	; (800331c <HAL_RCC_OscConfig+0x478>)
 80032ae:	2201      	movs	r2, #1
 80032b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b2:	f7fe fe07 	bl	8001ec4 <HAL_GetTick>
 80032b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032b8:	e008      	b.n	80032cc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032ba:	f7fe fe03 	bl	8001ec4 <HAL_GetTick>
 80032be:	4602      	mov	r2, r0
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d901      	bls.n	80032cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	e05c      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032cc:	4b11      	ldr	r3, [pc, #68]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d0f0      	beq.n	80032ba <HAL_RCC_OscConfig+0x416>
 80032d8:	e054      	b.n	8003384 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032da:	4b10      	ldr	r3, [pc, #64]	; (800331c <HAL_RCC_OscConfig+0x478>)
 80032dc:	2200      	movs	r2, #0
 80032de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032e0:	f7fe fdf0 	bl	8001ec4 <HAL_GetTick>
 80032e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032e6:	e008      	b.n	80032fa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032e8:	f7fe fdec 	bl	8001ec4 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	d901      	bls.n	80032fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e045      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032fa:	4b06      	ldr	r3, [pc, #24]	; (8003314 <HAL_RCC_OscConfig+0x470>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d1f0      	bne.n	80032e8 <HAL_RCC_OscConfig+0x444>
 8003306:	e03d      	b.n	8003384 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	699b      	ldr	r3, [r3, #24]
 800330c:	2b01      	cmp	r3, #1
 800330e:	d107      	bne.n	8003320 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e038      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
 8003314:	40023800 	.word	0x40023800
 8003318:	40007000 	.word	0x40007000
 800331c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003320:	4b1b      	ldr	r3, [pc, #108]	; (8003390 <HAL_RCC_OscConfig+0x4ec>)
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	699b      	ldr	r3, [r3, #24]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d028      	beq.n	8003380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003338:	429a      	cmp	r2, r3
 800333a:	d121      	bne.n	8003380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003346:	429a      	cmp	r2, r3
 8003348:	d11a      	bne.n	8003380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800334a:	68fa      	ldr	r2, [r7, #12]
 800334c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003350:	4013      	ands	r3, r2
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003356:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003358:	4293      	cmp	r3, r2
 800335a:	d111      	bne.n	8003380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003366:	085b      	lsrs	r3, r3, #1
 8003368:	3b01      	subs	r3, #1
 800336a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800336c:	429a      	cmp	r2, r3
 800336e:	d107      	bne.n	8003380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800337a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800337c:	429a      	cmp	r2, r3
 800337e:	d001      	beq.n	8003384 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e000      	b.n	8003386 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3718      	adds	r7, #24
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	40023800 	.word	0x40023800

08003394 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d101      	bne.n	80033a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e0cc      	b.n	8003542 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033a8:	4b68      	ldr	r3, [pc, #416]	; (800354c <HAL_RCC_ClockConfig+0x1b8>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 0307 	and.w	r3, r3, #7
 80033b0:	683a      	ldr	r2, [r7, #0]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d90c      	bls.n	80033d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033b6:	4b65      	ldr	r3, [pc, #404]	; (800354c <HAL_RCC_ClockConfig+0x1b8>)
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	b2d2      	uxtb	r2, r2
 80033bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033be:	4b63      	ldr	r3, [pc, #396]	; (800354c <HAL_RCC_ClockConfig+0x1b8>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0307 	and.w	r3, r3, #7
 80033c6:	683a      	ldr	r2, [r7, #0]
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d001      	beq.n	80033d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e0b8      	b.n	8003542 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0302 	and.w	r3, r3, #2
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d020      	beq.n	800341e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0304 	and.w	r3, r3, #4
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d005      	beq.n	80033f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033e8:	4b59      	ldr	r3, [pc, #356]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	4a58      	ldr	r2, [pc, #352]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 80033ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80033f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0308 	and.w	r3, r3, #8
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d005      	beq.n	800340c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003400:	4b53      	ldr	r3, [pc, #332]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	4a52      	ldr	r2, [pc, #328]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003406:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800340a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800340c:	4b50      	ldr	r3, [pc, #320]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	494d      	ldr	r1, [pc, #308]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 800341a:	4313      	orrs	r3, r2
 800341c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	2b00      	cmp	r3, #0
 8003428:	d044      	beq.n	80034b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	2b01      	cmp	r3, #1
 8003430:	d107      	bne.n	8003442 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003432:	4b47      	ldr	r3, [pc, #284]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d119      	bne.n	8003472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e07f      	b.n	8003542 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	2b02      	cmp	r3, #2
 8003448:	d003      	beq.n	8003452 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800344e:	2b03      	cmp	r3, #3
 8003450:	d107      	bne.n	8003462 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003452:	4b3f      	ldr	r3, [pc, #252]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d109      	bne.n	8003472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e06f      	b.n	8003542 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003462:	4b3b      	ldr	r3, [pc, #236]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b00      	cmp	r3, #0
 800346c:	d101      	bne.n	8003472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e067      	b.n	8003542 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003472:	4b37      	ldr	r3, [pc, #220]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f023 0203 	bic.w	r2, r3, #3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	4934      	ldr	r1, [pc, #208]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003480:	4313      	orrs	r3, r2
 8003482:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003484:	f7fe fd1e 	bl	8001ec4 <HAL_GetTick>
 8003488:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800348a:	e00a      	b.n	80034a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800348c:	f7fe fd1a 	bl	8001ec4 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	f241 3288 	movw	r2, #5000	; 0x1388
 800349a:	4293      	cmp	r3, r2
 800349c:	d901      	bls.n	80034a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e04f      	b.n	8003542 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034a2:	4b2b      	ldr	r3, [pc, #172]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f003 020c 	and.w	r2, r3, #12
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d1eb      	bne.n	800348c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034b4:	4b25      	ldr	r3, [pc, #148]	; (800354c <HAL_RCC_ClockConfig+0x1b8>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0307 	and.w	r3, r3, #7
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d20c      	bcs.n	80034dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c2:	4b22      	ldr	r3, [pc, #136]	; (800354c <HAL_RCC_ClockConfig+0x1b8>)
 80034c4:	683a      	ldr	r2, [r7, #0]
 80034c6:	b2d2      	uxtb	r2, r2
 80034c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ca:	4b20      	ldr	r3, [pc, #128]	; (800354c <HAL_RCC_ClockConfig+0x1b8>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0307 	and.w	r3, r3, #7
 80034d2:	683a      	ldr	r2, [r7, #0]
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d001      	beq.n	80034dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e032      	b.n	8003542 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0304 	and.w	r3, r3, #4
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d008      	beq.n	80034fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034e8:	4b19      	ldr	r3, [pc, #100]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	4916      	ldr	r1, [pc, #88]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0308 	and.w	r3, r3, #8
 8003502:	2b00      	cmp	r3, #0
 8003504:	d009      	beq.n	800351a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003506:	4b12      	ldr	r3, [pc, #72]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	00db      	lsls	r3, r3, #3
 8003514:	490e      	ldr	r1, [pc, #56]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003516:	4313      	orrs	r3, r2
 8003518:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800351a:	f000 f821 	bl	8003560 <HAL_RCC_GetSysClockFreq>
 800351e:	4602      	mov	r2, r0
 8003520:	4b0b      	ldr	r3, [pc, #44]	; (8003550 <HAL_RCC_ClockConfig+0x1bc>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	091b      	lsrs	r3, r3, #4
 8003526:	f003 030f 	and.w	r3, r3, #15
 800352a:	490a      	ldr	r1, [pc, #40]	; (8003554 <HAL_RCC_ClockConfig+0x1c0>)
 800352c:	5ccb      	ldrb	r3, [r1, r3]
 800352e:	fa22 f303 	lsr.w	r3, r2, r3
 8003532:	4a09      	ldr	r2, [pc, #36]	; (8003558 <HAL_RCC_ClockConfig+0x1c4>)
 8003534:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003536:	4b09      	ldr	r3, [pc, #36]	; (800355c <HAL_RCC_ClockConfig+0x1c8>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4618      	mov	r0, r3
 800353c:	f7fe fc7e 	bl	8001e3c <HAL_InitTick>

  return HAL_OK;
 8003540:	2300      	movs	r3, #0
}
 8003542:	4618      	mov	r0, r3
 8003544:	3710      	adds	r7, #16
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	40023c00 	.word	0x40023c00
 8003550:	40023800 	.word	0x40023800
 8003554:	08007f7c 	.word	0x08007f7c
 8003558:	20000000 	.word	0x20000000
 800355c:	20000008 	.word	0x20000008

08003560 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003560:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003564:	b090      	sub	sp, #64	; 0x40
 8003566:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003568:	2300      	movs	r3, #0
 800356a:	637b      	str	r3, [r7, #52]	; 0x34
 800356c:	2300      	movs	r3, #0
 800356e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003570:	2300      	movs	r3, #0
 8003572:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003574:	2300      	movs	r3, #0
 8003576:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003578:	4b59      	ldr	r3, [pc, #356]	; (80036e0 <HAL_RCC_GetSysClockFreq+0x180>)
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	f003 030c 	and.w	r3, r3, #12
 8003580:	2b08      	cmp	r3, #8
 8003582:	d00d      	beq.n	80035a0 <HAL_RCC_GetSysClockFreq+0x40>
 8003584:	2b08      	cmp	r3, #8
 8003586:	f200 80a1 	bhi.w	80036cc <HAL_RCC_GetSysClockFreq+0x16c>
 800358a:	2b00      	cmp	r3, #0
 800358c:	d002      	beq.n	8003594 <HAL_RCC_GetSysClockFreq+0x34>
 800358e:	2b04      	cmp	r3, #4
 8003590:	d003      	beq.n	800359a <HAL_RCC_GetSysClockFreq+0x3a>
 8003592:	e09b      	b.n	80036cc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003594:	4b53      	ldr	r3, [pc, #332]	; (80036e4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003596:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003598:	e09b      	b.n	80036d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800359a:	4b53      	ldr	r3, [pc, #332]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x188>)
 800359c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800359e:	e098      	b.n	80036d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035a0:	4b4f      	ldr	r3, [pc, #316]	; (80036e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035a8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035aa:	4b4d      	ldr	r3, [pc, #308]	; (80036e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d028      	beq.n	8003608 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035b6:	4b4a      	ldr	r3, [pc, #296]	; (80036e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	099b      	lsrs	r3, r3, #6
 80035bc:	2200      	movs	r2, #0
 80035be:	623b      	str	r3, [r7, #32]
 80035c0:	627a      	str	r2, [r7, #36]	; 0x24
 80035c2:	6a3b      	ldr	r3, [r7, #32]
 80035c4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80035c8:	2100      	movs	r1, #0
 80035ca:	4b47      	ldr	r3, [pc, #284]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80035cc:	fb03 f201 	mul.w	r2, r3, r1
 80035d0:	2300      	movs	r3, #0
 80035d2:	fb00 f303 	mul.w	r3, r0, r3
 80035d6:	4413      	add	r3, r2
 80035d8:	4a43      	ldr	r2, [pc, #268]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80035da:	fba0 1202 	umull	r1, r2, r0, r2
 80035de:	62fa      	str	r2, [r7, #44]	; 0x2c
 80035e0:	460a      	mov	r2, r1
 80035e2:	62ba      	str	r2, [r7, #40]	; 0x28
 80035e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035e6:	4413      	add	r3, r2
 80035e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035ec:	2200      	movs	r2, #0
 80035ee:	61bb      	str	r3, [r7, #24]
 80035f0:	61fa      	str	r2, [r7, #28]
 80035f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035f6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80035fa:	f7fd fadd 	bl	8000bb8 <__aeabi_uldivmod>
 80035fe:	4602      	mov	r2, r0
 8003600:	460b      	mov	r3, r1
 8003602:	4613      	mov	r3, r2
 8003604:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003606:	e053      	b.n	80036b0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003608:	4b35      	ldr	r3, [pc, #212]	; (80036e0 <HAL_RCC_GetSysClockFreq+0x180>)
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	099b      	lsrs	r3, r3, #6
 800360e:	2200      	movs	r2, #0
 8003610:	613b      	str	r3, [r7, #16]
 8003612:	617a      	str	r2, [r7, #20]
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800361a:	f04f 0b00 	mov.w	fp, #0
 800361e:	4652      	mov	r2, sl
 8003620:	465b      	mov	r3, fp
 8003622:	f04f 0000 	mov.w	r0, #0
 8003626:	f04f 0100 	mov.w	r1, #0
 800362a:	0159      	lsls	r1, r3, #5
 800362c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003630:	0150      	lsls	r0, r2, #5
 8003632:	4602      	mov	r2, r0
 8003634:	460b      	mov	r3, r1
 8003636:	ebb2 080a 	subs.w	r8, r2, sl
 800363a:	eb63 090b 	sbc.w	r9, r3, fp
 800363e:	f04f 0200 	mov.w	r2, #0
 8003642:	f04f 0300 	mov.w	r3, #0
 8003646:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800364a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800364e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003652:	ebb2 0408 	subs.w	r4, r2, r8
 8003656:	eb63 0509 	sbc.w	r5, r3, r9
 800365a:	f04f 0200 	mov.w	r2, #0
 800365e:	f04f 0300 	mov.w	r3, #0
 8003662:	00eb      	lsls	r3, r5, #3
 8003664:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003668:	00e2      	lsls	r2, r4, #3
 800366a:	4614      	mov	r4, r2
 800366c:	461d      	mov	r5, r3
 800366e:	eb14 030a 	adds.w	r3, r4, sl
 8003672:	603b      	str	r3, [r7, #0]
 8003674:	eb45 030b 	adc.w	r3, r5, fp
 8003678:	607b      	str	r3, [r7, #4]
 800367a:	f04f 0200 	mov.w	r2, #0
 800367e:	f04f 0300 	mov.w	r3, #0
 8003682:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003686:	4629      	mov	r1, r5
 8003688:	028b      	lsls	r3, r1, #10
 800368a:	4621      	mov	r1, r4
 800368c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003690:	4621      	mov	r1, r4
 8003692:	028a      	lsls	r2, r1, #10
 8003694:	4610      	mov	r0, r2
 8003696:	4619      	mov	r1, r3
 8003698:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800369a:	2200      	movs	r2, #0
 800369c:	60bb      	str	r3, [r7, #8]
 800369e:	60fa      	str	r2, [r7, #12]
 80036a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036a4:	f7fd fa88 	bl	8000bb8 <__aeabi_uldivmod>
 80036a8:	4602      	mov	r2, r0
 80036aa:	460b      	mov	r3, r1
 80036ac:	4613      	mov	r3, r2
 80036ae:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80036b0:	4b0b      	ldr	r3, [pc, #44]	; (80036e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	0c1b      	lsrs	r3, r3, #16
 80036b6:	f003 0303 	and.w	r3, r3, #3
 80036ba:	3301      	adds	r3, #1
 80036bc:	005b      	lsls	r3, r3, #1
 80036be:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80036c0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80036c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80036ca:	e002      	b.n	80036d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036cc:	4b05      	ldr	r3, [pc, #20]	; (80036e4 <HAL_RCC_GetSysClockFreq+0x184>)
 80036ce:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80036d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3740      	adds	r7, #64	; 0x40
 80036d8:	46bd      	mov	sp, r7
 80036da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036de:	bf00      	nop
 80036e0:	40023800 	.word	0x40023800
 80036e4:	00f42400 	.word	0x00f42400
 80036e8:	017d7840 	.word	0x017d7840

080036ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036ec:	b480      	push	{r7}
 80036ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036f0:	4b03      	ldr	r3, [pc, #12]	; (8003700 <HAL_RCC_GetHCLKFreq+0x14>)
 80036f2:	681b      	ldr	r3, [r3, #0]
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	20000000 	.word	0x20000000

08003704 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003708:	f7ff fff0 	bl	80036ec <HAL_RCC_GetHCLKFreq>
 800370c:	4602      	mov	r2, r0
 800370e:	4b05      	ldr	r3, [pc, #20]	; (8003724 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	0a9b      	lsrs	r3, r3, #10
 8003714:	f003 0307 	and.w	r3, r3, #7
 8003718:	4903      	ldr	r1, [pc, #12]	; (8003728 <HAL_RCC_GetPCLK1Freq+0x24>)
 800371a:	5ccb      	ldrb	r3, [r1, r3]
 800371c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003720:	4618      	mov	r0, r3
 8003722:	bd80      	pop	{r7, pc}
 8003724:	40023800 	.word	0x40023800
 8003728:	08007f8c 	.word	0x08007f8c

0800372c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003730:	f7ff ffdc 	bl	80036ec <HAL_RCC_GetHCLKFreq>
 8003734:	4602      	mov	r2, r0
 8003736:	4b05      	ldr	r3, [pc, #20]	; (800374c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	0b5b      	lsrs	r3, r3, #13
 800373c:	f003 0307 	and.w	r3, r3, #7
 8003740:	4903      	ldr	r1, [pc, #12]	; (8003750 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003742:	5ccb      	ldrb	r3, [r1, r3]
 8003744:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003748:	4618      	mov	r0, r3
 800374a:	bd80      	pop	{r7, pc}
 800374c:	40023800 	.word	0x40023800
 8003750:	08007f8c 	.word	0x08007f8c

08003754 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b086      	sub	sp, #24
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800375c:	2300      	movs	r3, #0
 800375e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003760:	2300      	movs	r3, #0
 8003762:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0301 	and.w	r3, r3, #1
 800376c:	2b00      	cmp	r3, #0
 800376e:	d105      	bne.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003778:	2b00      	cmp	r3, #0
 800377a:	d035      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800377c:	4b67      	ldr	r3, [pc, #412]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800377e:	2200      	movs	r2, #0
 8003780:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003782:	f7fe fb9f 	bl	8001ec4 <HAL_GetTick>
 8003786:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003788:	e008      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800378a:	f7fe fb9b 	bl	8001ec4 <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	2b02      	cmp	r3, #2
 8003796:	d901      	bls.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	e0ba      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800379c:	4b60      	ldr	r3, [pc, #384]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d1f0      	bne.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	019a      	lsls	r2, r3, #6
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	071b      	lsls	r3, r3, #28
 80037b4:	495a      	ldr	r1, [pc, #360]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80037b6:	4313      	orrs	r3, r2
 80037b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80037bc:	4b57      	ldr	r3, [pc, #348]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80037be:	2201      	movs	r2, #1
 80037c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80037c2:	f7fe fb7f 	bl	8001ec4 <HAL_GetTick>
 80037c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80037c8:	e008      	b.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80037ca:	f7fe fb7b 	bl	8001ec4 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d901      	bls.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e09a      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80037dc:	4b50      	ldr	r3, [pc, #320]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d0f0      	beq.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0302 	and.w	r3, r3, #2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f000 8083 	beq.w	80038fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80037f6:	2300      	movs	r3, #0
 80037f8:	60fb      	str	r3, [r7, #12]
 80037fa:	4b49      	ldr	r3, [pc, #292]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80037fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fe:	4a48      	ldr	r2, [pc, #288]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003804:	6413      	str	r3, [r2, #64]	; 0x40
 8003806:	4b46      	ldr	r3, [pc, #280]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800380e:	60fb      	str	r3, [r7, #12]
 8003810:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003812:	4b44      	ldr	r3, [pc, #272]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a43      	ldr	r2, [pc, #268]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003818:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800381c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800381e:	f7fe fb51 	bl	8001ec4 <HAL_GetTick>
 8003822:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003824:	e008      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003826:	f7fe fb4d 	bl	8001ec4 <HAL_GetTick>
 800382a:	4602      	mov	r2, r0
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	1ad3      	subs	r3, r2, r3
 8003830:	2b02      	cmp	r3, #2
 8003832:	d901      	bls.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003834:	2303      	movs	r3, #3
 8003836:	e06c      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003838:	4b3a      	ldr	r3, [pc, #232]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003840:	2b00      	cmp	r3, #0
 8003842:	d0f0      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003844:	4b36      	ldr	r3, [pc, #216]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003848:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800384c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d02f      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800385c:	693a      	ldr	r2, [r7, #16]
 800385e:	429a      	cmp	r2, r3
 8003860:	d028      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003862:	4b2f      	ldr	r3, [pc, #188]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003866:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800386a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800386c:	4b2e      	ldr	r3, [pc, #184]	; (8003928 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800386e:	2201      	movs	r2, #1
 8003870:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003872:	4b2d      	ldr	r3, [pc, #180]	; (8003928 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003874:	2200      	movs	r2, #0
 8003876:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003878:	4a29      	ldr	r2, [pc, #164]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800387e:	4b28      	ldr	r3, [pc, #160]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003882:	f003 0301 	and.w	r3, r3, #1
 8003886:	2b01      	cmp	r3, #1
 8003888:	d114      	bne.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800388a:	f7fe fb1b 	bl	8001ec4 <HAL_GetTick>
 800388e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003890:	e00a      	b.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003892:	f7fe fb17 	bl	8001ec4 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	f241 3288 	movw	r2, #5000	; 0x1388
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d901      	bls.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e034      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038a8:	4b1d      	ldr	r3, [pc, #116]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ac:	f003 0302 	and.w	r3, r3, #2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d0ee      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038c0:	d10d      	bne.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80038c2:	4b17      	ldr	r3, [pc, #92]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80038d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038d6:	4912      	ldr	r1, [pc, #72]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	608b      	str	r3, [r1, #8]
 80038dc:	e005      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x196>
 80038de:	4b10      	ldr	r3, [pc, #64]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	4a0f      	ldr	r2, [pc, #60]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038e4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80038e8:	6093      	str	r3, [r2, #8]
 80038ea:	4b0d      	ldr	r3, [pc, #52]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038f6:	490a      	ldr	r1, [pc, #40]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0308 	and.w	r3, r3, #8
 8003904:	2b00      	cmp	r3, #0
 8003906:	d003      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	7c1a      	ldrb	r2, [r3, #16]
 800390c:	4b07      	ldr	r3, [pc, #28]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800390e:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3718      	adds	r7, #24
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	42470068 	.word	0x42470068
 8003920:	40023800 	.word	0x40023800
 8003924:	40007000 	.word	0x40007000
 8003928:	42470e40 	.word	0x42470e40
 800392c:	424711e0 	.word	0x424711e0

08003930 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d101      	bne.n	8003946 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e066      	b.n	8003a14 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	7f5b      	ldrb	r3, [r3, #29]
 800394a:	b2db      	uxtb	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	d105      	bne.n	800395c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f7fd fde8 	bl	800152c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2202      	movs	r2, #2
 8003960:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	22ca      	movs	r2, #202	; 0xca
 8003968:	625a      	str	r2, [r3, #36]	; 0x24
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2253      	movs	r2, #83	; 0x53
 8003970:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f000 f998 	bl	8003ca8 <RTC_EnterInitMode>
 8003978:	4603      	mov	r3, r0
 800397a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800397c:	7bfb      	ldrb	r3, [r7, #15]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d12c      	bne.n	80039dc <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	687a      	ldr	r2, [r7, #4]
 800398a:	6812      	ldr	r2, [r2, #0]
 800398c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003990:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003994:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	6899      	ldr	r1, [r3, #8]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685a      	ldr	r2, [r3, #4]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	691b      	ldr	r3, [r3, #16]
 80039a4:	431a      	orrs	r2, r3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	431a      	orrs	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	430a      	orrs	r2, r1
 80039b2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	68d2      	ldr	r2, [r2, #12]
 80039bc:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	6919      	ldr	r1, [r3, #16]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	041a      	lsls	r2, r3, #16
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f000 f99f 	bl	8003d16 <RTC_ExitInitMode>
 80039d8:	4603      	mov	r3, r0
 80039da:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80039dc:	7bfb      	ldrb	r3, [r7, #15]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d113      	bne.n	8003a0a <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80039f0:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	699a      	ldr	r2, [r3, #24]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	430a      	orrs	r2, r1
 8003a02:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2201      	movs	r2, #1
 8003a08:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	22ff      	movs	r2, #255	; 0xff
 8003a10:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8003a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003a1c:	b590      	push	{r4, r7, lr}
 8003a1e:	b087      	sub	sp, #28
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	7f1b      	ldrb	r3, [r3, #28]
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d101      	bne.n	8003a38 <HAL_RTC_SetTime+0x1c>
 8003a34:	2302      	movs	r3, #2
 8003a36:	e087      	b.n	8003b48 <HAL_RTC_SetTime+0x12c>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2202      	movs	r2, #2
 8003a42:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d126      	bne.n	8003a98 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d102      	bne.n	8003a5e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 f97c 	bl	8003d60 <RTC_ByteToBcd2>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	785b      	ldrb	r3, [r3, #1]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f000 f975 	bl	8003d60 <RTC_ByteToBcd2>
 8003a76:	4603      	mov	r3, r0
 8003a78:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003a7a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	789b      	ldrb	r3, [r3, #2]
 8003a80:	4618      	mov	r0, r3
 8003a82:	f000 f96d 	bl	8003d60 <RTC_ByteToBcd2>
 8003a86:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003a88:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	78db      	ldrb	r3, [r3, #3]
 8003a90:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003a92:	4313      	orrs	r3, r2
 8003a94:	617b      	str	r3, [r7, #20]
 8003a96:	e018      	b.n	8003aca <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d102      	bne.n	8003aac <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	785b      	ldrb	r3, [r3, #1]
 8003ab6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003ab8:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8003aba:	68ba      	ldr	r2, [r7, #8]
 8003abc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003abe:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	78db      	ldrb	r3, [r3, #3]
 8003ac4:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	22ca      	movs	r2, #202	; 0xca
 8003ad0:	625a      	str	r2, [r3, #36]	; 0x24
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2253      	movs	r2, #83	; 0x53
 8003ad8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f000 f8e4 	bl	8003ca8 <RTC_EnterInitMode>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003ae4:	7cfb      	ldrb	r3, [r7, #19]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d120      	bne.n	8003b2c <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003af4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003af8:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003b08:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	6899      	ldr	r1, [r3, #8]
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	68da      	ldr	r2, [r3, #12]
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	691b      	ldr	r3, [r3, #16]
 8003b18:	431a      	orrs	r2, r3
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	430a      	orrs	r2, r1
 8003b20:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003b22:	68f8      	ldr	r0, [r7, #12]
 8003b24:	f000 f8f7 	bl	8003d16 <RTC_ExitInitMode>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003b2c:	7cfb      	ldrb	r3, [r7, #19]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d102      	bne.n	8003b38 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2201      	movs	r2, #1
 8003b36:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	22ff      	movs	r2, #255	; 0xff
 8003b3e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	771a      	strb	r2, [r3, #28]

  return status;
 8003b46:	7cfb      	ldrb	r3, [r7, #19]
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	371c      	adds	r7, #28
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd90      	pop	{r4, r7, pc}

08003b50 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003b50:	b590      	push	{r4, r7, lr}
 8003b52:	b087      	sub	sp, #28
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	7f1b      	ldrb	r3, [r3, #28]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d101      	bne.n	8003b6c <HAL_RTC_SetDate+0x1c>
 8003b68:	2302      	movs	r3, #2
 8003b6a:	e071      	b.n	8003c50 <HAL_RTC_SetDate+0x100>
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2202      	movs	r2, #2
 8003b76:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d10e      	bne.n	8003b9c <HAL_RTC_SetDate+0x4c>
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	785b      	ldrb	r3, [r3, #1]
 8003b82:	f003 0310 	and.w	r3, r3, #16
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d008      	beq.n	8003b9c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	785b      	ldrb	r3, [r3, #1]
 8003b8e:	f023 0310 	bic.w	r3, r3, #16
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	330a      	adds	r3, #10
 8003b96:	b2da      	uxtb	r2, r3
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d11c      	bne.n	8003bdc <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	78db      	ldrb	r3, [r3, #3]
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f000 f8da 	bl	8003d60 <RTC_ByteToBcd2>
 8003bac:	4603      	mov	r3, r0
 8003bae:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	785b      	ldrb	r3, [r3, #1]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f000 f8d3 	bl	8003d60 <RTC_ByteToBcd2>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003bbe:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	789b      	ldrb	r3, [r3, #2]
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f000 f8cb 	bl	8003d60 <RTC_ByteToBcd2>
 8003bca:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003bcc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	781b      	ldrb	r3, [r3, #0]
 8003bd4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	617b      	str	r3, [r7, #20]
 8003bda:	e00e      	b.n	8003bfa <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	78db      	ldrb	r3, [r3, #3]
 8003be0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	785b      	ldrb	r3, [r3, #1]
 8003be6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003be8:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8003bea:	68ba      	ldr	r2, [r7, #8]
 8003bec:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003bee:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	22ca      	movs	r2, #202	; 0xca
 8003c00:	625a      	str	r2, [r3, #36]	; 0x24
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	2253      	movs	r2, #83	; 0x53
 8003c08:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f000 f84c 	bl	8003ca8 <RTC_EnterInitMode>
 8003c10:	4603      	mov	r3, r0
 8003c12:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003c14:	7cfb      	ldrb	r3, [r7, #19]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10c      	bne.n	8003c34 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003c24:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003c28:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f000 f873 	bl	8003d16 <RTC_ExitInitMode>
 8003c30:	4603      	mov	r3, r0
 8003c32:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003c34:	7cfb      	ldrb	r3, [r7, #19]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d102      	bne.n	8003c40 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	22ff      	movs	r2, #255	; 0xff
 8003c46:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	771a      	strb	r2, [r3, #28]

  return status;
 8003c4e:	7cfb      	ldrb	r3, [r7, #19]
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	371c      	adds	r7, #28
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd90      	pop	{r4, r7, pc}

08003c58 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c60:	2300      	movs	r3, #0
 8003c62:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68da      	ldr	r2, [r3, #12]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003c72:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c74:	f7fe f926 	bl	8001ec4 <HAL_GetTick>
 8003c78:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003c7a:	e009      	b.n	8003c90 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003c7c:	f7fe f922 	bl	8001ec4 <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c8a:	d901      	bls.n	8003c90 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	e007      	b.n	8003ca0 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	f003 0320 	and.w	r3, r3, #32
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d0ee      	beq.n	8003c7c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003c9e:	2300      	movs	r3, #0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3710      	adds	r7, #16
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}

08003ca8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d122      	bne.n	8003d0c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	68da      	ldr	r2, [r3, #12]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003cd4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003cd6:	f7fe f8f5 	bl	8001ec4 <HAL_GetTick>
 8003cda:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003cdc:	e00c      	b.n	8003cf8 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003cde:	f7fe f8f1 	bl	8001ec4 <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003cec:	d904      	bls.n	8003cf8 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2204      	movs	r2, #4
 8003cf2:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d102      	bne.n	8003d0c <RTC_EnterInitMode+0x64>
 8003d06:	7bfb      	ldrb	r3, [r7, #15]
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d1e8      	bne.n	8003cde <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3710      	adds	r7, #16
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}

08003d16 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003d16:	b580      	push	{r7, lr}
 8003d18:	b084      	sub	sp, #16
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68da      	ldr	r2, [r3, #12]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d30:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	f003 0320 	and.w	r3, r3, #32
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d10a      	bne.n	8003d56 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f7ff ff89 	bl	8003c58 <HAL_RTC_WaitForSynchro>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d004      	beq.n	8003d56 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2204      	movs	r2, #4
 8003d50:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3710      	adds	r7, #16
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b085      	sub	sp, #20
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	4603      	mov	r3, r0
 8003d68:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8003d6e:	e005      	b.n	8003d7c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
 8003d72:	3301      	adds	r3, #1
 8003d74:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8003d76:	79fb      	ldrb	r3, [r7, #7]
 8003d78:	3b0a      	subs	r3, #10
 8003d7a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8003d7c:	79fb      	ldrb	r3, [r7, #7]
 8003d7e:	2b09      	cmp	r3, #9
 8003d80:	d8f6      	bhi.n	8003d70 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8003d82:	7bfb      	ldrb	r3, [r7, #15]
 8003d84:	011b      	lsls	r3, r3, #4
 8003d86:	b2da      	uxtb	r2, r3
 8003d88:	79fb      	ldrb	r3, [r7, #7]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	b2db      	uxtb	r3, r3
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3714      	adds	r7, #20
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr

08003d9a <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8003d9a:	b580      	push	{r7, lr}
 8003d9c:	b086      	sub	sp, #24
 8003d9e:	af00      	add	r7, sp, #0
 8003da0:	60f8      	str	r0, [r7, #12]
 8003da2:	60b9      	str	r1, [r7, #8]
 8003da4:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8003da6:	2300      	movs	r3, #0
 8003da8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	7f1b      	ldrb	r3, [r3, #28]
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d101      	bne.n	8003db6 <HAL_RTCEx_SetWakeUpTimer+0x1c>
 8003db2:	2302      	movs	r3, #2
 8003db4:	e08a      	b.n	8003ecc <HAL_RTCEx_SetWakeUpTimer+0x132>
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2201      	movs	r2, #1
 8003dba:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2202      	movs	r2, #2
 8003dc0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	22ca      	movs	r2, #202	; 0xca
 8003dc8:	625a      	str	r2, [r3, #36]	; 0x24
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2253      	movs	r2, #83	; 0x53
 8003dd0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d01e      	beq.n	8003e1e <HAL_RTCEx_SetWakeUpTimer+0x84>
  {
    tickstart = HAL_GetTick();
 8003de0:	f7fe f870 	bl	8001ec4 <HAL_GetTick>
 8003de4:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8003de6:	e013      	b.n	8003e10 <HAL_RTCEx_SetWakeUpTimer+0x76>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003de8:	f7fe f86c 	bl	8001ec4 <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003df6:	d90b      	bls.n	8003e10 <HAL_RTCEx_SetWakeUpTimer+0x76>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	22ff      	movs	r2, #255	; 0xff
 8003dfe:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2203      	movs	r2, #3
 8003e04:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e05d      	b.n	8003ecc <HAL_RTCEx_SetWakeUpTimer+0x132>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	f003 0304 	and.w	r3, r3, #4
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1e4      	bne.n	8003de8 <HAL_RTCEx_SetWakeUpTimer+0x4e>
      }
    }
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e2c:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	b2da      	uxtb	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003e3e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e40:	f7fe f840 	bl	8001ec4 <HAL_GetTick>
 8003e44:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003e46:	e013      	b.n	8003e70 <HAL_RTCEx_SetWakeUpTimer+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003e48:	f7fe f83c 	bl	8001ec4 <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e56:	d90b      	bls.n	8003e70 <HAL_RTCEx_SetWakeUpTimer+0xd6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	22ff      	movs	r2, #255	; 0xff
 8003e5e:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2203      	movs	r2, #3
 8003e64:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e02d      	b.n	8003ecc <HAL_RTCEx_SetWakeUpTimer+0x132>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	f003 0304 	and.w	r3, r3, #4
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d0e4      	beq.n	8003e48 <HAL_RTCEx_SetWakeUpTimer+0xae>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	689a      	ldr	r2, [r3, #8]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 0207 	bic.w	r2, r2, #7
 8003e8c:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	6899      	ldr	r1, [r3, #8]
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68ba      	ldr	r2, [r7, #8]
 8003ea4:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	689a      	ldr	r2, [r3, #8]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003eb4:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	22ff      	movs	r2, #255	; 0xff
 8003ebc:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8003eca:	2300      	movs	r3, #0
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3718      	adds	r7, #24
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}

08003ed4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d101      	bne.n	8003ee6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e07b      	b.n	8003fde <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d108      	bne.n	8003f00 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ef6:	d009      	beq.n	8003f0c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	61da      	str	r2, [r3, #28]
 8003efe:	e005      	b.n	8003f0c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d106      	bne.n	8003f2c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f7fd fb2c 	bl	8001584 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2202      	movs	r2, #2
 8003f30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f42:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003f54:	431a      	orrs	r2, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f5e:	431a      	orrs	r2, r3
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	691b      	ldr	r3, [r3, #16]
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	431a      	orrs	r2, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	431a      	orrs	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	699b      	ldr	r3, [r3, #24]
 8003f78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f7c:	431a      	orrs	r2, r3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f86:	431a      	orrs	r2, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a1b      	ldr	r3, [r3, #32]
 8003f8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f90:	ea42 0103 	orr.w	r1, r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f98:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	430a      	orrs	r2, r1
 8003fa2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	0c1b      	lsrs	r3, r3, #16
 8003faa:	f003 0104 	and.w	r1, r3, #4
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb2:	f003 0210 	and.w	r2, r3, #16
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	430a      	orrs	r2, r1
 8003fbc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	69da      	ldr	r2, [r3, #28]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fcc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003fdc:	2300      	movs	r3, #0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3708      	adds	r7, #8
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}

08003fe6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fe6:	b580      	push	{r7, lr}
 8003fe8:	b088      	sub	sp, #32
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	60f8      	str	r0, [r7, #12]
 8003fee:	60b9      	str	r1, [r7, #8]
 8003ff0:	603b      	str	r3, [r7, #0]
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004000:	2b01      	cmp	r3, #1
 8004002:	d101      	bne.n	8004008 <HAL_SPI_Transmit+0x22>
 8004004:	2302      	movs	r3, #2
 8004006:	e126      	b.n	8004256 <HAL_SPI_Transmit+0x270>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004010:	f7fd ff58 	bl	8001ec4 <HAL_GetTick>
 8004014:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004016:	88fb      	ldrh	r3, [r7, #6]
 8004018:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2b01      	cmp	r3, #1
 8004024:	d002      	beq.n	800402c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004026:	2302      	movs	r3, #2
 8004028:	77fb      	strb	r3, [r7, #31]
    goto error;
 800402a:	e10b      	b.n	8004244 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d002      	beq.n	8004038 <HAL_SPI_Transmit+0x52>
 8004032:	88fb      	ldrh	r3, [r7, #6]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d102      	bne.n	800403e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800403c:	e102      	b.n	8004244 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2203      	movs	r2, #3
 8004042:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2200      	movs	r2, #0
 800404a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	68ba      	ldr	r2, [r7, #8]
 8004050:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	88fa      	ldrh	r2, [r7, #6]
 8004056:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	88fa      	ldrh	r2, [r7, #6]
 800405c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2200      	movs	r2, #0
 8004062:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2200      	movs	r2, #0
 8004068:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2200      	movs	r2, #0
 8004074:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2200      	movs	r2, #0
 800407a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004084:	d10f      	bne.n	80040a6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004094:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040a4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040b0:	2b40      	cmp	r3, #64	; 0x40
 80040b2:	d007      	beq.n	80040c4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80040c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040cc:	d14b      	bne.n	8004166 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d002      	beq.n	80040dc <HAL_SPI_Transmit+0xf6>
 80040d6:	8afb      	ldrh	r3, [r7, #22]
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d13e      	bne.n	800415a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e0:	881a      	ldrh	r2, [r3, #0]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ec:	1c9a      	adds	r2, r3, #2
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	3b01      	subs	r3, #1
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004100:	e02b      	b.n	800415a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	2b02      	cmp	r3, #2
 800410e:	d112      	bne.n	8004136 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004114:	881a      	ldrh	r2, [r3, #0]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004120:	1c9a      	adds	r2, r3, #2
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800412a:	b29b      	uxth	r3, r3
 800412c:	3b01      	subs	r3, #1
 800412e:	b29a      	uxth	r2, r3
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	86da      	strh	r2, [r3, #54]	; 0x36
 8004134:	e011      	b.n	800415a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004136:	f7fd fec5 	bl	8001ec4 <HAL_GetTick>
 800413a:	4602      	mov	r2, r0
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	683a      	ldr	r2, [r7, #0]
 8004142:	429a      	cmp	r2, r3
 8004144:	d803      	bhi.n	800414e <HAL_SPI_Transmit+0x168>
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800414c:	d102      	bne.n	8004154 <HAL_SPI_Transmit+0x16e>
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d102      	bne.n	800415a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004154:	2303      	movs	r3, #3
 8004156:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004158:	e074      	b.n	8004244 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800415e:	b29b      	uxth	r3, r3
 8004160:	2b00      	cmp	r3, #0
 8004162:	d1ce      	bne.n	8004102 <HAL_SPI_Transmit+0x11c>
 8004164:	e04c      	b.n	8004200 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d002      	beq.n	8004174 <HAL_SPI_Transmit+0x18e>
 800416e:	8afb      	ldrh	r3, [r7, #22]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d140      	bne.n	80041f6 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	330c      	adds	r3, #12
 800417e:	7812      	ldrb	r2, [r2, #0]
 8004180:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004186:	1c5a      	adds	r2, r3, #1
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004190:	b29b      	uxth	r3, r3
 8004192:	3b01      	subs	r3, #1
 8004194:	b29a      	uxth	r2, r3
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800419a:	e02c      	b.n	80041f6 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d113      	bne.n	80041d2 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	330c      	adds	r3, #12
 80041b4:	7812      	ldrb	r2, [r2, #0]
 80041b6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041bc:	1c5a      	adds	r2, r3, #1
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	3b01      	subs	r3, #1
 80041ca:	b29a      	uxth	r2, r3
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	86da      	strh	r2, [r3, #54]	; 0x36
 80041d0:	e011      	b.n	80041f6 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041d2:	f7fd fe77 	bl	8001ec4 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	69bb      	ldr	r3, [r7, #24]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	429a      	cmp	r2, r3
 80041e0:	d803      	bhi.n	80041ea <HAL_SPI_Transmit+0x204>
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e8:	d102      	bne.n	80041f0 <HAL_SPI_Transmit+0x20a>
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d102      	bne.n	80041f6 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80041f4:	e026      	b.n	8004244 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d1cd      	bne.n	800419c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004200:	69ba      	ldr	r2, [r7, #24]
 8004202:	6839      	ldr	r1, [r7, #0]
 8004204:	68f8      	ldr	r0, [r7, #12]
 8004206:	f000 fbcb 	bl	80049a0 <SPI_EndRxTxTransaction>
 800420a:	4603      	mov	r3, r0
 800420c:	2b00      	cmp	r3, #0
 800420e:	d002      	beq.n	8004216 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2220      	movs	r2, #32
 8004214:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d10a      	bne.n	8004234 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800421e:	2300      	movs	r3, #0
 8004220:	613b      	str	r3, [r7, #16]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	613b      	str	r3, [r7, #16]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	613b      	str	r3, [r7, #16]
 8004232:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004238:	2b00      	cmp	r3, #0
 800423a:	d002      	beq.n	8004242 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	77fb      	strb	r3, [r7, #31]
 8004240:	e000      	b.n	8004244 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004242:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004254:	7ffb      	ldrb	r3, [r7, #31]
}
 8004256:	4618      	mov	r0, r3
 8004258:	3720      	adds	r7, #32
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}

0800425e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800425e:	b580      	push	{r7, lr}
 8004260:	b088      	sub	sp, #32
 8004262:	af02      	add	r7, sp, #8
 8004264:	60f8      	str	r0, [r7, #12]
 8004266:	60b9      	str	r1, [r7, #8]
 8004268:	603b      	str	r3, [r7, #0]
 800426a:	4613      	mov	r3, r2
 800426c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800426e:	2300      	movs	r3, #0
 8004270:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800427a:	d112      	bne.n	80042a2 <HAL_SPI_Receive+0x44>
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10e      	bne.n	80042a2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2204      	movs	r2, #4
 8004288:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800428c:	88fa      	ldrh	r2, [r7, #6]
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	9300      	str	r3, [sp, #0]
 8004292:	4613      	mov	r3, r2
 8004294:	68ba      	ldr	r2, [r7, #8]
 8004296:	68b9      	ldr	r1, [r7, #8]
 8004298:	68f8      	ldr	r0, [r7, #12]
 800429a:	f000 f8f1 	bl	8004480 <HAL_SPI_TransmitReceive>
 800429e:	4603      	mov	r3, r0
 80042a0:	e0ea      	b.n	8004478 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d101      	bne.n	80042b0 <HAL_SPI_Receive+0x52>
 80042ac:	2302      	movs	r3, #2
 80042ae:	e0e3      	b.n	8004478 <HAL_SPI_Receive+0x21a>
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042b8:	f7fd fe04 	bl	8001ec4 <HAL_GetTick>
 80042bc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d002      	beq.n	80042d0 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80042ca:	2302      	movs	r3, #2
 80042cc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80042ce:	e0ca      	b.n	8004466 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d002      	beq.n	80042dc <HAL_SPI_Receive+0x7e>
 80042d6:	88fb      	ldrh	r3, [r7, #6]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d102      	bne.n	80042e2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	75fb      	strb	r3, [r7, #23]
    goto error;
 80042e0:	e0c1      	b.n	8004466 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2204      	movs	r2, #4
 80042e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	68ba      	ldr	r2, [r7, #8]
 80042f4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	88fa      	ldrh	r2, [r7, #6]
 80042fa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	88fa      	ldrh	r2, [r7, #6]
 8004300:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004328:	d10f      	bne.n	800434a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004338:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004348:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004354:	2b40      	cmp	r3, #64	; 0x40
 8004356:	d007      	beq.n	8004368 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004366:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d162      	bne.n	8004436 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004370:	e02e      	b.n	80043d0 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	f003 0301 	and.w	r3, r3, #1
 800437c:	2b01      	cmp	r3, #1
 800437e:	d115      	bne.n	80043ac <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f103 020c 	add.w	r2, r3, #12
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800438c:	7812      	ldrb	r2, [r2, #0]
 800438e:	b2d2      	uxtb	r2, r2
 8004390:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004396:	1c5a      	adds	r2, r3, #1
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	3b01      	subs	r3, #1
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80043aa:	e011      	b.n	80043d0 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043ac:	f7fd fd8a 	bl	8001ec4 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	683a      	ldr	r2, [r7, #0]
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d803      	bhi.n	80043c4 <HAL_SPI_Receive+0x166>
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c2:	d102      	bne.n	80043ca <HAL_SPI_Receive+0x16c>
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d102      	bne.n	80043d0 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	75fb      	strb	r3, [r7, #23]
          goto error;
 80043ce:	e04a      	b.n	8004466 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d1cb      	bne.n	8004372 <HAL_SPI_Receive+0x114>
 80043da:	e031      	b.n	8004440 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	f003 0301 	and.w	r3, r3, #1
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d113      	bne.n	8004412 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	68da      	ldr	r2, [r3, #12]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f4:	b292      	uxth	r2, r2
 80043f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043fc:	1c9a      	adds	r2, r3, #2
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004406:	b29b      	uxth	r3, r3
 8004408:	3b01      	subs	r3, #1
 800440a:	b29a      	uxth	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004410:	e011      	b.n	8004436 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004412:	f7fd fd57 	bl	8001ec4 <HAL_GetTick>
 8004416:	4602      	mov	r2, r0
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	683a      	ldr	r2, [r7, #0]
 800441e:	429a      	cmp	r2, r3
 8004420:	d803      	bhi.n	800442a <HAL_SPI_Receive+0x1cc>
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004428:	d102      	bne.n	8004430 <HAL_SPI_Receive+0x1d2>
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d102      	bne.n	8004436 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004430:	2303      	movs	r3, #3
 8004432:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004434:	e017      	b.n	8004466 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800443a:	b29b      	uxth	r3, r3
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1cd      	bne.n	80043dc <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004440:	693a      	ldr	r2, [r7, #16]
 8004442:	6839      	ldr	r1, [r7, #0]
 8004444:	68f8      	ldr	r0, [r7, #12]
 8004446:	f000 fa45 	bl	80048d4 <SPI_EndRxTransaction>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d002      	beq.n	8004456 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2220      	movs	r2, #32
 8004454:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800445a:	2b00      	cmp	r3, #0
 800445c:	d002      	beq.n	8004464 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	75fb      	strb	r3, [r7, #23]
 8004462:	e000      	b.n	8004466 <HAL_SPI_Receive+0x208>
  }

error :
 8004464:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2201      	movs	r2, #1
 800446a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004476:	7dfb      	ldrb	r3, [r7, #23]
}
 8004478:	4618      	mov	r0, r3
 800447a:	3718      	adds	r7, #24
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}

08004480 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b08c      	sub	sp, #48	; 0x30
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	607a      	str	r2, [r7, #4]
 800448c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800448e:	2301      	movs	r3, #1
 8004490:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004492:	2300      	movs	r3, #0
 8004494:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d101      	bne.n	80044a6 <HAL_SPI_TransmitReceive+0x26>
 80044a2:	2302      	movs	r3, #2
 80044a4:	e18a      	b.n	80047bc <HAL_SPI_TransmitReceive+0x33c>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2201      	movs	r2, #1
 80044aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044ae:	f7fd fd09 	bl	8001ec4 <HAL_GetTick>
 80044b2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80044c4:	887b      	ldrh	r3, [r7, #2]
 80044c6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80044c8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d00f      	beq.n	80044f0 <HAL_SPI_TransmitReceive+0x70>
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044d6:	d107      	bne.n	80044e8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d103      	bne.n	80044e8 <HAL_SPI_TransmitReceive+0x68>
 80044e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80044e4:	2b04      	cmp	r3, #4
 80044e6:	d003      	beq.n	80044f0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80044e8:	2302      	movs	r3, #2
 80044ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80044ee:	e15b      	b.n	80047a8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d005      	beq.n	8004502 <HAL_SPI_TransmitReceive+0x82>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d002      	beq.n	8004502 <HAL_SPI_TransmitReceive+0x82>
 80044fc:	887b      	ldrh	r3, [r7, #2]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d103      	bne.n	800450a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004508:	e14e      	b.n	80047a8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004510:	b2db      	uxtb	r3, r3
 8004512:	2b04      	cmp	r3, #4
 8004514:	d003      	beq.n	800451e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2205      	movs	r2, #5
 800451a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2200      	movs	r2, #0
 8004522:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	887a      	ldrh	r2, [r7, #2]
 800452e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	887a      	ldrh	r2, [r7, #2]
 8004534:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	68ba      	ldr	r2, [r7, #8]
 800453a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	887a      	ldrh	r2, [r7, #2]
 8004540:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	887a      	ldrh	r2, [r7, #2]
 8004546:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2200      	movs	r2, #0
 800454c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800455e:	2b40      	cmp	r3, #64	; 0x40
 8004560:	d007      	beq.n	8004572 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004570:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800457a:	d178      	bne.n	800466e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d002      	beq.n	800458a <HAL_SPI_TransmitReceive+0x10a>
 8004584:	8b7b      	ldrh	r3, [r7, #26]
 8004586:	2b01      	cmp	r3, #1
 8004588:	d166      	bne.n	8004658 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800458e:	881a      	ldrh	r2, [r3, #0]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800459a:	1c9a      	adds	r2, r3, #2
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	3b01      	subs	r3, #1
 80045a8:	b29a      	uxth	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045ae:	e053      	b.n	8004658 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f003 0302 	and.w	r3, r3, #2
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d11b      	bne.n	80045f6 <HAL_SPI_TransmitReceive+0x176>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d016      	beq.n	80045f6 <HAL_SPI_TransmitReceive+0x176>
 80045c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d113      	bne.n	80045f6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d2:	881a      	ldrh	r2, [r3, #0]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045de:	1c9a      	adds	r2, r3, #2
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	3b01      	subs	r3, #1
 80045ec:	b29a      	uxth	r2, r3
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80045f2:	2300      	movs	r3, #0
 80045f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	f003 0301 	and.w	r3, r3, #1
 8004600:	2b01      	cmp	r3, #1
 8004602:	d119      	bne.n	8004638 <HAL_SPI_TransmitReceive+0x1b8>
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004608:	b29b      	uxth	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d014      	beq.n	8004638 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	68da      	ldr	r2, [r3, #12]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004618:	b292      	uxth	r2, r2
 800461a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004620:	1c9a      	adds	r2, r3, #2
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800462a:	b29b      	uxth	r3, r3
 800462c:	3b01      	subs	r3, #1
 800462e:	b29a      	uxth	r2, r3
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004634:	2301      	movs	r3, #1
 8004636:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004638:	f7fd fc44 	bl	8001ec4 <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004644:	429a      	cmp	r2, r3
 8004646:	d807      	bhi.n	8004658 <HAL_SPI_TransmitReceive+0x1d8>
 8004648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800464a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800464e:	d003      	beq.n	8004658 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004650:	2303      	movs	r3, #3
 8004652:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004656:	e0a7      	b.n	80047a8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800465c:	b29b      	uxth	r3, r3
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1a6      	bne.n	80045b0 <HAL_SPI_TransmitReceive+0x130>
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004666:	b29b      	uxth	r3, r3
 8004668:	2b00      	cmp	r3, #0
 800466a:	d1a1      	bne.n	80045b0 <HAL_SPI_TransmitReceive+0x130>
 800466c:	e07c      	b.n	8004768 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d002      	beq.n	800467c <HAL_SPI_TransmitReceive+0x1fc>
 8004676:	8b7b      	ldrh	r3, [r7, #26]
 8004678:	2b01      	cmp	r3, #1
 800467a:	d16b      	bne.n	8004754 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	330c      	adds	r3, #12
 8004686:	7812      	ldrb	r2, [r2, #0]
 8004688:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468e:	1c5a      	adds	r2, r3, #1
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004698:	b29b      	uxth	r3, r3
 800469a:	3b01      	subs	r3, #1
 800469c:	b29a      	uxth	r2, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046a2:	e057      	b.n	8004754 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d11c      	bne.n	80046ec <HAL_SPI_TransmitReceive+0x26c>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d017      	beq.n	80046ec <HAL_SPI_TransmitReceive+0x26c>
 80046bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d114      	bne.n	80046ec <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	330c      	adds	r3, #12
 80046cc:	7812      	ldrb	r2, [r2, #0]
 80046ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d4:	1c5a      	adds	r2, r3, #1
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046de:	b29b      	uxth	r3, r3
 80046e0:	3b01      	subs	r3, #1
 80046e2:	b29a      	uxth	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80046e8:	2300      	movs	r3, #0
 80046ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d119      	bne.n	800472e <HAL_SPI_TransmitReceive+0x2ae>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046fe:	b29b      	uxth	r3, r3
 8004700:	2b00      	cmp	r3, #0
 8004702:	d014      	beq.n	800472e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68da      	ldr	r2, [r3, #12]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800470e:	b2d2      	uxtb	r2, r2
 8004710:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004716:	1c5a      	adds	r2, r3, #1
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004720:	b29b      	uxth	r3, r3
 8004722:	3b01      	subs	r3, #1
 8004724:	b29a      	uxth	r2, r3
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800472a:	2301      	movs	r3, #1
 800472c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800472e:	f7fd fbc9 	bl	8001ec4 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800473a:	429a      	cmp	r2, r3
 800473c:	d803      	bhi.n	8004746 <HAL_SPI_TransmitReceive+0x2c6>
 800473e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004744:	d102      	bne.n	800474c <HAL_SPI_TransmitReceive+0x2cc>
 8004746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004748:	2b00      	cmp	r3, #0
 800474a:	d103      	bne.n	8004754 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800474c:	2303      	movs	r3, #3
 800474e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004752:	e029      	b.n	80047a8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004758:	b29b      	uxth	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d1a2      	bne.n	80046a4 <HAL_SPI_TransmitReceive+0x224>
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004762:	b29b      	uxth	r3, r3
 8004764:	2b00      	cmp	r3, #0
 8004766:	d19d      	bne.n	80046a4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004768:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800476a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800476c:	68f8      	ldr	r0, [r7, #12]
 800476e:	f000 f917 	bl	80049a0 <SPI_EndRxTxTransaction>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d006      	beq.n	8004786 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2220      	movs	r2, #32
 8004782:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004784:	e010      	b.n	80047a8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d10b      	bne.n	80047a6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800478e:	2300      	movs	r3, #0
 8004790:	617b      	str	r3, [r7, #20]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	617b      	str	r3, [r7, #20]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	617b      	str	r3, [r7, #20]
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	e000      	b.n	80047a8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80047a6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2200      	movs	r2, #0
 80047b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80047b8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3730      	adds	r7, #48	; 0x30
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b088      	sub	sp, #32
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	603b      	str	r3, [r7, #0]
 80047d0:	4613      	mov	r3, r2
 80047d2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80047d4:	f7fd fb76 	bl	8001ec4 <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047dc:	1a9b      	subs	r3, r3, r2
 80047de:	683a      	ldr	r2, [r7, #0]
 80047e0:	4413      	add	r3, r2
 80047e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80047e4:	f7fd fb6e 	bl	8001ec4 <HAL_GetTick>
 80047e8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80047ea:	4b39      	ldr	r3, [pc, #228]	; (80048d0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	015b      	lsls	r3, r3, #5
 80047f0:	0d1b      	lsrs	r3, r3, #20
 80047f2:	69fa      	ldr	r2, [r7, #28]
 80047f4:	fb02 f303 	mul.w	r3, r2, r3
 80047f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047fa:	e054      	b.n	80048a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004802:	d050      	beq.n	80048a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004804:	f7fd fb5e 	bl	8001ec4 <HAL_GetTick>
 8004808:	4602      	mov	r2, r0
 800480a:	69bb      	ldr	r3, [r7, #24]
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	69fa      	ldr	r2, [r7, #28]
 8004810:	429a      	cmp	r2, r3
 8004812:	d902      	bls.n	800481a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d13d      	bne.n	8004896 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	685a      	ldr	r2, [r3, #4]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004828:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004832:	d111      	bne.n	8004858 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800483c:	d004      	beq.n	8004848 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004846:	d107      	bne.n	8004858 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004856:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004860:	d10f      	bne.n	8004882 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004870:	601a      	str	r2, [r3, #0]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004880:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2200      	movs	r2, #0
 800488e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	e017      	b.n	80048c6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d101      	bne.n	80048a0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800489c:	2300      	movs	r3, #0
 800489e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	3b01      	subs	r3, #1
 80048a4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	689a      	ldr	r2, [r3, #8]
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	4013      	ands	r3, r2
 80048b0:	68ba      	ldr	r2, [r7, #8]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	bf0c      	ite	eq
 80048b6:	2301      	moveq	r3, #1
 80048b8:	2300      	movne	r3, #0
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	461a      	mov	r2, r3
 80048be:	79fb      	ldrb	r3, [r7, #7]
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d19b      	bne.n	80047fc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3720      	adds	r7, #32
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	20000000 	.word	0x20000000

080048d4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af02      	add	r7, sp, #8
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	60b9      	str	r1, [r7, #8]
 80048de:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048e8:	d111      	bne.n	800490e <SPI_EndRxTransaction+0x3a>
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048f2:	d004      	beq.n	80048fe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048fc:	d107      	bne.n	800490e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800490c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004916:	d12a      	bne.n	800496e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004920:	d012      	beq.n	8004948 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	9300      	str	r3, [sp, #0]
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	2200      	movs	r2, #0
 800492a:	2180      	movs	r1, #128	; 0x80
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f7ff ff49 	bl	80047c4 <SPI_WaitFlagStateUntilTimeout>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d02d      	beq.n	8004994 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800493c:	f043 0220 	orr.w	r2, r3, #32
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e026      	b.n	8004996 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	9300      	str	r3, [sp, #0]
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	2200      	movs	r2, #0
 8004950:	2101      	movs	r1, #1
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f7ff ff36 	bl	80047c4 <SPI_WaitFlagStateUntilTimeout>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d01a      	beq.n	8004994 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004962:	f043 0220 	orr.w	r2, r3, #32
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e013      	b.n	8004996 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	9300      	str	r3, [sp, #0]
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	2200      	movs	r2, #0
 8004976:	2101      	movs	r1, #1
 8004978:	68f8      	ldr	r0, [r7, #12]
 800497a:	f7ff ff23 	bl	80047c4 <SPI_WaitFlagStateUntilTimeout>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d007      	beq.n	8004994 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004988:	f043 0220 	orr.w	r2, r3, #32
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004990:	2303      	movs	r3, #3
 8004992:	e000      	b.n	8004996 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
	...

080049a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b088      	sub	sp, #32
 80049a4:	af02      	add	r7, sp, #8
 80049a6:	60f8      	str	r0, [r7, #12]
 80049a8:	60b9      	str	r1, [r7, #8]
 80049aa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80049ac:	4b1b      	ldr	r3, [pc, #108]	; (8004a1c <SPI_EndRxTxTransaction+0x7c>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a1b      	ldr	r2, [pc, #108]	; (8004a20 <SPI_EndRxTxTransaction+0x80>)
 80049b2:	fba2 2303 	umull	r2, r3, r2, r3
 80049b6:	0d5b      	lsrs	r3, r3, #21
 80049b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80049bc:	fb02 f303 	mul.w	r3, r2, r3
 80049c0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049ca:	d112      	bne.n	80049f2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	9300      	str	r3, [sp, #0]
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	2200      	movs	r2, #0
 80049d4:	2180      	movs	r1, #128	; 0x80
 80049d6:	68f8      	ldr	r0, [r7, #12]
 80049d8:	f7ff fef4 	bl	80047c4 <SPI_WaitFlagStateUntilTimeout>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d016      	beq.n	8004a10 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049e6:	f043 0220 	orr.w	r2, r3, #32
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e00f      	b.n	8004a12 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d00a      	beq.n	8004a0e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	3b01      	subs	r3, #1
 80049fc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a08:	2b80      	cmp	r3, #128	; 0x80
 8004a0a:	d0f2      	beq.n	80049f2 <SPI_EndRxTxTransaction+0x52>
 8004a0c:	e000      	b.n	8004a10 <SPI_EndRxTxTransaction+0x70>
        break;
 8004a0e:	bf00      	nop
  }

  return HAL_OK;
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3718      	adds	r7, #24
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	20000000 	.word	0x20000000
 8004a20:	165e9f81 	.word	0x165e9f81

08004a24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b082      	sub	sp, #8
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d101      	bne.n	8004a36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e03f      	b.n	8004ab6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d106      	bne.n	8004a50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f7fc fde2 	bl	8001614 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2224      	movs	r2, #36	; 0x24
 8004a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	68da      	ldr	r2, [r3, #12]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f000 f929 	bl	8004cc0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	691a      	ldr	r2, [r3, #16]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	695a      	ldr	r2, [r3, #20]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	68da      	ldr	r2, [r3, #12]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2220      	movs	r2, #32
 8004aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004ab4:	2300      	movs	r3, #0
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3708      	adds	r7, #8
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}

08004abe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004abe:	b580      	push	{r7, lr}
 8004ac0:	b08a      	sub	sp, #40	; 0x28
 8004ac2:	af02      	add	r7, sp, #8
 8004ac4:	60f8      	str	r0, [r7, #12]
 8004ac6:	60b9      	str	r1, [r7, #8]
 8004ac8:	603b      	str	r3, [r7, #0]
 8004aca:	4613      	mov	r3, r2
 8004acc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	2b20      	cmp	r3, #32
 8004adc:	d17c      	bne.n	8004bd8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d002      	beq.n	8004aea <HAL_UART_Transmit+0x2c>
 8004ae4:	88fb      	ldrh	r3, [r7, #6]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d101      	bne.n	8004aee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e075      	b.n	8004bda <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d101      	bne.n	8004afc <HAL_UART_Transmit+0x3e>
 8004af8:	2302      	movs	r3, #2
 8004afa:	e06e      	b.n	8004bda <HAL_UART_Transmit+0x11c>
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2200      	movs	r2, #0
 8004b08:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2221      	movs	r2, #33	; 0x21
 8004b0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b12:	f7fd f9d7 	bl	8001ec4 <HAL_GetTick>
 8004b16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	88fa      	ldrh	r2, [r7, #6]
 8004b1c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	88fa      	ldrh	r2, [r7, #6]
 8004b22:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b2c:	d108      	bne.n	8004b40 <HAL_UART_Transmit+0x82>
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d104      	bne.n	8004b40 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004b36:	2300      	movs	r3, #0
 8004b38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	61bb      	str	r3, [r7, #24]
 8004b3e:	e003      	b.n	8004b48 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b44:	2300      	movs	r3, #0
 8004b46:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004b50:	e02a      	b.n	8004ba8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	9300      	str	r3, [sp, #0]
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	2180      	movs	r1, #128	; 0x80
 8004b5c:	68f8      	ldr	r0, [r7, #12]
 8004b5e:	f000 f840 	bl	8004be2 <UART_WaitOnFlagUntilTimeout>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d001      	beq.n	8004b6c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	e036      	b.n	8004bda <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d10b      	bne.n	8004b8a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	881b      	ldrh	r3, [r3, #0]
 8004b76:	461a      	mov	r2, r3
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b80:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	3302      	adds	r3, #2
 8004b86:	61bb      	str	r3, [r7, #24]
 8004b88:	e007      	b.n	8004b9a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b8a:	69fb      	ldr	r3, [r7, #28]
 8004b8c:	781a      	ldrb	r2, [r3, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	3301      	adds	r3, #1
 8004b98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	3b01      	subs	r3, #1
 8004ba2:	b29a      	uxth	r2, r3
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d1cf      	bne.n	8004b52 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	9300      	str	r3, [sp, #0]
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	2140      	movs	r1, #64	; 0x40
 8004bbc:	68f8      	ldr	r0, [r7, #12]
 8004bbe:	f000 f810 	bl	8004be2 <UART_WaitOnFlagUntilTimeout>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d001      	beq.n	8004bcc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004bc8:	2303      	movs	r3, #3
 8004bca:	e006      	b.n	8004bda <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2220      	movs	r2, #32
 8004bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	e000      	b.n	8004bda <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004bd8:	2302      	movs	r3, #2
  }
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3720      	adds	r7, #32
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}

08004be2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004be2:	b580      	push	{r7, lr}
 8004be4:	b090      	sub	sp, #64	; 0x40
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	60f8      	str	r0, [r7, #12]
 8004bea:	60b9      	str	r1, [r7, #8]
 8004bec:	603b      	str	r3, [r7, #0]
 8004bee:	4613      	mov	r3, r2
 8004bf0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bf2:	e050      	b.n	8004c96 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bf4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bfa:	d04c      	beq.n	8004c96 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004bfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d007      	beq.n	8004c12 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c02:	f7fd f95f 	bl	8001ec4 <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d241      	bcs.n	8004c96 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	330c      	adds	r3, #12
 8004c18:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c1c:	e853 3f00 	ldrex	r3, [r3]
 8004c20:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c24:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004c28:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	330c      	adds	r3, #12
 8004c30:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004c32:	637a      	str	r2, [r7, #52]	; 0x34
 8004c34:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c36:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004c38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c3a:	e841 2300 	strex	r3, r2, [r1]
 8004c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d1e5      	bne.n	8004c12 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	3314      	adds	r3, #20
 8004c4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	e853 3f00 	ldrex	r3, [r3]
 8004c54:	613b      	str	r3, [r7, #16]
   return(result);
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	f023 0301 	bic.w	r3, r3, #1
 8004c5c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	3314      	adds	r3, #20
 8004c64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c66:	623a      	str	r2, [r7, #32]
 8004c68:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c6a:	69f9      	ldr	r1, [r7, #28]
 8004c6c:	6a3a      	ldr	r2, [r7, #32]
 8004c6e:	e841 2300 	strex	r3, r2, [r1]
 8004c72:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d1e5      	bne.n	8004c46 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2220      	movs	r2, #32
 8004c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2220      	movs	r2, #32
 8004c86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e00f      	b.n	8004cb6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	bf0c      	ite	eq
 8004ca6:	2301      	moveq	r3, #1
 8004ca8:	2300      	movne	r3, #0
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	461a      	mov	r2, r3
 8004cae:	79fb      	ldrb	r3, [r7, #7]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d09f      	beq.n	8004bf4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004cb4:	2300      	movs	r3, #0
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3740      	adds	r7, #64	; 0x40
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
	...

08004cc0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cc4:	b0c0      	sub	sp, #256	; 0x100
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cdc:	68d9      	ldr	r1, [r3, #12]
 8004cde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	ea40 0301 	orr.w	r3, r0, r1
 8004ce8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004cea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cee:	689a      	ldr	r2, [r3, #8]
 8004cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	431a      	orrs	r2, r3
 8004cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	431a      	orrs	r2, r3
 8004d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d04:	69db      	ldr	r3, [r3, #28]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004d18:	f021 010c 	bic.w	r1, r1, #12
 8004d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004d26:	430b      	orrs	r3, r1
 8004d28:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d3a:	6999      	ldr	r1, [r3, #24]
 8004d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	ea40 0301 	orr.w	r3, r0, r1
 8004d46:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	4b8f      	ldr	r3, [pc, #572]	; (8004f8c <UART_SetConfig+0x2cc>)
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d005      	beq.n	8004d60 <UART_SetConfig+0xa0>
 8004d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	4b8d      	ldr	r3, [pc, #564]	; (8004f90 <UART_SetConfig+0x2d0>)
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d104      	bne.n	8004d6a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d60:	f7fe fce4 	bl	800372c <HAL_RCC_GetPCLK2Freq>
 8004d64:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004d68:	e003      	b.n	8004d72 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d6a:	f7fe fccb 	bl	8003704 <HAL_RCC_GetPCLK1Freq>
 8004d6e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d76:	69db      	ldr	r3, [r3, #28]
 8004d78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d7c:	f040 810c 	bne.w	8004f98 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d84:	2200      	movs	r2, #0
 8004d86:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004d8a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004d8e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004d92:	4622      	mov	r2, r4
 8004d94:	462b      	mov	r3, r5
 8004d96:	1891      	adds	r1, r2, r2
 8004d98:	65b9      	str	r1, [r7, #88]	; 0x58
 8004d9a:	415b      	adcs	r3, r3
 8004d9c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d9e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004da2:	4621      	mov	r1, r4
 8004da4:	eb12 0801 	adds.w	r8, r2, r1
 8004da8:	4629      	mov	r1, r5
 8004daa:	eb43 0901 	adc.w	r9, r3, r1
 8004dae:	f04f 0200 	mov.w	r2, #0
 8004db2:	f04f 0300 	mov.w	r3, #0
 8004db6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004dba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004dbe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004dc2:	4690      	mov	r8, r2
 8004dc4:	4699      	mov	r9, r3
 8004dc6:	4623      	mov	r3, r4
 8004dc8:	eb18 0303 	adds.w	r3, r8, r3
 8004dcc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004dd0:	462b      	mov	r3, r5
 8004dd2:	eb49 0303 	adc.w	r3, r9, r3
 8004dd6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004de6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004dea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004dee:	460b      	mov	r3, r1
 8004df0:	18db      	adds	r3, r3, r3
 8004df2:	653b      	str	r3, [r7, #80]	; 0x50
 8004df4:	4613      	mov	r3, r2
 8004df6:	eb42 0303 	adc.w	r3, r2, r3
 8004dfa:	657b      	str	r3, [r7, #84]	; 0x54
 8004dfc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004e00:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004e04:	f7fb fed8 	bl	8000bb8 <__aeabi_uldivmod>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	4b61      	ldr	r3, [pc, #388]	; (8004f94 <UART_SetConfig+0x2d4>)
 8004e0e:	fba3 2302 	umull	r2, r3, r3, r2
 8004e12:	095b      	lsrs	r3, r3, #5
 8004e14:	011c      	lsls	r4, r3, #4
 8004e16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004e20:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004e24:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004e28:	4642      	mov	r2, r8
 8004e2a:	464b      	mov	r3, r9
 8004e2c:	1891      	adds	r1, r2, r2
 8004e2e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004e30:	415b      	adcs	r3, r3
 8004e32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e34:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004e38:	4641      	mov	r1, r8
 8004e3a:	eb12 0a01 	adds.w	sl, r2, r1
 8004e3e:	4649      	mov	r1, r9
 8004e40:	eb43 0b01 	adc.w	fp, r3, r1
 8004e44:	f04f 0200 	mov.w	r2, #0
 8004e48:	f04f 0300 	mov.w	r3, #0
 8004e4c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e50:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e54:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e58:	4692      	mov	sl, r2
 8004e5a:	469b      	mov	fp, r3
 8004e5c:	4643      	mov	r3, r8
 8004e5e:	eb1a 0303 	adds.w	r3, sl, r3
 8004e62:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e66:	464b      	mov	r3, r9
 8004e68:	eb4b 0303 	adc.w	r3, fp, r3
 8004e6c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e7c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004e80:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004e84:	460b      	mov	r3, r1
 8004e86:	18db      	adds	r3, r3, r3
 8004e88:	643b      	str	r3, [r7, #64]	; 0x40
 8004e8a:	4613      	mov	r3, r2
 8004e8c:	eb42 0303 	adc.w	r3, r2, r3
 8004e90:	647b      	str	r3, [r7, #68]	; 0x44
 8004e92:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004e96:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004e9a:	f7fb fe8d 	bl	8000bb8 <__aeabi_uldivmod>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	460b      	mov	r3, r1
 8004ea2:	4611      	mov	r1, r2
 8004ea4:	4b3b      	ldr	r3, [pc, #236]	; (8004f94 <UART_SetConfig+0x2d4>)
 8004ea6:	fba3 2301 	umull	r2, r3, r3, r1
 8004eaa:	095b      	lsrs	r3, r3, #5
 8004eac:	2264      	movs	r2, #100	; 0x64
 8004eae:	fb02 f303 	mul.w	r3, r2, r3
 8004eb2:	1acb      	subs	r3, r1, r3
 8004eb4:	00db      	lsls	r3, r3, #3
 8004eb6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004eba:	4b36      	ldr	r3, [pc, #216]	; (8004f94 <UART_SetConfig+0x2d4>)
 8004ebc:	fba3 2302 	umull	r2, r3, r3, r2
 8004ec0:	095b      	lsrs	r3, r3, #5
 8004ec2:	005b      	lsls	r3, r3, #1
 8004ec4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004ec8:	441c      	add	r4, r3
 8004eca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004ed4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004ed8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004edc:	4642      	mov	r2, r8
 8004ede:	464b      	mov	r3, r9
 8004ee0:	1891      	adds	r1, r2, r2
 8004ee2:	63b9      	str	r1, [r7, #56]	; 0x38
 8004ee4:	415b      	adcs	r3, r3
 8004ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ee8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004eec:	4641      	mov	r1, r8
 8004eee:	1851      	adds	r1, r2, r1
 8004ef0:	6339      	str	r1, [r7, #48]	; 0x30
 8004ef2:	4649      	mov	r1, r9
 8004ef4:	414b      	adcs	r3, r1
 8004ef6:	637b      	str	r3, [r7, #52]	; 0x34
 8004ef8:	f04f 0200 	mov.w	r2, #0
 8004efc:	f04f 0300 	mov.w	r3, #0
 8004f00:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004f04:	4659      	mov	r1, fp
 8004f06:	00cb      	lsls	r3, r1, #3
 8004f08:	4651      	mov	r1, sl
 8004f0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f0e:	4651      	mov	r1, sl
 8004f10:	00ca      	lsls	r2, r1, #3
 8004f12:	4610      	mov	r0, r2
 8004f14:	4619      	mov	r1, r3
 8004f16:	4603      	mov	r3, r0
 8004f18:	4642      	mov	r2, r8
 8004f1a:	189b      	adds	r3, r3, r2
 8004f1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004f20:	464b      	mov	r3, r9
 8004f22:	460a      	mov	r2, r1
 8004f24:	eb42 0303 	adc.w	r3, r2, r3
 8004f28:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004f38:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004f3c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004f40:	460b      	mov	r3, r1
 8004f42:	18db      	adds	r3, r3, r3
 8004f44:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f46:	4613      	mov	r3, r2
 8004f48:	eb42 0303 	adc.w	r3, r2, r3
 8004f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f4e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f52:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004f56:	f7fb fe2f 	bl	8000bb8 <__aeabi_uldivmod>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	4b0d      	ldr	r3, [pc, #52]	; (8004f94 <UART_SetConfig+0x2d4>)
 8004f60:	fba3 1302 	umull	r1, r3, r3, r2
 8004f64:	095b      	lsrs	r3, r3, #5
 8004f66:	2164      	movs	r1, #100	; 0x64
 8004f68:	fb01 f303 	mul.w	r3, r1, r3
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	00db      	lsls	r3, r3, #3
 8004f70:	3332      	adds	r3, #50	; 0x32
 8004f72:	4a08      	ldr	r2, [pc, #32]	; (8004f94 <UART_SetConfig+0x2d4>)
 8004f74:	fba2 2303 	umull	r2, r3, r2, r3
 8004f78:	095b      	lsrs	r3, r3, #5
 8004f7a:	f003 0207 	and.w	r2, r3, #7
 8004f7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4422      	add	r2, r4
 8004f86:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f88:	e106      	b.n	8005198 <UART_SetConfig+0x4d8>
 8004f8a:	bf00      	nop
 8004f8c:	40011000 	.word	0x40011000
 8004f90:	40011400 	.word	0x40011400
 8004f94:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004fa2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004fa6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004faa:	4642      	mov	r2, r8
 8004fac:	464b      	mov	r3, r9
 8004fae:	1891      	adds	r1, r2, r2
 8004fb0:	6239      	str	r1, [r7, #32]
 8004fb2:	415b      	adcs	r3, r3
 8004fb4:	627b      	str	r3, [r7, #36]	; 0x24
 8004fb6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004fba:	4641      	mov	r1, r8
 8004fbc:	1854      	adds	r4, r2, r1
 8004fbe:	4649      	mov	r1, r9
 8004fc0:	eb43 0501 	adc.w	r5, r3, r1
 8004fc4:	f04f 0200 	mov.w	r2, #0
 8004fc8:	f04f 0300 	mov.w	r3, #0
 8004fcc:	00eb      	lsls	r3, r5, #3
 8004fce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fd2:	00e2      	lsls	r2, r4, #3
 8004fd4:	4614      	mov	r4, r2
 8004fd6:	461d      	mov	r5, r3
 8004fd8:	4643      	mov	r3, r8
 8004fda:	18e3      	adds	r3, r4, r3
 8004fdc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004fe0:	464b      	mov	r3, r9
 8004fe2:	eb45 0303 	adc.w	r3, r5, r3
 8004fe6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004ff6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004ffa:	f04f 0200 	mov.w	r2, #0
 8004ffe:	f04f 0300 	mov.w	r3, #0
 8005002:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005006:	4629      	mov	r1, r5
 8005008:	008b      	lsls	r3, r1, #2
 800500a:	4621      	mov	r1, r4
 800500c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005010:	4621      	mov	r1, r4
 8005012:	008a      	lsls	r2, r1, #2
 8005014:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005018:	f7fb fdce 	bl	8000bb8 <__aeabi_uldivmod>
 800501c:	4602      	mov	r2, r0
 800501e:	460b      	mov	r3, r1
 8005020:	4b60      	ldr	r3, [pc, #384]	; (80051a4 <UART_SetConfig+0x4e4>)
 8005022:	fba3 2302 	umull	r2, r3, r3, r2
 8005026:	095b      	lsrs	r3, r3, #5
 8005028:	011c      	lsls	r4, r3, #4
 800502a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800502e:	2200      	movs	r2, #0
 8005030:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005034:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005038:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800503c:	4642      	mov	r2, r8
 800503e:	464b      	mov	r3, r9
 8005040:	1891      	adds	r1, r2, r2
 8005042:	61b9      	str	r1, [r7, #24]
 8005044:	415b      	adcs	r3, r3
 8005046:	61fb      	str	r3, [r7, #28]
 8005048:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800504c:	4641      	mov	r1, r8
 800504e:	1851      	adds	r1, r2, r1
 8005050:	6139      	str	r1, [r7, #16]
 8005052:	4649      	mov	r1, r9
 8005054:	414b      	adcs	r3, r1
 8005056:	617b      	str	r3, [r7, #20]
 8005058:	f04f 0200 	mov.w	r2, #0
 800505c:	f04f 0300 	mov.w	r3, #0
 8005060:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005064:	4659      	mov	r1, fp
 8005066:	00cb      	lsls	r3, r1, #3
 8005068:	4651      	mov	r1, sl
 800506a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800506e:	4651      	mov	r1, sl
 8005070:	00ca      	lsls	r2, r1, #3
 8005072:	4610      	mov	r0, r2
 8005074:	4619      	mov	r1, r3
 8005076:	4603      	mov	r3, r0
 8005078:	4642      	mov	r2, r8
 800507a:	189b      	adds	r3, r3, r2
 800507c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005080:	464b      	mov	r3, r9
 8005082:	460a      	mov	r2, r1
 8005084:	eb42 0303 	adc.w	r3, r2, r3
 8005088:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800508c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	67bb      	str	r3, [r7, #120]	; 0x78
 8005096:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005098:	f04f 0200 	mov.w	r2, #0
 800509c:	f04f 0300 	mov.w	r3, #0
 80050a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80050a4:	4649      	mov	r1, r9
 80050a6:	008b      	lsls	r3, r1, #2
 80050a8:	4641      	mov	r1, r8
 80050aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050ae:	4641      	mov	r1, r8
 80050b0:	008a      	lsls	r2, r1, #2
 80050b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80050b6:	f7fb fd7f 	bl	8000bb8 <__aeabi_uldivmod>
 80050ba:	4602      	mov	r2, r0
 80050bc:	460b      	mov	r3, r1
 80050be:	4611      	mov	r1, r2
 80050c0:	4b38      	ldr	r3, [pc, #224]	; (80051a4 <UART_SetConfig+0x4e4>)
 80050c2:	fba3 2301 	umull	r2, r3, r3, r1
 80050c6:	095b      	lsrs	r3, r3, #5
 80050c8:	2264      	movs	r2, #100	; 0x64
 80050ca:	fb02 f303 	mul.w	r3, r2, r3
 80050ce:	1acb      	subs	r3, r1, r3
 80050d0:	011b      	lsls	r3, r3, #4
 80050d2:	3332      	adds	r3, #50	; 0x32
 80050d4:	4a33      	ldr	r2, [pc, #204]	; (80051a4 <UART_SetConfig+0x4e4>)
 80050d6:	fba2 2303 	umull	r2, r3, r2, r3
 80050da:	095b      	lsrs	r3, r3, #5
 80050dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050e0:	441c      	add	r4, r3
 80050e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050e6:	2200      	movs	r2, #0
 80050e8:	673b      	str	r3, [r7, #112]	; 0x70
 80050ea:	677a      	str	r2, [r7, #116]	; 0x74
 80050ec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80050f0:	4642      	mov	r2, r8
 80050f2:	464b      	mov	r3, r9
 80050f4:	1891      	adds	r1, r2, r2
 80050f6:	60b9      	str	r1, [r7, #8]
 80050f8:	415b      	adcs	r3, r3
 80050fa:	60fb      	str	r3, [r7, #12]
 80050fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005100:	4641      	mov	r1, r8
 8005102:	1851      	adds	r1, r2, r1
 8005104:	6039      	str	r1, [r7, #0]
 8005106:	4649      	mov	r1, r9
 8005108:	414b      	adcs	r3, r1
 800510a:	607b      	str	r3, [r7, #4]
 800510c:	f04f 0200 	mov.w	r2, #0
 8005110:	f04f 0300 	mov.w	r3, #0
 8005114:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005118:	4659      	mov	r1, fp
 800511a:	00cb      	lsls	r3, r1, #3
 800511c:	4651      	mov	r1, sl
 800511e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005122:	4651      	mov	r1, sl
 8005124:	00ca      	lsls	r2, r1, #3
 8005126:	4610      	mov	r0, r2
 8005128:	4619      	mov	r1, r3
 800512a:	4603      	mov	r3, r0
 800512c:	4642      	mov	r2, r8
 800512e:	189b      	adds	r3, r3, r2
 8005130:	66bb      	str	r3, [r7, #104]	; 0x68
 8005132:	464b      	mov	r3, r9
 8005134:	460a      	mov	r2, r1
 8005136:	eb42 0303 	adc.w	r3, r2, r3
 800513a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800513c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	663b      	str	r3, [r7, #96]	; 0x60
 8005146:	667a      	str	r2, [r7, #100]	; 0x64
 8005148:	f04f 0200 	mov.w	r2, #0
 800514c:	f04f 0300 	mov.w	r3, #0
 8005150:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005154:	4649      	mov	r1, r9
 8005156:	008b      	lsls	r3, r1, #2
 8005158:	4641      	mov	r1, r8
 800515a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800515e:	4641      	mov	r1, r8
 8005160:	008a      	lsls	r2, r1, #2
 8005162:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005166:	f7fb fd27 	bl	8000bb8 <__aeabi_uldivmod>
 800516a:	4602      	mov	r2, r0
 800516c:	460b      	mov	r3, r1
 800516e:	4b0d      	ldr	r3, [pc, #52]	; (80051a4 <UART_SetConfig+0x4e4>)
 8005170:	fba3 1302 	umull	r1, r3, r3, r2
 8005174:	095b      	lsrs	r3, r3, #5
 8005176:	2164      	movs	r1, #100	; 0x64
 8005178:	fb01 f303 	mul.w	r3, r1, r3
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	011b      	lsls	r3, r3, #4
 8005180:	3332      	adds	r3, #50	; 0x32
 8005182:	4a08      	ldr	r2, [pc, #32]	; (80051a4 <UART_SetConfig+0x4e4>)
 8005184:	fba2 2303 	umull	r2, r3, r2, r3
 8005188:	095b      	lsrs	r3, r3, #5
 800518a:	f003 020f 	and.w	r2, r3, #15
 800518e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4422      	add	r2, r4
 8005196:	609a      	str	r2, [r3, #8]
}
 8005198:	bf00      	nop
 800519a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800519e:	46bd      	mov	sp, r7
 80051a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051a4:	51eb851f 	.word	0x51eb851f

080051a8 <__cvt>:
 80051a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051ac:	ec55 4b10 	vmov	r4, r5, d0
 80051b0:	2d00      	cmp	r5, #0
 80051b2:	460e      	mov	r6, r1
 80051b4:	4619      	mov	r1, r3
 80051b6:	462b      	mov	r3, r5
 80051b8:	bfbb      	ittet	lt
 80051ba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80051be:	461d      	movlt	r5, r3
 80051c0:	2300      	movge	r3, #0
 80051c2:	232d      	movlt	r3, #45	; 0x2d
 80051c4:	700b      	strb	r3, [r1, #0]
 80051c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80051c8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80051cc:	4691      	mov	r9, r2
 80051ce:	f023 0820 	bic.w	r8, r3, #32
 80051d2:	bfbc      	itt	lt
 80051d4:	4622      	movlt	r2, r4
 80051d6:	4614      	movlt	r4, r2
 80051d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80051dc:	d005      	beq.n	80051ea <__cvt+0x42>
 80051de:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80051e2:	d100      	bne.n	80051e6 <__cvt+0x3e>
 80051e4:	3601      	adds	r6, #1
 80051e6:	2102      	movs	r1, #2
 80051e8:	e000      	b.n	80051ec <__cvt+0x44>
 80051ea:	2103      	movs	r1, #3
 80051ec:	ab03      	add	r3, sp, #12
 80051ee:	9301      	str	r3, [sp, #4]
 80051f0:	ab02      	add	r3, sp, #8
 80051f2:	9300      	str	r3, [sp, #0]
 80051f4:	ec45 4b10 	vmov	d0, r4, r5
 80051f8:	4653      	mov	r3, sl
 80051fa:	4632      	mov	r2, r6
 80051fc:	f000 fe68 	bl	8005ed0 <_dtoa_r>
 8005200:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005204:	4607      	mov	r7, r0
 8005206:	d102      	bne.n	800520e <__cvt+0x66>
 8005208:	f019 0f01 	tst.w	r9, #1
 800520c:	d022      	beq.n	8005254 <__cvt+0xac>
 800520e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005212:	eb07 0906 	add.w	r9, r7, r6
 8005216:	d110      	bne.n	800523a <__cvt+0x92>
 8005218:	783b      	ldrb	r3, [r7, #0]
 800521a:	2b30      	cmp	r3, #48	; 0x30
 800521c:	d10a      	bne.n	8005234 <__cvt+0x8c>
 800521e:	2200      	movs	r2, #0
 8005220:	2300      	movs	r3, #0
 8005222:	4620      	mov	r0, r4
 8005224:	4629      	mov	r1, r5
 8005226:	f7fb fc57 	bl	8000ad8 <__aeabi_dcmpeq>
 800522a:	b918      	cbnz	r0, 8005234 <__cvt+0x8c>
 800522c:	f1c6 0601 	rsb	r6, r6, #1
 8005230:	f8ca 6000 	str.w	r6, [sl]
 8005234:	f8da 3000 	ldr.w	r3, [sl]
 8005238:	4499      	add	r9, r3
 800523a:	2200      	movs	r2, #0
 800523c:	2300      	movs	r3, #0
 800523e:	4620      	mov	r0, r4
 8005240:	4629      	mov	r1, r5
 8005242:	f7fb fc49 	bl	8000ad8 <__aeabi_dcmpeq>
 8005246:	b108      	cbz	r0, 800524c <__cvt+0xa4>
 8005248:	f8cd 900c 	str.w	r9, [sp, #12]
 800524c:	2230      	movs	r2, #48	; 0x30
 800524e:	9b03      	ldr	r3, [sp, #12]
 8005250:	454b      	cmp	r3, r9
 8005252:	d307      	bcc.n	8005264 <__cvt+0xbc>
 8005254:	9b03      	ldr	r3, [sp, #12]
 8005256:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005258:	1bdb      	subs	r3, r3, r7
 800525a:	4638      	mov	r0, r7
 800525c:	6013      	str	r3, [r2, #0]
 800525e:	b004      	add	sp, #16
 8005260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005264:	1c59      	adds	r1, r3, #1
 8005266:	9103      	str	r1, [sp, #12]
 8005268:	701a      	strb	r2, [r3, #0]
 800526a:	e7f0      	b.n	800524e <__cvt+0xa6>

0800526c <__exponent>:
 800526c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800526e:	4603      	mov	r3, r0
 8005270:	2900      	cmp	r1, #0
 8005272:	bfb8      	it	lt
 8005274:	4249      	neglt	r1, r1
 8005276:	f803 2b02 	strb.w	r2, [r3], #2
 800527a:	bfb4      	ite	lt
 800527c:	222d      	movlt	r2, #45	; 0x2d
 800527e:	222b      	movge	r2, #43	; 0x2b
 8005280:	2909      	cmp	r1, #9
 8005282:	7042      	strb	r2, [r0, #1]
 8005284:	dd2a      	ble.n	80052dc <__exponent+0x70>
 8005286:	f10d 0207 	add.w	r2, sp, #7
 800528a:	4617      	mov	r7, r2
 800528c:	260a      	movs	r6, #10
 800528e:	4694      	mov	ip, r2
 8005290:	fb91 f5f6 	sdiv	r5, r1, r6
 8005294:	fb06 1415 	mls	r4, r6, r5, r1
 8005298:	3430      	adds	r4, #48	; 0x30
 800529a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800529e:	460c      	mov	r4, r1
 80052a0:	2c63      	cmp	r4, #99	; 0x63
 80052a2:	f102 32ff 	add.w	r2, r2, #4294967295
 80052a6:	4629      	mov	r1, r5
 80052a8:	dcf1      	bgt.n	800528e <__exponent+0x22>
 80052aa:	3130      	adds	r1, #48	; 0x30
 80052ac:	f1ac 0402 	sub.w	r4, ip, #2
 80052b0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80052b4:	1c41      	adds	r1, r0, #1
 80052b6:	4622      	mov	r2, r4
 80052b8:	42ba      	cmp	r2, r7
 80052ba:	d30a      	bcc.n	80052d2 <__exponent+0x66>
 80052bc:	f10d 0209 	add.w	r2, sp, #9
 80052c0:	eba2 020c 	sub.w	r2, r2, ip
 80052c4:	42bc      	cmp	r4, r7
 80052c6:	bf88      	it	hi
 80052c8:	2200      	movhi	r2, #0
 80052ca:	4413      	add	r3, r2
 80052cc:	1a18      	subs	r0, r3, r0
 80052ce:	b003      	add	sp, #12
 80052d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052d2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80052d6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80052da:	e7ed      	b.n	80052b8 <__exponent+0x4c>
 80052dc:	2330      	movs	r3, #48	; 0x30
 80052de:	3130      	adds	r1, #48	; 0x30
 80052e0:	7083      	strb	r3, [r0, #2]
 80052e2:	70c1      	strb	r1, [r0, #3]
 80052e4:	1d03      	adds	r3, r0, #4
 80052e6:	e7f1      	b.n	80052cc <__exponent+0x60>

080052e8 <_printf_float>:
 80052e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052ec:	ed2d 8b02 	vpush	{d8}
 80052f0:	b08d      	sub	sp, #52	; 0x34
 80052f2:	460c      	mov	r4, r1
 80052f4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80052f8:	4616      	mov	r6, r2
 80052fa:	461f      	mov	r7, r3
 80052fc:	4605      	mov	r5, r0
 80052fe:	f000 fce7 	bl	8005cd0 <_localeconv_r>
 8005302:	f8d0 a000 	ldr.w	sl, [r0]
 8005306:	4650      	mov	r0, sl
 8005308:	f7fa ffba 	bl	8000280 <strlen>
 800530c:	2300      	movs	r3, #0
 800530e:	930a      	str	r3, [sp, #40]	; 0x28
 8005310:	6823      	ldr	r3, [r4, #0]
 8005312:	9305      	str	r3, [sp, #20]
 8005314:	f8d8 3000 	ldr.w	r3, [r8]
 8005318:	f894 b018 	ldrb.w	fp, [r4, #24]
 800531c:	3307      	adds	r3, #7
 800531e:	f023 0307 	bic.w	r3, r3, #7
 8005322:	f103 0208 	add.w	r2, r3, #8
 8005326:	f8c8 2000 	str.w	r2, [r8]
 800532a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800532e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005332:	9307      	str	r3, [sp, #28]
 8005334:	f8cd 8018 	str.w	r8, [sp, #24]
 8005338:	ee08 0a10 	vmov	s16, r0
 800533c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005340:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005344:	4b9e      	ldr	r3, [pc, #632]	; (80055c0 <_printf_float+0x2d8>)
 8005346:	f04f 32ff 	mov.w	r2, #4294967295
 800534a:	f7fb fbf7 	bl	8000b3c <__aeabi_dcmpun>
 800534e:	bb88      	cbnz	r0, 80053b4 <_printf_float+0xcc>
 8005350:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005354:	4b9a      	ldr	r3, [pc, #616]	; (80055c0 <_printf_float+0x2d8>)
 8005356:	f04f 32ff 	mov.w	r2, #4294967295
 800535a:	f7fb fbd1 	bl	8000b00 <__aeabi_dcmple>
 800535e:	bb48      	cbnz	r0, 80053b4 <_printf_float+0xcc>
 8005360:	2200      	movs	r2, #0
 8005362:	2300      	movs	r3, #0
 8005364:	4640      	mov	r0, r8
 8005366:	4649      	mov	r1, r9
 8005368:	f7fb fbc0 	bl	8000aec <__aeabi_dcmplt>
 800536c:	b110      	cbz	r0, 8005374 <_printf_float+0x8c>
 800536e:	232d      	movs	r3, #45	; 0x2d
 8005370:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005374:	4a93      	ldr	r2, [pc, #588]	; (80055c4 <_printf_float+0x2dc>)
 8005376:	4b94      	ldr	r3, [pc, #592]	; (80055c8 <_printf_float+0x2e0>)
 8005378:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800537c:	bf94      	ite	ls
 800537e:	4690      	movls	r8, r2
 8005380:	4698      	movhi	r8, r3
 8005382:	2303      	movs	r3, #3
 8005384:	6123      	str	r3, [r4, #16]
 8005386:	9b05      	ldr	r3, [sp, #20]
 8005388:	f023 0304 	bic.w	r3, r3, #4
 800538c:	6023      	str	r3, [r4, #0]
 800538e:	f04f 0900 	mov.w	r9, #0
 8005392:	9700      	str	r7, [sp, #0]
 8005394:	4633      	mov	r3, r6
 8005396:	aa0b      	add	r2, sp, #44	; 0x2c
 8005398:	4621      	mov	r1, r4
 800539a:	4628      	mov	r0, r5
 800539c:	f000 f9da 	bl	8005754 <_printf_common>
 80053a0:	3001      	adds	r0, #1
 80053a2:	f040 8090 	bne.w	80054c6 <_printf_float+0x1de>
 80053a6:	f04f 30ff 	mov.w	r0, #4294967295
 80053aa:	b00d      	add	sp, #52	; 0x34
 80053ac:	ecbd 8b02 	vpop	{d8}
 80053b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053b4:	4642      	mov	r2, r8
 80053b6:	464b      	mov	r3, r9
 80053b8:	4640      	mov	r0, r8
 80053ba:	4649      	mov	r1, r9
 80053bc:	f7fb fbbe 	bl	8000b3c <__aeabi_dcmpun>
 80053c0:	b140      	cbz	r0, 80053d4 <_printf_float+0xec>
 80053c2:	464b      	mov	r3, r9
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	bfbc      	itt	lt
 80053c8:	232d      	movlt	r3, #45	; 0x2d
 80053ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80053ce:	4a7f      	ldr	r2, [pc, #508]	; (80055cc <_printf_float+0x2e4>)
 80053d0:	4b7f      	ldr	r3, [pc, #508]	; (80055d0 <_printf_float+0x2e8>)
 80053d2:	e7d1      	b.n	8005378 <_printf_float+0x90>
 80053d4:	6863      	ldr	r3, [r4, #4]
 80053d6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80053da:	9206      	str	r2, [sp, #24]
 80053dc:	1c5a      	adds	r2, r3, #1
 80053de:	d13f      	bne.n	8005460 <_printf_float+0x178>
 80053e0:	2306      	movs	r3, #6
 80053e2:	6063      	str	r3, [r4, #4]
 80053e4:	9b05      	ldr	r3, [sp, #20]
 80053e6:	6861      	ldr	r1, [r4, #4]
 80053e8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80053ec:	2300      	movs	r3, #0
 80053ee:	9303      	str	r3, [sp, #12]
 80053f0:	ab0a      	add	r3, sp, #40	; 0x28
 80053f2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80053f6:	ab09      	add	r3, sp, #36	; 0x24
 80053f8:	ec49 8b10 	vmov	d0, r8, r9
 80053fc:	9300      	str	r3, [sp, #0]
 80053fe:	6022      	str	r2, [r4, #0]
 8005400:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005404:	4628      	mov	r0, r5
 8005406:	f7ff fecf 	bl	80051a8 <__cvt>
 800540a:	9b06      	ldr	r3, [sp, #24]
 800540c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800540e:	2b47      	cmp	r3, #71	; 0x47
 8005410:	4680      	mov	r8, r0
 8005412:	d108      	bne.n	8005426 <_printf_float+0x13e>
 8005414:	1cc8      	adds	r0, r1, #3
 8005416:	db02      	blt.n	800541e <_printf_float+0x136>
 8005418:	6863      	ldr	r3, [r4, #4]
 800541a:	4299      	cmp	r1, r3
 800541c:	dd41      	ble.n	80054a2 <_printf_float+0x1ba>
 800541e:	f1ab 0302 	sub.w	r3, fp, #2
 8005422:	fa5f fb83 	uxtb.w	fp, r3
 8005426:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800542a:	d820      	bhi.n	800546e <_printf_float+0x186>
 800542c:	3901      	subs	r1, #1
 800542e:	465a      	mov	r2, fp
 8005430:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005434:	9109      	str	r1, [sp, #36]	; 0x24
 8005436:	f7ff ff19 	bl	800526c <__exponent>
 800543a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800543c:	1813      	adds	r3, r2, r0
 800543e:	2a01      	cmp	r2, #1
 8005440:	4681      	mov	r9, r0
 8005442:	6123      	str	r3, [r4, #16]
 8005444:	dc02      	bgt.n	800544c <_printf_float+0x164>
 8005446:	6822      	ldr	r2, [r4, #0]
 8005448:	07d2      	lsls	r2, r2, #31
 800544a:	d501      	bpl.n	8005450 <_printf_float+0x168>
 800544c:	3301      	adds	r3, #1
 800544e:	6123      	str	r3, [r4, #16]
 8005450:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005454:	2b00      	cmp	r3, #0
 8005456:	d09c      	beq.n	8005392 <_printf_float+0xaa>
 8005458:	232d      	movs	r3, #45	; 0x2d
 800545a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800545e:	e798      	b.n	8005392 <_printf_float+0xaa>
 8005460:	9a06      	ldr	r2, [sp, #24]
 8005462:	2a47      	cmp	r2, #71	; 0x47
 8005464:	d1be      	bne.n	80053e4 <_printf_float+0xfc>
 8005466:	2b00      	cmp	r3, #0
 8005468:	d1bc      	bne.n	80053e4 <_printf_float+0xfc>
 800546a:	2301      	movs	r3, #1
 800546c:	e7b9      	b.n	80053e2 <_printf_float+0xfa>
 800546e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005472:	d118      	bne.n	80054a6 <_printf_float+0x1be>
 8005474:	2900      	cmp	r1, #0
 8005476:	6863      	ldr	r3, [r4, #4]
 8005478:	dd0b      	ble.n	8005492 <_printf_float+0x1aa>
 800547a:	6121      	str	r1, [r4, #16]
 800547c:	b913      	cbnz	r3, 8005484 <_printf_float+0x19c>
 800547e:	6822      	ldr	r2, [r4, #0]
 8005480:	07d0      	lsls	r0, r2, #31
 8005482:	d502      	bpl.n	800548a <_printf_float+0x1a2>
 8005484:	3301      	adds	r3, #1
 8005486:	440b      	add	r3, r1
 8005488:	6123      	str	r3, [r4, #16]
 800548a:	65a1      	str	r1, [r4, #88]	; 0x58
 800548c:	f04f 0900 	mov.w	r9, #0
 8005490:	e7de      	b.n	8005450 <_printf_float+0x168>
 8005492:	b913      	cbnz	r3, 800549a <_printf_float+0x1b2>
 8005494:	6822      	ldr	r2, [r4, #0]
 8005496:	07d2      	lsls	r2, r2, #31
 8005498:	d501      	bpl.n	800549e <_printf_float+0x1b6>
 800549a:	3302      	adds	r3, #2
 800549c:	e7f4      	b.n	8005488 <_printf_float+0x1a0>
 800549e:	2301      	movs	r3, #1
 80054a0:	e7f2      	b.n	8005488 <_printf_float+0x1a0>
 80054a2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80054a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054a8:	4299      	cmp	r1, r3
 80054aa:	db05      	blt.n	80054b8 <_printf_float+0x1d0>
 80054ac:	6823      	ldr	r3, [r4, #0]
 80054ae:	6121      	str	r1, [r4, #16]
 80054b0:	07d8      	lsls	r0, r3, #31
 80054b2:	d5ea      	bpl.n	800548a <_printf_float+0x1a2>
 80054b4:	1c4b      	adds	r3, r1, #1
 80054b6:	e7e7      	b.n	8005488 <_printf_float+0x1a0>
 80054b8:	2900      	cmp	r1, #0
 80054ba:	bfd4      	ite	le
 80054bc:	f1c1 0202 	rsble	r2, r1, #2
 80054c0:	2201      	movgt	r2, #1
 80054c2:	4413      	add	r3, r2
 80054c4:	e7e0      	b.n	8005488 <_printf_float+0x1a0>
 80054c6:	6823      	ldr	r3, [r4, #0]
 80054c8:	055a      	lsls	r2, r3, #21
 80054ca:	d407      	bmi.n	80054dc <_printf_float+0x1f4>
 80054cc:	6923      	ldr	r3, [r4, #16]
 80054ce:	4642      	mov	r2, r8
 80054d0:	4631      	mov	r1, r6
 80054d2:	4628      	mov	r0, r5
 80054d4:	47b8      	blx	r7
 80054d6:	3001      	adds	r0, #1
 80054d8:	d12c      	bne.n	8005534 <_printf_float+0x24c>
 80054da:	e764      	b.n	80053a6 <_printf_float+0xbe>
 80054dc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80054e0:	f240 80e0 	bls.w	80056a4 <_printf_float+0x3bc>
 80054e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80054e8:	2200      	movs	r2, #0
 80054ea:	2300      	movs	r3, #0
 80054ec:	f7fb faf4 	bl	8000ad8 <__aeabi_dcmpeq>
 80054f0:	2800      	cmp	r0, #0
 80054f2:	d034      	beq.n	800555e <_printf_float+0x276>
 80054f4:	4a37      	ldr	r2, [pc, #220]	; (80055d4 <_printf_float+0x2ec>)
 80054f6:	2301      	movs	r3, #1
 80054f8:	4631      	mov	r1, r6
 80054fa:	4628      	mov	r0, r5
 80054fc:	47b8      	blx	r7
 80054fe:	3001      	adds	r0, #1
 8005500:	f43f af51 	beq.w	80053a6 <_printf_float+0xbe>
 8005504:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005508:	429a      	cmp	r2, r3
 800550a:	db02      	blt.n	8005512 <_printf_float+0x22a>
 800550c:	6823      	ldr	r3, [r4, #0]
 800550e:	07d8      	lsls	r0, r3, #31
 8005510:	d510      	bpl.n	8005534 <_printf_float+0x24c>
 8005512:	ee18 3a10 	vmov	r3, s16
 8005516:	4652      	mov	r2, sl
 8005518:	4631      	mov	r1, r6
 800551a:	4628      	mov	r0, r5
 800551c:	47b8      	blx	r7
 800551e:	3001      	adds	r0, #1
 8005520:	f43f af41 	beq.w	80053a6 <_printf_float+0xbe>
 8005524:	f04f 0800 	mov.w	r8, #0
 8005528:	f104 091a 	add.w	r9, r4, #26
 800552c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800552e:	3b01      	subs	r3, #1
 8005530:	4543      	cmp	r3, r8
 8005532:	dc09      	bgt.n	8005548 <_printf_float+0x260>
 8005534:	6823      	ldr	r3, [r4, #0]
 8005536:	079b      	lsls	r3, r3, #30
 8005538:	f100 8107 	bmi.w	800574a <_printf_float+0x462>
 800553c:	68e0      	ldr	r0, [r4, #12]
 800553e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005540:	4298      	cmp	r0, r3
 8005542:	bfb8      	it	lt
 8005544:	4618      	movlt	r0, r3
 8005546:	e730      	b.n	80053aa <_printf_float+0xc2>
 8005548:	2301      	movs	r3, #1
 800554a:	464a      	mov	r2, r9
 800554c:	4631      	mov	r1, r6
 800554e:	4628      	mov	r0, r5
 8005550:	47b8      	blx	r7
 8005552:	3001      	adds	r0, #1
 8005554:	f43f af27 	beq.w	80053a6 <_printf_float+0xbe>
 8005558:	f108 0801 	add.w	r8, r8, #1
 800555c:	e7e6      	b.n	800552c <_printf_float+0x244>
 800555e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005560:	2b00      	cmp	r3, #0
 8005562:	dc39      	bgt.n	80055d8 <_printf_float+0x2f0>
 8005564:	4a1b      	ldr	r2, [pc, #108]	; (80055d4 <_printf_float+0x2ec>)
 8005566:	2301      	movs	r3, #1
 8005568:	4631      	mov	r1, r6
 800556a:	4628      	mov	r0, r5
 800556c:	47b8      	blx	r7
 800556e:	3001      	adds	r0, #1
 8005570:	f43f af19 	beq.w	80053a6 <_printf_float+0xbe>
 8005574:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005578:	4313      	orrs	r3, r2
 800557a:	d102      	bne.n	8005582 <_printf_float+0x29a>
 800557c:	6823      	ldr	r3, [r4, #0]
 800557e:	07d9      	lsls	r1, r3, #31
 8005580:	d5d8      	bpl.n	8005534 <_printf_float+0x24c>
 8005582:	ee18 3a10 	vmov	r3, s16
 8005586:	4652      	mov	r2, sl
 8005588:	4631      	mov	r1, r6
 800558a:	4628      	mov	r0, r5
 800558c:	47b8      	blx	r7
 800558e:	3001      	adds	r0, #1
 8005590:	f43f af09 	beq.w	80053a6 <_printf_float+0xbe>
 8005594:	f04f 0900 	mov.w	r9, #0
 8005598:	f104 0a1a 	add.w	sl, r4, #26
 800559c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800559e:	425b      	negs	r3, r3
 80055a0:	454b      	cmp	r3, r9
 80055a2:	dc01      	bgt.n	80055a8 <_printf_float+0x2c0>
 80055a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055a6:	e792      	b.n	80054ce <_printf_float+0x1e6>
 80055a8:	2301      	movs	r3, #1
 80055aa:	4652      	mov	r2, sl
 80055ac:	4631      	mov	r1, r6
 80055ae:	4628      	mov	r0, r5
 80055b0:	47b8      	blx	r7
 80055b2:	3001      	adds	r0, #1
 80055b4:	f43f aef7 	beq.w	80053a6 <_printf_float+0xbe>
 80055b8:	f109 0901 	add.w	r9, r9, #1
 80055bc:	e7ee      	b.n	800559c <_printf_float+0x2b4>
 80055be:	bf00      	nop
 80055c0:	7fefffff 	.word	0x7fefffff
 80055c4:	08007f94 	.word	0x08007f94
 80055c8:	08007f98 	.word	0x08007f98
 80055cc:	08007f9c 	.word	0x08007f9c
 80055d0:	08007fa0 	.word	0x08007fa0
 80055d4:	08007fa4 	.word	0x08007fa4
 80055d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80055dc:	429a      	cmp	r2, r3
 80055de:	bfa8      	it	ge
 80055e0:	461a      	movge	r2, r3
 80055e2:	2a00      	cmp	r2, #0
 80055e4:	4691      	mov	r9, r2
 80055e6:	dc37      	bgt.n	8005658 <_printf_float+0x370>
 80055e8:	f04f 0b00 	mov.w	fp, #0
 80055ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055f0:	f104 021a 	add.w	r2, r4, #26
 80055f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80055f6:	9305      	str	r3, [sp, #20]
 80055f8:	eba3 0309 	sub.w	r3, r3, r9
 80055fc:	455b      	cmp	r3, fp
 80055fe:	dc33      	bgt.n	8005668 <_printf_float+0x380>
 8005600:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005604:	429a      	cmp	r2, r3
 8005606:	db3b      	blt.n	8005680 <_printf_float+0x398>
 8005608:	6823      	ldr	r3, [r4, #0]
 800560a:	07da      	lsls	r2, r3, #31
 800560c:	d438      	bmi.n	8005680 <_printf_float+0x398>
 800560e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005612:	eba2 0903 	sub.w	r9, r2, r3
 8005616:	9b05      	ldr	r3, [sp, #20]
 8005618:	1ad2      	subs	r2, r2, r3
 800561a:	4591      	cmp	r9, r2
 800561c:	bfa8      	it	ge
 800561e:	4691      	movge	r9, r2
 8005620:	f1b9 0f00 	cmp.w	r9, #0
 8005624:	dc35      	bgt.n	8005692 <_printf_float+0x3aa>
 8005626:	f04f 0800 	mov.w	r8, #0
 800562a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800562e:	f104 0a1a 	add.w	sl, r4, #26
 8005632:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005636:	1a9b      	subs	r3, r3, r2
 8005638:	eba3 0309 	sub.w	r3, r3, r9
 800563c:	4543      	cmp	r3, r8
 800563e:	f77f af79 	ble.w	8005534 <_printf_float+0x24c>
 8005642:	2301      	movs	r3, #1
 8005644:	4652      	mov	r2, sl
 8005646:	4631      	mov	r1, r6
 8005648:	4628      	mov	r0, r5
 800564a:	47b8      	blx	r7
 800564c:	3001      	adds	r0, #1
 800564e:	f43f aeaa 	beq.w	80053a6 <_printf_float+0xbe>
 8005652:	f108 0801 	add.w	r8, r8, #1
 8005656:	e7ec      	b.n	8005632 <_printf_float+0x34a>
 8005658:	4613      	mov	r3, r2
 800565a:	4631      	mov	r1, r6
 800565c:	4642      	mov	r2, r8
 800565e:	4628      	mov	r0, r5
 8005660:	47b8      	blx	r7
 8005662:	3001      	adds	r0, #1
 8005664:	d1c0      	bne.n	80055e8 <_printf_float+0x300>
 8005666:	e69e      	b.n	80053a6 <_printf_float+0xbe>
 8005668:	2301      	movs	r3, #1
 800566a:	4631      	mov	r1, r6
 800566c:	4628      	mov	r0, r5
 800566e:	9205      	str	r2, [sp, #20]
 8005670:	47b8      	blx	r7
 8005672:	3001      	adds	r0, #1
 8005674:	f43f ae97 	beq.w	80053a6 <_printf_float+0xbe>
 8005678:	9a05      	ldr	r2, [sp, #20]
 800567a:	f10b 0b01 	add.w	fp, fp, #1
 800567e:	e7b9      	b.n	80055f4 <_printf_float+0x30c>
 8005680:	ee18 3a10 	vmov	r3, s16
 8005684:	4652      	mov	r2, sl
 8005686:	4631      	mov	r1, r6
 8005688:	4628      	mov	r0, r5
 800568a:	47b8      	blx	r7
 800568c:	3001      	adds	r0, #1
 800568e:	d1be      	bne.n	800560e <_printf_float+0x326>
 8005690:	e689      	b.n	80053a6 <_printf_float+0xbe>
 8005692:	9a05      	ldr	r2, [sp, #20]
 8005694:	464b      	mov	r3, r9
 8005696:	4442      	add	r2, r8
 8005698:	4631      	mov	r1, r6
 800569a:	4628      	mov	r0, r5
 800569c:	47b8      	blx	r7
 800569e:	3001      	adds	r0, #1
 80056a0:	d1c1      	bne.n	8005626 <_printf_float+0x33e>
 80056a2:	e680      	b.n	80053a6 <_printf_float+0xbe>
 80056a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056a6:	2a01      	cmp	r2, #1
 80056a8:	dc01      	bgt.n	80056ae <_printf_float+0x3c6>
 80056aa:	07db      	lsls	r3, r3, #31
 80056ac:	d53a      	bpl.n	8005724 <_printf_float+0x43c>
 80056ae:	2301      	movs	r3, #1
 80056b0:	4642      	mov	r2, r8
 80056b2:	4631      	mov	r1, r6
 80056b4:	4628      	mov	r0, r5
 80056b6:	47b8      	blx	r7
 80056b8:	3001      	adds	r0, #1
 80056ba:	f43f ae74 	beq.w	80053a6 <_printf_float+0xbe>
 80056be:	ee18 3a10 	vmov	r3, s16
 80056c2:	4652      	mov	r2, sl
 80056c4:	4631      	mov	r1, r6
 80056c6:	4628      	mov	r0, r5
 80056c8:	47b8      	blx	r7
 80056ca:	3001      	adds	r0, #1
 80056cc:	f43f ae6b 	beq.w	80053a6 <_printf_float+0xbe>
 80056d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80056d4:	2200      	movs	r2, #0
 80056d6:	2300      	movs	r3, #0
 80056d8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80056dc:	f7fb f9fc 	bl	8000ad8 <__aeabi_dcmpeq>
 80056e0:	b9d8      	cbnz	r0, 800571a <_printf_float+0x432>
 80056e2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80056e6:	f108 0201 	add.w	r2, r8, #1
 80056ea:	4631      	mov	r1, r6
 80056ec:	4628      	mov	r0, r5
 80056ee:	47b8      	blx	r7
 80056f0:	3001      	adds	r0, #1
 80056f2:	d10e      	bne.n	8005712 <_printf_float+0x42a>
 80056f4:	e657      	b.n	80053a6 <_printf_float+0xbe>
 80056f6:	2301      	movs	r3, #1
 80056f8:	4652      	mov	r2, sl
 80056fa:	4631      	mov	r1, r6
 80056fc:	4628      	mov	r0, r5
 80056fe:	47b8      	blx	r7
 8005700:	3001      	adds	r0, #1
 8005702:	f43f ae50 	beq.w	80053a6 <_printf_float+0xbe>
 8005706:	f108 0801 	add.w	r8, r8, #1
 800570a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800570c:	3b01      	subs	r3, #1
 800570e:	4543      	cmp	r3, r8
 8005710:	dcf1      	bgt.n	80056f6 <_printf_float+0x40e>
 8005712:	464b      	mov	r3, r9
 8005714:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005718:	e6da      	b.n	80054d0 <_printf_float+0x1e8>
 800571a:	f04f 0800 	mov.w	r8, #0
 800571e:	f104 0a1a 	add.w	sl, r4, #26
 8005722:	e7f2      	b.n	800570a <_printf_float+0x422>
 8005724:	2301      	movs	r3, #1
 8005726:	4642      	mov	r2, r8
 8005728:	e7df      	b.n	80056ea <_printf_float+0x402>
 800572a:	2301      	movs	r3, #1
 800572c:	464a      	mov	r2, r9
 800572e:	4631      	mov	r1, r6
 8005730:	4628      	mov	r0, r5
 8005732:	47b8      	blx	r7
 8005734:	3001      	adds	r0, #1
 8005736:	f43f ae36 	beq.w	80053a6 <_printf_float+0xbe>
 800573a:	f108 0801 	add.w	r8, r8, #1
 800573e:	68e3      	ldr	r3, [r4, #12]
 8005740:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005742:	1a5b      	subs	r3, r3, r1
 8005744:	4543      	cmp	r3, r8
 8005746:	dcf0      	bgt.n	800572a <_printf_float+0x442>
 8005748:	e6f8      	b.n	800553c <_printf_float+0x254>
 800574a:	f04f 0800 	mov.w	r8, #0
 800574e:	f104 0919 	add.w	r9, r4, #25
 8005752:	e7f4      	b.n	800573e <_printf_float+0x456>

08005754 <_printf_common>:
 8005754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005758:	4616      	mov	r6, r2
 800575a:	4699      	mov	r9, r3
 800575c:	688a      	ldr	r2, [r1, #8]
 800575e:	690b      	ldr	r3, [r1, #16]
 8005760:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005764:	4293      	cmp	r3, r2
 8005766:	bfb8      	it	lt
 8005768:	4613      	movlt	r3, r2
 800576a:	6033      	str	r3, [r6, #0]
 800576c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005770:	4607      	mov	r7, r0
 8005772:	460c      	mov	r4, r1
 8005774:	b10a      	cbz	r2, 800577a <_printf_common+0x26>
 8005776:	3301      	adds	r3, #1
 8005778:	6033      	str	r3, [r6, #0]
 800577a:	6823      	ldr	r3, [r4, #0]
 800577c:	0699      	lsls	r1, r3, #26
 800577e:	bf42      	ittt	mi
 8005780:	6833      	ldrmi	r3, [r6, #0]
 8005782:	3302      	addmi	r3, #2
 8005784:	6033      	strmi	r3, [r6, #0]
 8005786:	6825      	ldr	r5, [r4, #0]
 8005788:	f015 0506 	ands.w	r5, r5, #6
 800578c:	d106      	bne.n	800579c <_printf_common+0x48>
 800578e:	f104 0a19 	add.w	sl, r4, #25
 8005792:	68e3      	ldr	r3, [r4, #12]
 8005794:	6832      	ldr	r2, [r6, #0]
 8005796:	1a9b      	subs	r3, r3, r2
 8005798:	42ab      	cmp	r3, r5
 800579a:	dc26      	bgt.n	80057ea <_printf_common+0x96>
 800579c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80057a0:	1e13      	subs	r3, r2, #0
 80057a2:	6822      	ldr	r2, [r4, #0]
 80057a4:	bf18      	it	ne
 80057a6:	2301      	movne	r3, #1
 80057a8:	0692      	lsls	r2, r2, #26
 80057aa:	d42b      	bmi.n	8005804 <_printf_common+0xb0>
 80057ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80057b0:	4649      	mov	r1, r9
 80057b2:	4638      	mov	r0, r7
 80057b4:	47c0      	blx	r8
 80057b6:	3001      	adds	r0, #1
 80057b8:	d01e      	beq.n	80057f8 <_printf_common+0xa4>
 80057ba:	6823      	ldr	r3, [r4, #0]
 80057bc:	6922      	ldr	r2, [r4, #16]
 80057be:	f003 0306 	and.w	r3, r3, #6
 80057c2:	2b04      	cmp	r3, #4
 80057c4:	bf02      	ittt	eq
 80057c6:	68e5      	ldreq	r5, [r4, #12]
 80057c8:	6833      	ldreq	r3, [r6, #0]
 80057ca:	1aed      	subeq	r5, r5, r3
 80057cc:	68a3      	ldr	r3, [r4, #8]
 80057ce:	bf0c      	ite	eq
 80057d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057d4:	2500      	movne	r5, #0
 80057d6:	4293      	cmp	r3, r2
 80057d8:	bfc4      	itt	gt
 80057da:	1a9b      	subgt	r3, r3, r2
 80057dc:	18ed      	addgt	r5, r5, r3
 80057de:	2600      	movs	r6, #0
 80057e0:	341a      	adds	r4, #26
 80057e2:	42b5      	cmp	r5, r6
 80057e4:	d11a      	bne.n	800581c <_printf_common+0xc8>
 80057e6:	2000      	movs	r0, #0
 80057e8:	e008      	b.n	80057fc <_printf_common+0xa8>
 80057ea:	2301      	movs	r3, #1
 80057ec:	4652      	mov	r2, sl
 80057ee:	4649      	mov	r1, r9
 80057f0:	4638      	mov	r0, r7
 80057f2:	47c0      	blx	r8
 80057f4:	3001      	adds	r0, #1
 80057f6:	d103      	bne.n	8005800 <_printf_common+0xac>
 80057f8:	f04f 30ff 	mov.w	r0, #4294967295
 80057fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005800:	3501      	adds	r5, #1
 8005802:	e7c6      	b.n	8005792 <_printf_common+0x3e>
 8005804:	18e1      	adds	r1, r4, r3
 8005806:	1c5a      	adds	r2, r3, #1
 8005808:	2030      	movs	r0, #48	; 0x30
 800580a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800580e:	4422      	add	r2, r4
 8005810:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005814:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005818:	3302      	adds	r3, #2
 800581a:	e7c7      	b.n	80057ac <_printf_common+0x58>
 800581c:	2301      	movs	r3, #1
 800581e:	4622      	mov	r2, r4
 8005820:	4649      	mov	r1, r9
 8005822:	4638      	mov	r0, r7
 8005824:	47c0      	blx	r8
 8005826:	3001      	adds	r0, #1
 8005828:	d0e6      	beq.n	80057f8 <_printf_common+0xa4>
 800582a:	3601      	adds	r6, #1
 800582c:	e7d9      	b.n	80057e2 <_printf_common+0x8e>
	...

08005830 <_printf_i>:
 8005830:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005834:	7e0f      	ldrb	r7, [r1, #24]
 8005836:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005838:	2f78      	cmp	r7, #120	; 0x78
 800583a:	4691      	mov	r9, r2
 800583c:	4680      	mov	r8, r0
 800583e:	460c      	mov	r4, r1
 8005840:	469a      	mov	sl, r3
 8005842:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005846:	d807      	bhi.n	8005858 <_printf_i+0x28>
 8005848:	2f62      	cmp	r7, #98	; 0x62
 800584a:	d80a      	bhi.n	8005862 <_printf_i+0x32>
 800584c:	2f00      	cmp	r7, #0
 800584e:	f000 80d4 	beq.w	80059fa <_printf_i+0x1ca>
 8005852:	2f58      	cmp	r7, #88	; 0x58
 8005854:	f000 80c0 	beq.w	80059d8 <_printf_i+0x1a8>
 8005858:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800585c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005860:	e03a      	b.n	80058d8 <_printf_i+0xa8>
 8005862:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005866:	2b15      	cmp	r3, #21
 8005868:	d8f6      	bhi.n	8005858 <_printf_i+0x28>
 800586a:	a101      	add	r1, pc, #4	; (adr r1, 8005870 <_printf_i+0x40>)
 800586c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005870:	080058c9 	.word	0x080058c9
 8005874:	080058dd 	.word	0x080058dd
 8005878:	08005859 	.word	0x08005859
 800587c:	08005859 	.word	0x08005859
 8005880:	08005859 	.word	0x08005859
 8005884:	08005859 	.word	0x08005859
 8005888:	080058dd 	.word	0x080058dd
 800588c:	08005859 	.word	0x08005859
 8005890:	08005859 	.word	0x08005859
 8005894:	08005859 	.word	0x08005859
 8005898:	08005859 	.word	0x08005859
 800589c:	080059e1 	.word	0x080059e1
 80058a0:	08005909 	.word	0x08005909
 80058a4:	0800599b 	.word	0x0800599b
 80058a8:	08005859 	.word	0x08005859
 80058ac:	08005859 	.word	0x08005859
 80058b0:	08005a03 	.word	0x08005a03
 80058b4:	08005859 	.word	0x08005859
 80058b8:	08005909 	.word	0x08005909
 80058bc:	08005859 	.word	0x08005859
 80058c0:	08005859 	.word	0x08005859
 80058c4:	080059a3 	.word	0x080059a3
 80058c8:	682b      	ldr	r3, [r5, #0]
 80058ca:	1d1a      	adds	r2, r3, #4
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	602a      	str	r2, [r5, #0]
 80058d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80058d8:	2301      	movs	r3, #1
 80058da:	e09f      	b.n	8005a1c <_printf_i+0x1ec>
 80058dc:	6820      	ldr	r0, [r4, #0]
 80058de:	682b      	ldr	r3, [r5, #0]
 80058e0:	0607      	lsls	r7, r0, #24
 80058e2:	f103 0104 	add.w	r1, r3, #4
 80058e6:	6029      	str	r1, [r5, #0]
 80058e8:	d501      	bpl.n	80058ee <_printf_i+0xbe>
 80058ea:	681e      	ldr	r6, [r3, #0]
 80058ec:	e003      	b.n	80058f6 <_printf_i+0xc6>
 80058ee:	0646      	lsls	r6, r0, #25
 80058f0:	d5fb      	bpl.n	80058ea <_printf_i+0xba>
 80058f2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80058f6:	2e00      	cmp	r6, #0
 80058f8:	da03      	bge.n	8005902 <_printf_i+0xd2>
 80058fa:	232d      	movs	r3, #45	; 0x2d
 80058fc:	4276      	negs	r6, r6
 80058fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005902:	485a      	ldr	r0, [pc, #360]	; (8005a6c <_printf_i+0x23c>)
 8005904:	230a      	movs	r3, #10
 8005906:	e012      	b.n	800592e <_printf_i+0xfe>
 8005908:	682b      	ldr	r3, [r5, #0]
 800590a:	6820      	ldr	r0, [r4, #0]
 800590c:	1d19      	adds	r1, r3, #4
 800590e:	6029      	str	r1, [r5, #0]
 8005910:	0605      	lsls	r5, r0, #24
 8005912:	d501      	bpl.n	8005918 <_printf_i+0xe8>
 8005914:	681e      	ldr	r6, [r3, #0]
 8005916:	e002      	b.n	800591e <_printf_i+0xee>
 8005918:	0641      	lsls	r1, r0, #25
 800591a:	d5fb      	bpl.n	8005914 <_printf_i+0xe4>
 800591c:	881e      	ldrh	r6, [r3, #0]
 800591e:	4853      	ldr	r0, [pc, #332]	; (8005a6c <_printf_i+0x23c>)
 8005920:	2f6f      	cmp	r7, #111	; 0x6f
 8005922:	bf0c      	ite	eq
 8005924:	2308      	moveq	r3, #8
 8005926:	230a      	movne	r3, #10
 8005928:	2100      	movs	r1, #0
 800592a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800592e:	6865      	ldr	r5, [r4, #4]
 8005930:	60a5      	str	r5, [r4, #8]
 8005932:	2d00      	cmp	r5, #0
 8005934:	bfa2      	ittt	ge
 8005936:	6821      	ldrge	r1, [r4, #0]
 8005938:	f021 0104 	bicge.w	r1, r1, #4
 800593c:	6021      	strge	r1, [r4, #0]
 800593e:	b90e      	cbnz	r6, 8005944 <_printf_i+0x114>
 8005940:	2d00      	cmp	r5, #0
 8005942:	d04b      	beq.n	80059dc <_printf_i+0x1ac>
 8005944:	4615      	mov	r5, r2
 8005946:	fbb6 f1f3 	udiv	r1, r6, r3
 800594a:	fb03 6711 	mls	r7, r3, r1, r6
 800594e:	5dc7      	ldrb	r7, [r0, r7]
 8005950:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005954:	4637      	mov	r7, r6
 8005956:	42bb      	cmp	r3, r7
 8005958:	460e      	mov	r6, r1
 800595a:	d9f4      	bls.n	8005946 <_printf_i+0x116>
 800595c:	2b08      	cmp	r3, #8
 800595e:	d10b      	bne.n	8005978 <_printf_i+0x148>
 8005960:	6823      	ldr	r3, [r4, #0]
 8005962:	07de      	lsls	r6, r3, #31
 8005964:	d508      	bpl.n	8005978 <_printf_i+0x148>
 8005966:	6923      	ldr	r3, [r4, #16]
 8005968:	6861      	ldr	r1, [r4, #4]
 800596a:	4299      	cmp	r1, r3
 800596c:	bfde      	ittt	le
 800596e:	2330      	movle	r3, #48	; 0x30
 8005970:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005974:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005978:	1b52      	subs	r2, r2, r5
 800597a:	6122      	str	r2, [r4, #16]
 800597c:	f8cd a000 	str.w	sl, [sp]
 8005980:	464b      	mov	r3, r9
 8005982:	aa03      	add	r2, sp, #12
 8005984:	4621      	mov	r1, r4
 8005986:	4640      	mov	r0, r8
 8005988:	f7ff fee4 	bl	8005754 <_printf_common>
 800598c:	3001      	adds	r0, #1
 800598e:	d14a      	bne.n	8005a26 <_printf_i+0x1f6>
 8005990:	f04f 30ff 	mov.w	r0, #4294967295
 8005994:	b004      	add	sp, #16
 8005996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800599a:	6823      	ldr	r3, [r4, #0]
 800599c:	f043 0320 	orr.w	r3, r3, #32
 80059a0:	6023      	str	r3, [r4, #0]
 80059a2:	4833      	ldr	r0, [pc, #204]	; (8005a70 <_printf_i+0x240>)
 80059a4:	2778      	movs	r7, #120	; 0x78
 80059a6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80059aa:	6823      	ldr	r3, [r4, #0]
 80059ac:	6829      	ldr	r1, [r5, #0]
 80059ae:	061f      	lsls	r7, r3, #24
 80059b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80059b4:	d402      	bmi.n	80059bc <_printf_i+0x18c>
 80059b6:	065f      	lsls	r7, r3, #25
 80059b8:	bf48      	it	mi
 80059ba:	b2b6      	uxthmi	r6, r6
 80059bc:	07df      	lsls	r7, r3, #31
 80059be:	bf48      	it	mi
 80059c0:	f043 0320 	orrmi.w	r3, r3, #32
 80059c4:	6029      	str	r1, [r5, #0]
 80059c6:	bf48      	it	mi
 80059c8:	6023      	strmi	r3, [r4, #0]
 80059ca:	b91e      	cbnz	r6, 80059d4 <_printf_i+0x1a4>
 80059cc:	6823      	ldr	r3, [r4, #0]
 80059ce:	f023 0320 	bic.w	r3, r3, #32
 80059d2:	6023      	str	r3, [r4, #0]
 80059d4:	2310      	movs	r3, #16
 80059d6:	e7a7      	b.n	8005928 <_printf_i+0xf8>
 80059d8:	4824      	ldr	r0, [pc, #144]	; (8005a6c <_printf_i+0x23c>)
 80059da:	e7e4      	b.n	80059a6 <_printf_i+0x176>
 80059dc:	4615      	mov	r5, r2
 80059de:	e7bd      	b.n	800595c <_printf_i+0x12c>
 80059e0:	682b      	ldr	r3, [r5, #0]
 80059e2:	6826      	ldr	r6, [r4, #0]
 80059e4:	6961      	ldr	r1, [r4, #20]
 80059e6:	1d18      	adds	r0, r3, #4
 80059e8:	6028      	str	r0, [r5, #0]
 80059ea:	0635      	lsls	r5, r6, #24
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	d501      	bpl.n	80059f4 <_printf_i+0x1c4>
 80059f0:	6019      	str	r1, [r3, #0]
 80059f2:	e002      	b.n	80059fa <_printf_i+0x1ca>
 80059f4:	0670      	lsls	r0, r6, #25
 80059f6:	d5fb      	bpl.n	80059f0 <_printf_i+0x1c0>
 80059f8:	8019      	strh	r1, [r3, #0]
 80059fa:	2300      	movs	r3, #0
 80059fc:	6123      	str	r3, [r4, #16]
 80059fe:	4615      	mov	r5, r2
 8005a00:	e7bc      	b.n	800597c <_printf_i+0x14c>
 8005a02:	682b      	ldr	r3, [r5, #0]
 8005a04:	1d1a      	adds	r2, r3, #4
 8005a06:	602a      	str	r2, [r5, #0]
 8005a08:	681d      	ldr	r5, [r3, #0]
 8005a0a:	6862      	ldr	r2, [r4, #4]
 8005a0c:	2100      	movs	r1, #0
 8005a0e:	4628      	mov	r0, r5
 8005a10:	f7fa fbe6 	bl	80001e0 <memchr>
 8005a14:	b108      	cbz	r0, 8005a1a <_printf_i+0x1ea>
 8005a16:	1b40      	subs	r0, r0, r5
 8005a18:	6060      	str	r0, [r4, #4]
 8005a1a:	6863      	ldr	r3, [r4, #4]
 8005a1c:	6123      	str	r3, [r4, #16]
 8005a1e:	2300      	movs	r3, #0
 8005a20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a24:	e7aa      	b.n	800597c <_printf_i+0x14c>
 8005a26:	6923      	ldr	r3, [r4, #16]
 8005a28:	462a      	mov	r2, r5
 8005a2a:	4649      	mov	r1, r9
 8005a2c:	4640      	mov	r0, r8
 8005a2e:	47d0      	blx	sl
 8005a30:	3001      	adds	r0, #1
 8005a32:	d0ad      	beq.n	8005990 <_printf_i+0x160>
 8005a34:	6823      	ldr	r3, [r4, #0]
 8005a36:	079b      	lsls	r3, r3, #30
 8005a38:	d413      	bmi.n	8005a62 <_printf_i+0x232>
 8005a3a:	68e0      	ldr	r0, [r4, #12]
 8005a3c:	9b03      	ldr	r3, [sp, #12]
 8005a3e:	4298      	cmp	r0, r3
 8005a40:	bfb8      	it	lt
 8005a42:	4618      	movlt	r0, r3
 8005a44:	e7a6      	b.n	8005994 <_printf_i+0x164>
 8005a46:	2301      	movs	r3, #1
 8005a48:	4632      	mov	r2, r6
 8005a4a:	4649      	mov	r1, r9
 8005a4c:	4640      	mov	r0, r8
 8005a4e:	47d0      	blx	sl
 8005a50:	3001      	adds	r0, #1
 8005a52:	d09d      	beq.n	8005990 <_printf_i+0x160>
 8005a54:	3501      	adds	r5, #1
 8005a56:	68e3      	ldr	r3, [r4, #12]
 8005a58:	9903      	ldr	r1, [sp, #12]
 8005a5a:	1a5b      	subs	r3, r3, r1
 8005a5c:	42ab      	cmp	r3, r5
 8005a5e:	dcf2      	bgt.n	8005a46 <_printf_i+0x216>
 8005a60:	e7eb      	b.n	8005a3a <_printf_i+0x20a>
 8005a62:	2500      	movs	r5, #0
 8005a64:	f104 0619 	add.w	r6, r4, #25
 8005a68:	e7f5      	b.n	8005a56 <_printf_i+0x226>
 8005a6a:	bf00      	nop
 8005a6c:	08007fa6 	.word	0x08007fa6
 8005a70:	08007fb7 	.word	0x08007fb7

08005a74 <std>:
 8005a74:	2300      	movs	r3, #0
 8005a76:	b510      	push	{r4, lr}
 8005a78:	4604      	mov	r4, r0
 8005a7a:	e9c0 3300 	strd	r3, r3, [r0]
 8005a7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a82:	6083      	str	r3, [r0, #8]
 8005a84:	8181      	strh	r1, [r0, #12]
 8005a86:	6643      	str	r3, [r0, #100]	; 0x64
 8005a88:	81c2      	strh	r2, [r0, #14]
 8005a8a:	6183      	str	r3, [r0, #24]
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	2208      	movs	r2, #8
 8005a90:	305c      	adds	r0, #92	; 0x5c
 8005a92:	f000 f914 	bl	8005cbe <memset>
 8005a96:	4b0d      	ldr	r3, [pc, #52]	; (8005acc <std+0x58>)
 8005a98:	6263      	str	r3, [r4, #36]	; 0x24
 8005a9a:	4b0d      	ldr	r3, [pc, #52]	; (8005ad0 <std+0x5c>)
 8005a9c:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a9e:	4b0d      	ldr	r3, [pc, #52]	; (8005ad4 <std+0x60>)
 8005aa0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005aa2:	4b0d      	ldr	r3, [pc, #52]	; (8005ad8 <std+0x64>)
 8005aa4:	6323      	str	r3, [r4, #48]	; 0x30
 8005aa6:	4b0d      	ldr	r3, [pc, #52]	; (8005adc <std+0x68>)
 8005aa8:	6224      	str	r4, [r4, #32]
 8005aaa:	429c      	cmp	r4, r3
 8005aac:	d006      	beq.n	8005abc <std+0x48>
 8005aae:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005ab2:	4294      	cmp	r4, r2
 8005ab4:	d002      	beq.n	8005abc <std+0x48>
 8005ab6:	33d0      	adds	r3, #208	; 0xd0
 8005ab8:	429c      	cmp	r4, r3
 8005aba:	d105      	bne.n	8005ac8 <std+0x54>
 8005abc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ac4:	f000 b978 	b.w	8005db8 <__retarget_lock_init_recursive>
 8005ac8:	bd10      	pop	{r4, pc}
 8005aca:	bf00      	nop
 8005acc:	08005c39 	.word	0x08005c39
 8005ad0:	08005c5b 	.word	0x08005c5b
 8005ad4:	08005c93 	.word	0x08005c93
 8005ad8:	08005cb7 	.word	0x08005cb7
 8005adc:	20000378 	.word	0x20000378

08005ae0 <stdio_exit_handler>:
 8005ae0:	4a02      	ldr	r2, [pc, #8]	; (8005aec <stdio_exit_handler+0xc>)
 8005ae2:	4903      	ldr	r1, [pc, #12]	; (8005af0 <stdio_exit_handler+0x10>)
 8005ae4:	4803      	ldr	r0, [pc, #12]	; (8005af4 <stdio_exit_handler+0x14>)
 8005ae6:	f000 b869 	b.w	8005bbc <_fwalk_sglue>
 8005aea:	bf00      	nop
 8005aec:	20000010 	.word	0x20000010
 8005af0:	08007769 	.word	0x08007769
 8005af4:	2000001c 	.word	0x2000001c

08005af8 <cleanup_stdio>:
 8005af8:	6841      	ldr	r1, [r0, #4]
 8005afa:	4b0c      	ldr	r3, [pc, #48]	; (8005b2c <cleanup_stdio+0x34>)
 8005afc:	4299      	cmp	r1, r3
 8005afe:	b510      	push	{r4, lr}
 8005b00:	4604      	mov	r4, r0
 8005b02:	d001      	beq.n	8005b08 <cleanup_stdio+0x10>
 8005b04:	f001 fe30 	bl	8007768 <_fflush_r>
 8005b08:	68a1      	ldr	r1, [r4, #8]
 8005b0a:	4b09      	ldr	r3, [pc, #36]	; (8005b30 <cleanup_stdio+0x38>)
 8005b0c:	4299      	cmp	r1, r3
 8005b0e:	d002      	beq.n	8005b16 <cleanup_stdio+0x1e>
 8005b10:	4620      	mov	r0, r4
 8005b12:	f001 fe29 	bl	8007768 <_fflush_r>
 8005b16:	68e1      	ldr	r1, [r4, #12]
 8005b18:	4b06      	ldr	r3, [pc, #24]	; (8005b34 <cleanup_stdio+0x3c>)
 8005b1a:	4299      	cmp	r1, r3
 8005b1c:	d004      	beq.n	8005b28 <cleanup_stdio+0x30>
 8005b1e:	4620      	mov	r0, r4
 8005b20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b24:	f001 be20 	b.w	8007768 <_fflush_r>
 8005b28:	bd10      	pop	{r4, pc}
 8005b2a:	bf00      	nop
 8005b2c:	20000378 	.word	0x20000378
 8005b30:	200003e0 	.word	0x200003e0
 8005b34:	20000448 	.word	0x20000448

08005b38 <global_stdio_init.part.0>:
 8005b38:	b510      	push	{r4, lr}
 8005b3a:	4b0b      	ldr	r3, [pc, #44]	; (8005b68 <global_stdio_init.part.0+0x30>)
 8005b3c:	4c0b      	ldr	r4, [pc, #44]	; (8005b6c <global_stdio_init.part.0+0x34>)
 8005b3e:	4a0c      	ldr	r2, [pc, #48]	; (8005b70 <global_stdio_init.part.0+0x38>)
 8005b40:	601a      	str	r2, [r3, #0]
 8005b42:	4620      	mov	r0, r4
 8005b44:	2200      	movs	r2, #0
 8005b46:	2104      	movs	r1, #4
 8005b48:	f7ff ff94 	bl	8005a74 <std>
 8005b4c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005b50:	2201      	movs	r2, #1
 8005b52:	2109      	movs	r1, #9
 8005b54:	f7ff ff8e 	bl	8005a74 <std>
 8005b58:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005b5c:	2202      	movs	r2, #2
 8005b5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b62:	2112      	movs	r1, #18
 8005b64:	f7ff bf86 	b.w	8005a74 <std>
 8005b68:	200004b0 	.word	0x200004b0
 8005b6c:	20000378 	.word	0x20000378
 8005b70:	08005ae1 	.word	0x08005ae1

08005b74 <__sfp_lock_acquire>:
 8005b74:	4801      	ldr	r0, [pc, #4]	; (8005b7c <__sfp_lock_acquire+0x8>)
 8005b76:	f000 b920 	b.w	8005dba <__retarget_lock_acquire_recursive>
 8005b7a:	bf00      	nop
 8005b7c:	200004b9 	.word	0x200004b9

08005b80 <__sfp_lock_release>:
 8005b80:	4801      	ldr	r0, [pc, #4]	; (8005b88 <__sfp_lock_release+0x8>)
 8005b82:	f000 b91b 	b.w	8005dbc <__retarget_lock_release_recursive>
 8005b86:	bf00      	nop
 8005b88:	200004b9 	.word	0x200004b9

08005b8c <__sinit>:
 8005b8c:	b510      	push	{r4, lr}
 8005b8e:	4604      	mov	r4, r0
 8005b90:	f7ff fff0 	bl	8005b74 <__sfp_lock_acquire>
 8005b94:	6a23      	ldr	r3, [r4, #32]
 8005b96:	b11b      	cbz	r3, 8005ba0 <__sinit+0x14>
 8005b98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b9c:	f7ff bff0 	b.w	8005b80 <__sfp_lock_release>
 8005ba0:	4b04      	ldr	r3, [pc, #16]	; (8005bb4 <__sinit+0x28>)
 8005ba2:	6223      	str	r3, [r4, #32]
 8005ba4:	4b04      	ldr	r3, [pc, #16]	; (8005bb8 <__sinit+0x2c>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d1f5      	bne.n	8005b98 <__sinit+0xc>
 8005bac:	f7ff ffc4 	bl	8005b38 <global_stdio_init.part.0>
 8005bb0:	e7f2      	b.n	8005b98 <__sinit+0xc>
 8005bb2:	bf00      	nop
 8005bb4:	08005af9 	.word	0x08005af9
 8005bb8:	200004b0 	.word	0x200004b0

08005bbc <_fwalk_sglue>:
 8005bbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bc0:	4607      	mov	r7, r0
 8005bc2:	4688      	mov	r8, r1
 8005bc4:	4614      	mov	r4, r2
 8005bc6:	2600      	movs	r6, #0
 8005bc8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005bcc:	f1b9 0901 	subs.w	r9, r9, #1
 8005bd0:	d505      	bpl.n	8005bde <_fwalk_sglue+0x22>
 8005bd2:	6824      	ldr	r4, [r4, #0]
 8005bd4:	2c00      	cmp	r4, #0
 8005bd6:	d1f7      	bne.n	8005bc8 <_fwalk_sglue+0xc>
 8005bd8:	4630      	mov	r0, r6
 8005bda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bde:	89ab      	ldrh	r3, [r5, #12]
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d907      	bls.n	8005bf4 <_fwalk_sglue+0x38>
 8005be4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005be8:	3301      	adds	r3, #1
 8005bea:	d003      	beq.n	8005bf4 <_fwalk_sglue+0x38>
 8005bec:	4629      	mov	r1, r5
 8005bee:	4638      	mov	r0, r7
 8005bf0:	47c0      	blx	r8
 8005bf2:	4306      	orrs	r6, r0
 8005bf4:	3568      	adds	r5, #104	; 0x68
 8005bf6:	e7e9      	b.n	8005bcc <_fwalk_sglue+0x10>

08005bf8 <siprintf>:
 8005bf8:	b40e      	push	{r1, r2, r3}
 8005bfa:	b500      	push	{lr}
 8005bfc:	b09c      	sub	sp, #112	; 0x70
 8005bfe:	ab1d      	add	r3, sp, #116	; 0x74
 8005c00:	9002      	str	r0, [sp, #8]
 8005c02:	9006      	str	r0, [sp, #24]
 8005c04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005c08:	4809      	ldr	r0, [pc, #36]	; (8005c30 <siprintf+0x38>)
 8005c0a:	9107      	str	r1, [sp, #28]
 8005c0c:	9104      	str	r1, [sp, #16]
 8005c0e:	4909      	ldr	r1, [pc, #36]	; (8005c34 <siprintf+0x3c>)
 8005c10:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c14:	9105      	str	r1, [sp, #20]
 8005c16:	6800      	ldr	r0, [r0, #0]
 8005c18:	9301      	str	r3, [sp, #4]
 8005c1a:	a902      	add	r1, sp, #8
 8005c1c:	f001 fc20 	bl	8007460 <_svfiprintf_r>
 8005c20:	9b02      	ldr	r3, [sp, #8]
 8005c22:	2200      	movs	r2, #0
 8005c24:	701a      	strb	r2, [r3, #0]
 8005c26:	b01c      	add	sp, #112	; 0x70
 8005c28:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c2c:	b003      	add	sp, #12
 8005c2e:	4770      	bx	lr
 8005c30:	20000068 	.word	0x20000068
 8005c34:	ffff0208 	.word	0xffff0208

08005c38 <__sread>:
 8005c38:	b510      	push	{r4, lr}
 8005c3a:	460c      	mov	r4, r1
 8005c3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c40:	f000 f86c 	bl	8005d1c <_read_r>
 8005c44:	2800      	cmp	r0, #0
 8005c46:	bfab      	itete	ge
 8005c48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005c4a:	89a3      	ldrhlt	r3, [r4, #12]
 8005c4c:	181b      	addge	r3, r3, r0
 8005c4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005c52:	bfac      	ite	ge
 8005c54:	6563      	strge	r3, [r4, #84]	; 0x54
 8005c56:	81a3      	strhlt	r3, [r4, #12]
 8005c58:	bd10      	pop	{r4, pc}

08005c5a <__swrite>:
 8005c5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c5e:	461f      	mov	r7, r3
 8005c60:	898b      	ldrh	r3, [r1, #12]
 8005c62:	05db      	lsls	r3, r3, #23
 8005c64:	4605      	mov	r5, r0
 8005c66:	460c      	mov	r4, r1
 8005c68:	4616      	mov	r6, r2
 8005c6a:	d505      	bpl.n	8005c78 <__swrite+0x1e>
 8005c6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c70:	2302      	movs	r3, #2
 8005c72:	2200      	movs	r2, #0
 8005c74:	f000 f840 	bl	8005cf8 <_lseek_r>
 8005c78:	89a3      	ldrh	r3, [r4, #12]
 8005c7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c82:	81a3      	strh	r3, [r4, #12]
 8005c84:	4632      	mov	r2, r6
 8005c86:	463b      	mov	r3, r7
 8005c88:	4628      	mov	r0, r5
 8005c8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c8e:	f000 b857 	b.w	8005d40 <_write_r>

08005c92 <__sseek>:
 8005c92:	b510      	push	{r4, lr}
 8005c94:	460c      	mov	r4, r1
 8005c96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c9a:	f000 f82d 	bl	8005cf8 <_lseek_r>
 8005c9e:	1c43      	adds	r3, r0, #1
 8005ca0:	89a3      	ldrh	r3, [r4, #12]
 8005ca2:	bf15      	itete	ne
 8005ca4:	6560      	strne	r0, [r4, #84]	; 0x54
 8005ca6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005caa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005cae:	81a3      	strheq	r3, [r4, #12]
 8005cb0:	bf18      	it	ne
 8005cb2:	81a3      	strhne	r3, [r4, #12]
 8005cb4:	bd10      	pop	{r4, pc}

08005cb6 <__sclose>:
 8005cb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cba:	f000 b80d 	b.w	8005cd8 <_close_r>

08005cbe <memset>:
 8005cbe:	4402      	add	r2, r0
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d100      	bne.n	8005cc8 <memset+0xa>
 8005cc6:	4770      	bx	lr
 8005cc8:	f803 1b01 	strb.w	r1, [r3], #1
 8005ccc:	e7f9      	b.n	8005cc2 <memset+0x4>
	...

08005cd0 <_localeconv_r>:
 8005cd0:	4800      	ldr	r0, [pc, #0]	; (8005cd4 <_localeconv_r+0x4>)
 8005cd2:	4770      	bx	lr
 8005cd4:	2000015c 	.word	0x2000015c

08005cd8 <_close_r>:
 8005cd8:	b538      	push	{r3, r4, r5, lr}
 8005cda:	4d06      	ldr	r5, [pc, #24]	; (8005cf4 <_close_r+0x1c>)
 8005cdc:	2300      	movs	r3, #0
 8005cde:	4604      	mov	r4, r0
 8005ce0:	4608      	mov	r0, r1
 8005ce2:	602b      	str	r3, [r5, #0]
 8005ce4:	f7fb fd75 	bl	80017d2 <_close>
 8005ce8:	1c43      	adds	r3, r0, #1
 8005cea:	d102      	bne.n	8005cf2 <_close_r+0x1a>
 8005cec:	682b      	ldr	r3, [r5, #0]
 8005cee:	b103      	cbz	r3, 8005cf2 <_close_r+0x1a>
 8005cf0:	6023      	str	r3, [r4, #0]
 8005cf2:	bd38      	pop	{r3, r4, r5, pc}
 8005cf4:	200004b4 	.word	0x200004b4

08005cf8 <_lseek_r>:
 8005cf8:	b538      	push	{r3, r4, r5, lr}
 8005cfa:	4d07      	ldr	r5, [pc, #28]	; (8005d18 <_lseek_r+0x20>)
 8005cfc:	4604      	mov	r4, r0
 8005cfe:	4608      	mov	r0, r1
 8005d00:	4611      	mov	r1, r2
 8005d02:	2200      	movs	r2, #0
 8005d04:	602a      	str	r2, [r5, #0]
 8005d06:	461a      	mov	r2, r3
 8005d08:	f7fb fd8a 	bl	8001820 <_lseek>
 8005d0c:	1c43      	adds	r3, r0, #1
 8005d0e:	d102      	bne.n	8005d16 <_lseek_r+0x1e>
 8005d10:	682b      	ldr	r3, [r5, #0]
 8005d12:	b103      	cbz	r3, 8005d16 <_lseek_r+0x1e>
 8005d14:	6023      	str	r3, [r4, #0]
 8005d16:	bd38      	pop	{r3, r4, r5, pc}
 8005d18:	200004b4 	.word	0x200004b4

08005d1c <_read_r>:
 8005d1c:	b538      	push	{r3, r4, r5, lr}
 8005d1e:	4d07      	ldr	r5, [pc, #28]	; (8005d3c <_read_r+0x20>)
 8005d20:	4604      	mov	r4, r0
 8005d22:	4608      	mov	r0, r1
 8005d24:	4611      	mov	r1, r2
 8005d26:	2200      	movs	r2, #0
 8005d28:	602a      	str	r2, [r5, #0]
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	f7fb fd18 	bl	8001760 <_read>
 8005d30:	1c43      	adds	r3, r0, #1
 8005d32:	d102      	bne.n	8005d3a <_read_r+0x1e>
 8005d34:	682b      	ldr	r3, [r5, #0]
 8005d36:	b103      	cbz	r3, 8005d3a <_read_r+0x1e>
 8005d38:	6023      	str	r3, [r4, #0]
 8005d3a:	bd38      	pop	{r3, r4, r5, pc}
 8005d3c:	200004b4 	.word	0x200004b4

08005d40 <_write_r>:
 8005d40:	b538      	push	{r3, r4, r5, lr}
 8005d42:	4d07      	ldr	r5, [pc, #28]	; (8005d60 <_write_r+0x20>)
 8005d44:	4604      	mov	r4, r0
 8005d46:	4608      	mov	r0, r1
 8005d48:	4611      	mov	r1, r2
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	602a      	str	r2, [r5, #0]
 8005d4e:	461a      	mov	r2, r3
 8005d50:	f7fb fd23 	bl	800179a <_write>
 8005d54:	1c43      	adds	r3, r0, #1
 8005d56:	d102      	bne.n	8005d5e <_write_r+0x1e>
 8005d58:	682b      	ldr	r3, [r5, #0]
 8005d5a:	b103      	cbz	r3, 8005d5e <_write_r+0x1e>
 8005d5c:	6023      	str	r3, [r4, #0]
 8005d5e:	bd38      	pop	{r3, r4, r5, pc}
 8005d60:	200004b4 	.word	0x200004b4

08005d64 <__errno>:
 8005d64:	4b01      	ldr	r3, [pc, #4]	; (8005d6c <__errno+0x8>)
 8005d66:	6818      	ldr	r0, [r3, #0]
 8005d68:	4770      	bx	lr
 8005d6a:	bf00      	nop
 8005d6c:	20000068 	.word	0x20000068

08005d70 <__libc_init_array>:
 8005d70:	b570      	push	{r4, r5, r6, lr}
 8005d72:	4d0d      	ldr	r5, [pc, #52]	; (8005da8 <__libc_init_array+0x38>)
 8005d74:	4c0d      	ldr	r4, [pc, #52]	; (8005dac <__libc_init_array+0x3c>)
 8005d76:	1b64      	subs	r4, r4, r5
 8005d78:	10a4      	asrs	r4, r4, #2
 8005d7a:	2600      	movs	r6, #0
 8005d7c:	42a6      	cmp	r6, r4
 8005d7e:	d109      	bne.n	8005d94 <__libc_init_array+0x24>
 8005d80:	4d0b      	ldr	r5, [pc, #44]	; (8005db0 <__libc_init_array+0x40>)
 8005d82:	4c0c      	ldr	r4, [pc, #48]	; (8005db4 <__libc_init_array+0x44>)
 8005d84:	f002 f894 	bl	8007eb0 <_init>
 8005d88:	1b64      	subs	r4, r4, r5
 8005d8a:	10a4      	asrs	r4, r4, #2
 8005d8c:	2600      	movs	r6, #0
 8005d8e:	42a6      	cmp	r6, r4
 8005d90:	d105      	bne.n	8005d9e <__libc_init_array+0x2e>
 8005d92:	bd70      	pop	{r4, r5, r6, pc}
 8005d94:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d98:	4798      	blx	r3
 8005d9a:	3601      	adds	r6, #1
 8005d9c:	e7ee      	b.n	8005d7c <__libc_init_array+0xc>
 8005d9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005da2:	4798      	blx	r3
 8005da4:	3601      	adds	r6, #1
 8005da6:	e7f2      	b.n	8005d8e <__libc_init_array+0x1e>
 8005da8:	0800830c 	.word	0x0800830c
 8005dac:	0800830c 	.word	0x0800830c
 8005db0:	0800830c 	.word	0x0800830c
 8005db4:	08008310 	.word	0x08008310

08005db8 <__retarget_lock_init_recursive>:
 8005db8:	4770      	bx	lr

08005dba <__retarget_lock_acquire_recursive>:
 8005dba:	4770      	bx	lr

08005dbc <__retarget_lock_release_recursive>:
 8005dbc:	4770      	bx	lr

08005dbe <quorem>:
 8005dbe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc2:	6903      	ldr	r3, [r0, #16]
 8005dc4:	690c      	ldr	r4, [r1, #16]
 8005dc6:	42a3      	cmp	r3, r4
 8005dc8:	4607      	mov	r7, r0
 8005dca:	db7e      	blt.n	8005eca <quorem+0x10c>
 8005dcc:	3c01      	subs	r4, #1
 8005dce:	f101 0814 	add.w	r8, r1, #20
 8005dd2:	f100 0514 	add.w	r5, r0, #20
 8005dd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dda:	9301      	str	r3, [sp, #4]
 8005ddc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005de0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005de4:	3301      	adds	r3, #1
 8005de6:	429a      	cmp	r2, r3
 8005de8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005dec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005df0:	fbb2 f6f3 	udiv	r6, r2, r3
 8005df4:	d331      	bcc.n	8005e5a <quorem+0x9c>
 8005df6:	f04f 0e00 	mov.w	lr, #0
 8005dfa:	4640      	mov	r0, r8
 8005dfc:	46ac      	mov	ip, r5
 8005dfe:	46f2      	mov	sl, lr
 8005e00:	f850 2b04 	ldr.w	r2, [r0], #4
 8005e04:	b293      	uxth	r3, r2
 8005e06:	fb06 e303 	mla	r3, r6, r3, lr
 8005e0a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005e0e:	0c1a      	lsrs	r2, r3, #16
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	ebaa 0303 	sub.w	r3, sl, r3
 8005e16:	f8dc a000 	ldr.w	sl, [ip]
 8005e1a:	fa13 f38a 	uxtah	r3, r3, sl
 8005e1e:	fb06 220e 	mla	r2, r6, lr, r2
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	9b00      	ldr	r3, [sp, #0]
 8005e26:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005e2a:	b292      	uxth	r2, r2
 8005e2c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005e30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e34:	f8bd 3000 	ldrh.w	r3, [sp]
 8005e38:	4581      	cmp	r9, r0
 8005e3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e3e:	f84c 3b04 	str.w	r3, [ip], #4
 8005e42:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005e46:	d2db      	bcs.n	8005e00 <quorem+0x42>
 8005e48:	f855 300b 	ldr.w	r3, [r5, fp]
 8005e4c:	b92b      	cbnz	r3, 8005e5a <quorem+0x9c>
 8005e4e:	9b01      	ldr	r3, [sp, #4]
 8005e50:	3b04      	subs	r3, #4
 8005e52:	429d      	cmp	r5, r3
 8005e54:	461a      	mov	r2, r3
 8005e56:	d32c      	bcc.n	8005eb2 <quorem+0xf4>
 8005e58:	613c      	str	r4, [r7, #16]
 8005e5a:	4638      	mov	r0, r7
 8005e5c:	f001 f9a6 	bl	80071ac <__mcmp>
 8005e60:	2800      	cmp	r0, #0
 8005e62:	db22      	blt.n	8005eaa <quorem+0xec>
 8005e64:	3601      	adds	r6, #1
 8005e66:	4629      	mov	r1, r5
 8005e68:	2000      	movs	r0, #0
 8005e6a:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e6e:	f8d1 c000 	ldr.w	ip, [r1]
 8005e72:	b293      	uxth	r3, r2
 8005e74:	1ac3      	subs	r3, r0, r3
 8005e76:	0c12      	lsrs	r2, r2, #16
 8005e78:	fa13 f38c 	uxtah	r3, r3, ip
 8005e7c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005e80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e8a:	45c1      	cmp	r9, r8
 8005e8c:	f841 3b04 	str.w	r3, [r1], #4
 8005e90:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005e94:	d2e9      	bcs.n	8005e6a <quorem+0xac>
 8005e96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e9e:	b922      	cbnz	r2, 8005eaa <quorem+0xec>
 8005ea0:	3b04      	subs	r3, #4
 8005ea2:	429d      	cmp	r5, r3
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	d30a      	bcc.n	8005ebe <quorem+0x100>
 8005ea8:	613c      	str	r4, [r7, #16]
 8005eaa:	4630      	mov	r0, r6
 8005eac:	b003      	add	sp, #12
 8005eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eb2:	6812      	ldr	r2, [r2, #0]
 8005eb4:	3b04      	subs	r3, #4
 8005eb6:	2a00      	cmp	r2, #0
 8005eb8:	d1ce      	bne.n	8005e58 <quorem+0x9a>
 8005eba:	3c01      	subs	r4, #1
 8005ebc:	e7c9      	b.n	8005e52 <quorem+0x94>
 8005ebe:	6812      	ldr	r2, [r2, #0]
 8005ec0:	3b04      	subs	r3, #4
 8005ec2:	2a00      	cmp	r2, #0
 8005ec4:	d1f0      	bne.n	8005ea8 <quorem+0xea>
 8005ec6:	3c01      	subs	r4, #1
 8005ec8:	e7eb      	b.n	8005ea2 <quorem+0xe4>
 8005eca:	2000      	movs	r0, #0
 8005ecc:	e7ee      	b.n	8005eac <quorem+0xee>
	...

08005ed0 <_dtoa_r>:
 8005ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ed4:	ed2d 8b04 	vpush	{d8-d9}
 8005ed8:	69c5      	ldr	r5, [r0, #28]
 8005eda:	b093      	sub	sp, #76	; 0x4c
 8005edc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005ee0:	ec57 6b10 	vmov	r6, r7, d0
 8005ee4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005ee8:	9107      	str	r1, [sp, #28]
 8005eea:	4604      	mov	r4, r0
 8005eec:	920a      	str	r2, [sp, #40]	; 0x28
 8005eee:	930d      	str	r3, [sp, #52]	; 0x34
 8005ef0:	b975      	cbnz	r5, 8005f10 <_dtoa_r+0x40>
 8005ef2:	2010      	movs	r0, #16
 8005ef4:	f000 fe2a 	bl	8006b4c <malloc>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	61e0      	str	r0, [r4, #28]
 8005efc:	b920      	cbnz	r0, 8005f08 <_dtoa_r+0x38>
 8005efe:	4bae      	ldr	r3, [pc, #696]	; (80061b8 <_dtoa_r+0x2e8>)
 8005f00:	21ef      	movs	r1, #239	; 0xef
 8005f02:	48ae      	ldr	r0, [pc, #696]	; (80061bc <_dtoa_r+0x2ec>)
 8005f04:	f001 fc90 	bl	8007828 <__assert_func>
 8005f08:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005f0c:	6005      	str	r5, [r0, #0]
 8005f0e:	60c5      	str	r5, [r0, #12]
 8005f10:	69e3      	ldr	r3, [r4, #28]
 8005f12:	6819      	ldr	r1, [r3, #0]
 8005f14:	b151      	cbz	r1, 8005f2c <_dtoa_r+0x5c>
 8005f16:	685a      	ldr	r2, [r3, #4]
 8005f18:	604a      	str	r2, [r1, #4]
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	4093      	lsls	r3, r2
 8005f1e:	608b      	str	r3, [r1, #8]
 8005f20:	4620      	mov	r0, r4
 8005f22:	f000 ff07 	bl	8006d34 <_Bfree>
 8005f26:	69e3      	ldr	r3, [r4, #28]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	601a      	str	r2, [r3, #0]
 8005f2c:	1e3b      	subs	r3, r7, #0
 8005f2e:	bfbb      	ittet	lt
 8005f30:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005f34:	9303      	strlt	r3, [sp, #12]
 8005f36:	2300      	movge	r3, #0
 8005f38:	2201      	movlt	r2, #1
 8005f3a:	bfac      	ite	ge
 8005f3c:	f8c8 3000 	strge.w	r3, [r8]
 8005f40:	f8c8 2000 	strlt.w	r2, [r8]
 8005f44:	4b9e      	ldr	r3, [pc, #632]	; (80061c0 <_dtoa_r+0x2f0>)
 8005f46:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005f4a:	ea33 0308 	bics.w	r3, r3, r8
 8005f4e:	d11b      	bne.n	8005f88 <_dtoa_r+0xb8>
 8005f50:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005f52:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f56:	6013      	str	r3, [r2, #0]
 8005f58:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005f5c:	4333      	orrs	r3, r6
 8005f5e:	f000 8593 	beq.w	8006a88 <_dtoa_r+0xbb8>
 8005f62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f64:	b963      	cbnz	r3, 8005f80 <_dtoa_r+0xb0>
 8005f66:	4b97      	ldr	r3, [pc, #604]	; (80061c4 <_dtoa_r+0x2f4>)
 8005f68:	e027      	b.n	8005fba <_dtoa_r+0xea>
 8005f6a:	4b97      	ldr	r3, [pc, #604]	; (80061c8 <_dtoa_r+0x2f8>)
 8005f6c:	9300      	str	r3, [sp, #0]
 8005f6e:	3308      	adds	r3, #8
 8005f70:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005f72:	6013      	str	r3, [r2, #0]
 8005f74:	9800      	ldr	r0, [sp, #0]
 8005f76:	b013      	add	sp, #76	; 0x4c
 8005f78:	ecbd 8b04 	vpop	{d8-d9}
 8005f7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f80:	4b90      	ldr	r3, [pc, #576]	; (80061c4 <_dtoa_r+0x2f4>)
 8005f82:	9300      	str	r3, [sp, #0]
 8005f84:	3303      	adds	r3, #3
 8005f86:	e7f3      	b.n	8005f70 <_dtoa_r+0xa0>
 8005f88:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	ec51 0b17 	vmov	r0, r1, d7
 8005f92:	eeb0 8a47 	vmov.f32	s16, s14
 8005f96:	eef0 8a67 	vmov.f32	s17, s15
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	f7fa fd9c 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fa0:	4681      	mov	r9, r0
 8005fa2:	b160      	cbz	r0, 8005fbe <_dtoa_r+0xee>
 8005fa4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	6013      	str	r3, [r2, #0]
 8005faa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f000 8568 	beq.w	8006a82 <_dtoa_r+0xbb2>
 8005fb2:	4b86      	ldr	r3, [pc, #536]	; (80061cc <_dtoa_r+0x2fc>)
 8005fb4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005fb6:	6013      	str	r3, [r2, #0]
 8005fb8:	3b01      	subs	r3, #1
 8005fba:	9300      	str	r3, [sp, #0]
 8005fbc:	e7da      	b.n	8005f74 <_dtoa_r+0xa4>
 8005fbe:	aa10      	add	r2, sp, #64	; 0x40
 8005fc0:	a911      	add	r1, sp, #68	; 0x44
 8005fc2:	4620      	mov	r0, r4
 8005fc4:	eeb0 0a48 	vmov.f32	s0, s16
 8005fc8:	eef0 0a68 	vmov.f32	s1, s17
 8005fcc:	f001 f994 	bl	80072f8 <__d2b>
 8005fd0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005fd4:	4682      	mov	sl, r0
 8005fd6:	2d00      	cmp	r5, #0
 8005fd8:	d07f      	beq.n	80060da <_dtoa_r+0x20a>
 8005fda:	ee18 3a90 	vmov	r3, s17
 8005fde:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fe2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005fe6:	ec51 0b18 	vmov	r0, r1, d8
 8005fea:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005fee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005ff2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005ff6:	4619      	mov	r1, r3
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	4b75      	ldr	r3, [pc, #468]	; (80061d0 <_dtoa_r+0x300>)
 8005ffc:	f7fa f94c 	bl	8000298 <__aeabi_dsub>
 8006000:	a367      	add	r3, pc, #412	; (adr r3, 80061a0 <_dtoa_r+0x2d0>)
 8006002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006006:	f7fa faff 	bl	8000608 <__aeabi_dmul>
 800600a:	a367      	add	r3, pc, #412	; (adr r3, 80061a8 <_dtoa_r+0x2d8>)
 800600c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006010:	f7fa f944 	bl	800029c <__adddf3>
 8006014:	4606      	mov	r6, r0
 8006016:	4628      	mov	r0, r5
 8006018:	460f      	mov	r7, r1
 800601a:	f7fa fa8b 	bl	8000534 <__aeabi_i2d>
 800601e:	a364      	add	r3, pc, #400	; (adr r3, 80061b0 <_dtoa_r+0x2e0>)
 8006020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006024:	f7fa faf0 	bl	8000608 <__aeabi_dmul>
 8006028:	4602      	mov	r2, r0
 800602a:	460b      	mov	r3, r1
 800602c:	4630      	mov	r0, r6
 800602e:	4639      	mov	r1, r7
 8006030:	f7fa f934 	bl	800029c <__adddf3>
 8006034:	4606      	mov	r6, r0
 8006036:	460f      	mov	r7, r1
 8006038:	f7fa fd96 	bl	8000b68 <__aeabi_d2iz>
 800603c:	2200      	movs	r2, #0
 800603e:	4683      	mov	fp, r0
 8006040:	2300      	movs	r3, #0
 8006042:	4630      	mov	r0, r6
 8006044:	4639      	mov	r1, r7
 8006046:	f7fa fd51 	bl	8000aec <__aeabi_dcmplt>
 800604a:	b148      	cbz	r0, 8006060 <_dtoa_r+0x190>
 800604c:	4658      	mov	r0, fp
 800604e:	f7fa fa71 	bl	8000534 <__aeabi_i2d>
 8006052:	4632      	mov	r2, r6
 8006054:	463b      	mov	r3, r7
 8006056:	f7fa fd3f 	bl	8000ad8 <__aeabi_dcmpeq>
 800605a:	b908      	cbnz	r0, 8006060 <_dtoa_r+0x190>
 800605c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006060:	f1bb 0f16 	cmp.w	fp, #22
 8006064:	d857      	bhi.n	8006116 <_dtoa_r+0x246>
 8006066:	4b5b      	ldr	r3, [pc, #364]	; (80061d4 <_dtoa_r+0x304>)
 8006068:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800606c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006070:	ec51 0b18 	vmov	r0, r1, d8
 8006074:	f7fa fd3a 	bl	8000aec <__aeabi_dcmplt>
 8006078:	2800      	cmp	r0, #0
 800607a:	d04e      	beq.n	800611a <_dtoa_r+0x24a>
 800607c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006080:	2300      	movs	r3, #0
 8006082:	930c      	str	r3, [sp, #48]	; 0x30
 8006084:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006086:	1b5b      	subs	r3, r3, r5
 8006088:	1e5a      	subs	r2, r3, #1
 800608a:	bf45      	ittet	mi
 800608c:	f1c3 0301 	rsbmi	r3, r3, #1
 8006090:	9305      	strmi	r3, [sp, #20]
 8006092:	2300      	movpl	r3, #0
 8006094:	2300      	movmi	r3, #0
 8006096:	9206      	str	r2, [sp, #24]
 8006098:	bf54      	ite	pl
 800609a:	9305      	strpl	r3, [sp, #20]
 800609c:	9306      	strmi	r3, [sp, #24]
 800609e:	f1bb 0f00 	cmp.w	fp, #0
 80060a2:	db3c      	blt.n	800611e <_dtoa_r+0x24e>
 80060a4:	9b06      	ldr	r3, [sp, #24]
 80060a6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80060aa:	445b      	add	r3, fp
 80060ac:	9306      	str	r3, [sp, #24]
 80060ae:	2300      	movs	r3, #0
 80060b0:	9308      	str	r3, [sp, #32]
 80060b2:	9b07      	ldr	r3, [sp, #28]
 80060b4:	2b09      	cmp	r3, #9
 80060b6:	d868      	bhi.n	800618a <_dtoa_r+0x2ba>
 80060b8:	2b05      	cmp	r3, #5
 80060ba:	bfc4      	itt	gt
 80060bc:	3b04      	subgt	r3, #4
 80060be:	9307      	strgt	r3, [sp, #28]
 80060c0:	9b07      	ldr	r3, [sp, #28]
 80060c2:	f1a3 0302 	sub.w	r3, r3, #2
 80060c6:	bfcc      	ite	gt
 80060c8:	2500      	movgt	r5, #0
 80060ca:	2501      	movle	r5, #1
 80060cc:	2b03      	cmp	r3, #3
 80060ce:	f200 8085 	bhi.w	80061dc <_dtoa_r+0x30c>
 80060d2:	e8df f003 	tbb	[pc, r3]
 80060d6:	3b2e      	.short	0x3b2e
 80060d8:	5839      	.short	0x5839
 80060da:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80060de:	441d      	add	r5, r3
 80060e0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80060e4:	2b20      	cmp	r3, #32
 80060e6:	bfc1      	itttt	gt
 80060e8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80060ec:	fa08 f803 	lslgt.w	r8, r8, r3
 80060f0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80060f4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80060f8:	bfd6      	itet	le
 80060fa:	f1c3 0320 	rsble	r3, r3, #32
 80060fe:	ea48 0003 	orrgt.w	r0, r8, r3
 8006102:	fa06 f003 	lslle.w	r0, r6, r3
 8006106:	f7fa fa05 	bl	8000514 <__aeabi_ui2d>
 800610a:	2201      	movs	r2, #1
 800610c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006110:	3d01      	subs	r5, #1
 8006112:	920e      	str	r2, [sp, #56]	; 0x38
 8006114:	e76f      	b.n	8005ff6 <_dtoa_r+0x126>
 8006116:	2301      	movs	r3, #1
 8006118:	e7b3      	b.n	8006082 <_dtoa_r+0x1b2>
 800611a:	900c      	str	r0, [sp, #48]	; 0x30
 800611c:	e7b2      	b.n	8006084 <_dtoa_r+0x1b4>
 800611e:	9b05      	ldr	r3, [sp, #20]
 8006120:	eba3 030b 	sub.w	r3, r3, fp
 8006124:	9305      	str	r3, [sp, #20]
 8006126:	f1cb 0300 	rsb	r3, fp, #0
 800612a:	9308      	str	r3, [sp, #32]
 800612c:	2300      	movs	r3, #0
 800612e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006130:	e7bf      	b.n	80060b2 <_dtoa_r+0x1e2>
 8006132:	2300      	movs	r3, #0
 8006134:	9309      	str	r3, [sp, #36]	; 0x24
 8006136:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006138:	2b00      	cmp	r3, #0
 800613a:	dc52      	bgt.n	80061e2 <_dtoa_r+0x312>
 800613c:	2301      	movs	r3, #1
 800613e:	9301      	str	r3, [sp, #4]
 8006140:	9304      	str	r3, [sp, #16]
 8006142:	461a      	mov	r2, r3
 8006144:	920a      	str	r2, [sp, #40]	; 0x28
 8006146:	e00b      	b.n	8006160 <_dtoa_r+0x290>
 8006148:	2301      	movs	r3, #1
 800614a:	e7f3      	b.n	8006134 <_dtoa_r+0x264>
 800614c:	2300      	movs	r3, #0
 800614e:	9309      	str	r3, [sp, #36]	; 0x24
 8006150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006152:	445b      	add	r3, fp
 8006154:	9301      	str	r3, [sp, #4]
 8006156:	3301      	adds	r3, #1
 8006158:	2b01      	cmp	r3, #1
 800615a:	9304      	str	r3, [sp, #16]
 800615c:	bfb8      	it	lt
 800615e:	2301      	movlt	r3, #1
 8006160:	69e0      	ldr	r0, [r4, #28]
 8006162:	2100      	movs	r1, #0
 8006164:	2204      	movs	r2, #4
 8006166:	f102 0614 	add.w	r6, r2, #20
 800616a:	429e      	cmp	r6, r3
 800616c:	d93d      	bls.n	80061ea <_dtoa_r+0x31a>
 800616e:	6041      	str	r1, [r0, #4]
 8006170:	4620      	mov	r0, r4
 8006172:	f000 fd9f 	bl	8006cb4 <_Balloc>
 8006176:	9000      	str	r0, [sp, #0]
 8006178:	2800      	cmp	r0, #0
 800617a:	d139      	bne.n	80061f0 <_dtoa_r+0x320>
 800617c:	4b16      	ldr	r3, [pc, #88]	; (80061d8 <_dtoa_r+0x308>)
 800617e:	4602      	mov	r2, r0
 8006180:	f240 11af 	movw	r1, #431	; 0x1af
 8006184:	e6bd      	b.n	8005f02 <_dtoa_r+0x32>
 8006186:	2301      	movs	r3, #1
 8006188:	e7e1      	b.n	800614e <_dtoa_r+0x27e>
 800618a:	2501      	movs	r5, #1
 800618c:	2300      	movs	r3, #0
 800618e:	9307      	str	r3, [sp, #28]
 8006190:	9509      	str	r5, [sp, #36]	; 0x24
 8006192:	f04f 33ff 	mov.w	r3, #4294967295
 8006196:	9301      	str	r3, [sp, #4]
 8006198:	9304      	str	r3, [sp, #16]
 800619a:	2200      	movs	r2, #0
 800619c:	2312      	movs	r3, #18
 800619e:	e7d1      	b.n	8006144 <_dtoa_r+0x274>
 80061a0:	636f4361 	.word	0x636f4361
 80061a4:	3fd287a7 	.word	0x3fd287a7
 80061a8:	8b60c8b3 	.word	0x8b60c8b3
 80061ac:	3fc68a28 	.word	0x3fc68a28
 80061b0:	509f79fb 	.word	0x509f79fb
 80061b4:	3fd34413 	.word	0x3fd34413
 80061b8:	08007fd5 	.word	0x08007fd5
 80061bc:	08007fec 	.word	0x08007fec
 80061c0:	7ff00000 	.word	0x7ff00000
 80061c4:	08007fd1 	.word	0x08007fd1
 80061c8:	08007fc8 	.word	0x08007fc8
 80061cc:	08007fa5 	.word	0x08007fa5
 80061d0:	3ff80000 	.word	0x3ff80000
 80061d4:	080080d8 	.word	0x080080d8
 80061d8:	08008044 	.word	0x08008044
 80061dc:	2301      	movs	r3, #1
 80061de:	9309      	str	r3, [sp, #36]	; 0x24
 80061e0:	e7d7      	b.n	8006192 <_dtoa_r+0x2c2>
 80061e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061e4:	9301      	str	r3, [sp, #4]
 80061e6:	9304      	str	r3, [sp, #16]
 80061e8:	e7ba      	b.n	8006160 <_dtoa_r+0x290>
 80061ea:	3101      	adds	r1, #1
 80061ec:	0052      	lsls	r2, r2, #1
 80061ee:	e7ba      	b.n	8006166 <_dtoa_r+0x296>
 80061f0:	69e3      	ldr	r3, [r4, #28]
 80061f2:	9a00      	ldr	r2, [sp, #0]
 80061f4:	601a      	str	r2, [r3, #0]
 80061f6:	9b04      	ldr	r3, [sp, #16]
 80061f8:	2b0e      	cmp	r3, #14
 80061fa:	f200 80a8 	bhi.w	800634e <_dtoa_r+0x47e>
 80061fe:	2d00      	cmp	r5, #0
 8006200:	f000 80a5 	beq.w	800634e <_dtoa_r+0x47e>
 8006204:	f1bb 0f00 	cmp.w	fp, #0
 8006208:	dd38      	ble.n	800627c <_dtoa_r+0x3ac>
 800620a:	4bc0      	ldr	r3, [pc, #768]	; (800650c <_dtoa_r+0x63c>)
 800620c:	f00b 020f 	and.w	r2, fp, #15
 8006210:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006214:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006218:	e9d3 6700 	ldrd	r6, r7, [r3]
 800621c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006220:	d019      	beq.n	8006256 <_dtoa_r+0x386>
 8006222:	4bbb      	ldr	r3, [pc, #748]	; (8006510 <_dtoa_r+0x640>)
 8006224:	ec51 0b18 	vmov	r0, r1, d8
 8006228:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800622c:	f7fa fb16 	bl	800085c <__aeabi_ddiv>
 8006230:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006234:	f008 080f 	and.w	r8, r8, #15
 8006238:	2503      	movs	r5, #3
 800623a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006510 <_dtoa_r+0x640>
 800623e:	f1b8 0f00 	cmp.w	r8, #0
 8006242:	d10a      	bne.n	800625a <_dtoa_r+0x38a>
 8006244:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006248:	4632      	mov	r2, r6
 800624a:	463b      	mov	r3, r7
 800624c:	f7fa fb06 	bl	800085c <__aeabi_ddiv>
 8006250:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006254:	e02b      	b.n	80062ae <_dtoa_r+0x3de>
 8006256:	2502      	movs	r5, #2
 8006258:	e7ef      	b.n	800623a <_dtoa_r+0x36a>
 800625a:	f018 0f01 	tst.w	r8, #1
 800625e:	d008      	beq.n	8006272 <_dtoa_r+0x3a2>
 8006260:	4630      	mov	r0, r6
 8006262:	4639      	mov	r1, r7
 8006264:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006268:	f7fa f9ce 	bl	8000608 <__aeabi_dmul>
 800626c:	3501      	adds	r5, #1
 800626e:	4606      	mov	r6, r0
 8006270:	460f      	mov	r7, r1
 8006272:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006276:	f109 0908 	add.w	r9, r9, #8
 800627a:	e7e0      	b.n	800623e <_dtoa_r+0x36e>
 800627c:	f000 809f 	beq.w	80063be <_dtoa_r+0x4ee>
 8006280:	f1cb 0600 	rsb	r6, fp, #0
 8006284:	4ba1      	ldr	r3, [pc, #644]	; (800650c <_dtoa_r+0x63c>)
 8006286:	4fa2      	ldr	r7, [pc, #648]	; (8006510 <_dtoa_r+0x640>)
 8006288:	f006 020f 	and.w	r2, r6, #15
 800628c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006294:	ec51 0b18 	vmov	r0, r1, d8
 8006298:	f7fa f9b6 	bl	8000608 <__aeabi_dmul>
 800629c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062a0:	1136      	asrs	r6, r6, #4
 80062a2:	2300      	movs	r3, #0
 80062a4:	2502      	movs	r5, #2
 80062a6:	2e00      	cmp	r6, #0
 80062a8:	d17e      	bne.n	80063a8 <_dtoa_r+0x4d8>
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1d0      	bne.n	8006250 <_dtoa_r+0x380>
 80062ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062b0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	f000 8084 	beq.w	80063c2 <_dtoa_r+0x4f2>
 80062ba:	4b96      	ldr	r3, [pc, #600]	; (8006514 <_dtoa_r+0x644>)
 80062bc:	2200      	movs	r2, #0
 80062be:	4640      	mov	r0, r8
 80062c0:	4649      	mov	r1, r9
 80062c2:	f7fa fc13 	bl	8000aec <__aeabi_dcmplt>
 80062c6:	2800      	cmp	r0, #0
 80062c8:	d07b      	beq.n	80063c2 <_dtoa_r+0x4f2>
 80062ca:	9b04      	ldr	r3, [sp, #16]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d078      	beq.n	80063c2 <_dtoa_r+0x4f2>
 80062d0:	9b01      	ldr	r3, [sp, #4]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	dd39      	ble.n	800634a <_dtoa_r+0x47a>
 80062d6:	4b90      	ldr	r3, [pc, #576]	; (8006518 <_dtoa_r+0x648>)
 80062d8:	2200      	movs	r2, #0
 80062da:	4640      	mov	r0, r8
 80062dc:	4649      	mov	r1, r9
 80062de:	f7fa f993 	bl	8000608 <__aeabi_dmul>
 80062e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062e6:	9e01      	ldr	r6, [sp, #4]
 80062e8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80062ec:	3501      	adds	r5, #1
 80062ee:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80062f2:	4628      	mov	r0, r5
 80062f4:	f7fa f91e 	bl	8000534 <__aeabi_i2d>
 80062f8:	4642      	mov	r2, r8
 80062fa:	464b      	mov	r3, r9
 80062fc:	f7fa f984 	bl	8000608 <__aeabi_dmul>
 8006300:	4b86      	ldr	r3, [pc, #536]	; (800651c <_dtoa_r+0x64c>)
 8006302:	2200      	movs	r2, #0
 8006304:	f7f9 ffca 	bl	800029c <__adddf3>
 8006308:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800630c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006310:	9303      	str	r3, [sp, #12]
 8006312:	2e00      	cmp	r6, #0
 8006314:	d158      	bne.n	80063c8 <_dtoa_r+0x4f8>
 8006316:	4b82      	ldr	r3, [pc, #520]	; (8006520 <_dtoa_r+0x650>)
 8006318:	2200      	movs	r2, #0
 800631a:	4640      	mov	r0, r8
 800631c:	4649      	mov	r1, r9
 800631e:	f7f9 ffbb 	bl	8000298 <__aeabi_dsub>
 8006322:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006326:	4680      	mov	r8, r0
 8006328:	4689      	mov	r9, r1
 800632a:	f7fa fbfd 	bl	8000b28 <__aeabi_dcmpgt>
 800632e:	2800      	cmp	r0, #0
 8006330:	f040 8296 	bne.w	8006860 <_dtoa_r+0x990>
 8006334:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006338:	4640      	mov	r0, r8
 800633a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800633e:	4649      	mov	r1, r9
 8006340:	f7fa fbd4 	bl	8000aec <__aeabi_dcmplt>
 8006344:	2800      	cmp	r0, #0
 8006346:	f040 8289 	bne.w	800685c <_dtoa_r+0x98c>
 800634a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800634e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006350:	2b00      	cmp	r3, #0
 8006352:	f2c0 814e 	blt.w	80065f2 <_dtoa_r+0x722>
 8006356:	f1bb 0f0e 	cmp.w	fp, #14
 800635a:	f300 814a 	bgt.w	80065f2 <_dtoa_r+0x722>
 800635e:	4b6b      	ldr	r3, [pc, #428]	; (800650c <_dtoa_r+0x63c>)
 8006360:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006364:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006368:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800636a:	2b00      	cmp	r3, #0
 800636c:	f280 80dc 	bge.w	8006528 <_dtoa_r+0x658>
 8006370:	9b04      	ldr	r3, [sp, #16]
 8006372:	2b00      	cmp	r3, #0
 8006374:	f300 80d8 	bgt.w	8006528 <_dtoa_r+0x658>
 8006378:	f040 826f 	bne.w	800685a <_dtoa_r+0x98a>
 800637c:	4b68      	ldr	r3, [pc, #416]	; (8006520 <_dtoa_r+0x650>)
 800637e:	2200      	movs	r2, #0
 8006380:	4640      	mov	r0, r8
 8006382:	4649      	mov	r1, r9
 8006384:	f7fa f940 	bl	8000608 <__aeabi_dmul>
 8006388:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800638c:	f7fa fbc2 	bl	8000b14 <__aeabi_dcmpge>
 8006390:	9e04      	ldr	r6, [sp, #16]
 8006392:	4637      	mov	r7, r6
 8006394:	2800      	cmp	r0, #0
 8006396:	f040 8245 	bne.w	8006824 <_dtoa_r+0x954>
 800639a:	9d00      	ldr	r5, [sp, #0]
 800639c:	2331      	movs	r3, #49	; 0x31
 800639e:	f805 3b01 	strb.w	r3, [r5], #1
 80063a2:	f10b 0b01 	add.w	fp, fp, #1
 80063a6:	e241      	b.n	800682c <_dtoa_r+0x95c>
 80063a8:	07f2      	lsls	r2, r6, #31
 80063aa:	d505      	bpl.n	80063b8 <_dtoa_r+0x4e8>
 80063ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063b0:	f7fa f92a 	bl	8000608 <__aeabi_dmul>
 80063b4:	3501      	adds	r5, #1
 80063b6:	2301      	movs	r3, #1
 80063b8:	1076      	asrs	r6, r6, #1
 80063ba:	3708      	adds	r7, #8
 80063bc:	e773      	b.n	80062a6 <_dtoa_r+0x3d6>
 80063be:	2502      	movs	r5, #2
 80063c0:	e775      	b.n	80062ae <_dtoa_r+0x3de>
 80063c2:	9e04      	ldr	r6, [sp, #16]
 80063c4:	465f      	mov	r7, fp
 80063c6:	e792      	b.n	80062ee <_dtoa_r+0x41e>
 80063c8:	9900      	ldr	r1, [sp, #0]
 80063ca:	4b50      	ldr	r3, [pc, #320]	; (800650c <_dtoa_r+0x63c>)
 80063cc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80063d0:	4431      	add	r1, r6
 80063d2:	9102      	str	r1, [sp, #8]
 80063d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80063d6:	eeb0 9a47 	vmov.f32	s18, s14
 80063da:	eef0 9a67 	vmov.f32	s19, s15
 80063de:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80063e2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063e6:	2900      	cmp	r1, #0
 80063e8:	d044      	beq.n	8006474 <_dtoa_r+0x5a4>
 80063ea:	494e      	ldr	r1, [pc, #312]	; (8006524 <_dtoa_r+0x654>)
 80063ec:	2000      	movs	r0, #0
 80063ee:	f7fa fa35 	bl	800085c <__aeabi_ddiv>
 80063f2:	ec53 2b19 	vmov	r2, r3, d9
 80063f6:	f7f9 ff4f 	bl	8000298 <__aeabi_dsub>
 80063fa:	9d00      	ldr	r5, [sp, #0]
 80063fc:	ec41 0b19 	vmov	d9, r0, r1
 8006400:	4649      	mov	r1, r9
 8006402:	4640      	mov	r0, r8
 8006404:	f7fa fbb0 	bl	8000b68 <__aeabi_d2iz>
 8006408:	4606      	mov	r6, r0
 800640a:	f7fa f893 	bl	8000534 <__aeabi_i2d>
 800640e:	4602      	mov	r2, r0
 8006410:	460b      	mov	r3, r1
 8006412:	4640      	mov	r0, r8
 8006414:	4649      	mov	r1, r9
 8006416:	f7f9 ff3f 	bl	8000298 <__aeabi_dsub>
 800641a:	3630      	adds	r6, #48	; 0x30
 800641c:	f805 6b01 	strb.w	r6, [r5], #1
 8006420:	ec53 2b19 	vmov	r2, r3, d9
 8006424:	4680      	mov	r8, r0
 8006426:	4689      	mov	r9, r1
 8006428:	f7fa fb60 	bl	8000aec <__aeabi_dcmplt>
 800642c:	2800      	cmp	r0, #0
 800642e:	d164      	bne.n	80064fa <_dtoa_r+0x62a>
 8006430:	4642      	mov	r2, r8
 8006432:	464b      	mov	r3, r9
 8006434:	4937      	ldr	r1, [pc, #220]	; (8006514 <_dtoa_r+0x644>)
 8006436:	2000      	movs	r0, #0
 8006438:	f7f9 ff2e 	bl	8000298 <__aeabi_dsub>
 800643c:	ec53 2b19 	vmov	r2, r3, d9
 8006440:	f7fa fb54 	bl	8000aec <__aeabi_dcmplt>
 8006444:	2800      	cmp	r0, #0
 8006446:	f040 80b6 	bne.w	80065b6 <_dtoa_r+0x6e6>
 800644a:	9b02      	ldr	r3, [sp, #8]
 800644c:	429d      	cmp	r5, r3
 800644e:	f43f af7c 	beq.w	800634a <_dtoa_r+0x47a>
 8006452:	4b31      	ldr	r3, [pc, #196]	; (8006518 <_dtoa_r+0x648>)
 8006454:	ec51 0b19 	vmov	r0, r1, d9
 8006458:	2200      	movs	r2, #0
 800645a:	f7fa f8d5 	bl	8000608 <__aeabi_dmul>
 800645e:	4b2e      	ldr	r3, [pc, #184]	; (8006518 <_dtoa_r+0x648>)
 8006460:	ec41 0b19 	vmov	d9, r0, r1
 8006464:	2200      	movs	r2, #0
 8006466:	4640      	mov	r0, r8
 8006468:	4649      	mov	r1, r9
 800646a:	f7fa f8cd 	bl	8000608 <__aeabi_dmul>
 800646e:	4680      	mov	r8, r0
 8006470:	4689      	mov	r9, r1
 8006472:	e7c5      	b.n	8006400 <_dtoa_r+0x530>
 8006474:	ec51 0b17 	vmov	r0, r1, d7
 8006478:	f7fa f8c6 	bl	8000608 <__aeabi_dmul>
 800647c:	9b02      	ldr	r3, [sp, #8]
 800647e:	9d00      	ldr	r5, [sp, #0]
 8006480:	930f      	str	r3, [sp, #60]	; 0x3c
 8006482:	ec41 0b19 	vmov	d9, r0, r1
 8006486:	4649      	mov	r1, r9
 8006488:	4640      	mov	r0, r8
 800648a:	f7fa fb6d 	bl	8000b68 <__aeabi_d2iz>
 800648e:	4606      	mov	r6, r0
 8006490:	f7fa f850 	bl	8000534 <__aeabi_i2d>
 8006494:	3630      	adds	r6, #48	; 0x30
 8006496:	4602      	mov	r2, r0
 8006498:	460b      	mov	r3, r1
 800649a:	4640      	mov	r0, r8
 800649c:	4649      	mov	r1, r9
 800649e:	f7f9 fefb 	bl	8000298 <__aeabi_dsub>
 80064a2:	f805 6b01 	strb.w	r6, [r5], #1
 80064a6:	9b02      	ldr	r3, [sp, #8]
 80064a8:	429d      	cmp	r5, r3
 80064aa:	4680      	mov	r8, r0
 80064ac:	4689      	mov	r9, r1
 80064ae:	f04f 0200 	mov.w	r2, #0
 80064b2:	d124      	bne.n	80064fe <_dtoa_r+0x62e>
 80064b4:	4b1b      	ldr	r3, [pc, #108]	; (8006524 <_dtoa_r+0x654>)
 80064b6:	ec51 0b19 	vmov	r0, r1, d9
 80064ba:	f7f9 feef 	bl	800029c <__adddf3>
 80064be:	4602      	mov	r2, r0
 80064c0:	460b      	mov	r3, r1
 80064c2:	4640      	mov	r0, r8
 80064c4:	4649      	mov	r1, r9
 80064c6:	f7fa fb2f 	bl	8000b28 <__aeabi_dcmpgt>
 80064ca:	2800      	cmp	r0, #0
 80064cc:	d173      	bne.n	80065b6 <_dtoa_r+0x6e6>
 80064ce:	ec53 2b19 	vmov	r2, r3, d9
 80064d2:	4914      	ldr	r1, [pc, #80]	; (8006524 <_dtoa_r+0x654>)
 80064d4:	2000      	movs	r0, #0
 80064d6:	f7f9 fedf 	bl	8000298 <__aeabi_dsub>
 80064da:	4602      	mov	r2, r0
 80064dc:	460b      	mov	r3, r1
 80064de:	4640      	mov	r0, r8
 80064e0:	4649      	mov	r1, r9
 80064e2:	f7fa fb03 	bl	8000aec <__aeabi_dcmplt>
 80064e6:	2800      	cmp	r0, #0
 80064e8:	f43f af2f 	beq.w	800634a <_dtoa_r+0x47a>
 80064ec:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80064ee:	1e6b      	subs	r3, r5, #1
 80064f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80064f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80064f6:	2b30      	cmp	r3, #48	; 0x30
 80064f8:	d0f8      	beq.n	80064ec <_dtoa_r+0x61c>
 80064fa:	46bb      	mov	fp, r7
 80064fc:	e04a      	b.n	8006594 <_dtoa_r+0x6c4>
 80064fe:	4b06      	ldr	r3, [pc, #24]	; (8006518 <_dtoa_r+0x648>)
 8006500:	f7fa f882 	bl	8000608 <__aeabi_dmul>
 8006504:	4680      	mov	r8, r0
 8006506:	4689      	mov	r9, r1
 8006508:	e7bd      	b.n	8006486 <_dtoa_r+0x5b6>
 800650a:	bf00      	nop
 800650c:	080080d8 	.word	0x080080d8
 8006510:	080080b0 	.word	0x080080b0
 8006514:	3ff00000 	.word	0x3ff00000
 8006518:	40240000 	.word	0x40240000
 800651c:	401c0000 	.word	0x401c0000
 8006520:	40140000 	.word	0x40140000
 8006524:	3fe00000 	.word	0x3fe00000
 8006528:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800652c:	9d00      	ldr	r5, [sp, #0]
 800652e:	4642      	mov	r2, r8
 8006530:	464b      	mov	r3, r9
 8006532:	4630      	mov	r0, r6
 8006534:	4639      	mov	r1, r7
 8006536:	f7fa f991 	bl	800085c <__aeabi_ddiv>
 800653a:	f7fa fb15 	bl	8000b68 <__aeabi_d2iz>
 800653e:	9001      	str	r0, [sp, #4]
 8006540:	f7f9 fff8 	bl	8000534 <__aeabi_i2d>
 8006544:	4642      	mov	r2, r8
 8006546:	464b      	mov	r3, r9
 8006548:	f7fa f85e 	bl	8000608 <__aeabi_dmul>
 800654c:	4602      	mov	r2, r0
 800654e:	460b      	mov	r3, r1
 8006550:	4630      	mov	r0, r6
 8006552:	4639      	mov	r1, r7
 8006554:	f7f9 fea0 	bl	8000298 <__aeabi_dsub>
 8006558:	9e01      	ldr	r6, [sp, #4]
 800655a:	9f04      	ldr	r7, [sp, #16]
 800655c:	3630      	adds	r6, #48	; 0x30
 800655e:	f805 6b01 	strb.w	r6, [r5], #1
 8006562:	9e00      	ldr	r6, [sp, #0]
 8006564:	1bae      	subs	r6, r5, r6
 8006566:	42b7      	cmp	r7, r6
 8006568:	4602      	mov	r2, r0
 800656a:	460b      	mov	r3, r1
 800656c:	d134      	bne.n	80065d8 <_dtoa_r+0x708>
 800656e:	f7f9 fe95 	bl	800029c <__adddf3>
 8006572:	4642      	mov	r2, r8
 8006574:	464b      	mov	r3, r9
 8006576:	4606      	mov	r6, r0
 8006578:	460f      	mov	r7, r1
 800657a:	f7fa fad5 	bl	8000b28 <__aeabi_dcmpgt>
 800657e:	b9c8      	cbnz	r0, 80065b4 <_dtoa_r+0x6e4>
 8006580:	4642      	mov	r2, r8
 8006582:	464b      	mov	r3, r9
 8006584:	4630      	mov	r0, r6
 8006586:	4639      	mov	r1, r7
 8006588:	f7fa faa6 	bl	8000ad8 <__aeabi_dcmpeq>
 800658c:	b110      	cbz	r0, 8006594 <_dtoa_r+0x6c4>
 800658e:	9b01      	ldr	r3, [sp, #4]
 8006590:	07db      	lsls	r3, r3, #31
 8006592:	d40f      	bmi.n	80065b4 <_dtoa_r+0x6e4>
 8006594:	4651      	mov	r1, sl
 8006596:	4620      	mov	r0, r4
 8006598:	f000 fbcc 	bl	8006d34 <_Bfree>
 800659c:	2300      	movs	r3, #0
 800659e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80065a0:	702b      	strb	r3, [r5, #0]
 80065a2:	f10b 0301 	add.w	r3, fp, #1
 80065a6:	6013      	str	r3, [r2, #0]
 80065a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	f43f ace2 	beq.w	8005f74 <_dtoa_r+0xa4>
 80065b0:	601d      	str	r5, [r3, #0]
 80065b2:	e4df      	b.n	8005f74 <_dtoa_r+0xa4>
 80065b4:	465f      	mov	r7, fp
 80065b6:	462b      	mov	r3, r5
 80065b8:	461d      	mov	r5, r3
 80065ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065be:	2a39      	cmp	r2, #57	; 0x39
 80065c0:	d106      	bne.n	80065d0 <_dtoa_r+0x700>
 80065c2:	9a00      	ldr	r2, [sp, #0]
 80065c4:	429a      	cmp	r2, r3
 80065c6:	d1f7      	bne.n	80065b8 <_dtoa_r+0x6e8>
 80065c8:	9900      	ldr	r1, [sp, #0]
 80065ca:	2230      	movs	r2, #48	; 0x30
 80065cc:	3701      	adds	r7, #1
 80065ce:	700a      	strb	r2, [r1, #0]
 80065d0:	781a      	ldrb	r2, [r3, #0]
 80065d2:	3201      	adds	r2, #1
 80065d4:	701a      	strb	r2, [r3, #0]
 80065d6:	e790      	b.n	80064fa <_dtoa_r+0x62a>
 80065d8:	4ba3      	ldr	r3, [pc, #652]	; (8006868 <_dtoa_r+0x998>)
 80065da:	2200      	movs	r2, #0
 80065dc:	f7fa f814 	bl	8000608 <__aeabi_dmul>
 80065e0:	2200      	movs	r2, #0
 80065e2:	2300      	movs	r3, #0
 80065e4:	4606      	mov	r6, r0
 80065e6:	460f      	mov	r7, r1
 80065e8:	f7fa fa76 	bl	8000ad8 <__aeabi_dcmpeq>
 80065ec:	2800      	cmp	r0, #0
 80065ee:	d09e      	beq.n	800652e <_dtoa_r+0x65e>
 80065f0:	e7d0      	b.n	8006594 <_dtoa_r+0x6c4>
 80065f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065f4:	2a00      	cmp	r2, #0
 80065f6:	f000 80ca 	beq.w	800678e <_dtoa_r+0x8be>
 80065fa:	9a07      	ldr	r2, [sp, #28]
 80065fc:	2a01      	cmp	r2, #1
 80065fe:	f300 80ad 	bgt.w	800675c <_dtoa_r+0x88c>
 8006602:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006604:	2a00      	cmp	r2, #0
 8006606:	f000 80a5 	beq.w	8006754 <_dtoa_r+0x884>
 800660a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800660e:	9e08      	ldr	r6, [sp, #32]
 8006610:	9d05      	ldr	r5, [sp, #20]
 8006612:	9a05      	ldr	r2, [sp, #20]
 8006614:	441a      	add	r2, r3
 8006616:	9205      	str	r2, [sp, #20]
 8006618:	9a06      	ldr	r2, [sp, #24]
 800661a:	2101      	movs	r1, #1
 800661c:	441a      	add	r2, r3
 800661e:	4620      	mov	r0, r4
 8006620:	9206      	str	r2, [sp, #24]
 8006622:	f000 fc3d 	bl	8006ea0 <__i2b>
 8006626:	4607      	mov	r7, r0
 8006628:	b165      	cbz	r5, 8006644 <_dtoa_r+0x774>
 800662a:	9b06      	ldr	r3, [sp, #24]
 800662c:	2b00      	cmp	r3, #0
 800662e:	dd09      	ble.n	8006644 <_dtoa_r+0x774>
 8006630:	42ab      	cmp	r3, r5
 8006632:	9a05      	ldr	r2, [sp, #20]
 8006634:	bfa8      	it	ge
 8006636:	462b      	movge	r3, r5
 8006638:	1ad2      	subs	r2, r2, r3
 800663a:	9205      	str	r2, [sp, #20]
 800663c:	9a06      	ldr	r2, [sp, #24]
 800663e:	1aed      	subs	r5, r5, r3
 8006640:	1ad3      	subs	r3, r2, r3
 8006642:	9306      	str	r3, [sp, #24]
 8006644:	9b08      	ldr	r3, [sp, #32]
 8006646:	b1f3      	cbz	r3, 8006686 <_dtoa_r+0x7b6>
 8006648:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800664a:	2b00      	cmp	r3, #0
 800664c:	f000 80a3 	beq.w	8006796 <_dtoa_r+0x8c6>
 8006650:	2e00      	cmp	r6, #0
 8006652:	dd10      	ble.n	8006676 <_dtoa_r+0x7a6>
 8006654:	4639      	mov	r1, r7
 8006656:	4632      	mov	r2, r6
 8006658:	4620      	mov	r0, r4
 800665a:	f000 fce1 	bl	8007020 <__pow5mult>
 800665e:	4652      	mov	r2, sl
 8006660:	4601      	mov	r1, r0
 8006662:	4607      	mov	r7, r0
 8006664:	4620      	mov	r0, r4
 8006666:	f000 fc31 	bl	8006ecc <__multiply>
 800666a:	4651      	mov	r1, sl
 800666c:	4680      	mov	r8, r0
 800666e:	4620      	mov	r0, r4
 8006670:	f000 fb60 	bl	8006d34 <_Bfree>
 8006674:	46c2      	mov	sl, r8
 8006676:	9b08      	ldr	r3, [sp, #32]
 8006678:	1b9a      	subs	r2, r3, r6
 800667a:	d004      	beq.n	8006686 <_dtoa_r+0x7b6>
 800667c:	4651      	mov	r1, sl
 800667e:	4620      	mov	r0, r4
 8006680:	f000 fcce 	bl	8007020 <__pow5mult>
 8006684:	4682      	mov	sl, r0
 8006686:	2101      	movs	r1, #1
 8006688:	4620      	mov	r0, r4
 800668a:	f000 fc09 	bl	8006ea0 <__i2b>
 800668e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006690:	2b00      	cmp	r3, #0
 8006692:	4606      	mov	r6, r0
 8006694:	f340 8081 	ble.w	800679a <_dtoa_r+0x8ca>
 8006698:	461a      	mov	r2, r3
 800669a:	4601      	mov	r1, r0
 800669c:	4620      	mov	r0, r4
 800669e:	f000 fcbf 	bl	8007020 <__pow5mult>
 80066a2:	9b07      	ldr	r3, [sp, #28]
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	4606      	mov	r6, r0
 80066a8:	dd7a      	ble.n	80067a0 <_dtoa_r+0x8d0>
 80066aa:	f04f 0800 	mov.w	r8, #0
 80066ae:	6933      	ldr	r3, [r6, #16]
 80066b0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80066b4:	6918      	ldr	r0, [r3, #16]
 80066b6:	f000 fba5 	bl	8006e04 <__hi0bits>
 80066ba:	f1c0 0020 	rsb	r0, r0, #32
 80066be:	9b06      	ldr	r3, [sp, #24]
 80066c0:	4418      	add	r0, r3
 80066c2:	f010 001f 	ands.w	r0, r0, #31
 80066c6:	f000 8094 	beq.w	80067f2 <_dtoa_r+0x922>
 80066ca:	f1c0 0320 	rsb	r3, r0, #32
 80066ce:	2b04      	cmp	r3, #4
 80066d0:	f340 8085 	ble.w	80067de <_dtoa_r+0x90e>
 80066d4:	9b05      	ldr	r3, [sp, #20]
 80066d6:	f1c0 001c 	rsb	r0, r0, #28
 80066da:	4403      	add	r3, r0
 80066dc:	9305      	str	r3, [sp, #20]
 80066de:	9b06      	ldr	r3, [sp, #24]
 80066e0:	4403      	add	r3, r0
 80066e2:	4405      	add	r5, r0
 80066e4:	9306      	str	r3, [sp, #24]
 80066e6:	9b05      	ldr	r3, [sp, #20]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	dd05      	ble.n	80066f8 <_dtoa_r+0x828>
 80066ec:	4651      	mov	r1, sl
 80066ee:	461a      	mov	r2, r3
 80066f0:	4620      	mov	r0, r4
 80066f2:	f000 fcef 	bl	80070d4 <__lshift>
 80066f6:	4682      	mov	sl, r0
 80066f8:	9b06      	ldr	r3, [sp, #24]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	dd05      	ble.n	800670a <_dtoa_r+0x83a>
 80066fe:	4631      	mov	r1, r6
 8006700:	461a      	mov	r2, r3
 8006702:	4620      	mov	r0, r4
 8006704:	f000 fce6 	bl	80070d4 <__lshift>
 8006708:	4606      	mov	r6, r0
 800670a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800670c:	2b00      	cmp	r3, #0
 800670e:	d072      	beq.n	80067f6 <_dtoa_r+0x926>
 8006710:	4631      	mov	r1, r6
 8006712:	4650      	mov	r0, sl
 8006714:	f000 fd4a 	bl	80071ac <__mcmp>
 8006718:	2800      	cmp	r0, #0
 800671a:	da6c      	bge.n	80067f6 <_dtoa_r+0x926>
 800671c:	2300      	movs	r3, #0
 800671e:	4651      	mov	r1, sl
 8006720:	220a      	movs	r2, #10
 8006722:	4620      	mov	r0, r4
 8006724:	f000 fb28 	bl	8006d78 <__multadd>
 8006728:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800672a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800672e:	4682      	mov	sl, r0
 8006730:	2b00      	cmp	r3, #0
 8006732:	f000 81b0 	beq.w	8006a96 <_dtoa_r+0xbc6>
 8006736:	2300      	movs	r3, #0
 8006738:	4639      	mov	r1, r7
 800673a:	220a      	movs	r2, #10
 800673c:	4620      	mov	r0, r4
 800673e:	f000 fb1b 	bl	8006d78 <__multadd>
 8006742:	9b01      	ldr	r3, [sp, #4]
 8006744:	2b00      	cmp	r3, #0
 8006746:	4607      	mov	r7, r0
 8006748:	f300 8096 	bgt.w	8006878 <_dtoa_r+0x9a8>
 800674c:	9b07      	ldr	r3, [sp, #28]
 800674e:	2b02      	cmp	r3, #2
 8006750:	dc59      	bgt.n	8006806 <_dtoa_r+0x936>
 8006752:	e091      	b.n	8006878 <_dtoa_r+0x9a8>
 8006754:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006756:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800675a:	e758      	b.n	800660e <_dtoa_r+0x73e>
 800675c:	9b04      	ldr	r3, [sp, #16]
 800675e:	1e5e      	subs	r6, r3, #1
 8006760:	9b08      	ldr	r3, [sp, #32]
 8006762:	42b3      	cmp	r3, r6
 8006764:	bfbf      	itttt	lt
 8006766:	9b08      	ldrlt	r3, [sp, #32]
 8006768:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800676a:	9608      	strlt	r6, [sp, #32]
 800676c:	1af3      	sublt	r3, r6, r3
 800676e:	bfb4      	ite	lt
 8006770:	18d2      	addlt	r2, r2, r3
 8006772:	1b9e      	subge	r6, r3, r6
 8006774:	9b04      	ldr	r3, [sp, #16]
 8006776:	bfbc      	itt	lt
 8006778:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800677a:	2600      	movlt	r6, #0
 800677c:	2b00      	cmp	r3, #0
 800677e:	bfb7      	itett	lt
 8006780:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006784:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006788:	1a9d      	sublt	r5, r3, r2
 800678a:	2300      	movlt	r3, #0
 800678c:	e741      	b.n	8006612 <_dtoa_r+0x742>
 800678e:	9e08      	ldr	r6, [sp, #32]
 8006790:	9d05      	ldr	r5, [sp, #20]
 8006792:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006794:	e748      	b.n	8006628 <_dtoa_r+0x758>
 8006796:	9a08      	ldr	r2, [sp, #32]
 8006798:	e770      	b.n	800667c <_dtoa_r+0x7ac>
 800679a:	9b07      	ldr	r3, [sp, #28]
 800679c:	2b01      	cmp	r3, #1
 800679e:	dc19      	bgt.n	80067d4 <_dtoa_r+0x904>
 80067a0:	9b02      	ldr	r3, [sp, #8]
 80067a2:	b9bb      	cbnz	r3, 80067d4 <_dtoa_r+0x904>
 80067a4:	9b03      	ldr	r3, [sp, #12]
 80067a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067aa:	b99b      	cbnz	r3, 80067d4 <_dtoa_r+0x904>
 80067ac:	9b03      	ldr	r3, [sp, #12]
 80067ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067b2:	0d1b      	lsrs	r3, r3, #20
 80067b4:	051b      	lsls	r3, r3, #20
 80067b6:	b183      	cbz	r3, 80067da <_dtoa_r+0x90a>
 80067b8:	9b05      	ldr	r3, [sp, #20]
 80067ba:	3301      	adds	r3, #1
 80067bc:	9305      	str	r3, [sp, #20]
 80067be:	9b06      	ldr	r3, [sp, #24]
 80067c0:	3301      	adds	r3, #1
 80067c2:	9306      	str	r3, [sp, #24]
 80067c4:	f04f 0801 	mov.w	r8, #1
 80067c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	f47f af6f 	bne.w	80066ae <_dtoa_r+0x7de>
 80067d0:	2001      	movs	r0, #1
 80067d2:	e774      	b.n	80066be <_dtoa_r+0x7ee>
 80067d4:	f04f 0800 	mov.w	r8, #0
 80067d8:	e7f6      	b.n	80067c8 <_dtoa_r+0x8f8>
 80067da:	4698      	mov	r8, r3
 80067dc:	e7f4      	b.n	80067c8 <_dtoa_r+0x8f8>
 80067de:	d082      	beq.n	80066e6 <_dtoa_r+0x816>
 80067e0:	9a05      	ldr	r2, [sp, #20]
 80067e2:	331c      	adds	r3, #28
 80067e4:	441a      	add	r2, r3
 80067e6:	9205      	str	r2, [sp, #20]
 80067e8:	9a06      	ldr	r2, [sp, #24]
 80067ea:	441a      	add	r2, r3
 80067ec:	441d      	add	r5, r3
 80067ee:	9206      	str	r2, [sp, #24]
 80067f0:	e779      	b.n	80066e6 <_dtoa_r+0x816>
 80067f2:	4603      	mov	r3, r0
 80067f4:	e7f4      	b.n	80067e0 <_dtoa_r+0x910>
 80067f6:	9b04      	ldr	r3, [sp, #16]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	dc37      	bgt.n	800686c <_dtoa_r+0x99c>
 80067fc:	9b07      	ldr	r3, [sp, #28]
 80067fe:	2b02      	cmp	r3, #2
 8006800:	dd34      	ble.n	800686c <_dtoa_r+0x99c>
 8006802:	9b04      	ldr	r3, [sp, #16]
 8006804:	9301      	str	r3, [sp, #4]
 8006806:	9b01      	ldr	r3, [sp, #4]
 8006808:	b963      	cbnz	r3, 8006824 <_dtoa_r+0x954>
 800680a:	4631      	mov	r1, r6
 800680c:	2205      	movs	r2, #5
 800680e:	4620      	mov	r0, r4
 8006810:	f000 fab2 	bl	8006d78 <__multadd>
 8006814:	4601      	mov	r1, r0
 8006816:	4606      	mov	r6, r0
 8006818:	4650      	mov	r0, sl
 800681a:	f000 fcc7 	bl	80071ac <__mcmp>
 800681e:	2800      	cmp	r0, #0
 8006820:	f73f adbb 	bgt.w	800639a <_dtoa_r+0x4ca>
 8006824:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006826:	9d00      	ldr	r5, [sp, #0]
 8006828:	ea6f 0b03 	mvn.w	fp, r3
 800682c:	f04f 0800 	mov.w	r8, #0
 8006830:	4631      	mov	r1, r6
 8006832:	4620      	mov	r0, r4
 8006834:	f000 fa7e 	bl	8006d34 <_Bfree>
 8006838:	2f00      	cmp	r7, #0
 800683a:	f43f aeab 	beq.w	8006594 <_dtoa_r+0x6c4>
 800683e:	f1b8 0f00 	cmp.w	r8, #0
 8006842:	d005      	beq.n	8006850 <_dtoa_r+0x980>
 8006844:	45b8      	cmp	r8, r7
 8006846:	d003      	beq.n	8006850 <_dtoa_r+0x980>
 8006848:	4641      	mov	r1, r8
 800684a:	4620      	mov	r0, r4
 800684c:	f000 fa72 	bl	8006d34 <_Bfree>
 8006850:	4639      	mov	r1, r7
 8006852:	4620      	mov	r0, r4
 8006854:	f000 fa6e 	bl	8006d34 <_Bfree>
 8006858:	e69c      	b.n	8006594 <_dtoa_r+0x6c4>
 800685a:	2600      	movs	r6, #0
 800685c:	4637      	mov	r7, r6
 800685e:	e7e1      	b.n	8006824 <_dtoa_r+0x954>
 8006860:	46bb      	mov	fp, r7
 8006862:	4637      	mov	r7, r6
 8006864:	e599      	b.n	800639a <_dtoa_r+0x4ca>
 8006866:	bf00      	nop
 8006868:	40240000 	.word	0x40240000
 800686c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800686e:	2b00      	cmp	r3, #0
 8006870:	f000 80c8 	beq.w	8006a04 <_dtoa_r+0xb34>
 8006874:	9b04      	ldr	r3, [sp, #16]
 8006876:	9301      	str	r3, [sp, #4]
 8006878:	2d00      	cmp	r5, #0
 800687a:	dd05      	ble.n	8006888 <_dtoa_r+0x9b8>
 800687c:	4639      	mov	r1, r7
 800687e:	462a      	mov	r2, r5
 8006880:	4620      	mov	r0, r4
 8006882:	f000 fc27 	bl	80070d4 <__lshift>
 8006886:	4607      	mov	r7, r0
 8006888:	f1b8 0f00 	cmp.w	r8, #0
 800688c:	d05b      	beq.n	8006946 <_dtoa_r+0xa76>
 800688e:	6879      	ldr	r1, [r7, #4]
 8006890:	4620      	mov	r0, r4
 8006892:	f000 fa0f 	bl	8006cb4 <_Balloc>
 8006896:	4605      	mov	r5, r0
 8006898:	b928      	cbnz	r0, 80068a6 <_dtoa_r+0x9d6>
 800689a:	4b83      	ldr	r3, [pc, #524]	; (8006aa8 <_dtoa_r+0xbd8>)
 800689c:	4602      	mov	r2, r0
 800689e:	f240 21ef 	movw	r1, #751	; 0x2ef
 80068a2:	f7ff bb2e 	b.w	8005f02 <_dtoa_r+0x32>
 80068a6:	693a      	ldr	r2, [r7, #16]
 80068a8:	3202      	adds	r2, #2
 80068aa:	0092      	lsls	r2, r2, #2
 80068ac:	f107 010c 	add.w	r1, r7, #12
 80068b0:	300c      	adds	r0, #12
 80068b2:	f000 ffab 	bl	800780c <memcpy>
 80068b6:	2201      	movs	r2, #1
 80068b8:	4629      	mov	r1, r5
 80068ba:	4620      	mov	r0, r4
 80068bc:	f000 fc0a 	bl	80070d4 <__lshift>
 80068c0:	9b00      	ldr	r3, [sp, #0]
 80068c2:	3301      	adds	r3, #1
 80068c4:	9304      	str	r3, [sp, #16]
 80068c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80068ca:	4413      	add	r3, r2
 80068cc:	9308      	str	r3, [sp, #32]
 80068ce:	9b02      	ldr	r3, [sp, #8]
 80068d0:	f003 0301 	and.w	r3, r3, #1
 80068d4:	46b8      	mov	r8, r7
 80068d6:	9306      	str	r3, [sp, #24]
 80068d8:	4607      	mov	r7, r0
 80068da:	9b04      	ldr	r3, [sp, #16]
 80068dc:	4631      	mov	r1, r6
 80068de:	3b01      	subs	r3, #1
 80068e0:	4650      	mov	r0, sl
 80068e2:	9301      	str	r3, [sp, #4]
 80068e4:	f7ff fa6b 	bl	8005dbe <quorem>
 80068e8:	4641      	mov	r1, r8
 80068ea:	9002      	str	r0, [sp, #8]
 80068ec:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80068f0:	4650      	mov	r0, sl
 80068f2:	f000 fc5b 	bl	80071ac <__mcmp>
 80068f6:	463a      	mov	r2, r7
 80068f8:	9005      	str	r0, [sp, #20]
 80068fa:	4631      	mov	r1, r6
 80068fc:	4620      	mov	r0, r4
 80068fe:	f000 fc71 	bl	80071e4 <__mdiff>
 8006902:	68c2      	ldr	r2, [r0, #12]
 8006904:	4605      	mov	r5, r0
 8006906:	bb02      	cbnz	r2, 800694a <_dtoa_r+0xa7a>
 8006908:	4601      	mov	r1, r0
 800690a:	4650      	mov	r0, sl
 800690c:	f000 fc4e 	bl	80071ac <__mcmp>
 8006910:	4602      	mov	r2, r0
 8006912:	4629      	mov	r1, r5
 8006914:	4620      	mov	r0, r4
 8006916:	9209      	str	r2, [sp, #36]	; 0x24
 8006918:	f000 fa0c 	bl	8006d34 <_Bfree>
 800691c:	9b07      	ldr	r3, [sp, #28]
 800691e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006920:	9d04      	ldr	r5, [sp, #16]
 8006922:	ea43 0102 	orr.w	r1, r3, r2
 8006926:	9b06      	ldr	r3, [sp, #24]
 8006928:	4319      	orrs	r1, r3
 800692a:	d110      	bne.n	800694e <_dtoa_r+0xa7e>
 800692c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006930:	d029      	beq.n	8006986 <_dtoa_r+0xab6>
 8006932:	9b05      	ldr	r3, [sp, #20]
 8006934:	2b00      	cmp	r3, #0
 8006936:	dd02      	ble.n	800693e <_dtoa_r+0xa6e>
 8006938:	9b02      	ldr	r3, [sp, #8]
 800693a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800693e:	9b01      	ldr	r3, [sp, #4]
 8006940:	f883 9000 	strb.w	r9, [r3]
 8006944:	e774      	b.n	8006830 <_dtoa_r+0x960>
 8006946:	4638      	mov	r0, r7
 8006948:	e7ba      	b.n	80068c0 <_dtoa_r+0x9f0>
 800694a:	2201      	movs	r2, #1
 800694c:	e7e1      	b.n	8006912 <_dtoa_r+0xa42>
 800694e:	9b05      	ldr	r3, [sp, #20]
 8006950:	2b00      	cmp	r3, #0
 8006952:	db04      	blt.n	800695e <_dtoa_r+0xa8e>
 8006954:	9907      	ldr	r1, [sp, #28]
 8006956:	430b      	orrs	r3, r1
 8006958:	9906      	ldr	r1, [sp, #24]
 800695a:	430b      	orrs	r3, r1
 800695c:	d120      	bne.n	80069a0 <_dtoa_r+0xad0>
 800695e:	2a00      	cmp	r2, #0
 8006960:	dded      	ble.n	800693e <_dtoa_r+0xa6e>
 8006962:	4651      	mov	r1, sl
 8006964:	2201      	movs	r2, #1
 8006966:	4620      	mov	r0, r4
 8006968:	f000 fbb4 	bl	80070d4 <__lshift>
 800696c:	4631      	mov	r1, r6
 800696e:	4682      	mov	sl, r0
 8006970:	f000 fc1c 	bl	80071ac <__mcmp>
 8006974:	2800      	cmp	r0, #0
 8006976:	dc03      	bgt.n	8006980 <_dtoa_r+0xab0>
 8006978:	d1e1      	bne.n	800693e <_dtoa_r+0xa6e>
 800697a:	f019 0f01 	tst.w	r9, #1
 800697e:	d0de      	beq.n	800693e <_dtoa_r+0xa6e>
 8006980:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006984:	d1d8      	bne.n	8006938 <_dtoa_r+0xa68>
 8006986:	9a01      	ldr	r2, [sp, #4]
 8006988:	2339      	movs	r3, #57	; 0x39
 800698a:	7013      	strb	r3, [r2, #0]
 800698c:	462b      	mov	r3, r5
 800698e:	461d      	mov	r5, r3
 8006990:	3b01      	subs	r3, #1
 8006992:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006996:	2a39      	cmp	r2, #57	; 0x39
 8006998:	d06c      	beq.n	8006a74 <_dtoa_r+0xba4>
 800699a:	3201      	adds	r2, #1
 800699c:	701a      	strb	r2, [r3, #0]
 800699e:	e747      	b.n	8006830 <_dtoa_r+0x960>
 80069a0:	2a00      	cmp	r2, #0
 80069a2:	dd07      	ble.n	80069b4 <_dtoa_r+0xae4>
 80069a4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80069a8:	d0ed      	beq.n	8006986 <_dtoa_r+0xab6>
 80069aa:	9a01      	ldr	r2, [sp, #4]
 80069ac:	f109 0301 	add.w	r3, r9, #1
 80069b0:	7013      	strb	r3, [r2, #0]
 80069b2:	e73d      	b.n	8006830 <_dtoa_r+0x960>
 80069b4:	9b04      	ldr	r3, [sp, #16]
 80069b6:	9a08      	ldr	r2, [sp, #32]
 80069b8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80069bc:	4293      	cmp	r3, r2
 80069be:	d043      	beq.n	8006a48 <_dtoa_r+0xb78>
 80069c0:	4651      	mov	r1, sl
 80069c2:	2300      	movs	r3, #0
 80069c4:	220a      	movs	r2, #10
 80069c6:	4620      	mov	r0, r4
 80069c8:	f000 f9d6 	bl	8006d78 <__multadd>
 80069cc:	45b8      	cmp	r8, r7
 80069ce:	4682      	mov	sl, r0
 80069d0:	f04f 0300 	mov.w	r3, #0
 80069d4:	f04f 020a 	mov.w	r2, #10
 80069d8:	4641      	mov	r1, r8
 80069da:	4620      	mov	r0, r4
 80069dc:	d107      	bne.n	80069ee <_dtoa_r+0xb1e>
 80069de:	f000 f9cb 	bl	8006d78 <__multadd>
 80069e2:	4680      	mov	r8, r0
 80069e4:	4607      	mov	r7, r0
 80069e6:	9b04      	ldr	r3, [sp, #16]
 80069e8:	3301      	adds	r3, #1
 80069ea:	9304      	str	r3, [sp, #16]
 80069ec:	e775      	b.n	80068da <_dtoa_r+0xa0a>
 80069ee:	f000 f9c3 	bl	8006d78 <__multadd>
 80069f2:	4639      	mov	r1, r7
 80069f4:	4680      	mov	r8, r0
 80069f6:	2300      	movs	r3, #0
 80069f8:	220a      	movs	r2, #10
 80069fa:	4620      	mov	r0, r4
 80069fc:	f000 f9bc 	bl	8006d78 <__multadd>
 8006a00:	4607      	mov	r7, r0
 8006a02:	e7f0      	b.n	80069e6 <_dtoa_r+0xb16>
 8006a04:	9b04      	ldr	r3, [sp, #16]
 8006a06:	9301      	str	r3, [sp, #4]
 8006a08:	9d00      	ldr	r5, [sp, #0]
 8006a0a:	4631      	mov	r1, r6
 8006a0c:	4650      	mov	r0, sl
 8006a0e:	f7ff f9d6 	bl	8005dbe <quorem>
 8006a12:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006a16:	9b00      	ldr	r3, [sp, #0]
 8006a18:	f805 9b01 	strb.w	r9, [r5], #1
 8006a1c:	1aea      	subs	r2, r5, r3
 8006a1e:	9b01      	ldr	r3, [sp, #4]
 8006a20:	4293      	cmp	r3, r2
 8006a22:	dd07      	ble.n	8006a34 <_dtoa_r+0xb64>
 8006a24:	4651      	mov	r1, sl
 8006a26:	2300      	movs	r3, #0
 8006a28:	220a      	movs	r2, #10
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	f000 f9a4 	bl	8006d78 <__multadd>
 8006a30:	4682      	mov	sl, r0
 8006a32:	e7ea      	b.n	8006a0a <_dtoa_r+0xb3a>
 8006a34:	9b01      	ldr	r3, [sp, #4]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	bfc8      	it	gt
 8006a3a:	461d      	movgt	r5, r3
 8006a3c:	9b00      	ldr	r3, [sp, #0]
 8006a3e:	bfd8      	it	le
 8006a40:	2501      	movle	r5, #1
 8006a42:	441d      	add	r5, r3
 8006a44:	f04f 0800 	mov.w	r8, #0
 8006a48:	4651      	mov	r1, sl
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	4620      	mov	r0, r4
 8006a4e:	f000 fb41 	bl	80070d4 <__lshift>
 8006a52:	4631      	mov	r1, r6
 8006a54:	4682      	mov	sl, r0
 8006a56:	f000 fba9 	bl	80071ac <__mcmp>
 8006a5a:	2800      	cmp	r0, #0
 8006a5c:	dc96      	bgt.n	800698c <_dtoa_r+0xabc>
 8006a5e:	d102      	bne.n	8006a66 <_dtoa_r+0xb96>
 8006a60:	f019 0f01 	tst.w	r9, #1
 8006a64:	d192      	bne.n	800698c <_dtoa_r+0xabc>
 8006a66:	462b      	mov	r3, r5
 8006a68:	461d      	mov	r5, r3
 8006a6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a6e:	2a30      	cmp	r2, #48	; 0x30
 8006a70:	d0fa      	beq.n	8006a68 <_dtoa_r+0xb98>
 8006a72:	e6dd      	b.n	8006830 <_dtoa_r+0x960>
 8006a74:	9a00      	ldr	r2, [sp, #0]
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d189      	bne.n	800698e <_dtoa_r+0xabe>
 8006a7a:	f10b 0b01 	add.w	fp, fp, #1
 8006a7e:	2331      	movs	r3, #49	; 0x31
 8006a80:	e796      	b.n	80069b0 <_dtoa_r+0xae0>
 8006a82:	4b0a      	ldr	r3, [pc, #40]	; (8006aac <_dtoa_r+0xbdc>)
 8006a84:	f7ff ba99 	b.w	8005fba <_dtoa_r+0xea>
 8006a88:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	f47f aa6d 	bne.w	8005f6a <_dtoa_r+0x9a>
 8006a90:	4b07      	ldr	r3, [pc, #28]	; (8006ab0 <_dtoa_r+0xbe0>)
 8006a92:	f7ff ba92 	b.w	8005fba <_dtoa_r+0xea>
 8006a96:	9b01      	ldr	r3, [sp, #4]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	dcb5      	bgt.n	8006a08 <_dtoa_r+0xb38>
 8006a9c:	9b07      	ldr	r3, [sp, #28]
 8006a9e:	2b02      	cmp	r3, #2
 8006aa0:	f73f aeb1 	bgt.w	8006806 <_dtoa_r+0x936>
 8006aa4:	e7b0      	b.n	8006a08 <_dtoa_r+0xb38>
 8006aa6:	bf00      	nop
 8006aa8:	08008044 	.word	0x08008044
 8006aac:	08007fa4 	.word	0x08007fa4
 8006ab0:	08007fc8 	.word	0x08007fc8

08006ab4 <_free_r>:
 8006ab4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006ab6:	2900      	cmp	r1, #0
 8006ab8:	d044      	beq.n	8006b44 <_free_r+0x90>
 8006aba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006abe:	9001      	str	r0, [sp, #4]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	f1a1 0404 	sub.w	r4, r1, #4
 8006ac6:	bfb8      	it	lt
 8006ac8:	18e4      	addlt	r4, r4, r3
 8006aca:	f000 f8e7 	bl	8006c9c <__malloc_lock>
 8006ace:	4a1e      	ldr	r2, [pc, #120]	; (8006b48 <_free_r+0x94>)
 8006ad0:	9801      	ldr	r0, [sp, #4]
 8006ad2:	6813      	ldr	r3, [r2, #0]
 8006ad4:	b933      	cbnz	r3, 8006ae4 <_free_r+0x30>
 8006ad6:	6063      	str	r3, [r4, #4]
 8006ad8:	6014      	str	r4, [r2, #0]
 8006ada:	b003      	add	sp, #12
 8006adc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ae0:	f000 b8e2 	b.w	8006ca8 <__malloc_unlock>
 8006ae4:	42a3      	cmp	r3, r4
 8006ae6:	d908      	bls.n	8006afa <_free_r+0x46>
 8006ae8:	6825      	ldr	r5, [r4, #0]
 8006aea:	1961      	adds	r1, r4, r5
 8006aec:	428b      	cmp	r3, r1
 8006aee:	bf01      	itttt	eq
 8006af0:	6819      	ldreq	r1, [r3, #0]
 8006af2:	685b      	ldreq	r3, [r3, #4]
 8006af4:	1949      	addeq	r1, r1, r5
 8006af6:	6021      	streq	r1, [r4, #0]
 8006af8:	e7ed      	b.n	8006ad6 <_free_r+0x22>
 8006afa:	461a      	mov	r2, r3
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	b10b      	cbz	r3, 8006b04 <_free_r+0x50>
 8006b00:	42a3      	cmp	r3, r4
 8006b02:	d9fa      	bls.n	8006afa <_free_r+0x46>
 8006b04:	6811      	ldr	r1, [r2, #0]
 8006b06:	1855      	adds	r5, r2, r1
 8006b08:	42a5      	cmp	r5, r4
 8006b0a:	d10b      	bne.n	8006b24 <_free_r+0x70>
 8006b0c:	6824      	ldr	r4, [r4, #0]
 8006b0e:	4421      	add	r1, r4
 8006b10:	1854      	adds	r4, r2, r1
 8006b12:	42a3      	cmp	r3, r4
 8006b14:	6011      	str	r1, [r2, #0]
 8006b16:	d1e0      	bne.n	8006ada <_free_r+0x26>
 8006b18:	681c      	ldr	r4, [r3, #0]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	6053      	str	r3, [r2, #4]
 8006b1e:	440c      	add	r4, r1
 8006b20:	6014      	str	r4, [r2, #0]
 8006b22:	e7da      	b.n	8006ada <_free_r+0x26>
 8006b24:	d902      	bls.n	8006b2c <_free_r+0x78>
 8006b26:	230c      	movs	r3, #12
 8006b28:	6003      	str	r3, [r0, #0]
 8006b2a:	e7d6      	b.n	8006ada <_free_r+0x26>
 8006b2c:	6825      	ldr	r5, [r4, #0]
 8006b2e:	1961      	adds	r1, r4, r5
 8006b30:	428b      	cmp	r3, r1
 8006b32:	bf04      	itt	eq
 8006b34:	6819      	ldreq	r1, [r3, #0]
 8006b36:	685b      	ldreq	r3, [r3, #4]
 8006b38:	6063      	str	r3, [r4, #4]
 8006b3a:	bf04      	itt	eq
 8006b3c:	1949      	addeq	r1, r1, r5
 8006b3e:	6021      	streq	r1, [r4, #0]
 8006b40:	6054      	str	r4, [r2, #4]
 8006b42:	e7ca      	b.n	8006ada <_free_r+0x26>
 8006b44:	b003      	add	sp, #12
 8006b46:	bd30      	pop	{r4, r5, pc}
 8006b48:	200004bc 	.word	0x200004bc

08006b4c <malloc>:
 8006b4c:	4b02      	ldr	r3, [pc, #8]	; (8006b58 <malloc+0xc>)
 8006b4e:	4601      	mov	r1, r0
 8006b50:	6818      	ldr	r0, [r3, #0]
 8006b52:	f000 b823 	b.w	8006b9c <_malloc_r>
 8006b56:	bf00      	nop
 8006b58:	20000068 	.word	0x20000068

08006b5c <sbrk_aligned>:
 8006b5c:	b570      	push	{r4, r5, r6, lr}
 8006b5e:	4e0e      	ldr	r6, [pc, #56]	; (8006b98 <sbrk_aligned+0x3c>)
 8006b60:	460c      	mov	r4, r1
 8006b62:	6831      	ldr	r1, [r6, #0]
 8006b64:	4605      	mov	r5, r0
 8006b66:	b911      	cbnz	r1, 8006b6e <sbrk_aligned+0x12>
 8006b68:	f000 fe40 	bl	80077ec <_sbrk_r>
 8006b6c:	6030      	str	r0, [r6, #0]
 8006b6e:	4621      	mov	r1, r4
 8006b70:	4628      	mov	r0, r5
 8006b72:	f000 fe3b 	bl	80077ec <_sbrk_r>
 8006b76:	1c43      	adds	r3, r0, #1
 8006b78:	d00a      	beq.n	8006b90 <sbrk_aligned+0x34>
 8006b7a:	1cc4      	adds	r4, r0, #3
 8006b7c:	f024 0403 	bic.w	r4, r4, #3
 8006b80:	42a0      	cmp	r0, r4
 8006b82:	d007      	beq.n	8006b94 <sbrk_aligned+0x38>
 8006b84:	1a21      	subs	r1, r4, r0
 8006b86:	4628      	mov	r0, r5
 8006b88:	f000 fe30 	bl	80077ec <_sbrk_r>
 8006b8c:	3001      	adds	r0, #1
 8006b8e:	d101      	bne.n	8006b94 <sbrk_aligned+0x38>
 8006b90:	f04f 34ff 	mov.w	r4, #4294967295
 8006b94:	4620      	mov	r0, r4
 8006b96:	bd70      	pop	{r4, r5, r6, pc}
 8006b98:	200004c0 	.word	0x200004c0

08006b9c <_malloc_r>:
 8006b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ba0:	1ccd      	adds	r5, r1, #3
 8006ba2:	f025 0503 	bic.w	r5, r5, #3
 8006ba6:	3508      	adds	r5, #8
 8006ba8:	2d0c      	cmp	r5, #12
 8006baa:	bf38      	it	cc
 8006bac:	250c      	movcc	r5, #12
 8006bae:	2d00      	cmp	r5, #0
 8006bb0:	4607      	mov	r7, r0
 8006bb2:	db01      	blt.n	8006bb8 <_malloc_r+0x1c>
 8006bb4:	42a9      	cmp	r1, r5
 8006bb6:	d905      	bls.n	8006bc4 <_malloc_r+0x28>
 8006bb8:	230c      	movs	r3, #12
 8006bba:	603b      	str	r3, [r7, #0]
 8006bbc:	2600      	movs	r6, #0
 8006bbe:	4630      	mov	r0, r6
 8006bc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bc4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006c98 <_malloc_r+0xfc>
 8006bc8:	f000 f868 	bl	8006c9c <__malloc_lock>
 8006bcc:	f8d8 3000 	ldr.w	r3, [r8]
 8006bd0:	461c      	mov	r4, r3
 8006bd2:	bb5c      	cbnz	r4, 8006c2c <_malloc_r+0x90>
 8006bd4:	4629      	mov	r1, r5
 8006bd6:	4638      	mov	r0, r7
 8006bd8:	f7ff ffc0 	bl	8006b5c <sbrk_aligned>
 8006bdc:	1c43      	adds	r3, r0, #1
 8006bde:	4604      	mov	r4, r0
 8006be0:	d155      	bne.n	8006c8e <_malloc_r+0xf2>
 8006be2:	f8d8 4000 	ldr.w	r4, [r8]
 8006be6:	4626      	mov	r6, r4
 8006be8:	2e00      	cmp	r6, #0
 8006bea:	d145      	bne.n	8006c78 <_malloc_r+0xdc>
 8006bec:	2c00      	cmp	r4, #0
 8006bee:	d048      	beq.n	8006c82 <_malloc_r+0xe6>
 8006bf0:	6823      	ldr	r3, [r4, #0]
 8006bf2:	4631      	mov	r1, r6
 8006bf4:	4638      	mov	r0, r7
 8006bf6:	eb04 0903 	add.w	r9, r4, r3
 8006bfa:	f000 fdf7 	bl	80077ec <_sbrk_r>
 8006bfe:	4581      	cmp	r9, r0
 8006c00:	d13f      	bne.n	8006c82 <_malloc_r+0xe6>
 8006c02:	6821      	ldr	r1, [r4, #0]
 8006c04:	1a6d      	subs	r5, r5, r1
 8006c06:	4629      	mov	r1, r5
 8006c08:	4638      	mov	r0, r7
 8006c0a:	f7ff ffa7 	bl	8006b5c <sbrk_aligned>
 8006c0e:	3001      	adds	r0, #1
 8006c10:	d037      	beq.n	8006c82 <_malloc_r+0xe6>
 8006c12:	6823      	ldr	r3, [r4, #0]
 8006c14:	442b      	add	r3, r5
 8006c16:	6023      	str	r3, [r4, #0]
 8006c18:	f8d8 3000 	ldr.w	r3, [r8]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d038      	beq.n	8006c92 <_malloc_r+0xf6>
 8006c20:	685a      	ldr	r2, [r3, #4]
 8006c22:	42a2      	cmp	r2, r4
 8006c24:	d12b      	bne.n	8006c7e <_malloc_r+0xe2>
 8006c26:	2200      	movs	r2, #0
 8006c28:	605a      	str	r2, [r3, #4]
 8006c2a:	e00f      	b.n	8006c4c <_malloc_r+0xb0>
 8006c2c:	6822      	ldr	r2, [r4, #0]
 8006c2e:	1b52      	subs	r2, r2, r5
 8006c30:	d41f      	bmi.n	8006c72 <_malloc_r+0xd6>
 8006c32:	2a0b      	cmp	r2, #11
 8006c34:	d917      	bls.n	8006c66 <_malloc_r+0xca>
 8006c36:	1961      	adds	r1, r4, r5
 8006c38:	42a3      	cmp	r3, r4
 8006c3a:	6025      	str	r5, [r4, #0]
 8006c3c:	bf18      	it	ne
 8006c3e:	6059      	strne	r1, [r3, #4]
 8006c40:	6863      	ldr	r3, [r4, #4]
 8006c42:	bf08      	it	eq
 8006c44:	f8c8 1000 	streq.w	r1, [r8]
 8006c48:	5162      	str	r2, [r4, r5]
 8006c4a:	604b      	str	r3, [r1, #4]
 8006c4c:	4638      	mov	r0, r7
 8006c4e:	f104 060b 	add.w	r6, r4, #11
 8006c52:	f000 f829 	bl	8006ca8 <__malloc_unlock>
 8006c56:	f026 0607 	bic.w	r6, r6, #7
 8006c5a:	1d23      	adds	r3, r4, #4
 8006c5c:	1af2      	subs	r2, r6, r3
 8006c5e:	d0ae      	beq.n	8006bbe <_malloc_r+0x22>
 8006c60:	1b9b      	subs	r3, r3, r6
 8006c62:	50a3      	str	r3, [r4, r2]
 8006c64:	e7ab      	b.n	8006bbe <_malloc_r+0x22>
 8006c66:	42a3      	cmp	r3, r4
 8006c68:	6862      	ldr	r2, [r4, #4]
 8006c6a:	d1dd      	bne.n	8006c28 <_malloc_r+0x8c>
 8006c6c:	f8c8 2000 	str.w	r2, [r8]
 8006c70:	e7ec      	b.n	8006c4c <_malloc_r+0xb0>
 8006c72:	4623      	mov	r3, r4
 8006c74:	6864      	ldr	r4, [r4, #4]
 8006c76:	e7ac      	b.n	8006bd2 <_malloc_r+0x36>
 8006c78:	4634      	mov	r4, r6
 8006c7a:	6876      	ldr	r6, [r6, #4]
 8006c7c:	e7b4      	b.n	8006be8 <_malloc_r+0x4c>
 8006c7e:	4613      	mov	r3, r2
 8006c80:	e7cc      	b.n	8006c1c <_malloc_r+0x80>
 8006c82:	230c      	movs	r3, #12
 8006c84:	603b      	str	r3, [r7, #0]
 8006c86:	4638      	mov	r0, r7
 8006c88:	f000 f80e 	bl	8006ca8 <__malloc_unlock>
 8006c8c:	e797      	b.n	8006bbe <_malloc_r+0x22>
 8006c8e:	6025      	str	r5, [r4, #0]
 8006c90:	e7dc      	b.n	8006c4c <_malloc_r+0xb0>
 8006c92:	605b      	str	r3, [r3, #4]
 8006c94:	deff      	udf	#255	; 0xff
 8006c96:	bf00      	nop
 8006c98:	200004bc 	.word	0x200004bc

08006c9c <__malloc_lock>:
 8006c9c:	4801      	ldr	r0, [pc, #4]	; (8006ca4 <__malloc_lock+0x8>)
 8006c9e:	f7ff b88c 	b.w	8005dba <__retarget_lock_acquire_recursive>
 8006ca2:	bf00      	nop
 8006ca4:	200004b8 	.word	0x200004b8

08006ca8 <__malloc_unlock>:
 8006ca8:	4801      	ldr	r0, [pc, #4]	; (8006cb0 <__malloc_unlock+0x8>)
 8006caa:	f7ff b887 	b.w	8005dbc <__retarget_lock_release_recursive>
 8006cae:	bf00      	nop
 8006cb0:	200004b8 	.word	0x200004b8

08006cb4 <_Balloc>:
 8006cb4:	b570      	push	{r4, r5, r6, lr}
 8006cb6:	69c6      	ldr	r6, [r0, #28]
 8006cb8:	4604      	mov	r4, r0
 8006cba:	460d      	mov	r5, r1
 8006cbc:	b976      	cbnz	r6, 8006cdc <_Balloc+0x28>
 8006cbe:	2010      	movs	r0, #16
 8006cc0:	f7ff ff44 	bl	8006b4c <malloc>
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	61e0      	str	r0, [r4, #28]
 8006cc8:	b920      	cbnz	r0, 8006cd4 <_Balloc+0x20>
 8006cca:	4b18      	ldr	r3, [pc, #96]	; (8006d2c <_Balloc+0x78>)
 8006ccc:	4818      	ldr	r0, [pc, #96]	; (8006d30 <_Balloc+0x7c>)
 8006cce:	216b      	movs	r1, #107	; 0x6b
 8006cd0:	f000 fdaa 	bl	8007828 <__assert_func>
 8006cd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006cd8:	6006      	str	r6, [r0, #0]
 8006cda:	60c6      	str	r6, [r0, #12]
 8006cdc:	69e6      	ldr	r6, [r4, #28]
 8006cde:	68f3      	ldr	r3, [r6, #12]
 8006ce0:	b183      	cbz	r3, 8006d04 <_Balloc+0x50>
 8006ce2:	69e3      	ldr	r3, [r4, #28]
 8006ce4:	68db      	ldr	r3, [r3, #12]
 8006ce6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006cea:	b9b8      	cbnz	r0, 8006d1c <_Balloc+0x68>
 8006cec:	2101      	movs	r1, #1
 8006cee:	fa01 f605 	lsl.w	r6, r1, r5
 8006cf2:	1d72      	adds	r2, r6, #5
 8006cf4:	0092      	lsls	r2, r2, #2
 8006cf6:	4620      	mov	r0, r4
 8006cf8:	f000 fdb4 	bl	8007864 <_calloc_r>
 8006cfc:	b160      	cbz	r0, 8006d18 <_Balloc+0x64>
 8006cfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006d02:	e00e      	b.n	8006d22 <_Balloc+0x6e>
 8006d04:	2221      	movs	r2, #33	; 0x21
 8006d06:	2104      	movs	r1, #4
 8006d08:	4620      	mov	r0, r4
 8006d0a:	f000 fdab 	bl	8007864 <_calloc_r>
 8006d0e:	69e3      	ldr	r3, [r4, #28]
 8006d10:	60f0      	str	r0, [r6, #12]
 8006d12:	68db      	ldr	r3, [r3, #12]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d1e4      	bne.n	8006ce2 <_Balloc+0x2e>
 8006d18:	2000      	movs	r0, #0
 8006d1a:	bd70      	pop	{r4, r5, r6, pc}
 8006d1c:	6802      	ldr	r2, [r0, #0]
 8006d1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006d22:	2300      	movs	r3, #0
 8006d24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d28:	e7f7      	b.n	8006d1a <_Balloc+0x66>
 8006d2a:	bf00      	nop
 8006d2c:	08007fd5 	.word	0x08007fd5
 8006d30:	08008055 	.word	0x08008055

08006d34 <_Bfree>:
 8006d34:	b570      	push	{r4, r5, r6, lr}
 8006d36:	69c6      	ldr	r6, [r0, #28]
 8006d38:	4605      	mov	r5, r0
 8006d3a:	460c      	mov	r4, r1
 8006d3c:	b976      	cbnz	r6, 8006d5c <_Bfree+0x28>
 8006d3e:	2010      	movs	r0, #16
 8006d40:	f7ff ff04 	bl	8006b4c <malloc>
 8006d44:	4602      	mov	r2, r0
 8006d46:	61e8      	str	r0, [r5, #28]
 8006d48:	b920      	cbnz	r0, 8006d54 <_Bfree+0x20>
 8006d4a:	4b09      	ldr	r3, [pc, #36]	; (8006d70 <_Bfree+0x3c>)
 8006d4c:	4809      	ldr	r0, [pc, #36]	; (8006d74 <_Bfree+0x40>)
 8006d4e:	218f      	movs	r1, #143	; 0x8f
 8006d50:	f000 fd6a 	bl	8007828 <__assert_func>
 8006d54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d58:	6006      	str	r6, [r0, #0]
 8006d5a:	60c6      	str	r6, [r0, #12]
 8006d5c:	b13c      	cbz	r4, 8006d6e <_Bfree+0x3a>
 8006d5e:	69eb      	ldr	r3, [r5, #28]
 8006d60:	6862      	ldr	r2, [r4, #4]
 8006d62:	68db      	ldr	r3, [r3, #12]
 8006d64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d68:	6021      	str	r1, [r4, #0]
 8006d6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d6e:	bd70      	pop	{r4, r5, r6, pc}
 8006d70:	08007fd5 	.word	0x08007fd5
 8006d74:	08008055 	.word	0x08008055

08006d78 <__multadd>:
 8006d78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d7c:	690d      	ldr	r5, [r1, #16]
 8006d7e:	4607      	mov	r7, r0
 8006d80:	460c      	mov	r4, r1
 8006d82:	461e      	mov	r6, r3
 8006d84:	f101 0c14 	add.w	ip, r1, #20
 8006d88:	2000      	movs	r0, #0
 8006d8a:	f8dc 3000 	ldr.w	r3, [ip]
 8006d8e:	b299      	uxth	r1, r3
 8006d90:	fb02 6101 	mla	r1, r2, r1, r6
 8006d94:	0c1e      	lsrs	r6, r3, #16
 8006d96:	0c0b      	lsrs	r3, r1, #16
 8006d98:	fb02 3306 	mla	r3, r2, r6, r3
 8006d9c:	b289      	uxth	r1, r1
 8006d9e:	3001      	adds	r0, #1
 8006da0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006da4:	4285      	cmp	r5, r0
 8006da6:	f84c 1b04 	str.w	r1, [ip], #4
 8006daa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006dae:	dcec      	bgt.n	8006d8a <__multadd+0x12>
 8006db0:	b30e      	cbz	r6, 8006df6 <__multadd+0x7e>
 8006db2:	68a3      	ldr	r3, [r4, #8]
 8006db4:	42ab      	cmp	r3, r5
 8006db6:	dc19      	bgt.n	8006dec <__multadd+0x74>
 8006db8:	6861      	ldr	r1, [r4, #4]
 8006dba:	4638      	mov	r0, r7
 8006dbc:	3101      	adds	r1, #1
 8006dbe:	f7ff ff79 	bl	8006cb4 <_Balloc>
 8006dc2:	4680      	mov	r8, r0
 8006dc4:	b928      	cbnz	r0, 8006dd2 <__multadd+0x5a>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	4b0c      	ldr	r3, [pc, #48]	; (8006dfc <__multadd+0x84>)
 8006dca:	480d      	ldr	r0, [pc, #52]	; (8006e00 <__multadd+0x88>)
 8006dcc:	21ba      	movs	r1, #186	; 0xba
 8006dce:	f000 fd2b 	bl	8007828 <__assert_func>
 8006dd2:	6922      	ldr	r2, [r4, #16]
 8006dd4:	3202      	adds	r2, #2
 8006dd6:	f104 010c 	add.w	r1, r4, #12
 8006dda:	0092      	lsls	r2, r2, #2
 8006ddc:	300c      	adds	r0, #12
 8006dde:	f000 fd15 	bl	800780c <memcpy>
 8006de2:	4621      	mov	r1, r4
 8006de4:	4638      	mov	r0, r7
 8006de6:	f7ff ffa5 	bl	8006d34 <_Bfree>
 8006dea:	4644      	mov	r4, r8
 8006dec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006df0:	3501      	adds	r5, #1
 8006df2:	615e      	str	r6, [r3, #20]
 8006df4:	6125      	str	r5, [r4, #16]
 8006df6:	4620      	mov	r0, r4
 8006df8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dfc:	08008044 	.word	0x08008044
 8006e00:	08008055 	.word	0x08008055

08006e04 <__hi0bits>:
 8006e04:	0c03      	lsrs	r3, r0, #16
 8006e06:	041b      	lsls	r3, r3, #16
 8006e08:	b9d3      	cbnz	r3, 8006e40 <__hi0bits+0x3c>
 8006e0a:	0400      	lsls	r0, r0, #16
 8006e0c:	2310      	movs	r3, #16
 8006e0e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006e12:	bf04      	itt	eq
 8006e14:	0200      	lsleq	r0, r0, #8
 8006e16:	3308      	addeq	r3, #8
 8006e18:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006e1c:	bf04      	itt	eq
 8006e1e:	0100      	lsleq	r0, r0, #4
 8006e20:	3304      	addeq	r3, #4
 8006e22:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006e26:	bf04      	itt	eq
 8006e28:	0080      	lsleq	r0, r0, #2
 8006e2a:	3302      	addeq	r3, #2
 8006e2c:	2800      	cmp	r0, #0
 8006e2e:	db05      	blt.n	8006e3c <__hi0bits+0x38>
 8006e30:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006e34:	f103 0301 	add.w	r3, r3, #1
 8006e38:	bf08      	it	eq
 8006e3a:	2320      	moveq	r3, #32
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	4770      	bx	lr
 8006e40:	2300      	movs	r3, #0
 8006e42:	e7e4      	b.n	8006e0e <__hi0bits+0xa>

08006e44 <__lo0bits>:
 8006e44:	6803      	ldr	r3, [r0, #0]
 8006e46:	f013 0207 	ands.w	r2, r3, #7
 8006e4a:	d00c      	beq.n	8006e66 <__lo0bits+0x22>
 8006e4c:	07d9      	lsls	r1, r3, #31
 8006e4e:	d422      	bmi.n	8006e96 <__lo0bits+0x52>
 8006e50:	079a      	lsls	r2, r3, #30
 8006e52:	bf49      	itett	mi
 8006e54:	085b      	lsrmi	r3, r3, #1
 8006e56:	089b      	lsrpl	r3, r3, #2
 8006e58:	6003      	strmi	r3, [r0, #0]
 8006e5a:	2201      	movmi	r2, #1
 8006e5c:	bf5c      	itt	pl
 8006e5e:	6003      	strpl	r3, [r0, #0]
 8006e60:	2202      	movpl	r2, #2
 8006e62:	4610      	mov	r0, r2
 8006e64:	4770      	bx	lr
 8006e66:	b299      	uxth	r1, r3
 8006e68:	b909      	cbnz	r1, 8006e6e <__lo0bits+0x2a>
 8006e6a:	0c1b      	lsrs	r3, r3, #16
 8006e6c:	2210      	movs	r2, #16
 8006e6e:	b2d9      	uxtb	r1, r3
 8006e70:	b909      	cbnz	r1, 8006e76 <__lo0bits+0x32>
 8006e72:	3208      	adds	r2, #8
 8006e74:	0a1b      	lsrs	r3, r3, #8
 8006e76:	0719      	lsls	r1, r3, #28
 8006e78:	bf04      	itt	eq
 8006e7a:	091b      	lsreq	r3, r3, #4
 8006e7c:	3204      	addeq	r2, #4
 8006e7e:	0799      	lsls	r1, r3, #30
 8006e80:	bf04      	itt	eq
 8006e82:	089b      	lsreq	r3, r3, #2
 8006e84:	3202      	addeq	r2, #2
 8006e86:	07d9      	lsls	r1, r3, #31
 8006e88:	d403      	bmi.n	8006e92 <__lo0bits+0x4e>
 8006e8a:	085b      	lsrs	r3, r3, #1
 8006e8c:	f102 0201 	add.w	r2, r2, #1
 8006e90:	d003      	beq.n	8006e9a <__lo0bits+0x56>
 8006e92:	6003      	str	r3, [r0, #0]
 8006e94:	e7e5      	b.n	8006e62 <__lo0bits+0x1e>
 8006e96:	2200      	movs	r2, #0
 8006e98:	e7e3      	b.n	8006e62 <__lo0bits+0x1e>
 8006e9a:	2220      	movs	r2, #32
 8006e9c:	e7e1      	b.n	8006e62 <__lo0bits+0x1e>
	...

08006ea0 <__i2b>:
 8006ea0:	b510      	push	{r4, lr}
 8006ea2:	460c      	mov	r4, r1
 8006ea4:	2101      	movs	r1, #1
 8006ea6:	f7ff ff05 	bl	8006cb4 <_Balloc>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	b928      	cbnz	r0, 8006eba <__i2b+0x1a>
 8006eae:	4b05      	ldr	r3, [pc, #20]	; (8006ec4 <__i2b+0x24>)
 8006eb0:	4805      	ldr	r0, [pc, #20]	; (8006ec8 <__i2b+0x28>)
 8006eb2:	f240 1145 	movw	r1, #325	; 0x145
 8006eb6:	f000 fcb7 	bl	8007828 <__assert_func>
 8006eba:	2301      	movs	r3, #1
 8006ebc:	6144      	str	r4, [r0, #20]
 8006ebe:	6103      	str	r3, [r0, #16]
 8006ec0:	bd10      	pop	{r4, pc}
 8006ec2:	bf00      	nop
 8006ec4:	08008044 	.word	0x08008044
 8006ec8:	08008055 	.word	0x08008055

08006ecc <__multiply>:
 8006ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ed0:	4691      	mov	r9, r2
 8006ed2:	690a      	ldr	r2, [r1, #16]
 8006ed4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	bfb8      	it	lt
 8006edc:	460b      	movlt	r3, r1
 8006ede:	460c      	mov	r4, r1
 8006ee0:	bfbc      	itt	lt
 8006ee2:	464c      	movlt	r4, r9
 8006ee4:	4699      	movlt	r9, r3
 8006ee6:	6927      	ldr	r7, [r4, #16]
 8006ee8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006eec:	68a3      	ldr	r3, [r4, #8]
 8006eee:	6861      	ldr	r1, [r4, #4]
 8006ef0:	eb07 060a 	add.w	r6, r7, sl
 8006ef4:	42b3      	cmp	r3, r6
 8006ef6:	b085      	sub	sp, #20
 8006ef8:	bfb8      	it	lt
 8006efa:	3101      	addlt	r1, #1
 8006efc:	f7ff feda 	bl	8006cb4 <_Balloc>
 8006f00:	b930      	cbnz	r0, 8006f10 <__multiply+0x44>
 8006f02:	4602      	mov	r2, r0
 8006f04:	4b44      	ldr	r3, [pc, #272]	; (8007018 <__multiply+0x14c>)
 8006f06:	4845      	ldr	r0, [pc, #276]	; (800701c <__multiply+0x150>)
 8006f08:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006f0c:	f000 fc8c 	bl	8007828 <__assert_func>
 8006f10:	f100 0514 	add.w	r5, r0, #20
 8006f14:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006f18:	462b      	mov	r3, r5
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	4543      	cmp	r3, r8
 8006f1e:	d321      	bcc.n	8006f64 <__multiply+0x98>
 8006f20:	f104 0314 	add.w	r3, r4, #20
 8006f24:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006f28:	f109 0314 	add.w	r3, r9, #20
 8006f2c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006f30:	9202      	str	r2, [sp, #8]
 8006f32:	1b3a      	subs	r2, r7, r4
 8006f34:	3a15      	subs	r2, #21
 8006f36:	f022 0203 	bic.w	r2, r2, #3
 8006f3a:	3204      	adds	r2, #4
 8006f3c:	f104 0115 	add.w	r1, r4, #21
 8006f40:	428f      	cmp	r7, r1
 8006f42:	bf38      	it	cc
 8006f44:	2204      	movcc	r2, #4
 8006f46:	9201      	str	r2, [sp, #4]
 8006f48:	9a02      	ldr	r2, [sp, #8]
 8006f4a:	9303      	str	r3, [sp, #12]
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	d80c      	bhi.n	8006f6a <__multiply+0x9e>
 8006f50:	2e00      	cmp	r6, #0
 8006f52:	dd03      	ble.n	8006f5c <__multiply+0x90>
 8006f54:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d05b      	beq.n	8007014 <__multiply+0x148>
 8006f5c:	6106      	str	r6, [r0, #16]
 8006f5e:	b005      	add	sp, #20
 8006f60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f64:	f843 2b04 	str.w	r2, [r3], #4
 8006f68:	e7d8      	b.n	8006f1c <__multiply+0x50>
 8006f6a:	f8b3 a000 	ldrh.w	sl, [r3]
 8006f6e:	f1ba 0f00 	cmp.w	sl, #0
 8006f72:	d024      	beq.n	8006fbe <__multiply+0xf2>
 8006f74:	f104 0e14 	add.w	lr, r4, #20
 8006f78:	46a9      	mov	r9, r5
 8006f7a:	f04f 0c00 	mov.w	ip, #0
 8006f7e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006f82:	f8d9 1000 	ldr.w	r1, [r9]
 8006f86:	fa1f fb82 	uxth.w	fp, r2
 8006f8a:	b289      	uxth	r1, r1
 8006f8c:	fb0a 110b 	mla	r1, sl, fp, r1
 8006f90:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006f94:	f8d9 2000 	ldr.w	r2, [r9]
 8006f98:	4461      	add	r1, ip
 8006f9a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006f9e:	fb0a c20b 	mla	r2, sl, fp, ip
 8006fa2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006fa6:	b289      	uxth	r1, r1
 8006fa8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006fac:	4577      	cmp	r7, lr
 8006fae:	f849 1b04 	str.w	r1, [r9], #4
 8006fb2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006fb6:	d8e2      	bhi.n	8006f7e <__multiply+0xb2>
 8006fb8:	9a01      	ldr	r2, [sp, #4]
 8006fba:	f845 c002 	str.w	ip, [r5, r2]
 8006fbe:	9a03      	ldr	r2, [sp, #12]
 8006fc0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006fc4:	3304      	adds	r3, #4
 8006fc6:	f1b9 0f00 	cmp.w	r9, #0
 8006fca:	d021      	beq.n	8007010 <__multiply+0x144>
 8006fcc:	6829      	ldr	r1, [r5, #0]
 8006fce:	f104 0c14 	add.w	ip, r4, #20
 8006fd2:	46ae      	mov	lr, r5
 8006fd4:	f04f 0a00 	mov.w	sl, #0
 8006fd8:	f8bc b000 	ldrh.w	fp, [ip]
 8006fdc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006fe0:	fb09 220b 	mla	r2, r9, fp, r2
 8006fe4:	4452      	add	r2, sl
 8006fe6:	b289      	uxth	r1, r1
 8006fe8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006fec:	f84e 1b04 	str.w	r1, [lr], #4
 8006ff0:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006ff4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006ff8:	f8be 1000 	ldrh.w	r1, [lr]
 8006ffc:	fb09 110a 	mla	r1, r9, sl, r1
 8007000:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007004:	4567      	cmp	r7, ip
 8007006:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800700a:	d8e5      	bhi.n	8006fd8 <__multiply+0x10c>
 800700c:	9a01      	ldr	r2, [sp, #4]
 800700e:	50a9      	str	r1, [r5, r2]
 8007010:	3504      	adds	r5, #4
 8007012:	e799      	b.n	8006f48 <__multiply+0x7c>
 8007014:	3e01      	subs	r6, #1
 8007016:	e79b      	b.n	8006f50 <__multiply+0x84>
 8007018:	08008044 	.word	0x08008044
 800701c:	08008055 	.word	0x08008055

08007020 <__pow5mult>:
 8007020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007024:	4615      	mov	r5, r2
 8007026:	f012 0203 	ands.w	r2, r2, #3
 800702a:	4606      	mov	r6, r0
 800702c:	460f      	mov	r7, r1
 800702e:	d007      	beq.n	8007040 <__pow5mult+0x20>
 8007030:	4c25      	ldr	r4, [pc, #148]	; (80070c8 <__pow5mult+0xa8>)
 8007032:	3a01      	subs	r2, #1
 8007034:	2300      	movs	r3, #0
 8007036:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800703a:	f7ff fe9d 	bl	8006d78 <__multadd>
 800703e:	4607      	mov	r7, r0
 8007040:	10ad      	asrs	r5, r5, #2
 8007042:	d03d      	beq.n	80070c0 <__pow5mult+0xa0>
 8007044:	69f4      	ldr	r4, [r6, #28]
 8007046:	b97c      	cbnz	r4, 8007068 <__pow5mult+0x48>
 8007048:	2010      	movs	r0, #16
 800704a:	f7ff fd7f 	bl	8006b4c <malloc>
 800704e:	4602      	mov	r2, r0
 8007050:	61f0      	str	r0, [r6, #28]
 8007052:	b928      	cbnz	r0, 8007060 <__pow5mult+0x40>
 8007054:	4b1d      	ldr	r3, [pc, #116]	; (80070cc <__pow5mult+0xac>)
 8007056:	481e      	ldr	r0, [pc, #120]	; (80070d0 <__pow5mult+0xb0>)
 8007058:	f240 11b3 	movw	r1, #435	; 0x1b3
 800705c:	f000 fbe4 	bl	8007828 <__assert_func>
 8007060:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007064:	6004      	str	r4, [r0, #0]
 8007066:	60c4      	str	r4, [r0, #12]
 8007068:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800706c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007070:	b94c      	cbnz	r4, 8007086 <__pow5mult+0x66>
 8007072:	f240 2171 	movw	r1, #625	; 0x271
 8007076:	4630      	mov	r0, r6
 8007078:	f7ff ff12 	bl	8006ea0 <__i2b>
 800707c:	2300      	movs	r3, #0
 800707e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007082:	4604      	mov	r4, r0
 8007084:	6003      	str	r3, [r0, #0]
 8007086:	f04f 0900 	mov.w	r9, #0
 800708a:	07eb      	lsls	r3, r5, #31
 800708c:	d50a      	bpl.n	80070a4 <__pow5mult+0x84>
 800708e:	4639      	mov	r1, r7
 8007090:	4622      	mov	r2, r4
 8007092:	4630      	mov	r0, r6
 8007094:	f7ff ff1a 	bl	8006ecc <__multiply>
 8007098:	4639      	mov	r1, r7
 800709a:	4680      	mov	r8, r0
 800709c:	4630      	mov	r0, r6
 800709e:	f7ff fe49 	bl	8006d34 <_Bfree>
 80070a2:	4647      	mov	r7, r8
 80070a4:	106d      	asrs	r5, r5, #1
 80070a6:	d00b      	beq.n	80070c0 <__pow5mult+0xa0>
 80070a8:	6820      	ldr	r0, [r4, #0]
 80070aa:	b938      	cbnz	r0, 80070bc <__pow5mult+0x9c>
 80070ac:	4622      	mov	r2, r4
 80070ae:	4621      	mov	r1, r4
 80070b0:	4630      	mov	r0, r6
 80070b2:	f7ff ff0b 	bl	8006ecc <__multiply>
 80070b6:	6020      	str	r0, [r4, #0]
 80070b8:	f8c0 9000 	str.w	r9, [r0]
 80070bc:	4604      	mov	r4, r0
 80070be:	e7e4      	b.n	800708a <__pow5mult+0x6a>
 80070c0:	4638      	mov	r0, r7
 80070c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070c6:	bf00      	nop
 80070c8:	080081a0 	.word	0x080081a0
 80070cc:	08007fd5 	.word	0x08007fd5
 80070d0:	08008055 	.word	0x08008055

080070d4 <__lshift>:
 80070d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070d8:	460c      	mov	r4, r1
 80070da:	6849      	ldr	r1, [r1, #4]
 80070dc:	6923      	ldr	r3, [r4, #16]
 80070de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80070e2:	68a3      	ldr	r3, [r4, #8]
 80070e4:	4607      	mov	r7, r0
 80070e6:	4691      	mov	r9, r2
 80070e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070ec:	f108 0601 	add.w	r6, r8, #1
 80070f0:	42b3      	cmp	r3, r6
 80070f2:	db0b      	blt.n	800710c <__lshift+0x38>
 80070f4:	4638      	mov	r0, r7
 80070f6:	f7ff fddd 	bl	8006cb4 <_Balloc>
 80070fa:	4605      	mov	r5, r0
 80070fc:	b948      	cbnz	r0, 8007112 <__lshift+0x3e>
 80070fe:	4602      	mov	r2, r0
 8007100:	4b28      	ldr	r3, [pc, #160]	; (80071a4 <__lshift+0xd0>)
 8007102:	4829      	ldr	r0, [pc, #164]	; (80071a8 <__lshift+0xd4>)
 8007104:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007108:	f000 fb8e 	bl	8007828 <__assert_func>
 800710c:	3101      	adds	r1, #1
 800710e:	005b      	lsls	r3, r3, #1
 8007110:	e7ee      	b.n	80070f0 <__lshift+0x1c>
 8007112:	2300      	movs	r3, #0
 8007114:	f100 0114 	add.w	r1, r0, #20
 8007118:	f100 0210 	add.w	r2, r0, #16
 800711c:	4618      	mov	r0, r3
 800711e:	4553      	cmp	r3, sl
 8007120:	db33      	blt.n	800718a <__lshift+0xb6>
 8007122:	6920      	ldr	r0, [r4, #16]
 8007124:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007128:	f104 0314 	add.w	r3, r4, #20
 800712c:	f019 091f 	ands.w	r9, r9, #31
 8007130:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007134:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007138:	d02b      	beq.n	8007192 <__lshift+0xbe>
 800713a:	f1c9 0e20 	rsb	lr, r9, #32
 800713e:	468a      	mov	sl, r1
 8007140:	2200      	movs	r2, #0
 8007142:	6818      	ldr	r0, [r3, #0]
 8007144:	fa00 f009 	lsl.w	r0, r0, r9
 8007148:	4310      	orrs	r0, r2
 800714a:	f84a 0b04 	str.w	r0, [sl], #4
 800714e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007152:	459c      	cmp	ip, r3
 8007154:	fa22 f20e 	lsr.w	r2, r2, lr
 8007158:	d8f3      	bhi.n	8007142 <__lshift+0x6e>
 800715a:	ebac 0304 	sub.w	r3, ip, r4
 800715e:	3b15      	subs	r3, #21
 8007160:	f023 0303 	bic.w	r3, r3, #3
 8007164:	3304      	adds	r3, #4
 8007166:	f104 0015 	add.w	r0, r4, #21
 800716a:	4584      	cmp	ip, r0
 800716c:	bf38      	it	cc
 800716e:	2304      	movcc	r3, #4
 8007170:	50ca      	str	r2, [r1, r3]
 8007172:	b10a      	cbz	r2, 8007178 <__lshift+0xa4>
 8007174:	f108 0602 	add.w	r6, r8, #2
 8007178:	3e01      	subs	r6, #1
 800717a:	4638      	mov	r0, r7
 800717c:	612e      	str	r6, [r5, #16]
 800717e:	4621      	mov	r1, r4
 8007180:	f7ff fdd8 	bl	8006d34 <_Bfree>
 8007184:	4628      	mov	r0, r5
 8007186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800718a:	f842 0f04 	str.w	r0, [r2, #4]!
 800718e:	3301      	adds	r3, #1
 8007190:	e7c5      	b.n	800711e <__lshift+0x4a>
 8007192:	3904      	subs	r1, #4
 8007194:	f853 2b04 	ldr.w	r2, [r3], #4
 8007198:	f841 2f04 	str.w	r2, [r1, #4]!
 800719c:	459c      	cmp	ip, r3
 800719e:	d8f9      	bhi.n	8007194 <__lshift+0xc0>
 80071a0:	e7ea      	b.n	8007178 <__lshift+0xa4>
 80071a2:	bf00      	nop
 80071a4:	08008044 	.word	0x08008044
 80071a8:	08008055 	.word	0x08008055

080071ac <__mcmp>:
 80071ac:	b530      	push	{r4, r5, lr}
 80071ae:	6902      	ldr	r2, [r0, #16]
 80071b0:	690c      	ldr	r4, [r1, #16]
 80071b2:	1b12      	subs	r2, r2, r4
 80071b4:	d10e      	bne.n	80071d4 <__mcmp+0x28>
 80071b6:	f100 0314 	add.w	r3, r0, #20
 80071ba:	3114      	adds	r1, #20
 80071bc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80071c0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80071c4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80071c8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80071cc:	42a5      	cmp	r5, r4
 80071ce:	d003      	beq.n	80071d8 <__mcmp+0x2c>
 80071d0:	d305      	bcc.n	80071de <__mcmp+0x32>
 80071d2:	2201      	movs	r2, #1
 80071d4:	4610      	mov	r0, r2
 80071d6:	bd30      	pop	{r4, r5, pc}
 80071d8:	4283      	cmp	r3, r0
 80071da:	d3f3      	bcc.n	80071c4 <__mcmp+0x18>
 80071dc:	e7fa      	b.n	80071d4 <__mcmp+0x28>
 80071de:	f04f 32ff 	mov.w	r2, #4294967295
 80071e2:	e7f7      	b.n	80071d4 <__mcmp+0x28>

080071e4 <__mdiff>:
 80071e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071e8:	460c      	mov	r4, r1
 80071ea:	4606      	mov	r6, r0
 80071ec:	4611      	mov	r1, r2
 80071ee:	4620      	mov	r0, r4
 80071f0:	4690      	mov	r8, r2
 80071f2:	f7ff ffdb 	bl	80071ac <__mcmp>
 80071f6:	1e05      	subs	r5, r0, #0
 80071f8:	d110      	bne.n	800721c <__mdiff+0x38>
 80071fa:	4629      	mov	r1, r5
 80071fc:	4630      	mov	r0, r6
 80071fe:	f7ff fd59 	bl	8006cb4 <_Balloc>
 8007202:	b930      	cbnz	r0, 8007212 <__mdiff+0x2e>
 8007204:	4b3a      	ldr	r3, [pc, #232]	; (80072f0 <__mdiff+0x10c>)
 8007206:	4602      	mov	r2, r0
 8007208:	f240 2137 	movw	r1, #567	; 0x237
 800720c:	4839      	ldr	r0, [pc, #228]	; (80072f4 <__mdiff+0x110>)
 800720e:	f000 fb0b 	bl	8007828 <__assert_func>
 8007212:	2301      	movs	r3, #1
 8007214:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007218:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800721c:	bfa4      	itt	ge
 800721e:	4643      	movge	r3, r8
 8007220:	46a0      	movge	r8, r4
 8007222:	4630      	mov	r0, r6
 8007224:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007228:	bfa6      	itte	ge
 800722a:	461c      	movge	r4, r3
 800722c:	2500      	movge	r5, #0
 800722e:	2501      	movlt	r5, #1
 8007230:	f7ff fd40 	bl	8006cb4 <_Balloc>
 8007234:	b920      	cbnz	r0, 8007240 <__mdiff+0x5c>
 8007236:	4b2e      	ldr	r3, [pc, #184]	; (80072f0 <__mdiff+0x10c>)
 8007238:	4602      	mov	r2, r0
 800723a:	f240 2145 	movw	r1, #581	; 0x245
 800723e:	e7e5      	b.n	800720c <__mdiff+0x28>
 8007240:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007244:	6926      	ldr	r6, [r4, #16]
 8007246:	60c5      	str	r5, [r0, #12]
 8007248:	f104 0914 	add.w	r9, r4, #20
 800724c:	f108 0514 	add.w	r5, r8, #20
 8007250:	f100 0e14 	add.w	lr, r0, #20
 8007254:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007258:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800725c:	f108 0210 	add.w	r2, r8, #16
 8007260:	46f2      	mov	sl, lr
 8007262:	2100      	movs	r1, #0
 8007264:	f859 3b04 	ldr.w	r3, [r9], #4
 8007268:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800726c:	fa11 f88b 	uxtah	r8, r1, fp
 8007270:	b299      	uxth	r1, r3
 8007272:	0c1b      	lsrs	r3, r3, #16
 8007274:	eba8 0801 	sub.w	r8, r8, r1
 8007278:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800727c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007280:	fa1f f888 	uxth.w	r8, r8
 8007284:	1419      	asrs	r1, r3, #16
 8007286:	454e      	cmp	r6, r9
 8007288:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800728c:	f84a 3b04 	str.w	r3, [sl], #4
 8007290:	d8e8      	bhi.n	8007264 <__mdiff+0x80>
 8007292:	1b33      	subs	r3, r6, r4
 8007294:	3b15      	subs	r3, #21
 8007296:	f023 0303 	bic.w	r3, r3, #3
 800729a:	3304      	adds	r3, #4
 800729c:	3415      	adds	r4, #21
 800729e:	42a6      	cmp	r6, r4
 80072a0:	bf38      	it	cc
 80072a2:	2304      	movcc	r3, #4
 80072a4:	441d      	add	r5, r3
 80072a6:	4473      	add	r3, lr
 80072a8:	469e      	mov	lr, r3
 80072aa:	462e      	mov	r6, r5
 80072ac:	4566      	cmp	r6, ip
 80072ae:	d30e      	bcc.n	80072ce <__mdiff+0xea>
 80072b0:	f10c 0203 	add.w	r2, ip, #3
 80072b4:	1b52      	subs	r2, r2, r5
 80072b6:	f022 0203 	bic.w	r2, r2, #3
 80072ba:	3d03      	subs	r5, #3
 80072bc:	45ac      	cmp	ip, r5
 80072be:	bf38      	it	cc
 80072c0:	2200      	movcc	r2, #0
 80072c2:	4413      	add	r3, r2
 80072c4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80072c8:	b17a      	cbz	r2, 80072ea <__mdiff+0x106>
 80072ca:	6107      	str	r7, [r0, #16]
 80072cc:	e7a4      	b.n	8007218 <__mdiff+0x34>
 80072ce:	f856 8b04 	ldr.w	r8, [r6], #4
 80072d2:	fa11 f288 	uxtah	r2, r1, r8
 80072d6:	1414      	asrs	r4, r2, #16
 80072d8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80072dc:	b292      	uxth	r2, r2
 80072de:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80072e2:	f84e 2b04 	str.w	r2, [lr], #4
 80072e6:	1421      	asrs	r1, r4, #16
 80072e8:	e7e0      	b.n	80072ac <__mdiff+0xc8>
 80072ea:	3f01      	subs	r7, #1
 80072ec:	e7ea      	b.n	80072c4 <__mdiff+0xe0>
 80072ee:	bf00      	nop
 80072f0:	08008044 	.word	0x08008044
 80072f4:	08008055 	.word	0x08008055

080072f8 <__d2b>:
 80072f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80072fc:	460f      	mov	r7, r1
 80072fe:	2101      	movs	r1, #1
 8007300:	ec59 8b10 	vmov	r8, r9, d0
 8007304:	4616      	mov	r6, r2
 8007306:	f7ff fcd5 	bl	8006cb4 <_Balloc>
 800730a:	4604      	mov	r4, r0
 800730c:	b930      	cbnz	r0, 800731c <__d2b+0x24>
 800730e:	4602      	mov	r2, r0
 8007310:	4b24      	ldr	r3, [pc, #144]	; (80073a4 <__d2b+0xac>)
 8007312:	4825      	ldr	r0, [pc, #148]	; (80073a8 <__d2b+0xb0>)
 8007314:	f240 310f 	movw	r1, #783	; 0x30f
 8007318:	f000 fa86 	bl	8007828 <__assert_func>
 800731c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007320:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007324:	bb2d      	cbnz	r5, 8007372 <__d2b+0x7a>
 8007326:	9301      	str	r3, [sp, #4]
 8007328:	f1b8 0300 	subs.w	r3, r8, #0
 800732c:	d026      	beq.n	800737c <__d2b+0x84>
 800732e:	4668      	mov	r0, sp
 8007330:	9300      	str	r3, [sp, #0]
 8007332:	f7ff fd87 	bl	8006e44 <__lo0bits>
 8007336:	e9dd 1200 	ldrd	r1, r2, [sp]
 800733a:	b1e8      	cbz	r0, 8007378 <__d2b+0x80>
 800733c:	f1c0 0320 	rsb	r3, r0, #32
 8007340:	fa02 f303 	lsl.w	r3, r2, r3
 8007344:	430b      	orrs	r3, r1
 8007346:	40c2      	lsrs	r2, r0
 8007348:	6163      	str	r3, [r4, #20]
 800734a:	9201      	str	r2, [sp, #4]
 800734c:	9b01      	ldr	r3, [sp, #4]
 800734e:	61a3      	str	r3, [r4, #24]
 8007350:	2b00      	cmp	r3, #0
 8007352:	bf14      	ite	ne
 8007354:	2202      	movne	r2, #2
 8007356:	2201      	moveq	r2, #1
 8007358:	6122      	str	r2, [r4, #16]
 800735a:	b1bd      	cbz	r5, 800738c <__d2b+0x94>
 800735c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007360:	4405      	add	r5, r0
 8007362:	603d      	str	r5, [r7, #0]
 8007364:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007368:	6030      	str	r0, [r6, #0]
 800736a:	4620      	mov	r0, r4
 800736c:	b003      	add	sp, #12
 800736e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007372:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007376:	e7d6      	b.n	8007326 <__d2b+0x2e>
 8007378:	6161      	str	r1, [r4, #20]
 800737a:	e7e7      	b.n	800734c <__d2b+0x54>
 800737c:	a801      	add	r0, sp, #4
 800737e:	f7ff fd61 	bl	8006e44 <__lo0bits>
 8007382:	9b01      	ldr	r3, [sp, #4]
 8007384:	6163      	str	r3, [r4, #20]
 8007386:	3020      	adds	r0, #32
 8007388:	2201      	movs	r2, #1
 800738a:	e7e5      	b.n	8007358 <__d2b+0x60>
 800738c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007390:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007394:	6038      	str	r0, [r7, #0]
 8007396:	6918      	ldr	r0, [r3, #16]
 8007398:	f7ff fd34 	bl	8006e04 <__hi0bits>
 800739c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80073a0:	e7e2      	b.n	8007368 <__d2b+0x70>
 80073a2:	bf00      	nop
 80073a4:	08008044 	.word	0x08008044
 80073a8:	08008055 	.word	0x08008055

080073ac <__ssputs_r>:
 80073ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073b0:	688e      	ldr	r6, [r1, #8]
 80073b2:	461f      	mov	r7, r3
 80073b4:	42be      	cmp	r6, r7
 80073b6:	680b      	ldr	r3, [r1, #0]
 80073b8:	4682      	mov	sl, r0
 80073ba:	460c      	mov	r4, r1
 80073bc:	4690      	mov	r8, r2
 80073be:	d82c      	bhi.n	800741a <__ssputs_r+0x6e>
 80073c0:	898a      	ldrh	r2, [r1, #12]
 80073c2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80073c6:	d026      	beq.n	8007416 <__ssputs_r+0x6a>
 80073c8:	6965      	ldr	r5, [r4, #20]
 80073ca:	6909      	ldr	r1, [r1, #16]
 80073cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80073d0:	eba3 0901 	sub.w	r9, r3, r1
 80073d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80073d8:	1c7b      	adds	r3, r7, #1
 80073da:	444b      	add	r3, r9
 80073dc:	106d      	asrs	r5, r5, #1
 80073de:	429d      	cmp	r5, r3
 80073e0:	bf38      	it	cc
 80073e2:	461d      	movcc	r5, r3
 80073e4:	0553      	lsls	r3, r2, #21
 80073e6:	d527      	bpl.n	8007438 <__ssputs_r+0x8c>
 80073e8:	4629      	mov	r1, r5
 80073ea:	f7ff fbd7 	bl	8006b9c <_malloc_r>
 80073ee:	4606      	mov	r6, r0
 80073f0:	b360      	cbz	r0, 800744c <__ssputs_r+0xa0>
 80073f2:	6921      	ldr	r1, [r4, #16]
 80073f4:	464a      	mov	r2, r9
 80073f6:	f000 fa09 	bl	800780c <memcpy>
 80073fa:	89a3      	ldrh	r3, [r4, #12]
 80073fc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007400:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007404:	81a3      	strh	r3, [r4, #12]
 8007406:	6126      	str	r6, [r4, #16]
 8007408:	6165      	str	r5, [r4, #20]
 800740a:	444e      	add	r6, r9
 800740c:	eba5 0509 	sub.w	r5, r5, r9
 8007410:	6026      	str	r6, [r4, #0]
 8007412:	60a5      	str	r5, [r4, #8]
 8007414:	463e      	mov	r6, r7
 8007416:	42be      	cmp	r6, r7
 8007418:	d900      	bls.n	800741c <__ssputs_r+0x70>
 800741a:	463e      	mov	r6, r7
 800741c:	6820      	ldr	r0, [r4, #0]
 800741e:	4632      	mov	r2, r6
 8007420:	4641      	mov	r1, r8
 8007422:	f000 f9c9 	bl	80077b8 <memmove>
 8007426:	68a3      	ldr	r3, [r4, #8]
 8007428:	1b9b      	subs	r3, r3, r6
 800742a:	60a3      	str	r3, [r4, #8]
 800742c:	6823      	ldr	r3, [r4, #0]
 800742e:	4433      	add	r3, r6
 8007430:	6023      	str	r3, [r4, #0]
 8007432:	2000      	movs	r0, #0
 8007434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007438:	462a      	mov	r2, r5
 800743a:	f000 fa3b 	bl	80078b4 <_realloc_r>
 800743e:	4606      	mov	r6, r0
 8007440:	2800      	cmp	r0, #0
 8007442:	d1e0      	bne.n	8007406 <__ssputs_r+0x5a>
 8007444:	6921      	ldr	r1, [r4, #16]
 8007446:	4650      	mov	r0, sl
 8007448:	f7ff fb34 	bl	8006ab4 <_free_r>
 800744c:	230c      	movs	r3, #12
 800744e:	f8ca 3000 	str.w	r3, [sl]
 8007452:	89a3      	ldrh	r3, [r4, #12]
 8007454:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007458:	81a3      	strh	r3, [r4, #12]
 800745a:	f04f 30ff 	mov.w	r0, #4294967295
 800745e:	e7e9      	b.n	8007434 <__ssputs_r+0x88>

08007460 <_svfiprintf_r>:
 8007460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007464:	4698      	mov	r8, r3
 8007466:	898b      	ldrh	r3, [r1, #12]
 8007468:	061b      	lsls	r3, r3, #24
 800746a:	b09d      	sub	sp, #116	; 0x74
 800746c:	4607      	mov	r7, r0
 800746e:	460d      	mov	r5, r1
 8007470:	4614      	mov	r4, r2
 8007472:	d50e      	bpl.n	8007492 <_svfiprintf_r+0x32>
 8007474:	690b      	ldr	r3, [r1, #16]
 8007476:	b963      	cbnz	r3, 8007492 <_svfiprintf_r+0x32>
 8007478:	2140      	movs	r1, #64	; 0x40
 800747a:	f7ff fb8f 	bl	8006b9c <_malloc_r>
 800747e:	6028      	str	r0, [r5, #0]
 8007480:	6128      	str	r0, [r5, #16]
 8007482:	b920      	cbnz	r0, 800748e <_svfiprintf_r+0x2e>
 8007484:	230c      	movs	r3, #12
 8007486:	603b      	str	r3, [r7, #0]
 8007488:	f04f 30ff 	mov.w	r0, #4294967295
 800748c:	e0d0      	b.n	8007630 <_svfiprintf_r+0x1d0>
 800748e:	2340      	movs	r3, #64	; 0x40
 8007490:	616b      	str	r3, [r5, #20]
 8007492:	2300      	movs	r3, #0
 8007494:	9309      	str	r3, [sp, #36]	; 0x24
 8007496:	2320      	movs	r3, #32
 8007498:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800749c:	f8cd 800c 	str.w	r8, [sp, #12]
 80074a0:	2330      	movs	r3, #48	; 0x30
 80074a2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007648 <_svfiprintf_r+0x1e8>
 80074a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80074aa:	f04f 0901 	mov.w	r9, #1
 80074ae:	4623      	mov	r3, r4
 80074b0:	469a      	mov	sl, r3
 80074b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074b6:	b10a      	cbz	r2, 80074bc <_svfiprintf_r+0x5c>
 80074b8:	2a25      	cmp	r2, #37	; 0x25
 80074ba:	d1f9      	bne.n	80074b0 <_svfiprintf_r+0x50>
 80074bc:	ebba 0b04 	subs.w	fp, sl, r4
 80074c0:	d00b      	beq.n	80074da <_svfiprintf_r+0x7a>
 80074c2:	465b      	mov	r3, fp
 80074c4:	4622      	mov	r2, r4
 80074c6:	4629      	mov	r1, r5
 80074c8:	4638      	mov	r0, r7
 80074ca:	f7ff ff6f 	bl	80073ac <__ssputs_r>
 80074ce:	3001      	adds	r0, #1
 80074d0:	f000 80a9 	beq.w	8007626 <_svfiprintf_r+0x1c6>
 80074d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074d6:	445a      	add	r2, fp
 80074d8:	9209      	str	r2, [sp, #36]	; 0x24
 80074da:	f89a 3000 	ldrb.w	r3, [sl]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	f000 80a1 	beq.w	8007626 <_svfiprintf_r+0x1c6>
 80074e4:	2300      	movs	r3, #0
 80074e6:	f04f 32ff 	mov.w	r2, #4294967295
 80074ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074ee:	f10a 0a01 	add.w	sl, sl, #1
 80074f2:	9304      	str	r3, [sp, #16]
 80074f4:	9307      	str	r3, [sp, #28]
 80074f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80074fa:	931a      	str	r3, [sp, #104]	; 0x68
 80074fc:	4654      	mov	r4, sl
 80074fe:	2205      	movs	r2, #5
 8007500:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007504:	4850      	ldr	r0, [pc, #320]	; (8007648 <_svfiprintf_r+0x1e8>)
 8007506:	f7f8 fe6b 	bl	80001e0 <memchr>
 800750a:	9a04      	ldr	r2, [sp, #16]
 800750c:	b9d8      	cbnz	r0, 8007546 <_svfiprintf_r+0xe6>
 800750e:	06d0      	lsls	r0, r2, #27
 8007510:	bf44      	itt	mi
 8007512:	2320      	movmi	r3, #32
 8007514:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007518:	0711      	lsls	r1, r2, #28
 800751a:	bf44      	itt	mi
 800751c:	232b      	movmi	r3, #43	; 0x2b
 800751e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007522:	f89a 3000 	ldrb.w	r3, [sl]
 8007526:	2b2a      	cmp	r3, #42	; 0x2a
 8007528:	d015      	beq.n	8007556 <_svfiprintf_r+0xf6>
 800752a:	9a07      	ldr	r2, [sp, #28]
 800752c:	4654      	mov	r4, sl
 800752e:	2000      	movs	r0, #0
 8007530:	f04f 0c0a 	mov.w	ip, #10
 8007534:	4621      	mov	r1, r4
 8007536:	f811 3b01 	ldrb.w	r3, [r1], #1
 800753a:	3b30      	subs	r3, #48	; 0x30
 800753c:	2b09      	cmp	r3, #9
 800753e:	d94d      	bls.n	80075dc <_svfiprintf_r+0x17c>
 8007540:	b1b0      	cbz	r0, 8007570 <_svfiprintf_r+0x110>
 8007542:	9207      	str	r2, [sp, #28]
 8007544:	e014      	b.n	8007570 <_svfiprintf_r+0x110>
 8007546:	eba0 0308 	sub.w	r3, r0, r8
 800754a:	fa09 f303 	lsl.w	r3, r9, r3
 800754e:	4313      	orrs	r3, r2
 8007550:	9304      	str	r3, [sp, #16]
 8007552:	46a2      	mov	sl, r4
 8007554:	e7d2      	b.n	80074fc <_svfiprintf_r+0x9c>
 8007556:	9b03      	ldr	r3, [sp, #12]
 8007558:	1d19      	adds	r1, r3, #4
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	9103      	str	r1, [sp, #12]
 800755e:	2b00      	cmp	r3, #0
 8007560:	bfbb      	ittet	lt
 8007562:	425b      	neglt	r3, r3
 8007564:	f042 0202 	orrlt.w	r2, r2, #2
 8007568:	9307      	strge	r3, [sp, #28]
 800756a:	9307      	strlt	r3, [sp, #28]
 800756c:	bfb8      	it	lt
 800756e:	9204      	strlt	r2, [sp, #16]
 8007570:	7823      	ldrb	r3, [r4, #0]
 8007572:	2b2e      	cmp	r3, #46	; 0x2e
 8007574:	d10c      	bne.n	8007590 <_svfiprintf_r+0x130>
 8007576:	7863      	ldrb	r3, [r4, #1]
 8007578:	2b2a      	cmp	r3, #42	; 0x2a
 800757a:	d134      	bne.n	80075e6 <_svfiprintf_r+0x186>
 800757c:	9b03      	ldr	r3, [sp, #12]
 800757e:	1d1a      	adds	r2, r3, #4
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	9203      	str	r2, [sp, #12]
 8007584:	2b00      	cmp	r3, #0
 8007586:	bfb8      	it	lt
 8007588:	f04f 33ff 	movlt.w	r3, #4294967295
 800758c:	3402      	adds	r4, #2
 800758e:	9305      	str	r3, [sp, #20]
 8007590:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007658 <_svfiprintf_r+0x1f8>
 8007594:	7821      	ldrb	r1, [r4, #0]
 8007596:	2203      	movs	r2, #3
 8007598:	4650      	mov	r0, sl
 800759a:	f7f8 fe21 	bl	80001e0 <memchr>
 800759e:	b138      	cbz	r0, 80075b0 <_svfiprintf_r+0x150>
 80075a0:	9b04      	ldr	r3, [sp, #16]
 80075a2:	eba0 000a 	sub.w	r0, r0, sl
 80075a6:	2240      	movs	r2, #64	; 0x40
 80075a8:	4082      	lsls	r2, r0
 80075aa:	4313      	orrs	r3, r2
 80075ac:	3401      	adds	r4, #1
 80075ae:	9304      	str	r3, [sp, #16]
 80075b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075b4:	4825      	ldr	r0, [pc, #148]	; (800764c <_svfiprintf_r+0x1ec>)
 80075b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80075ba:	2206      	movs	r2, #6
 80075bc:	f7f8 fe10 	bl	80001e0 <memchr>
 80075c0:	2800      	cmp	r0, #0
 80075c2:	d038      	beq.n	8007636 <_svfiprintf_r+0x1d6>
 80075c4:	4b22      	ldr	r3, [pc, #136]	; (8007650 <_svfiprintf_r+0x1f0>)
 80075c6:	bb1b      	cbnz	r3, 8007610 <_svfiprintf_r+0x1b0>
 80075c8:	9b03      	ldr	r3, [sp, #12]
 80075ca:	3307      	adds	r3, #7
 80075cc:	f023 0307 	bic.w	r3, r3, #7
 80075d0:	3308      	adds	r3, #8
 80075d2:	9303      	str	r3, [sp, #12]
 80075d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075d6:	4433      	add	r3, r6
 80075d8:	9309      	str	r3, [sp, #36]	; 0x24
 80075da:	e768      	b.n	80074ae <_svfiprintf_r+0x4e>
 80075dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80075e0:	460c      	mov	r4, r1
 80075e2:	2001      	movs	r0, #1
 80075e4:	e7a6      	b.n	8007534 <_svfiprintf_r+0xd4>
 80075e6:	2300      	movs	r3, #0
 80075e8:	3401      	adds	r4, #1
 80075ea:	9305      	str	r3, [sp, #20]
 80075ec:	4619      	mov	r1, r3
 80075ee:	f04f 0c0a 	mov.w	ip, #10
 80075f2:	4620      	mov	r0, r4
 80075f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075f8:	3a30      	subs	r2, #48	; 0x30
 80075fa:	2a09      	cmp	r2, #9
 80075fc:	d903      	bls.n	8007606 <_svfiprintf_r+0x1a6>
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d0c6      	beq.n	8007590 <_svfiprintf_r+0x130>
 8007602:	9105      	str	r1, [sp, #20]
 8007604:	e7c4      	b.n	8007590 <_svfiprintf_r+0x130>
 8007606:	fb0c 2101 	mla	r1, ip, r1, r2
 800760a:	4604      	mov	r4, r0
 800760c:	2301      	movs	r3, #1
 800760e:	e7f0      	b.n	80075f2 <_svfiprintf_r+0x192>
 8007610:	ab03      	add	r3, sp, #12
 8007612:	9300      	str	r3, [sp, #0]
 8007614:	462a      	mov	r2, r5
 8007616:	4b0f      	ldr	r3, [pc, #60]	; (8007654 <_svfiprintf_r+0x1f4>)
 8007618:	a904      	add	r1, sp, #16
 800761a:	4638      	mov	r0, r7
 800761c:	f7fd fe64 	bl	80052e8 <_printf_float>
 8007620:	1c42      	adds	r2, r0, #1
 8007622:	4606      	mov	r6, r0
 8007624:	d1d6      	bne.n	80075d4 <_svfiprintf_r+0x174>
 8007626:	89ab      	ldrh	r3, [r5, #12]
 8007628:	065b      	lsls	r3, r3, #25
 800762a:	f53f af2d 	bmi.w	8007488 <_svfiprintf_r+0x28>
 800762e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007630:	b01d      	add	sp, #116	; 0x74
 8007632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007636:	ab03      	add	r3, sp, #12
 8007638:	9300      	str	r3, [sp, #0]
 800763a:	462a      	mov	r2, r5
 800763c:	4b05      	ldr	r3, [pc, #20]	; (8007654 <_svfiprintf_r+0x1f4>)
 800763e:	a904      	add	r1, sp, #16
 8007640:	4638      	mov	r0, r7
 8007642:	f7fe f8f5 	bl	8005830 <_printf_i>
 8007646:	e7eb      	b.n	8007620 <_svfiprintf_r+0x1c0>
 8007648:	080081ac 	.word	0x080081ac
 800764c:	080081b6 	.word	0x080081b6
 8007650:	080052e9 	.word	0x080052e9
 8007654:	080073ad 	.word	0x080073ad
 8007658:	080081b2 	.word	0x080081b2

0800765c <__sflush_r>:
 800765c:	898a      	ldrh	r2, [r1, #12]
 800765e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007662:	4605      	mov	r5, r0
 8007664:	0710      	lsls	r0, r2, #28
 8007666:	460c      	mov	r4, r1
 8007668:	d458      	bmi.n	800771c <__sflush_r+0xc0>
 800766a:	684b      	ldr	r3, [r1, #4]
 800766c:	2b00      	cmp	r3, #0
 800766e:	dc05      	bgt.n	800767c <__sflush_r+0x20>
 8007670:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007672:	2b00      	cmp	r3, #0
 8007674:	dc02      	bgt.n	800767c <__sflush_r+0x20>
 8007676:	2000      	movs	r0, #0
 8007678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800767c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800767e:	2e00      	cmp	r6, #0
 8007680:	d0f9      	beq.n	8007676 <__sflush_r+0x1a>
 8007682:	2300      	movs	r3, #0
 8007684:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007688:	682f      	ldr	r7, [r5, #0]
 800768a:	6a21      	ldr	r1, [r4, #32]
 800768c:	602b      	str	r3, [r5, #0]
 800768e:	d032      	beq.n	80076f6 <__sflush_r+0x9a>
 8007690:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007692:	89a3      	ldrh	r3, [r4, #12]
 8007694:	075a      	lsls	r2, r3, #29
 8007696:	d505      	bpl.n	80076a4 <__sflush_r+0x48>
 8007698:	6863      	ldr	r3, [r4, #4]
 800769a:	1ac0      	subs	r0, r0, r3
 800769c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800769e:	b10b      	cbz	r3, 80076a4 <__sflush_r+0x48>
 80076a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80076a2:	1ac0      	subs	r0, r0, r3
 80076a4:	2300      	movs	r3, #0
 80076a6:	4602      	mov	r2, r0
 80076a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80076aa:	6a21      	ldr	r1, [r4, #32]
 80076ac:	4628      	mov	r0, r5
 80076ae:	47b0      	blx	r6
 80076b0:	1c43      	adds	r3, r0, #1
 80076b2:	89a3      	ldrh	r3, [r4, #12]
 80076b4:	d106      	bne.n	80076c4 <__sflush_r+0x68>
 80076b6:	6829      	ldr	r1, [r5, #0]
 80076b8:	291d      	cmp	r1, #29
 80076ba:	d82b      	bhi.n	8007714 <__sflush_r+0xb8>
 80076bc:	4a29      	ldr	r2, [pc, #164]	; (8007764 <__sflush_r+0x108>)
 80076be:	410a      	asrs	r2, r1
 80076c0:	07d6      	lsls	r6, r2, #31
 80076c2:	d427      	bmi.n	8007714 <__sflush_r+0xb8>
 80076c4:	2200      	movs	r2, #0
 80076c6:	6062      	str	r2, [r4, #4]
 80076c8:	04d9      	lsls	r1, r3, #19
 80076ca:	6922      	ldr	r2, [r4, #16]
 80076cc:	6022      	str	r2, [r4, #0]
 80076ce:	d504      	bpl.n	80076da <__sflush_r+0x7e>
 80076d0:	1c42      	adds	r2, r0, #1
 80076d2:	d101      	bne.n	80076d8 <__sflush_r+0x7c>
 80076d4:	682b      	ldr	r3, [r5, #0]
 80076d6:	b903      	cbnz	r3, 80076da <__sflush_r+0x7e>
 80076d8:	6560      	str	r0, [r4, #84]	; 0x54
 80076da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80076dc:	602f      	str	r7, [r5, #0]
 80076de:	2900      	cmp	r1, #0
 80076e0:	d0c9      	beq.n	8007676 <__sflush_r+0x1a>
 80076e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80076e6:	4299      	cmp	r1, r3
 80076e8:	d002      	beq.n	80076f0 <__sflush_r+0x94>
 80076ea:	4628      	mov	r0, r5
 80076ec:	f7ff f9e2 	bl	8006ab4 <_free_r>
 80076f0:	2000      	movs	r0, #0
 80076f2:	6360      	str	r0, [r4, #52]	; 0x34
 80076f4:	e7c0      	b.n	8007678 <__sflush_r+0x1c>
 80076f6:	2301      	movs	r3, #1
 80076f8:	4628      	mov	r0, r5
 80076fa:	47b0      	blx	r6
 80076fc:	1c41      	adds	r1, r0, #1
 80076fe:	d1c8      	bne.n	8007692 <__sflush_r+0x36>
 8007700:	682b      	ldr	r3, [r5, #0]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d0c5      	beq.n	8007692 <__sflush_r+0x36>
 8007706:	2b1d      	cmp	r3, #29
 8007708:	d001      	beq.n	800770e <__sflush_r+0xb2>
 800770a:	2b16      	cmp	r3, #22
 800770c:	d101      	bne.n	8007712 <__sflush_r+0xb6>
 800770e:	602f      	str	r7, [r5, #0]
 8007710:	e7b1      	b.n	8007676 <__sflush_r+0x1a>
 8007712:	89a3      	ldrh	r3, [r4, #12]
 8007714:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007718:	81a3      	strh	r3, [r4, #12]
 800771a:	e7ad      	b.n	8007678 <__sflush_r+0x1c>
 800771c:	690f      	ldr	r7, [r1, #16]
 800771e:	2f00      	cmp	r7, #0
 8007720:	d0a9      	beq.n	8007676 <__sflush_r+0x1a>
 8007722:	0793      	lsls	r3, r2, #30
 8007724:	680e      	ldr	r6, [r1, #0]
 8007726:	bf08      	it	eq
 8007728:	694b      	ldreq	r3, [r1, #20]
 800772a:	600f      	str	r7, [r1, #0]
 800772c:	bf18      	it	ne
 800772e:	2300      	movne	r3, #0
 8007730:	eba6 0807 	sub.w	r8, r6, r7
 8007734:	608b      	str	r3, [r1, #8]
 8007736:	f1b8 0f00 	cmp.w	r8, #0
 800773a:	dd9c      	ble.n	8007676 <__sflush_r+0x1a>
 800773c:	6a21      	ldr	r1, [r4, #32]
 800773e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007740:	4643      	mov	r3, r8
 8007742:	463a      	mov	r2, r7
 8007744:	4628      	mov	r0, r5
 8007746:	47b0      	blx	r6
 8007748:	2800      	cmp	r0, #0
 800774a:	dc06      	bgt.n	800775a <__sflush_r+0xfe>
 800774c:	89a3      	ldrh	r3, [r4, #12]
 800774e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007752:	81a3      	strh	r3, [r4, #12]
 8007754:	f04f 30ff 	mov.w	r0, #4294967295
 8007758:	e78e      	b.n	8007678 <__sflush_r+0x1c>
 800775a:	4407      	add	r7, r0
 800775c:	eba8 0800 	sub.w	r8, r8, r0
 8007760:	e7e9      	b.n	8007736 <__sflush_r+0xda>
 8007762:	bf00      	nop
 8007764:	dfbffffe 	.word	0xdfbffffe

08007768 <_fflush_r>:
 8007768:	b538      	push	{r3, r4, r5, lr}
 800776a:	690b      	ldr	r3, [r1, #16]
 800776c:	4605      	mov	r5, r0
 800776e:	460c      	mov	r4, r1
 8007770:	b913      	cbnz	r3, 8007778 <_fflush_r+0x10>
 8007772:	2500      	movs	r5, #0
 8007774:	4628      	mov	r0, r5
 8007776:	bd38      	pop	{r3, r4, r5, pc}
 8007778:	b118      	cbz	r0, 8007782 <_fflush_r+0x1a>
 800777a:	6a03      	ldr	r3, [r0, #32]
 800777c:	b90b      	cbnz	r3, 8007782 <_fflush_r+0x1a>
 800777e:	f7fe fa05 	bl	8005b8c <__sinit>
 8007782:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d0f3      	beq.n	8007772 <_fflush_r+0xa>
 800778a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800778c:	07d0      	lsls	r0, r2, #31
 800778e:	d404      	bmi.n	800779a <_fflush_r+0x32>
 8007790:	0599      	lsls	r1, r3, #22
 8007792:	d402      	bmi.n	800779a <_fflush_r+0x32>
 8007794:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007796:	f7fe fb10 	bl	8005dba <__retarget_lock_acquire_recursive>
 800779a:	4628      	mov	r0, r5
 800779c:	4621      	mov	r1, r4
 800779e:	f7ff ff5d 	bl	800765c <__sflush_r>
 80077a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80077a4:	07da      	lsls	r2, r3, #31
 80077a6:	4605      	mov	r5, r0
 80077a8:	d4e4      	bmi.n	8007774 <_fflush_r+0xc>
 80077aa:	89a3      	ldrh	r3, [r4, #12]
 80077ac:	059b      	lsls	r3, r3, #22
 80077ae:	d4e1      	bmi.n	8007774 <_fflush_r+0xc>
 80077b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80077b2:	f7fe fb03 	bl	8005dbc <__retarget_lock_release_recursive>
 80077b6:	e7dd      	b.n	8007774 <_fflush_r+0xc>

080077b8 <memmove>:
 80077b8:	4288      	cmp	r0, r1
 80077ba:	b510      	push	{r4, lr}
 80077bc:	eb01 0402 	add.w	r4, r1, r2
 80077c0:	d902      	bls.n	80077c8 <memmove+0x10>
 80077c2:	4284      	cmp	r4, r0
 80077c4:	4623      	mov	r3, r4
 80077c6:	d807      	bhi.n	80077d8 <memmove+0x20>
 80077c8:	1e43      	subs	r3, r0, #1
 80077ca:	42a1      	cmp	r1, r4
 80077cc:	d008      	beq.n	80077e0 <memmove+0x28>
 80077ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80077d6:	e7f8      	b.n	80077ca <memmove+0x12>
 80077d8:	4402      	add	r2, r0
 80077da:	4601      	mov	r1, r0
 80077dc:	428a      	cmp	r2, r1
 80077de:	d100      	bne.n	80077e2 <memmove+0x2a>
 80077e0:	bd10      	pop	{r4, pc}
 80077e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80077e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80077ea:	e7f7      	b.n	80077dc <memmove+0x24>

080077ec <_sbrk_r>:
 80077ec:	b538      	push	{r3, r4, r5, lr}
 80077ee:	4d06      	ldr	r5, [pc, #24]	; (8007808 <_sbrk_r+0x1c>)
 80077f0:	2300      	movs	r3, #0
 80077f2:	4604      	mov	r4, r0
 80077f4:	4608      	mov	r0, r1
 80077f6:	602b      	str	r3, [r5, #0]
 80077f8:	f7fa f820 	bl	800183c <_sbrk>
 80077fc:	1c43      	adds	r3, r0, #1
 80077fe:	d102      	bne.n	8007806 <_sbrk_r+0x1a>
 8007800:	682b      	ldr	r3, [r5, #0]
 8007802:	b103      	cbz	r3, 8007806 <_sbrk_r+0x1a>
 8007804:	6023      	str	r3, [r4, #0]
 8007806:	bd38      	pop	{r3, r4, r5, pc}
 8007808:	200004b4 	.word	0x200004b4

0800780c <memcpy>:
 800780c:	440a      	add	r2, r1
 800780e:	4291      	cmp	r1, r2
 8007810:	f100 33ff 	add.w	r3, r0, #4294967295
 8007814:	d100      	bne.n	8007818 <memcpy+0xc>
 8007816:	4770      	bx	lr
 8007818:	b510      	push	{r4, lr}
 800781a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800781e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007822:	4291      	cmp	r1, r2
 8007824:	d1f9      	bne.n	800781a <memcpy+0xe>
 8007826:	bd10      	pop	{r4, pc}

08007828 <__assert_func>:
 8007828:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800782a:	4614      	mov	r4, r2
 800782c:	461a      	mov	r2, r3
 800782e:	4b09      	ldr	r3, [pc, #36]	; (8007854 <__assert_func+0x2c>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4605      	mov	r5, r0
 8007834:	68d8      	ldr	r0, [r3, #12]
 8007836:	b14c      	cbz	r4, 800784c <__assert_func+0x24>
 8007838:	4b07      	ldr	r3, [pc, #28]	; (8007858 <__assert_func+0x30>)
 800783a:	9100      	str	r1, [sp, #0]
 800783c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007840:	4906      	ldr	r1, [pc, #24]	; (800785c <__assert_func+0x34>)
 8007842:	462b      	mov	r3, r5
 8007844:	f000 f872 	bl	800792c <fiprintf>
 8007848:	f000 f882 	bl	8007950 <abort>
 800784c:	4b04      	ldr	r3, [pc, #16]	; (8007860 <__assert_func+0x38>)
 800784e:	461c      	mov	r4, r3
 8007850:	e7f3      	b.n	800783a <__assert_func+0x12>
 8007852:	bf00      	nop
 8007854:	20000068 	.word	0x20000068
 8007858:	080081c7 	.word	0x080081c7
 800785c:	080081d4 	.word	0x080081d4
 8007860:	08008202 	.word	0x08008202

08007864 <_calloc_r>:
 8007864:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007866:	fba1 2402 	umull	r2, r4, r1, r2
 800786a:	b94c      	cbnz	r4, 8007880 <_calloc_r+0x1c>
 800786c:	4611      	mov	r1, r2
 800786e:	9201      	str	r2, [sp, #4]
 8007870:	f7ff f994 	bl	8006b9c <_malloc_r>
 8007874:	9a01      	ldr	r2, [sp, #4]
 8007876:	4605      	mov	r5, r0
 8007878:	b930      	cbnz	r0, 8007888 <_calloc_r+0x24>
 800787a:	4628      	mov	r0, r5
 800787c:	b003      	add	sp, #12
 800787e:	bd30      	pop	{r4, r5, pc}
 8007880:	220c      	movs	r2, #12
 8007882:	6002      	str	r2, [r0, #0]
 8007884:	2500      	movs	r5, #0
 8007886:	e7f8      	b.n	800787a <_calloc_r+0x16>
 8007888:	4621      	mov	r1, r4
 800788a:	f7fe fa18 	bl	8005cbe <memset>
 800788e:	e7f4      	b.n	800787a <_calloc_r+0x16>

08007890 <__ascii_mbtowc>:
 8007890:	b082      	sub	sp, #8
 8007892:	b901      	cbnz	r1, 8007896 <__ascii_mbtowc+0x6>
 8007894:	a901      	add	r1, sp, #4
 8007896:	b142      	cbz	r2, 80078aa <__ascii_mbtowc+0x1a>
 8007898:	b14b      	cbz	r3, 80078ae <__ascii_mbtowc+0x1e>
 800789a:	7813      	ldrb	r3, [r2, #0]
 800789c:	600b      	str	r3, [r1, #0]
 800789e:	7812      	ldrb	r2, [r2, #0]
 80078a0:	1e10      	subs	r0, r2, #0
 80078a2:	bf18      	it	ne
 80078a4:	2001      	movne	r0, #1
 80078a6:	b002      	add	sp, #8
 80078a8:	4770      	bx	lr
 80078aa:	4610      	mov	r0, r2
 80078ac:	e7fb      	b.n	80078a6 <__ascii_mbtowc+0x16>
 80078ae:	f06f 0001 	mvn.w	r0, #1
 80078b2:	e7f8      	b.n	80078a6 <__ascii_mbtowc+0x16>

080078b4 <_realloc_r>:
 80078b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078b8:	4680      	mov	r8, r0
 80078ba:	4614      	mov	r4, r2
 80078bc:	460e      	mov	r6, r1
 80078be:	b921      	cbnz	r1, 80078ca <_realloc_r+0x16>
 80078c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078c4:	4611      	mov	r1, r2
 80078c6:	f7ff b969 	b.w	8006b9c <_malloc_r>
 80078ca:	b92a      	cbnz	r2, 80078d8 <_realloc_r+0x24>
 80078cc:	f7ff f8f2 	bl	8006ab4 <_free_r>
 80078d0:	4625      	mov	r5, r4
 80078d2:	4628      	mov	r0, r5
 80078d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078d8:	f000 f841 	bl	800795e <_malloc_usable_size_r>
 80078dc:	4284      	cmp	r4, r0
 80078de:	4607      	mov	r7, r0
 80078e0:	d802      	bhi.n	80078e8 <_realloc_r+0x34>
 80078e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80078e6:	d812      	bhi.n	800790e <_realloc_r+0x5a>
 80078e8:	4621      	mov	r1, r4
 80078ea:	4640      	mov	r0, r8
 80078ec:	f7ff f956 	bl	8006b9c <_malloc_r>
 80078f0:	4605      	mov	r5, r0
 80078f2:	2800      	cmp	r0, #0
 80078f4:	d0ed      	beq.n	80078d2 <_realloc_r+0x1e>
 80078f6:	42bc      	cmp	r4, r7
 80078f8:	4622      	mov	r2, r4
 80078fa:	4631      	mov	r1, r6
 80078fc:	bf28      	it	cs
 80078fe:	463a      	movcs	r2, r7
 8007900:	f7ff ff84 	bl	800780c <memcpy>
 8007904:	4631      	mov	r1, r6
 8007906:	4640      	mov	r0, r8
 8007908:	f7ff f8d4 	bl	8006ab4 <_free_r>
 800790c:	e7e1      	b.n	80078d2 <_realloc_r+0x1e>
 800790e:	4635      	mov	r5, r6
 8007910:	e7df      	b.n	80078d2 <_realloc_r+0x1e>

08007912 <__ascii_wctomb>:
 8007912:	b149      	cbz	r1, 8007928 <__ascii_wctomb+0x16>
 8007914:	2aff      	cmp	r2, #255	; 0xff
 8007916:	bf85      	ittet	hi
 8007918:	238a      	movhi	r3, #138	; 0x8a
 800791a:	6003      	strhi	r3, [r0, #0]
 800791c:	700a      	strbls	r2, [r1, #0]
 800791e:	f04f 30ff 	movhi.w	r0, #4294967295
 8007922:	bf98      	it	ls
 8007924:	2001      	movls	r0, #1
 8007926:	4770      	bx	lr
 8007928:	4608      	mov	r0, r1
 800792a:	4770      	bx	lr

0800792c <fiprintf>:
 800792c:	b40e      	push	{r1, r2, r3}
 800792e:	b503      	push	{r0, r1, lr}
 8007930:	4601      	mov	r1, r0
 8007932:	ab03      	add	r3, sp, #12
 8007934:	4805      	ldr	r0, [pc, #20]	; (800794c <fiprintf+0x20>)
 8007936:	f853 2b04 	ldr.w	r2, [r3], #4
 800793a:	6800      	ldr	r0, [r0, #0]
 800793c:	9301      	str	r3, [sp, #4]
 800793e:	f000 f83f 	bl	80079c0 <_vfiprintf_r>
 8007942:	b002      	add	sp, #8
 8007944:	f85d eb04 	ldr.w	lr, [sp], #4
 8007948:	b003      	add	sp, #12
 800794a:	4770      	bx	lr
 800794c:	20000068 	.word	0x20000068

08007950 <abort>:
 8007950:	b508      	push	{r3, lr}
 8007952:	2006      	movs	r0, #6
 8007954:	f000 fa0c 	bl	8007d70 <raise>
 8007958:	2001      	movs	r0, #1
 800795a:	f7f9 fef7 	bl	800174c <_exit>

0800795e <_malloc_usable_size_r>:
 800795e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007962:	1f18      	subs	r0, r3, #4
 8007964:	2b00      	cmp	r3, #0
 8007966:	bfbc      	itt	lt
 8007968:	580b      	ldrlt	r3, [r1, r0]
 800796a:	18c0      	addlt	r0, r0, r3
 800796c:	4770      	bx	lr

0800796e <__sfputc_r>:
 800796e:	6893      	ldr	r3, [r2, #8]
 8007970:	3b01      	subs	r3, #1
 8007972:	2b00      	cmp	r3, #0
 8007974:	b410      	push	{r4}
 8007976:	6093      	str	r3, [r2, #8]
 8007978:	da08      	bge.n	800798c <__sfputc_r+0x1e>
 800797a:	6994      	ldr	r4, [r2, #24]
 800797c:	42a3      	cmp	r3, r4
 800797e:	db01      	blt.n	8007984 <__sfputc_r+0x16>
 8007980:	290a      	cmp	r1, #10
 8007982:	d103      	bne.n	800798c <__sfputc_r+0x1e>
 8007984:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007988:	f000 b934 	b.w	8007bf4 <__swbuf_r>
 800798c:	6813      	ldr	r3, [r2, #0]
 800798e:	1c58      	adds	r0, r3, #1
 8007990:	6010      	str	r0, [r2, #0]
 8007992:	7019      	strb	r1, [r3, #0]
 8007994:	4608      	mov	r0, r1
 8007996:	f85d 4b04 	ldr.w	r4, [sp], #4
 800799a:	4770      	bx	lr

0800799c <__sfputs_r>:
 800799c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800799e:	4606      	mov	r6, r0
 80079a0:	460f      	mov	r7, r1
 80079a2:	4614      	mov	r4, r2
 80079a4:	18d5      	adds	r5, r2, r3
 80079a6:	42ac      	cmp	r4, r5
 80079a8:	d101      	bne.n	80079ae <__sfputs_r+0x12>
 80079aa:	2000      	movs	r0, #0
 80079ac:	e007      	b.n	80079be <__sfputs_r+0x22>
 80079ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079b2:	463a      	mov	r2, r7
 80079b4:	4630      	mov	r0, r6
 80079b6:	f7ff ffda 	bl	800796e <__sfputc_r>
 80079ba:	1c43      	adds	r3, r0, #1
 80079bc:	d1f3      	bne.n	80079a6 <__sfputs_r+0xa>
 80079be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080079c0 <_vfiprintf_r>:
 80079c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079c4:	460d      	mov	r5, r1
 80079c6:	b09d      	sub	sp, #116	; 0x74
 80079c8:	4614      	mov	r4, r2
 80079ca:	4698      	mov	r8, r3
 80079cc:	4606      	mov	r6, r0
 80079ce:	b118      	cbz	r0, 80079d8 <_vfiprintf_r+0x18>
 80079d0:	6a03      	ldr	r3, [r0, #32]
 80079d2:	b90b      	cbnz	r3, 80079d8 <_vfiprintf_r+0x18>
 80079d4:	f7fe f8da 	bl	8005b8c <__sinit>
 80079d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80079da:	07d9      	lsls	r1, r3, #31
 80079dc:	d405      	bmi.n	80079ea <_vfiprintf_r+0x2a>
 80079de:	89ab      	ldrh	r3, [r5, #12]
 80079e0:	059a      	lsls	r2, r3, #22
 80079e2:	d402      	bmi.n	80079ea <_vfiprintf_r+0x2a>
 80079e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80079e6:	f7fe f9e8 	bl	8005dba <__retarget_lock_acquire_recursive>
 80079ea:	89ab      	ldrh	r3, [r5, #12]
 80079ec:	071b      	lsls	r3, r3, #28
 80079ee:	d501      	bpl.n	80079f4 <_vfiprintf_r+0x34>
 80079f0:	692b      	ldr	r3, [r5, #16]
 80079f2:	b99b      	cbnz	r3, 8007a1c <_vfiprintf_r+0x5c>
 80079f4:	4629      	mov	r1, r5
 80079f6:	4630      	mov	r0, r6
 80079f8:	f000 f93a 	bl	8007c70 <__swsetup_r>
 80079fc:	b170      	cbz	r0, 8007a1c <_vfiprintf_r+0x5c>
 80079fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a00:	07dc      	lsls	r4, r3, #31
 8007a02:	d504      	bpl.n	8007a0e <_vfiprintf_r+0x4e>
 8007a04:	f04f 30ff 	mov.w	r0, #4294967295
 8007a08:	b01d      	add	sp, #116	; 0x74
 8007a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a0e:	89ab      	ldrh	r3, [r5, #12]
 8007a10:	0598      	lsls	r0, r3, #22
 8007a12:	d4f7      	bmi.n	8007a04 <_vfiprintf_r+0x44>
 8007a14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a16:	f7fe f9d1 	bl	8005dbc <__retarget_lock_release_recursive>
 8007a1a:	e7f3      	b.n	8007a04 <_vfiprintf_r+0x44>
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	9309      	str	r3, [sp, #36]	; 0x24
 8007a20:	2320      	movs	r3, #32
 8007a22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a26:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a2a:	2330      	movs	r3, #48	; 0x30
 8007a2c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007be0 <_vfiprintf_r+0x220>
 8007a30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a34:	f04f 0901 	mov.w	r9, #1
 8007a38:	4623      	mov	r3, r4
 8007a3a:	469a      	mov	sl, r3
 8007a3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a40:	b10a      	cbz	r2, 8007a46 <_vfiprintf_r+0x86>
 8007a42:	2a25      	cmp	r2, #37	; 0x25
 8007a44:	d1f9      	bne.n	8007a3a <_vfiprintf_r+0x7a>
 8007a46:	ebba 0b04 	subs.w	fp, sl, r4
 8007a4a:	d00b      	beq.n	8007a64 <_vfiprintf_r+0xa4>
 8007a4c:	465b      	mov	r3, fp
 8007a4e:	4622      	mov	r2, r4
 8007a50:	4629      	mov	r1, r5
 8007a52:	4630      	mov	r0, r6
 8007a54:	f7ff ffa2 	bl	800799c <__sfputs_r>
 8007a58:	3001      	adds	r0, #1
 8007a5a:	f000 80a9 	beq.w	8007bb0 <_vfiprintf_r+0x1f0>
 8007a5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a60:	445a      	add	r2, fp
 8007a62:	9209      	str	r2, [sp, #36]	; 0x24
 8007a64:	f89a 3000 	ldrb.w	r3, [sl]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	f000 80a1 	beq.w	8007bb0 <_vfiprintf_r+0x1f0>
 8007a6e:	2300      	movs	r3, #0
 8007a70:	f04f 32ff 	mov.w	r2, #4294967295
 8007a74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a78:	f10a 0a01 	add.w	sl, sl, #1
 8007a7c:	9304      	str	r3, [sp, #16]
 8007a7e:	9307      	str	r3, [sp, #28]
 8007a80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007a84:	931a      	str	r3, [sp, #104]	; 0x68
 8007a86:	4654      	mov	r4, sl
 8007a88:	2205      	movs	r2, #5
 8007a8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a8e:	4854      	ldr	r0, [pc, #336]	; (8007be0 <_vfiprintf_r+0x220>)
 8007a90:	f7f8 fba6 	bl	80001e0 <memchr>
 8007a94:	9a04      	ldr	r2, [sp, #16]
 8007a96:	b9d8      	cbnz	r0, 8007ad0 <_vfiprintf_r+0x110>
 8007a98:	06d1      	lsls	r1, r2, #27
 8007a9a:	bf44      	itt	mi
 8007a9c:	2320      	movmi	r3, #32
 8007a9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007aa2:	0713      	lsls	r3, r2, #28
 8007aa4:	bf44      	itt	mi
 8007aa6:	232b      	movmi	r3, #43	; 0x2b
 8007aa8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007aac:	f89a 3000 	ldrb.w	r3, [sl]
 8007ab0:	2b2a      	cmp	r3, #42	; 0x2a
 8007ab2:	d015      	beq.n	8007ae0 <_vfiprintf_r+0x120>
 8007ab4:	9a07      	ldr	r2, [sp, #28]
 8007ab6:	4654      	mov	r4, sl
 8007ab8:	2000      	movs	r0, #0
 8007aba:	f04f 0c0a 	mov.w	ip, #10
 8007abe:	4621      	mov	r1, r4
 8007ac0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ac4:	3b30      	subs	r3, #48	; 0x30
 8007ac6:	2b09      	cmp	r3, #9
 8007ac8:	d94d      	bls.n	8007b66 <_vfiprintf_r+0x1a6>
 8007aca:	b1b0      	cbz	r0, 8007afa <_vfiprintf_r+0x13a>
 8007acc:	9207      	str	r2, [sp, #28]
 8007ace:	e014      	b.n	8007afa <_vfiprintf_r+0x13a>
 8007ad0:	eba0 0308 	sub.w	r3, r0, r8
 8007ad4:	fa09 f303 	lsl.w	r3, r9, r3
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	9304      	str	r3, [sp, #16]
 8007adc:	46a2      	mov	sl, r4
 8007ade:	e7d2      	b.n	8007a86 <_vfiprintf_r+0xc6>
 8007ae0:	9b03      	ldr	r3, [sp, #12]
 8007ae2:	1d19      	adds	r1, r3, #4
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	9103      	str	r1, [sp, #12]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	bfbb      	ittet	lt
 8007aec:	425b      	neglt	r3, r3
 8007aee:	f042 0202 	orrlt.w	r2, r2, #2
 8007af2:	9307      	strge	r3, [sp, #28]
 8007af4:	9307      	strlt	r3, [sp, #28]
 8007af6:	bfb8      	it	lt
 8007af8:	9204      	strlt	r2, [sp, #16]
 8007afa:	7823      	ldrb	r3, [r4, #0]
 8007afc:	2b2e      	cmp	r3, #46	; 0x2e
 8007afe:	d10c      	bne.n	8007b1a <_vfiprintf_r+0x15a>
 8007b00:	7863      	ldrb	r3, [r4, #1]
 8007b02:	2b2a      	cmp	r3, #42	; 0x2a
 8007b04:	d134      	bne.n	8007b70 <_vfiprintf_r+0x1b0>
 8007b06:	9b03      	ldr	r3, [sp, #12]
 8007b08:	1d1a      	adds	r2, r3, #4
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	9203      	str	r2, [sp, #12]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	bfb8      	it	lt
 8007b12:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b16:	3402      	adds	r4, #2
 8007b18:	9305      	str	r3, [sp, #20]
 8007b1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007bf0 <_vfiprintf_r+0x230>
 8007b1e:	7821      	ldrb	r1, [r4, #0]
 8007b20:	2203      	movs	r2, #3
 8007b22:	4650      	mov	r0, sl
 8007b24:	f7f8 fb5c 	bl	80001e0 <memchr>
 8007b28:	b138      	cbz	r0, 8007b3a <_vfiprintf_r+0x17a>
 8007b2a:	9b04      	ldr	r3, [sp, #16]
 8007b2c:	eba0 000a 	sub.w	r0, r0, sl
 8007b30:	2240      	movs	r2, #64	; 0x40
 8007b32:	4082      	lsls	r2, r0
 8007b34:	4313      	orrs	r3, r2
 8007b36:	3401      	adds	r4, #1
 8007b38:	9304      	str	r3, [sp, #16]
 8007b3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b3e:	4829      	ldr	r0, [pc, #164]	; (8007be4 <_vfiprintf_r+0x224>)
 8007b40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007b44:	2206      	movs	r2, #6
 8007b46:	f7f8 fb4b 	bl	80001e0 <memchr>
 8007b4a:	2800      	cmp	r0, #0
 8007b4c:	d03f      	beq.n	8007bce <_vfiprintf_r+0x20e>
 8007b4e:	4b26      	ldr	r3, [pc, #152]	; (8007be8 <_vfiprintf_r+0x228>)
 8007b50:	bb1b      	cbnz	r3, 8007b9a <_vfiprintf_r+0x1da>
 8007b52:	9b03      	ldr	r3, [sp, #12]
 8007b54:	3307      	adds	r3, #7
 8007b56:	f023 0307 	bic.w	r3, r3, #7
 8007b5a:	3308      	adds	r3, #8
 8007b5c:	9303      	str	r3, [sp, #12]
 8007b5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b60:	443b      	add	r3, r7
 8007b62:	9309      	str	r3, [sp, #36]	; 0x24
 8007b64:	e768      	b.n	8007a38 <_vfiprintf_r+0x78>
 8007b66:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b6a:	460c      	mov	r4, r1
 8007b6c:	2001      	movs	r0, #1
 8007b6e:	e7a6      	b.n	8007abe <_vfiprintf_r+0xfe>
 8007b70:	2300      	movs	r3, #0
 8007b72:	3401      	adds	r4, #1
 8007b74:	9305      	str	r3, [sp, #20]
 8007b76:	4619      	mov	r1, r3
 8007b78:	f04f 0c0a 	mov.w	ip, #10
 8007b7c:	4620      	mov	r0, r4
 8007b7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b82:	3a30      	subs	r2, #48	; 0x30
 8007b84:	2a09      	cmp	r2, #9
 8007b86:	d903      	bls.n	8007b90 <_vfiprintf_r+0x1d0>
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d0c6      	beq.n	8007b1a <_vfiprintf_r+0x15a>
 8007b8c:	9105      	str	r1, [sp, #20]
 8007b8e:	e7c4      	b.n	8007b1a <_vfiprintf_r+0x15a>
 8007b90:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b94:	4604      	mov	r4, r0
 8007b96:	2301      	movs	r3, #1
 8007b98:	e7f0      	b.n	8007b7c <_vfiprintf_r+0x1bc>
 8007b9a:	ab03      	add	r3, sp, #12
 8007b9c:	9300      	str	r3, [sp, #0]
 8007b9e:	462a      	mov	r2, r5
 8007ba0:	4b12      	ldr	r3, [pc, #72]	; (8007bec <_vfiprintf_r+0x22c>)
 8007ba2:	a904      	add	r1, sp, #16
 8007ba4:	4630      	mov	r0, r6
 8007ba6:	f7fd fb9f 	bl	80052e8 <_printf_float>
 8007baa:	4607      	mov	r7, r0
 8007bac:	1c78      	adds	r0, r7, #1
 8007bae:	d1d6      	bne.n	8007b5e <_vfiprintf_r+0x19e>
 8007bb0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007bb2:	07d9      	lsls	r1, r3, #31
 8007bb4:	d405      	bmi.n	8007bc2 <_vfiprintf_r+0x202>
 8007bb6:	89ab      	ldrh	r3, [r5, #12]
 8007bb8:	059a      	lsls	r2, r3, #22
 8007bba:	d402      	bmi.n	8007bc2 <_vfiprintf_r+0x202>
 8007bbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007bbe:	f7fe f8fd 	bl	8005dbc <__retarget_lock_release_recursive>
 8007bc2:	89ab      	ldrh	r3, [r5, #12]
 8007bc4:	065b      	lsls	r3, r3, #25
 8007bc6:	f53f af1d 	bmi.w	8007a04 <_vfiprintf_r+0x44>
 8007bca:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007bcc:	e71c      	b.n	8007a08 <_vfiprintf_r+0x48>
 8007bce:	ab03      	add	r3, sp, #12
 8007bd0:	9300      	str	r3, [sp, #0]
 8007bd2:	462a      	mov	r2, r5
 8007bd4:	4b05      	ldr	r3, [pc, #20]	; (8007bec <_vfiprintf_r+0x22c>)
 8007bd6:	a904      	add	r1, sp, #16
 8007bd8:	4630      	mov	r0, r6
 8007bda:	f7fd fe29 	bl	8005830 <_printf_i>
 8007bde:	e7e4      	b.n	8007baa <_vfiprintf_r+0x1ea>
 8007be0:	080081ac 	.word	0x080081ac
 8007be4:	080081b6 	.word	0x080081b6
 8007be8:	080052e9 	.word	0x080052e9
 8007bec:	0800799d 	.word	0x0800799d
 8007bf0:	080081b2 	.word	0x080081b2

08007bf4 <__swbuf_r>:
 8007bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bf6:	460e      	mov	r6, r1
 8007bf8:	4614      	mov	r4, r2
 8007bfa:	4605      	mov	r5, r0
 8007bfc:	b118      	cbz	r0, 8007c06 <__swbuf_r+0x12>
 8007bfe:	6a03      	ldr	r3, [r0, #32]
 8007c00:	b90b      	cbnz	r3, 8007c06 <__swbuf_r+0x12>
 8007c02:	f7fd ffc3 	bl	8005b8c <__sinit>
 8007c06:	69a3      	ldr	r3, [r4, #24]
 8007c08:	60a3      	str	r3, [r4, #8]
 8007c0a:	89a3      	ldrh	r3, [r4, #12]
 8007c0c:	071a      	lsls	r2, r3, #28
 8007c0e:	d525      	bpl.n	8007c5c <__swbuf_r+0x68>
 8007c10:	6923      	ldr	r3, [r4, #16]
 8007c12:	b31b      	cbz	r3, 8007c5c <__swbuf_r+0x68>
 8007c14:	6823      	ldr	r3, [r4, #0]
 8007c16:	6922      	ldr	r2, [r4, #16]
 8007c18:	1a98      	subs	r0, r3, r2
 8007c1a:	6963      	ldr	r3, [r4, #20]
 8007c1c:	b2f6      	uxtb	r6, r6
 8007c1e:	4283      	cmp	r3, r0
 8007c20:	4637      	mov	r7, r6
 8007c22:	dc04      	bgt.n	8007c2e <__swbuf_r+0x3a>
 8007c24:	4621      	mov	r1, r4
 8007c26:	4628      	mov	r0, r5
 8007c28:	f7ff fd9e 	bl	8007768 <_fflush_r>
 8007c2c:	b9e0      	cbnz	r0, 8007c68 <__swbuf_r+0x74>
 8007c2e:	68a3      	ldr	r3, [r4, #8]
 8007c30:	3b01      	subs	r3, #1
 8007c32:	60a3      	str	r3, [r4, #8]
 8007c34:	6823      	ldr	r3, [r4, #0]
 8007c36:	1c5a      	adds	r2, r3, #1
 8007c38:	6022      	str	r2, [r4, #0]
 8007c3a:	701e      	strb	r6, [r3, #0]
 8007c3c:	6962      	ldr	r2, [r4, #20]
 8007c3e:	1c43      	adds	r3, r0, #1
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d004      	beq.n	8007c4e <__swbuf_r+0x5a>
 8007c44:	89a3      	ldrh	r3, [r4, #12]
 8007c46:	07db      	lsls	r3, r3, #31
 8007c48:	d506      	bpl.n	8007c58 <__swbuf_r+0x64>
 8007c4a:	2e0a      	cmp	r6, #10
 8007c4c:	d104      	bne.n	8007c58 <__swbuf_r+0x64>
 8007c4e:	4621      	mov	r1, r4
 8007c50:	4628      	mov	r0, r5
 8007c52:	f7ff fd89 	bl	8007768 <_fflush_r>
 8007c56:	b938      	cbnz	r0, 8007c68 <__swbuf_r+0x74>
 8007c58:	4638      	mov	r0, r7
 8007c5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c5c:	4621      	mov	r1, r4
 8007c5e:	4628      	mov	r0, r5
 8007c60:	f000 f806 	bl	8007c70 <__swsetup_r>
 8007c64:	2800      	cmp	r0, #0
 8007c66:	d0d5      	beq.n	8007c14 <__swbuf_r+0x20>
 8007c68:	f04f 37ff 	mov.w	r7, #4294967295
 8007c6c:	e7f4      	b.n	8007c58 <__swbuf_r+0x64>
	...

08007c70 <__swsetup_r>:
 8007c70:	b538      	push	{r3, r4, r5, lr}
 8007c72:	4b2a      	ldr	r3, [pc, #168]	; (8007d1c <__swsetup_r+0xac>)
 8007c74:	4605      	mov	r5, r0
 8007c76:	6818      	ldr	r0, [r3, #0]
 8007c78:	460c      	mov	r4, r1
 8007c7a:	b118      	cbz	r0, 8007c84 <__swsetup_r+0x14>
 8007c7c:	6a03      	ldr	r3, [r0, #32]
 8007c7e:	b90b      	cbnz	r3, 8007c84 <__swsetup_r+0x14>
 8007c80:	f7fd ff84 	bl	8005b8c <__sinit>
 8007c84:	89a3      	ldrh	r3, [r4, #12]
 8007c86:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c8a:	0718      	lsls	r0, r3, #28
 8007c8c:	d422      	bmi.n	8007cd4 <__swsetup_r+0x64>
 8007c8e:	06d9      	lsls	r1, r3, #27
 8007c90:	d407      	bmi.n	8007ca2 <__swsetup_r+0x32>
 8007c92:	2309      	movs	r3, #9
 8007c94:	602b      	str	r3, [r5, #0]
 8007c96:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007c9a:	81a3      	strh	r3, [r4, #12]
 8007c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007ca0:	e034      	b.n	8007d0c <__swsetup_r+0x9c>
 8007ca2:	0758      	lsls	r0, r3, #29
 8007ca4:	d512      	bpl.n	8007ccc <__swsetup_r+0x5c>
 8007ca6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ca8:	b141      	cbz	r1, 8007cbc <__swsetup_r+0x4c>
 8007caa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007cae:	4299      	cmp	r1, r3
 8007cb0:	d002      	beq.n	8007cb8 <__swsetup_r+0x48>
 8007cb2:	4628      	mov	r0, r5
 8007cb4:	f7fe fefe 	bl	8006ab4 <_free_r>
 8007cb8:	2300      	movs	r3, #0
 8007cba:	6363      	str	r3, [r4, #52]	; 0x34
 8007cbc:	89a3      	ldrh	r3, [r4, #12]
 8007cbe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007cc2:	81a3      	strh	r3, [r4, #12]
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	6063      	str	r3, [r4, #4]
 8007cc8:	6923      	ldr	r3, [r4, #16]
 8007cca:	6023      	str	r3, [r4, #0]
 8007ccc:	89a3      	ldrh	r3, [r4, #12]
 8007cce:	f043 0308 	orr.w	r3, r3, #8
 8007cd2:	81a3      	strh	r3, [r4, #12]
 8007cd4:	6923      	ldr	r3, [r4, #16]
 8007cd6:	b94b      	cbnz	r3, 8007cec <__swsetup_r+0x7c>
 8007cd8:	89a3      	ldrh	r3, [r4, #12]
 8007cda:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007cde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ce2:	d003      	beq.n	8007cec <__swsetup_r+0x7c>
 8007ce4:	4621      	mov	r1, r4
 8007ce6:	4628      	mov	r0, r5
 8007ce8:	f000 f884 	bl	8007df4 <__smakebuf_r>
 8007cec:	89a0      	ldrh	r0, [r4, #12]
 8007cee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007cf2:	f010 0301 	ands.w	r3, r0, #1
 8007cf6:	d00a      	beq.n	8007d0e <__swsetup_r+0x9e>
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	60a3      	str	r3, [r4, #8]
 8007cfc:	6963      	ldr	r3, [r4, #20]
 8007cfe:	425b      	negs	r3, r3
 8007d00:	61a3      	str	r3, [r4, #24]
 8007d02:	6923      	ldr	r3, [r4, #16]
 8007d04:	b943      	cbnz	r3, 8007d18 <__swsetup_r+0xa8>
 8007d06:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007d0a:	d1c4      	bne.n	8007c96 <__swsetup_r+0x26>
 8007d0c:	bd38      	pop	{r3, r4, r5, pc}
 8007d0e:	0781      	lsls	r1, r0, #30
 8007d10:	bf58      	it	pl
 8007d12:	6963      	ldrpl	r3, [r4, #20]
 8007d14:	60a3      	str	r3, [r4, #8]
 8007d16:	e7f4      	b.n	8007d02 <__swsetup_r+0x92>
 8007d18:	2000      	movs	r0, #0
 8007d1a:	e7f7      	b.n	8007d0c <__swsetup_r+0x9c>
 8007d1c:	20000068 	.word	0x20000068

08007d20 <_raise_r>:
 8007d20:	291f      	cmp	r1, #31
 8007d22:	b538      	push	{r3, r4, r5, lr}
 8007d24:	4604      	mov	r4, r0
 8007d26:	460d      	mov	r5, r1
 8007d28:	d904      	bls.n	8007d34 <_raise_r+0x14>
 8007d2a:	2316      	movs	r3, #22
 8007d2c:	6003      	str	r3, [r0, #0]
 8007d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d32:	bd38      	pop	{r3, r4, r5, pc}
 8007d34:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007d36:	b112      	cbz	r2, 8007d3e <_raise_r+0x1e>
 8007d38:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007d3c:	b94b      	cbnz	r3, 8007d52 <_raise_r+0x32>
 8007d3e:	4620      	mov	r0, r4
 8007d40:	f000 f830 	bl	8007da4 <_getpid_r>
 8007d44:	462a      	mov	r2, r5
 8007d46:	4601      	mov	r1, r0
 8007d48:	4620      	mov	r0, r4
 8007d4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d4e:	f000 b817 	b.w	8007d80 <_kill_r>
 8007d52:	2b01      	cmp	r3, #1
 8007d54:	d00a      	beq.n	8007d6c <_raise_r+0x4c>
 8007d56:	1c59      	adds	r1, r3, #1
 8007d58:	d103      	bne.n	8007d62 <_raise_r+0x42>
 8007d5a:	2316      	movs	r3, #22
 8007d5c:	6003      	str	r3, [r0, #0]
 8007d5e:	2001      	movs	r0, #1
 8007d60:	e7e7      	b.n	8007d32 <_raise_r+0x12>
 8007d62:	2400      	movs	r4, #0
 8007d64:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007d68:	4628      	mov	r0, r5
 8007d6a:	4798      	blx	r3
 8007d6c:	2000      	movs	r0, #0
 8007d6e:	e7e0      	b.n	8007d32 <_raise_r+0x12>

08007d70 <raise>:
 8007d70:	4b02      	ldr	r3, [pc, #8]	; (8007d7c <raise+0xc>)
 8007d72:	4601      	mov	r1, r0
 8007d74:	6818      	ldr	r0, [r3, #0]
 8007d76:	f7ff bfd3 	b.w	8007d20 <_raise_r>
 8007d7a:	bf00      	nop
 8007d7c:	20000068 	.word	0x20000068

08007d80 <_kill_r>:
 8007d80:	b538      	push	{r3, r4, r5, lr}
 8007d82:	4d07      	ldr	r5, [pc, #28]	; (8007da0 <_kill_r+0x20>)
 8007d84:	2300      	movs	r3, #0
 8007d86:	4604      	mov	r4, r0
 8007d88:	4608      	mov	r0, r1
 8007d8a:	4611      	mov	r1, r2
 8007d8c:	602b      	str	r3, [r5, #0]
 8007d8e:	f7f9 fccd 	bl	800172c <_kill>
 8007d92:	1c43      	adds	r3, r0, #1
 8007d94:	d102      	bne.n	8007d9c <_kill_r+0x1c>
 8007d96:	682b      	ldr	r3, [r5, #0]
 8007d98:	b103      	cbz	r3, 8007d9c <_kill_r+0x1c>
 8007d9a:	6023      	str	r3, [r4, #0]
 8007d9c:	bd38      	pop	{r3, r4, r5, pc}
 8007d9e:	bf00      	nop
 8007da0:	200004b4 	.word	0x200004b4

08007da4 <_getpid_r>:
 8007da4:	f7f9 bcba 	b.w	800171c <_getpid>

08007da8 <__swhatbuf_r>:
 8007da8:	b570      	push	{r4, r5, r6, lr}
 8007daa:	460c      	mov	r4, r1
 8007dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007db0:	2900      	cmp	r1, #0
 8007db2:	b096      	sub	sp, #88	; 0x58
 8007db4:	4615      	mov	r5, r2
 8007db6:	461e      	mov	r6, r3
 8007db8:	da0d      	bge.n	8007dd6 <__swhatbuf_r+0x2e>
 8007dba:	89a3      	ldrh	r3, [r4, #12]
 8007dbc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007dc0:	f04f 0100 	mov.w	r1, #0
 8007dc4:	bf0c      	ite	eq
 8007dc6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007dca:	2340      	movne	r3, #64	; 0x40
 8007dcc:	2000      	movs	r0, #0
 8007dce:	6031      	str	r1, [r6, #0]
 8007dd0:	602b      	str	r3, [r5, #0]
 8007dd2:	b016      	add	sp, #88	; 0x58
 8007dd4:	bd70      	pop	{r4, r5, r6, pc}
 8007dd6:	466a      	mov	r2, sp
 8007dd8:	f000 f848 	bl	8007e6c <_fstat_r>
 8007ddc:	2800      	cmp	r0, #0
 8007dde:	dbec      	blt.n	8007dba <__swhatbuf_r+0x12>
 8007de0:	9901      	ldr	r1, [sp, #4]
 8007de2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007de6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007dea:	4259      	negs	r1, r3
 8007dec:	4159      	adcs	r1, r3
 8007dee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007df2:	e7eb      	b.n	8007dcc <__swhatbuf_r+0x24>

08007df4 <__smakebuf_r>:
 8007df4:	898b      	ldrh	r3, [r1, #12]
 8007df6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007df8:	079d      	lsls	r5, r3, #30
 8007dfa:	4606      	mov	r6, r0
 8007dfc:	460c      	mov	r4, r1
 8007dfe:	d507      	bpl.n	8007e10 <__smakebuf_r+0x1c>
 8007e00:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007e04:	6023      	str	r3, [r4, #0]
 8007e06:	6123      	str	r3, [r4, #16]
 8007e08:	2301      	movs	r3, #1
 8007e0a:	6163      	str	r3, [r4, #20]
 8007e0c:	b002      	add	sp, #8
 8007e0e:	bd70      	pop	{r4, r5, r6, pc}
 8007e10:	ab01      	add	r3, sp, #4
 8007e12:	466a      	mov	r2, sp
 8007e14:	f7ff ffc8 	bl	8007da8 <__swhatbuf_r>
 8007e18:	9900      	ldr	r1, [sp, #0]
 8007e1a:	4605      	mov	r5, r0
 8007e1c:	4630      	mov	r0, r6
 8007e1e:	f7fe febd 	bl	8006b9c <_malloc_r>
 8007e22:	b948      	cbnz	r0, 8007e38 <__smakebuf_r+0x44>
 8007e24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e28:	059a      	lsls	r2, r3, #22
 8007e2a:	d4ef      	bmi.n	8007e0c <__smakebuf_r+0x18>
 8007e2c:	f023 0303 	bic.w	r3, r3, #3
 8007e30:	f043 0302 	orr.w	r3, r3, #2
 8007e34:	81a3      	strh	r3, [r4, #12]
 8007e36:	e7e3      	b.n	8007e00 <__smakebuf_r+0xc>
 8007e38:	89a3      	ldrh	r3, [r4, #12]
 8007e3a:	6020      	str	r0, [r4, #0]
 8007e3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e40:	81a3      	strh	r3, [r4, #12]
 8007e42:	9b00      	ldr	r3, [sp, #0]
 8007e44:	6163      	str	r3, [r4, #20]
 8007e46:	9b01      	ldr	r3, [sp, #4]
 8007e48:	6120      	str	r0, [r4, #16]
 8007e4a:	b15b      	cbz	r3, 8007e64 <__smakebuf_r+0x70>
 8007e4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e50:	4630      	mov	r0, r6
 8007e52:	f000 f81d 	bl	8007e90 <_isatty_r>
 8007e56:	b128      	cbz	r0, 8007e64 <__smakebuf_r+0x70>
 8007e58:	89a3      	ldrh	r3, [r4, #12]
 8007e5a:	f023 0303 	bic.w	r3, r3, #3
 8007e5e:	f043 0301 	orr.w	r3, r3, #1
 8007e62:	81a3      	strh	r3, [r4, #12]
 8007e64:	89a3      	ldrh	r3, [r4, #12]
 8007e66:	431d      	orrs	r5, r3
 8007e68:	81a5      	strh	r5, [r4, #12]
 8007e6a:	e7cf      	b.n	8007e0c <__smakebuf_r+0x18>

08007e6c <_fstat_r>:
 8007e6c:	b538      	push	{r3, r4, r5, lr}
 8007e6e:	4d07      	ldr	r5, [pc, #28]	; (8007e8c <_fstat_r+0x20>)
 8007e70:	2300      	movs	r3, #0
 8007e72:	4604      	mov	r4, r0
 8007e74:	4608      	mov	r0, r1
 8007e76:	4611      	mov	r1, r2
 8007e78:	602b      	str	r3, [r5, #0]
 8007e7a:	f7f9 fcb6 	bl	80017ea <_fstat>
 8007e7e:	1c43      	adds	r3, r0, #1
 8007e80:	d102      	bne.n	8007e88 <_fstat_r+0x1c>
 8007e82:	682b      	ldr	r3, [r5, #0]
 8007e84:	b103      	cbz	r3, 8007e88 <_fstat_r+0x1c>
 8007e86:	6023      	str	r3, [r4, #0]
 8007e88:	bd38      	pop	{r3, r4, r5, pc}
 8007e8a:	bf00      	nop
 8007e8c:	200004b4 	.word	0x200004b4

08007e90 <_isatty_r>:
 8007e90:	b538      	push	{r3, r4, r5, lr}
 8007e92:	4d06      	ldr	r5, [pc, #24]	; (8007eac <_isatty_r+0x1c>)
 8007e94:	2300      	movs	r3, #0
 8007e96:	4604      	mov	r4, r0
 8007e98:	4608      	mov	r0, r1
 8007e9a:	602b      	str	r3, [r5, #0]
 8007e9c:	f7f9 fcb5 	bl	800180a <_isatty>
 8007ea0:	1c43      	adds	r3, r0, #1
 8007ea2:	d102      	bne.n	8007eaa <_isatty_r+0x1a>
 8007ea4:	682b      	ldr	r3, [r5, #0]
 8007ea6:	b103      	cbz	r3, 8007eaa <_isatty_r+0x1a>
 8007ea8:	6023      	str	r3, [r4, #0]
 8007eaa:	bd38      	pop	{r3, r4, r5, pc}
 8007eac:	200004b4 	.word	0x200004b4

08007eb0 <_init>:
 8007eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eb2:	bf00      	nop
 8007eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007eb6:	bc08      	pop	{r3}
 8007eb8:	469e      	mov	lr, r3
 8007eba:	4770      	bx	lr

08007ebc <_fini>:
 8007ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ebe:	bf00      	nop
 8007ec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ec2:	bc08      	pop	{r3}
 8007ec4:	469e      	mov	lr, r3
 8007ec6:	4770      	bx	lr
