
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cut_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401408 <.init>:
  401408:	stp	x29, x30, [sp, #-16]!
  40140c:	mov	x29, sp
  401410:	bl	401820 <ferror@plt+0x60>
  401414:	ldp	x29, x30, [sp], #16
  401418:	ret

Disassembly of section .plt:

0000000000401420 <mbrtowc@plt-0x20>:
  401420:	stp	x16, x30, [sp, #-16]!
  401424:	adrp	x16, 417000 <ferror@plt+0x15840>
  401428:	ldr	x17, [x16, #4088]
  40142c:	add	x16, x16, #0xff8
  401430:	br	x17
  401434:	nop
  401438:	nop
  40143c:	nop

0000000000401440 <mbrtowc@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x16840>
  401444:	ldr	x17, [x16]
  401448:	add	x16, x16, #0x0
  40144c:	br	x17

0000000000401450 <memcpy@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x16840>
  401454:	ldr	x17, [x16, #8]
  401458:	add	x16, x16, #0x8
  40145c:	br	x17

0000000000401460 <memmove@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x16840>
  401464:	ldr	x17, [x16, #16]
  401468:	add	x16, x16, #0x10
  40146c:	br	x17

0000000000401470 <_exit@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x16840>
  401474:	ldr	x17, [x16, #24]
  401478:	add	x16, x16, #0x18
  40147c:	br	x17

0000000000401480 <fwrite_unlocked@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x16840>
  401484:	ldr	x17, [x16, #32]
  401488:	add	x16, x16, #0x20
  40148c:	br	x17

0000000000401490 <strlen@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x16840>
  401494:	ldr	x17, [x16, #40]
  401498:	add	x16, x16, #0x28
  40149c:	br	x17

00000000004014a0 <exit@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4014a4:	ldr	x17, [x16, #48]
  4014a8:	add	x16, x16, #0x30
  4014ac:	br	x17

00000000004014b0 <error@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4014b4:	ldr	x17, [x16, #56]
  4014b8:	add	x16, x16, #0x38
  4014bc:	br	x17

00000000004014c0 <__cxa_atexit@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4014c4:	ldr	x17, [x16, #64]
  4014c8:	add	x16, x16, #0x40
  4014cc:	br	x17

00000000004014d0 <qsort@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4014d4:	ldr	x17, [x16, #72]
  4014d8:	add	x16, x16, #0x48
  4014dc:	br	x17

00000000004014e0 <lseek@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4014e4:	ldr	x17, [x16, #80]
  4014e8:	add	x16, x16, #0x50
  4014ec:	br	x17

00000000004014f0 <__fpending@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4014f4:	ldr	x17, [x16, #88]
  4014f8:	add	x16, x16, #0x58
  4014fc:	br	x17

0000000000401500 <fileno@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x16840>
  401504:	ldr	x17, [x16, #96]
  401508:	add	x16, x16, #0x60
  40150c:	br	x17

0000000000401510 <fclose@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x16840>
  401514:	ldr	x17, [x16, #104]
  401518:	add	x16, x16, #0x68
  40151c:	br	x17

0000000000401520 <nl_langinfo@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x16840>
  401524:	ldr	x17, [x16, #112]
  401528:	add	x16, x16, #0x70
  40152c:	br	x17

0000000000401530 <fopen@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x16840>
  401534:	ldr	x17, [x16, #120]
  401538:	add	x16, x16, #0x78
  40153c:	br	x17

0000000000401540 <malloc@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x16840>
  401544:	ldr	x17, [x16, #128]
  401548:	add	x16, x16, #0x80
  40154c:	br	x17

0000000000401550 <strncmp@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16840>
  401554:	ldr	x17, [x16, #136]
  401558:	add	x16, x16, #0x88
  40155c:	br	x17

0000000000401560 <bindtextdomain@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16840>
  401564:	ldr	x17, [x16, #144]
  401568:	add	x16, x16, #0x90
  40156c:	br	x17

0000000000401570 <__libc_start_main@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16840>
  401574:	ldr	x17, [x16, #152]
  401578:	add	x16, x16, #0x98
  40157c:	br	x17

0000000000401580 <fgetc@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16840>
  401584:	ldr	x17, [x16, #160]
  401588:	add	x16, x16, #0xa0
  40158c:	br	x17

0000000000401590 <__printf_chk@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16840>
  401594:	ldr	x17, [x16, #168]
  401598:	add	x16, x16, #0xa8
  40159c:	br	x17

00000000004015a0 <memset@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4015a4:	ldr	x17, [x16, #176]
  4015a8:	add	x16, x16, #0xb0
  4015ac:	br	x17

00000000004015b0 <calloc@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4015b4:	ldr	x17, [x16, #184]
  4015b8:	add	x16, x16, #0xb8
  4015bc:	br	x17

00000000004015c0 <bcmp@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4015c4:	ldr	x17, [x16, #192]
  4015c8:	add	x16, x16, #0xc0
  4015cc:	br	x17

00000000004015d0 <realloc@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4015d4:	ldr	x17, [x16, #200]
  4015d8:	add	x16, x16, #0xc8
  4015dc:	br	x17

00000000004015e0 <strrchr@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4015e4:	ldr	x17, [x16, #208]
  4015e8:	add	x16, x16, #0xd0
  4015ec:	br	x17

00000000004015f0 <__gmon_start__@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4015f4:	ldr	x17, [x16, #216]
  4015f8:	add	x16, x16, #0xd8
  4015fc:	br	x17

0000000000401600 <abort@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16840>
  401604:	ldr	x17, [x16, #224]
  401608:	add	x16, x16, #0xe0
  40160c:	br	x17

0000000000401610 <posix_fadvise@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16840>
  401614:	ldr	x17, [x16, #232]
  401618:	add	x16, x16, #0xe8
  40161c:	br	x17

0000000000401620 <mbsinit@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16840>
  401624:	ldr	x17, [x16, #240]
  401628:	add	x16, x16, #0xf0
  40162c:	br	x17

0000000000401630 <__overflow@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16840>
  401634:	ldr	x17, [x16, #248]
  401638:	add	x16, x16, #0xf8
  40163c:	br	x17

0000000000401640 <textdomain@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16840>
  401644:	ldr	x17, [x16, #256]
  401648:	add	x16, x16, #0x100
  40164c:	br	x17

0000000000401650 <getopt_long@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16840>
  401654:	ldr	x17, [x16, #264]
  401658:	add	x16, x16, #0x108
  40165c:	br	x17

0000000000401660 <__fprintf_chk@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16840>
  401664:	ldr	x17, [x16, #272]
  401668:	add	x16, x16, #0x110
  40166c:	br	x17

0000000000401670 <strcmp@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16840>
  401674:	ldr	x17, [x16, #280]
  401678:	add	x16, x16, #0x118
  40167c:	br	x17

0000000000401680 <__ctype_b_loc@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16840>
  401684:	ldr	x17, [x16, #288]
  401688:	add	x16, x16, #0x120
  40168c:	br	x17

0000000000401690 <fseeko@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16840>
  401694:	ldr	x17, [x16, #296]
  401698:	add	x16, x16, #0x128
  40169c:	br	x17

00000000004016a0 <fread@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4016a4:	ldr	x17, [x16, #304]
  4016a8:	add	x16, x16, #0x130
  4016ac:	br	x17

00000000004016b0 <free@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4016b4:	ldr	x17, [x16, #312]
  4016b8:	add	x16, x16, #0x138
  4016bc:	br	x17

00000000004016c0 <ungetc@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4016c4:	ldr	x17, [x16, #320]
  4016c8:	add	x16, x16, #0x140
  4016cc:	br	x17

00000000004016d0 <__ctype_get_mb_cur_max@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4016d4:	ldr	x17, [x16, #328]
  4016d8:	add	x16, x16, #0x148
  4016dc:	br	x17

00000000004016e0 <strndup@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4016e4:	ldr	x17, [x16, #336]
  4016e8:	add	x16, x16, #0x150
  4016ec:	br	x17

00000000004016f0 <strspn@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4016f4:	ldr	x17, [x16, #344]
  4016f8:	add	x16, x16, #0x158
  4016fc:	br	x17

0000000000401700 <fwrite@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x16840>
  401704:	ldr	x17, [x16, #352]
  401708:	add	x16, x16, #0x160
  40170c:	br	x17

0000000000401710 <fflush@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x16840>
  401714:	ldr	x17, [x16, #360]
  401718:	add	x16, x16, #0x168
  40171c:	br	x17

0000000000401720 <clearerr_unlocked@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x16840>
  401724:	ldr	x17, [x16, #368]
  401728:	add	x16, x16, #0x170
  40172c:	br	x17

0000000000401730 <memchr@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x16840>
  401734:	ldr	x17, [x16, #376]
  401738:	add	x16, x16, #0x178
  40173c:	br	x17

0000000000401740 <dcgettext@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x16840>
  401744:	ldr	x17, [x16, #384]
  401748:	add	x16, x16, #0x180
  40174c:	br	x17

0000000000401750 <fputs_unlocked@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x16840>
  401754:	ldr	x17, [x16, #392]
  401758:	add	x16, x16, #0x188
  40175c:	br	x17

0000000000401760 <__freading@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x16840>
  401764:	ldr	x17, [x16, #400]
  401768:	add	x16, x16, #0x190
  40176c:	br	x17

0000000000401770 <iswprint@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x16840>
  401774:	ldr	x17, [x16, #408]
  401778:	add	x16, x16, #0x198
  40177c:	br	x17

0000000000401780 <__assert_fail@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x16840>
  401784:	ldr	x17, [x16, #416]
  401788:	add	x16, x16, #0x1a0
  40178c:	br	x17

0000000000401790 <__errno_location@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x16840>
  401794:	ldr	x17, [x16, #424]
  401798:	add	x16, x16, #0x1a8
  40179c:	br	x17

00000000004017a0 <__uflow@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4017a4:	ldr	x17, [x16, #432]
  4017a8:	add	x16, x16, #0x1b0
  4017ac:	br	x17

00000000004017b0 <setlocale@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4017b4:	ldr	x17, [x16, #440]
  4017b8:	add	x16, x16, #0x1b8
  4017bc:	br	x17

00000000004017c0 <ferror@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x16840>
  4017c4:	ldr	x17, [x16, #448]
  4017c8:	add	x16, x16, #0x1c0
  4017cc:	br	x17

Disassembly of section .text:

00000000004017d0 <.text>:
  4017d0:	mov	x29, #0x0                   	// #0
  4017d4:	mov	x30, #0x0                   	// #0
  4017d8:	mov	x5, x0
  4017dc:	ldr	x1, [sp]
  4017e0:	add	x2, sp, #0x8
  4017e4:	mov	x6, sp
  4017e8:	movz	x0, #0x0, lsl #48
  4017ec:	movk	x0, #0x0, lsl #32
  4017f0:	movk	x0, #0x40, lsl #16
  4017f4:	movk	x0, #0x1bf0
  4017f8:	movz	x3, #0x0, lsl #48
  4017fc:	movk	x3, #0x0, lsl #32
  401800:	movk	x3, #0x40, lsl #16
  401804:	movk	x3, #0x5c50
  401808:	movz	x4, #0x0, lsl #48
  40180c:	movk	x4, #0x0, lsl #32
  401810:	movk	x4, #0x40, lsl #16
  401814:	movk	x4, #0x5cd0
  401818:	bl	401570 <__libc_start_main@plt>
  40181c:	bl	401600 <abort@plt>
  401820:	adrp	x0, 417000 <ferror@plt+0x15840>
  401824:	ldr	x0, [x0, #4064]
  401828:	cbz	x0, 401830 <ferror@plt+0x70>
  40182c:	b	4015f0 <__gmon_start__@plt>
  401830:	ret
  401834:	nop
  401838:	adrp	x0, 418000 <ferror@plt+0x16840>
  40183c:	add	x0, x0, #0x240
  401840:	adrp	x1, 418000 <ferror@plt+0x16840>
  401844:	add	x1, x1, #0x240
  401848:	cmp	x1, x0
  40184c:	b.eq	401864 <ferror@plt+0xa4>  // b.none
  401850:	adrp	x1, 405000 <ferror@plt+0x3840>
  401854:	ldr	x1, [x1, #3328]
  401858:	cbz	x1, 401864 <ferror@plt+0xa4>
  40185c:	mov	x16, x1
  401860:	br	x16
  401864:	ret
  401868:	adrp	x0, 418000 <ferror@plt+0x16840>
  40186c:	add	x0, x0, #0x240
  401870:	adrp	x1, 418000 <ferror@plt+0x16840>
  401874:	add	x1, x1, #0x240
  401878:	sub	x1, x1, x0
  40187c:	lsr	x2, x1, #63
  401880:	add	x1, x2, x1, asr #3
  401884:	cmp	xzr, x1, asr #1
  401888:	asr	x1, x1, #1
  40188c:	b.eq	4018a4 <ferror@plt+0xe4>  // b.none
  401890:	adrp	x2, 405000 <ferror@plt+0x3840>
  401894:	ldr	x2, [x2, #3336]
  401898:	cbz	x2, 4018a4 <ferror@plt+0xe4>
  40189c:	mov	x16, x2
  4018a0:	br	x16
  4018a4:	ret
  4018a8:	stp	x29, x30, [sp, #-32]!
  4018ac:	mov	x29, sp
  4018b0:	str	x19, [sp, #16]
  4018b4:	adrp	x19, 418000 <ferror@plt+0x16840>
  4018b8:	ldrb	w0, [x19, #632]
  4018bc:	cbnz	w0, 4018cc <ferror@plt+0x10c>
  4018c0:	bl	401838 <ferror@plt+0x78>
  4018c4:	mov	w0, #0x1                   	// #1
  4018c8:	strb	w0, [x19, #632]
  4018cc:	ldr	x19, [sp, #16]
  4018d0:	ldp	x29, x30, [sp], #32
  4018d4:	ret
  4018d8:	b	401868 <ferror@plt+0xa8>
  4018dc:	sub	sp, sp, #0xa0
  4018e0:	stp	x20, x19, [sp, #144]
  4018e4:	mov	w19, w0
  4018e8:	stp	x29, x30, [sp, #112]
  4018ec:	stp	x22, x21, [sp, #128]
  4018f0:	add	x29, sp, #0x70
  4018f4:	cbnz	w0, 401bb4 <ferror@plt+0x3f4>
  4018f8:	adrp	x1, 405000 <ferror@plt+0x3840>
  4018fc:	add	x1, x1, #0xf27
  401900:	mov	w2, #0x5                   	// #5
  401904:	mov	x0, xzr
  401908:	bl	401740 <dcgettext@plt>
  40190c:	adrp	x8, 418000 <ferror@plt+0x16840>
  401910:	ldr	x2, [x8, #736]
  401914:	mov	x1, x0
  401918:	mov	w0, #0x1                   	// #1
  40191c:	bl	401590 <__printf_chk@plt>
  401920:	adrp	x1, 405000 <ferror@plt+0x3840>
  401924:	add	x1, x1, #0xf46
  401928:	mov	w2, #0x5                   	// #5
  40192c:	mov	x0, xzr
  401930:	bl	401740 <dcgettext@plt>
  401934:	adrp	x22, 418000 <ferror@plt+0x16840>
  401938:	ldr	x1, [x22, #608]
  40193c:	bl	401750 <fputs_unlocked@plt>
  401940:	adrp	x1, 406000 <ferror@plt+0x4840>
  401944:	add	x1, x1, #0x650
  401948:	mov	w2, #0x5                   	// #5
  40194c:	mov	x0, xzr
  401950:	bl	401740 <dcgettext@plt>
  401954:	ldr	x1, [x22, #608]
  401958:	bl	401750 <fputs_unlocked@plt>
  40195c:	adrp	x1, 406000 <ferror@plt+0x4840>
  401960:	add	x1, x1, #0x688
  401964:	mov	w2, #0x5                   	// #5
  401968:	mov	x0, xzr
  40196c:	bl	401740 <dcgettext@plt>
  401970:	ldr	x1, [x22, #608]
  401974:	bl	401750 <fputs_unlocked@plt>
  401978:	adrp	x1, 405000 <ferror@plt+0x3840>
  40197c:	add	x1, x1, #0xf88
  401980:	mov	w2, #0x5                   	// #5
  401984:	mov	x0, xzr
  401988:	bl	401740 <dcgettext@plt>
  40198c:	ldr	x1, [x22, #608]
  401990:	bl	401750 <fputs_unlocked@plt>
  401994:	adrp	x1, 406000 <ferror@plt+0x4840>
  401998:	add	x1, x1, #0x39
  40199c:	mov	w2, #0x5                   	// #5
  4019a0:	mov	x0, xzr
  4019a4:	bl	401740 <dcgettext@plt>
  4019a8:	ldr	x1, [x22, #608]
  4019ac:	bl	401750 <fputs_unlocked@plt>
  4019b0:	adrp	x1, 406000 <ferror@plt+0x4840>
  4019b4:	add	x1, x1, #0x127
  4019b8:	mov	w2, #0x5                   	// #5
  4019bc:	mov	x0, xzr
  4019c0:	bl	401740 <dcgettext@plt>
  4019c4:	ldr	x1, [x22, #608]
  4019c8:	bl	401750 <fputs_unlocked@plt>
  4019cc:	adrp	x1, 406000 <ferror@plt+0x4840>
  4019d0:	add	x1, x1, #0x199
  4019d4:	mov	w2, #0x5                   	// #5
  4019d8:	mov	x0, xzr
  4019dc:	bl	401740 <dcgettext@plt>
  4019e0:	ldr	x1, [x22, #608]
  4019e4:	bl	401750 <fputs_unlocked@plt>
  4019e8:	adrp	x1, 406000 <ferror@plt+0x4840>
  4019ec:	add	x1, x1, #0x26b
  4019f0:	mov	w2, #0x5                   	// #5
  4019f4:	mov	x0, xzr
  4019f8:	bl	401740 <dcgettext@plt>
  4019fc:	ldr	x1, [x22, #608]
  401a00:	bl	401750 <fputs_unlocked@plt>
  401a04:	adrp	x1, 406000 <ferror@plt+0x4840>
  401a08:	add	x1, x1, #0x2aa
  401a0c:	mov	w2, #0x5                   	// #5
  401a10:	mov	x0, xzr
  401a14:	bl	401740 <dcgettext@plt>
  401a18:	ldr	x1, [x22, #608]
  401a1c:	bl	401750 <fputs_unlocked@plt>
  401a20:	adrp	x1, 406000 <ferror@plt+0x4840>
  401a24:	add	x1, x1, #0x2d7
  401a28:	mov	w2, #0x5                   	// #5
  401a2c:	mov	x0, xzr
  401a30:	bl	401740 <dcgettext@plt>
  401a34:	ldr	x1, [x22, #608]
  401a38:	bl	401750 <fputs_unlocked@plt>
  401a3c:	adrp	x1, 406000 <ferror@plt+0x4840>
  401a40:	add	x1, x1, #0x30d
  401a44:	mov	w2, #0x5                   	// #5
  401a48:	mov	x0, xzr
  401a4c:	bl	401740 <dcgettext@plt>
  401a50:	ldr	x1, [x22, #608]
  401a54:	bl	401750 <fputs_unlocked@plt>
  401a58:	adrp	x1, 406000 <ferror@plt+0x4840>
  401a5c:	add	x1, x1, #0x3d9
  401a60:	mov	w2, #0x5                   	// #5
  401a64:	mov	x0, xzr
  401a68:	bl	401740 <dcgettext@plt>
  401a6c:	ldr	x1, [x22, #608]
  401a70:	bl	401750 <fputs_unlocked@plt>
  401a74:	adrp	x8, 405000 <ferror@plt+0x3840>
  401a78:	add	x8, x8, #0xe90
  401a7c:	ldp	q0, q1, [x8, #48]
  401a80:	adrp	x1, 406000 <ferror@plt+0x4840>
  401a84:	adrp	x20, 406000 <ferror@plt+0x4840>
  401a88:	add	x1, x1, #0x6d3
  401a8c:	str	q0, [sp, #48]
  401a90:	ldp	q2, q0, [x8, #80]
  401a94:	mov	x21, sp
  401a98:	add	x20, x20, #0x4df
  401a9c:	stp	q1, q2, [sp, #64]
  401aa0:	ldr	q1, [x8]
  401aa4:	str	q0, [sp, #96]
  401aa8:	ldp	q0, q3, [x8, #16]
  401aac:	stp	q1, q0, [sp]
  401ab0:	str	q3, [sp, #32]
  401ab4:	mov	x0, x20
  401ab8:	bl	401670 <strcmp@plt>
  401abc:	cbz	w0, 401ac8 <ferror@plt+0x308>
  401ac0:	ldr	x1, [x21, #16]!
  401ac4:	cbnz	x1, 401ab4 <ferror@plt+0x2f4>
  401ac8:	ldr	x8, [x21, #8]
  401acc:	adrp	x1, 406000 <ferror@plt+0x4840>
  401ad0:	add	x1, x1, #0x732
  401ad4:	mov	w2, #0x5                   	// #5
  401ad8:	cmp	x8, #0x0
  401adc:	mov	x0, xzr
  401ae0:	csel	x21, x20, x8, eq  // eq = none
  401ae4:	bl	401740 <dcgettext@plt>
  401ae8:	adrp	x2, 406000 <ferror@plt+0x4840>
  401aec:	adrp	x3, 406000 <ferror@plt+0x4840>
  401af0:	mov	x1, x0
  401af4:	add	x2, x2, #0x551
  401af8:	add	x3, x3, #0x749
  401afc:	mov	w0, #0x1                   	// #1
  401b00:	bl	401590 <__printf_chk@plt>
  401b04:	mov	w0, #0x5                   	// #5
  401b08:	mov	x1, xzr
  401b0c:	bl	4017b0 <setlocale@plt>
  401b10:	cbz	x0, 401b44 <ferror@plt+0x384>
  401b14:	adrp	x1, 406000 <ferror@plt+0x4840>
  401b18:	add	x1, x1, #0x771
  401b1c:	mov	w2, #0x3                   	// #3
  401b20:	bl	401550 <strncmp@plt>
  401b24:	cbz	w0, 401b44 <ferror@plt+0x384>
  401b28:	adrp	x1, 406000 <ferror@plt+0x4840>
  401b2c:	add	x1, x1, #0x775
  401b30:	mov	w2, #0x5                   	// #5
  401b34:	mov	x0, xzr
  401b38:	bl	401740 <dcgettext@plt>
  401b3c:	ldr	x1, [x22, #608]
  401b40:	bl	401750 <fputs_unlocked@plt>
  401b44:	adrp	x1, 406000 <ferror@plt+0x4840>
  401b48:	add	x1, x1, #0x7bc
  401b4c:	mov	w2, #0x5                   	// #5
  401b50:	mov	x0, xzr
  401b54:	bl	401740 <dcgettext@plt>
  401b58:	adrp	x2, 406000 <ferror@plt+0x4840>
  401b5c:	mov	x1, x0
  401b60:	add	x2, x2, #0x749
  401b64:	mov	w0, #0x1                   	// #1
  401b68:	mov	x3, x20
  401b6c:	bl	401590 <__printf_chk@plt>
  401b70:	adrp	x1, 406000 <ferror@plt+0x4840>
  401b74:	add	x1, x1, #0x7d7
  401b78:	mov	w2, #0x5                   	// #5
  401b7c:	mov	x0, xzr
  401b80:	bl	401740 <dcgettext@plt>
  401b84:	adrp	x8, 406000 <ferror@plt+0x4840>
  401b88:	adrp	x9, 406000 <ferror@plt+0x4840>
  401b8c:	add	x8, x8, #0xccd
  401b90:	add	x9, x9, #0x6ef
  401b94:	cmp	x21, x20
  401b98:	mov	x1, x0
  401b9c:	csel	x3, x9, x8, eq  // eq = none
  401ba0:	mov	w0, #0x1                   	// #1
  401ba4:	mov	x2, x21
  401ba8:	bl	401590 <__printf_chk@plt>
  401bac:	mov	w0, w19
  401bb0:	bl	4014a0 <exit@plt>
  401bb4:	adrp	x8, 418000 <ferror@plt+0x16840>
  401bb8:	ldr	x20, [x8, #584]
  401bbc:	adrp	x1, 405000 <ferror@plt+0x3840>
  401bc0:	add	x1, x1, #0xf00
  401bc4:	mov	w2, #0x5                   	// #5
  401bc8:	mov	x0, xzr
  401bcc:	bl	401740 <dcgettext@plt>
  401bd0:	adrp	x8, 418000 <ferror@plt+0x16840>
  401bd4:	ldr	x3, [x8, #736]
  401bd8:	mov	x2, x0
  401bdc:	mov	w1, #0x1                   	// #1
  401be0:	mov	x0, x20
  401be4:	bl	401660 <__fprintf_chk@plt>
  401be8:	mov	w0, w19
  401bec:	bl	4014a0 <exit@plt>
  401bf0:	sub	sp, sp, #0x70
  401bf4:	stp	x29, x30, [sp, #16]
  401bf8:	stp	x28, x27, [sp, #32]
  401bfc:	stp	x26, x25, [sp, #48]
  401c00:	stp	x24, x23, [sp, #64]
  401c04:	stp	x22, x21, [sp, #80]
  401c08:	stp	x20, x19, [sp, #96]
  401c0c:	ldr	x8, [x1]
  401c10:	mov	w20, w0
  401c14:	add	x29, sp, #0x10
  401c18:	mov	x19, x1
  401c1c:	mov	x0, x8
  401c20:	bl	4033bc <ferror@plt+0x1bfc>
  401c24:	adrp	x1, 406000 <ferror@plt+0x4840>
  401c28:	add	x1, x1, #0xccd
  401c2c:	mov	w0, #0x6                   	// #6
  401c30:	bl	4017b0 <setlocale@plt>
  401c34:	adrp	x21, 406000 <ferror@plt+0x4840>
  401c38:	add	x21, x21, #0x555
  401c3c:	adrp	x1, 406000 <ferror@plt+0x4840>
  401c40:	add	x1, x1, #0x4e3
  401c44:	mov	x0, x21
  401c48:	bl	401560 <bindtextdomain@plt>
  401c4c:	mov	x0, x21
  401c50:	bl	401640 <textdomain@plt>
  401c54:	adrp	x0, 402000 <ferror@plt+0x840>
  401c58:	add	x0, x0, #0xf1c
  401c5c:	bl	405cd8 <ferror@plt+0x4518>
  401c60:	adrp	x22, 406000 <ferror@plt+0x4840>
  401c64:	adrp	x23, 405000 <ferror@plt+0x3840>
  401c68:	mov	w24, wzr
  401c6c:	adrp	x25, 418000 <ferror@plt+0x16840>
  401c70:	adrp	x27, 418000 <ferror@plt+0x16840>
  401c74:	adrp	x26, 418000 <ferror@plt+0x16840>
  401c78:	adrp	x8, 418000 <ferror@plt+0x16840>
  401c7c:	add	x22, x22, #0x4f5
  401c80:	add	x23, x23, #0xd30
  401c84:	adrp	x28, 418000 <ferror@plt+0x16840>
  401c88:	str	wzr, [x25, #640]
  401c8c:	strb	wzr, [x27, #644]
  401c90:	strb	wzr, [x26, #648]
  401c94:	strb	wzr, [x8, #649]
  401c98:	mov	w0, w20
  401c9c:	mov	x1, x19
  401ca0:	mov	x2, x22
  401ca4:	mov	x3, x23
  401ca8:	mov	x4, xzr
  401cac:	bl	401650 <getopt_long@plt>
  401cb0:	cmp	w0, #0x61
  401cb4:	b.le	401dc0 <ferror@plt+0x600>
  401cb8:	sub	w8, w0, #0x62
  401cbc:	cmp	w8, #0x18
  401cc0:	b.hi	401cf8 <ferror@plt+0x538>  // b.pmore
  401cc4:	adrp	x11, 405000 <ferror@plt+0x3840>
  401cc8:	add	x11, x11, #0xd10
  401ccc:	adr	x9, 401c98 <ferror@plt+0x4d8>
  401cd0:	ldrb	w10, [x11, x8]
  401cd4:	add	x9, x9, x10, lsl #2
  401cd8:	br	x9
  401cdc:	ldr	w8, [x25, #640]
  401ce0:	cbnz	w8, 401f70 <ferror@plt+0x7b0>
  401ce4:	adrp	x8, 418000 <ferror@plt+0x16840>
  401ce8:	ldr	x21, [x8, #592]
  401cec:	mov	w8, #0x1                   	// #1
  401cf0:	str	w8, [x25, #640]
  401cf4:	b	401c98 <ferror@plt+0x4d8>
  401cf8:	cmp	w0, #0x100
  401cfc:	b.ne	401d8c <ferror@plt+0x5cc>  // b.any
  401d00:	adrp	x8, 418000 <ferror@plt+0x16840>
  401d04:	ldr	x10, [x8, #592]
  401d08:	adrp	x8, 418000 <ferror@plt+0x16840>
  401d0c:	mov	w9, #0x1                   	// #1
  401d10:	strb	w9, [x8, #650]
  401d14:	ldrb	w8, [x10]
  401d18:	cbz	w8, 401da4 <ferror@plt+0x5e4>
  401d1c:	mov	x0, x10
  401d20:	str	x10, [sp, #8]
  401d24:	bl	401490 <strlen@plt>
  401d28:	ldr	x10, [sp, #8]
  401d2c:	b	401da8 <ferror@plt+0x5e8>
  401d30:	adrp	x8, 418000 <ferror@plt+0x16840>
  401d34:	ldr	x9, [x8, #592]
  401d38:	ldrb	w8, [x9]
  401d3c:	cbz	w8, 401d48 <ferror@plt+0x588>
  401d40:	ldrb	w9, [x9, #1]
  401d44:	cbnz	w9, 401f64 <ferror@plt+0x7a4>
  401d48:	strb	w8, [x26, #648]
  401d4c:	mov	w24, #0x1                   	// #1
  401d50:	b	401c98 <ferror@plt+0x4d8>
  401d54:	ldr	w8, [x25, #640]
  401d58:	cbnz	w8, 401f70 <ferror@plt+0x7b0>
  401d5c:	adrp	x8, 418000 <ferror@plt+0x16840>
  401d60:	ldr	x21, [x8, #592]
  401d64:	mov	w8, #0x2                   	// #2
  401d68:	str	w8, [x25, #640]
  401d6c:	b	401c98 <ferror@plt+0x4d8>
  401d70:	mov	w8, #0x1                   	// #1
  401d74:	strb	w8, [x27, #644]
  401d78:	b	401c98 <ferror@plt+0x4d8>
  401d7c:	mov	w8, #0x1                   	// #1
  401d80:	adrp	x9, 418000 <ferror@plt+0x16840>
  401d84:	strb	w8, [x9, #672]
  401d88:	b	401c98 <ferror@plt+0x4d8>
  401d8c:	cmp	w0, #0x101
  401d90:	b.ne	401fb8 <ferror@plt+0x7f8>  // b.any
  401d94:	adrp	x8, 418000 <ferror@plt+0x16840>
  401d98:	mov	w9, #0x1                   	// #1
  401d9c:	strb	w9, [x8, #673]
  401da0:	b	401c98 <ferror@plt+0x4d8>
  401da4:	mov	w0, #0x1                   	// #1
  401da8:	adrp	x8, 418000 <ferror@plt+0x16840>
  401dac:	str	x0, [x8, #656]
  401db0:	mov	x0, x10
  401db4:	bl	4056ac <ferror@plt+0x3eec>
  401db8:	str	x0, [x28, #664]
  401dbc:	b	401c98 <ferror@plt+0x4d8>
  401dc0:	cmn	w0, #0x1
  401dc4:	b.ne	401f04 <ferror@plt+0x744>  // b.any
  401dc8:	ldr	w8, [x25, #640]
  401dcc:	cbz	w8, 401f7c <ferror@plt+0x7bc>
  401dd0:	cmp	w8, #0x2
  401dd4:	cset	w9, eq  // eq = none
  401dd8:	orn	w9, w9, w24
  401ddc:	tbz	w9, #0, 401f88 <ferror@plt+0x7c8>
  401de0:	cmp	w8, #0x2
  401de4:	b.eq	401df0 <ferror@plt+0x630>  // b.none
  401de8:	ldrb	w9, [x27, #644]
  401dec:	cbnz	w9, 401f94 <ferror@plt+0x7d4>
  401df0:	adrp	x9, 418000 <ferror@plt+0x16840>
  401df4:	ldrb	w9, [x9, #673]
  401df8:	cmp	w8, #0x2
  401dfc:	cset	w8, ne  // ne = any
  401e00:	mov	x0, x21
  401e04:	cmp	w9, #0x0
  401e08:	mov	w9, #0x2                   	// #2
  401e0c:	csel	w1, w9, wzr, ne  // ne = any
  401e10:	bfi	w1, w8, #2, #1
  401e14:	bl	402788 <ferror@plt+0xfc8>
  401e18:	tbnz	w24, #0, 401e24 <ferror@plt+0x664>
  401e1c:	mov	w8, #0x9                   	// #9
  401e20:	strb	w8, [x26, #648]
  401e24:	ldr	x8, [x28, #664]
  401e28:	cbnz	x8, 401e50 <ferror@plt+0x690>
  401e2c:	ldrb	w8, [x26, #648]
  401e30:	adrp	x9, 418000 <ferror@plt+0x16840>
  401e34:	add	x9, x9, #0x2a4
  401e38:	mov	w10, #0x1                   	// #1
  401e3c:	strb	w8, [x9]
  401e40:	adrp	x8, 418000 <ferror@plt+0x16840>
  401e44:	strb	wzr, [x9, #1]
  401e48:	str	x9, [x28, #664]
  401e4c:	str	x10, [x8, #656]
  401e50:	adrp	x22, 418000 <ferror@plt+0x16840>
  401e54:	ldr	w8, [x22, #600]
  401e58:	cmp	w8, w20
  401e5c:	b.ne	401e74 <ferror@plt+0x6b4>  // b.any
  401e60:	adrp	x0, 406000 <ferror@plt+0x4840>
  401e64:	add	x0, x0, #0x92e
  401e68:	bl	401fc0 <ferror@plt+0x800>
  401e6c:	mov	w21, w0
  401e70:	b	401e9c <ferror@plt+0x6dc>
  401e74:	mov	w21, #0x1                   	// #1
  401e78:	b.ge	401e9c <ferror@plt+0x6dc>  // b.tcont
  401e7c:	ldr	x0, [x19, w8, sxtw #3]
  401e80:	bl	401fc0 <ferror@plt+0x800>
  401e84:	ldr	w8, [x22, #600]
  401e88:	and	w21, w21, w0
  401e8c:	add	w8, w8, #0x1
  401e90:	cmp	w8, w20
  401e94:	str	w8, [x22, #600]
  401e98:	b.lt	401e7c <ferror@plt+0x6bc>  // b.tstop
  401e9c:	adrp	x8, 418000 <ferror@plt+0x16840>
  401ea0:	ldrb	w8, [x8, #649]
  401ea4:	cmp	w8, #0x1
  401ea8:	b.ne	401edc <ferror@plt+0x71c>  // b.any
  401eac:	adrp	x8, 418000 <ferror@plt+0x16840>
  401eb0:	ldr	x0, [x8, #616]
  401eb4:	bl	4057b0 <ferror@plt+0x3ff0>
  401eb8:	cmn	w0, #0x1
  401ebc:	b.ne	401edc <ferror@plt+0x71c>  // b.any
  401ec0:	bl	401790 <__errno_location@plt>
  401ec4:	ldr	w1, [x0]
  401ec8:	adrp	x2, 406000 <ferror@plt+0x4840>
  401ecc:	add	x2, x2, #0x92e
  401ed0:	mov	w0, wzr
  401ed4:	bl	4014b0 <error@plt>
  401ed8:	mov	w21, wzr
  401edc:	mvn	w8, w21
  401ee0:	ldp	x20, x19, [sp, #96]
  401ee4:	ldp	x22, x21, [sp, #80]
  401ee8:	ldp	x24, x23, [sp, #64]
  401eec:	ldp	x26, x25, [sp, #48]
  401ef0:	ldp	x28, x27, [sp, #32]
  401ef4:	ldp	x29, x30, [sp, #16]
  401ef8:	and	w0, w8, #0x1
  401efc:	add	sp, sp, #0x70
  401f00:	ret
  401f04:	cmn	w0, #0x3
  401f08:	b.ne	401f54 <ferror@plt+0x794>  // b.any
  401f0c:	adrp	x8, 418000 <ferror@plt+0x16840>
  401f10:	adrp	x9, 418000 <ferror@plt+0x16840>
  401f14:	ldr	x0, [x8, #608]
  401f18:	ldr	x3, [x9, #472]
  401f1c:	adrp	x1, 406000 <ferror@plt+0x4840>
  401f20:	adrp	x2, 406000 <ferror@plt+0x4840>
  401f24:	adrp	x4, 406000 <ferror@plt+0x4840>
  401f28:	adrp	x5, 406000 <ferror@plt+0x4840>
  401f2c:	adrp	x6, 406000 <ferror@plt+0x4840>
  401f30:	add	x1, x1, #0x4df
  401f34:	add	x2, x2, #0x551
  401f38:	add	x4, x4, #0x55f
  401f3c:	add	x5, x5, #0x56e
  401f40:	add	x6, x6, #0x57e
  401f44:	mov	x7, xzr
  401f48:	bl	4052c8 <ferror@plt+0x3b08>
  401f4c:	mov	w0, wzr
  401f50:	bl	4014a0 <exit@plt>
  401f54:	cmn	w0, #0x2
  401f58:	b.ne	401fb8 <ferror@plt+0x7f8>  // b.any
  401f5c:	mov	w0, wzr
  401f60:	bl	4018dc <ferror@plt+0x11c>
  401f64:	adrp	x1, 406000 <ferror@plt+0x4840>
  401f68:	add	x1, x1, #0x528
  401f6c:	b	401f9c <ferror@plt+0x7dc>
  401f70:	adrp	x1, 406000 <ferror@plt+0x4840>
  401f74:	add	x1, x1, #0x501
  401f78:	b	401f9c <ferror@plt+0x7dc>
  401f7c:	adrp	x1, 406000 <ferror@plt+0x4840>
  401f80:	add	x1, x1, #0x58b
  401f84:	b	401f9c <ferror@plt+0x7dc>
  401f88:	adrp	x1, 406000 <ferror@plt+0x4840>
  401f8c:	add	x1, x1, #0x5c3
  401f90:	b	401f9c <ferror@plt+0x7dc>
  401f94:	adrp	x1, 406000 <ferror@plt+0x4840>
  401f98:	add	x1, x1, #0x605
  401f9c:	mov	w2, #0x5                   	// #5
  401fa0:	mov	x0, xzr
  401fa4:	bl	401740 <dcgettext@plt>
  401fa8:	mov	x2, x0
  401fac:	mov	w0, wzr
  401fb0:	mov	w1, wzr
  401fb4:	bl	4014b0 <error@plt>
  401fb8:	mov	w0, #0x1                   	// #1
  401fbc:	bl	4018dc <ferror@plt+0x11c>
  401fc0:	sub	sp, sp, #0x70
  401fc4:	adrp	x1, 406000 <ferror@plt+0x4840>
  401fc8:	add	x1, x1, #0x92e
  401fcc:	stp	x29, x30, [sp, #16]
  401fd0:	stp	x28, x27, [sp, #32]
  401fd4:	stp	x26, x25, [sp, #48]
  401fd8:	stp	x24, x23, [sp, #64]
  401fdc:	stp	x22, x21, [sp, #80]
  401fe0:	stp	x20, x19, [sp, #96]
  401fe4:	add	x29, sp, #0x10
  401fe8:	mov	x19, x0
  401fec:	bl	401670 <strcmp@plt>
  401ff0:	cbz	w0, 402010 <ferror@plt+0x850>
  401ff4:	adrp	x1, 406000 <ferror@plt+0x4840>
  401ff8:	add	x1, x1, #0x54f
  401ffc:	mov	x0, x19
  402000:	bl	401530 <fopen@plt>
  402004:	mov	x20, x0
  402008:	cbnz	x0, 402024 <ferror@plt+0x864>
  40200c:	b	4026e4 <ferror@plt+0xf24>
  402010:	adrp	x8, 418000 <ferror@plt+0x16840>
  402014:	ldr	x20, [x8, #616]
  402018:	adrp	x8, 418000 <ferror@plt+0x16840>
  40201c:	mov	w9, #0x1                   	// #1
  402020:	strb	w9, [x8, #649]
  402024:	mov	w1, #0x2                   	// #2
  402028:	mov	x0, x20
  40202c:	bl	402ff4 <ferror@plt+0x1834>
  402030:	adrp	x8, 418000 <ferror@plt+0x16840>
  402034:	ldr	w8, [x8, #640]
  402038:	adrp	x9, 418000 <ferror@plt+0x16840>
  40203c:	ldr	x9, [x9, #1056]
  402040:	adrp	x11, 418000 <ferror@plt+0x16840>
  402044:	cmp	w8, #0x1
  402048:	str	x19, [sp]
  40204c:	str	x9, [x11, #680]
  402050:	b.ne	4021a0 <ferror@plt+0x9e0>  // b.any
  402054:	mov	x27, xzr
  402058:	mov	w28, wzr
  40205c:	adrp	x22, 418000 <ferror@plt+0x16840>
  402060:	mov	w23, #0xa                   	// #10
  402064:	adrp	x19, 418000 <ferror@plt+0x16840>
  402068:	adrp	x24, 418000 <ferror@plt+0x16840>
  40206c:	adrp	x25, 418000 <ferror@plt+0x16840>
  402070:	adrp	x26, 418000 <ferror@plt+0x16840>
  402074:	b	402084 <ferror@plt+0x8c4>
  402078:	ldr	x8, [x8]
  40207c:	cmp	x8, x27
  402080:	b.ls	40210c <ferror@plt+0x94c>  // b.plast
  402084:	ldp	x8, x9, [x20, #8]
  402088:	cmp	x8, x9
  40208c:	b.cs	40216c <ferror@plt+0x9ac>  // b.hs, b.nlast
  402090:	add	x9, x8, #0x1
  402094:	str	x9, [x20, #8]
  402098:	ldrb	w21, [x8]
  40209c:	ldrb	w8, [x22, #672]
  4020a0:	cmp	w8, #0x0
  4020a4:	csel	w1, wzr, w23, ne  // ne = any
  4020a8:	cmp	w21, w1
  4020ac:	b.eq	4020d8 <ferror@plt+0x918>  // b.none
  4020b0:	cmn	w21, #0x1
  4020b4:	b.eq	402658 <ferror@plt+0xe98>  // b.none
  4020b8:	ldr	x8, [x11, #680]
  4020bc:	add	x27, x27, #0x1
  4020c0:	ldr	x9, [x8, #8]
  4020c4:	cmp	x27, x9
  4020c8:	b.ls	402078 <ferror@plt+0x8b8>  // b.plast
  4020cc:	add	x8, x8, #0x10
  4020d0:	str	x8, [x11, #680]
  4020d4:	b	402078 <ferror@plt+0x8b8>
  4020d8:	ldr	x0, [x19, #608]
  4020dc:	ldp	x8, x9, [x0, #40]
  4020e0:	cmp	x8, x9
  4020e4:	b.cs	402180 <ferror@plt+0x9c0>  // b.hs, b.nlast
  4020e8:	add	x9, x8, #0x1
  4020ec:	str	x9, [x0, #40]
  4020f0:	strb	w21, [x8]
  4020f4:	adrp	x8, 418000 <ferror@plt+0x16840>
  4020f8:	ldr	x8, [x8, #1056]
  4020fc:	mov	x27, xzr
  402100:	mov	w28, wzr
  402104:	str	x8, [x11, #680]
  402108:	b	402084 <ferror@plt+0x8c4>
  40210c:	ldrb	w9, [x24, #650]
  402110:	and	w10, w28, w9
  402114:	tbz	w10, #0, 402140 <ferror@plt+0x980>
  402118:	cmp	x27, x8
  40211c:	b.ne	402148 <ferror@plt+0x988>  // b.any
  402120:	ldr	x2, [x25, #656]
  402124:	ldr	x0, [x26, #664]
  402128:	ldr	x3, [x19, #608]
  40212c:	mov	w1, #0x1                   	// #1
  402130:	mov	w28, #0x1                   	// #1
  402134:	bl	401480 <fwrite_unlocked@plt>
  402138:	adrp	x11, 418000 <ferror@plt+0x16840>
  40213c:	b	40214c <ferror@plt+0x98c>
  402140:	orr	w28, w28, w9
  402144:	b	40214c <ferror@plt+0x98c>
  402148:	mov	w28, #0x1                   	// #1
  40214c:	ldr	x0, [x19, #608]
  402150:	ldp	x8, x9, [x0, #40]
  402154:	cmp	x8, x9
  402158:	b.cs	402190 <ferror@plt+0x9d0>  // b.hs, b.nlast
  40215c:	add	x9, x8, #0x1
  402160:	str	x9, [x0, #40]
  402164:	strb	w21, [x8]
  402168:	b	402084 <ferror@plt+0x8c4>
  40216c:	mov	x0, x20
  402170:	bl	4017a0 <__uflow@plt>
  402174:	adrp	x11, 418000 <ferror@plt+0x16840>
  402178:	mov	w21, w0
  40217c:	b	40209c <ferror@plt+0x8dc>
  402180:	and	w1, w21, #0xff
  402184:	bl	401630 <__overflow@plt>
  402188:	adrp	x11, 418000 <ferror@plt+0x16840>
  40218c:	b	4020f4 <ferror@plt+0x934>
  402190:	and	w1, w21, #0xff
  402194:	bl	401630 <__overflow@plt>
  402198:	adrp	x11, 418000 <ferror@plt+0x16840>
  40219c:	b	402084 <ferror@plt+0x8c4>
  4021a0:	ldp	x8, x9, [x20, #8]
  4021a4:	cmp	x8, x9
  4021a8:	b.cs	402748 <ferror@plt+0xf88>  // b.hs, b.nlast
  4021ac:	add	x9, x8, #0x1
  4021b0:	str	x9, [x20, #8]
  4021b4:	ldrb	w0, [x8]
  4021b8:	mov	x1, x20
  4021bc:	bl	4016c0 <ungetc@plt>
  4021c0:	adrp	x10, 418000 <ferror@plt+0x16840>
  4021c4:	ldr	x8, [x10, #680]
  4021c8:	adrp	x9, 418000 <ferror@plt+0x16840>
  4021cc:	ldrb	w9, [x9, #644]
  4021d0:	mov	w22, wzr
  4021d4:	ldr	x8, [x8]
  4021d8:	mov	w23, wzr
  4021dc:	mov	w11, #0x1                   	// #1
  4021e0:	adrp	x28, 418000 <ferror@plt+0x16840>
  4021e4:	cmp	x8, #0x2
  4021e8:	cset	w8, cc  // cc = lo, ul, last
  4021ec:	adrp	x25, 418000 <ferror@plt+0x16840>
  4021f0:	mov	w19, #0xa                   	// #10
  4021f4:	adrp	x21, 418000 <ferror@plt+0x16840>
  4021f8:	eor	w8, w9, w8
  4021fc:	adrp	x27, 418000 <ferror@plt+0x16840>
  402200:	stur	w8, [x29, #-4]
  402204:	ldur	w9, [x29, #-4]
  402208:	cmp	x11, #0x1
  40220c:	cset	w8, eq  // eq = none
  402210:	bic	w8, w8, w9
  402214:	tbnz	w8, #0, 402220 <ferror@plt+0xa60>
  402218:	ldr	x8, [x10, #680]
  40221c:	b	4023a8 <ferror@plt+0xbe8>
  402220:	ldrb	w8, [x25, #672]
  402224:	ldrb	w4, [x28, #648]
  402228:	adrp	x26, 418000 <ferror@plt+0x16840>
  40222c:	add	x26, x26, #0x2b0
  402230:	cmp	w8, #0x0
  402234:	adrp	x1, 418000 <ferror@plt+0x16840>
  402238:	csel	w5, wzr, w19, ne  // ne = any
  40223c:	mov	x3, #0xffffffffffffffff    	// #-1
  402240:	mov	x0, x26
  402244:	add	x1, x1, #0x2b8
  402248:	mov	x2, xzr
  40224c:	mov	x6, x20
  402250:	bl	403028 <ferror@plt+0x1868>
  402254:	mov	x2, x0
  402258:	adrp	x24, 418000 <ferror@plt+0x16840>
  40225c:	tbz	x0, #63, 4022a4 <ferror@plt+0xae4>
  402260:	b	40267c <ferror@plt+0xebc>
  402264:	add	x9, x8, #0x1
  402268:	str	x9, [x0, #40]
  40226c:	strb	w1, [x8]
  402270:	ldrb	w8, [x25, #672]
  402274:	ldrb	w4, [x28, #648]
  402278:	adrp	x1, 418000 <ferror@plt+0x16840>
  40227c:	mov	x3, #0xffffffffffffffff    	// #-1
  402280:	cmp	w8, #0x0
  402284:	csel	w5, wzr, w19, ne  // ne = any
  402288:	mov	x0, x26
  40228c:	add	x1, x1, #0x2b8
  402290:	mov	x2, xzr
  402294:	mov	x6, x20
  402298:	bl	403028 <ferror@plt+0x1868>
  40229c:	mov	x2, x0
  4022a0:	tbnz	x0, #63, 40267c <ferror@plt+0xebc>
  4022a4:	cbz	x2, 402764 <ferror@plt+0xfa4>
  4022a8:	ldr	x0, [x27, #688]
  4022ac:	sub	x23, x2, #0x1
  4022b0:	ldrb	w9, [x28, #648]
  4022b4:	ldrb	w8, [x0, x23]
  4022b8:	cmp	w8, w9
  4022bc:	b.eq	402308 <ferror@plt+0xb48>  // b.none
  4022c0:	ldrb	w8, [x24, #644]
  4022c4:	tbnz	w8, #0, 402270 <ferror@plt+0xab0>
  4022c8:	ldr	x3, [x21, #608]
  4022cc:	mov	w1, #0x1                   	// #1
  4022d0:	bl	401480 <fwrite_unlocked@plt>
  4022d4:	ldr	x8, [x27, #688]
  4022d8:	ldrb	w9, [x25, #672]
  4022dc:	ldrb	w8, [x8, x23]
  4022e0:	cmp	w9, #0x0
  4022e4:	csel	w1, wzr, w19, ne  // ne = any
  4022e8:	cmp	w1, w8
  4022ec:	b.eq	402270 <ferror@plt+0xab0>  // b.none
  4022f0:	ldr	x0, [x21, #608]
  4022f4:	ldp	x8, x9, [x0, #40]
  4022f8:	cmp	x8, x9
  4022fc:	b.cc	402264 <ferror@plt+0xaa4>  // b.lo, b.ul, b.last
  402300:	bl	401630 <__overflow@plt>
  402304:	b	402270 <ferror@plt+0xab0>
  402308:	adrp	x10, 418000 <ferror@plt+0x16840>
  40230c:	ldr	x8, [x10, #680]
  402310:	ldr	x8, [x8]
  402314:	cmp	x8, #0x1
  402318:	b.hi	402378 <ferror@plt+0xbb8>  // b.pmore
  40231c:	ldr	x3, [x21, #608]
  402320:	mov	w1, #0x1                   	// #1
  402324:	mov	x2, x23
  402328:	mov	w24, #0x1                   	// #1
  40232c:	bl	401480 <fwrite_unlocked@plt>
  402330:	ldrb	w8, [x25, #672]
  402334:	ldrb	w9, [x28, #648]
  402338:	adrp	x10, 418000 <ferror@plt+0x16840>
  40233c:	cmp	w8, #0x0
  402340:	csel	w8, wzr, w19, ne  // ne = any
  402344:	cmp	w8, w9
  402348:	b.ne	40237c <ferror@plt+0xbbc>  // b.any
  40234c:	ldp	x8, x9, [x20, #8]
  402350:	cmp	x8, x9
  402354:	b.cs	40263c <ferror@plt+0xe7c>  // b.hs, b.nlast
  402358:	add	x9, x8, #0x1
  40235c:	str	x9, [x20, #8]
  402360:	ldrb	w0, [x8]
  402364:	mov	x1, x20
  402368:	bl	4016c0 <ungetc@plt>
  40236c:	adrp	x10, 418000 <ferror@plt+0x16840>
  402370:	mov	w24, #0x1                   	// #1
  402374:	b	40237c <ferror@plt+0xbbc>
  402378:	mov	w24, w22
  40237c:	ldr	x8, [x10, #680]
  402380:	ldr	x9, [x8, #8]
  402384:	cmp	x9, #0x1
  402388:	b.hi	40239c <ferror@plt+0xbdc>  // b.pmore
  40238c:	add	x8, x8, #0x10
  402390:	mov	w23, wzr
  402394:	str	x8, [x10, #680]
  402398:	b	4023a0 <ferror@plt+0xbe0>
  40239c:	mov	w23, wzr
  4023a0:	mov	w11, #0x2                   	// #2
  4023a4:	mov	w22, w24
  4023a8:	ldr	x8, [x8]
  4023ac:	cmp	x8, x11
  4023b0:	b.ls	402418 <ferror@plt+0xc58>  // b.plast
  4023b4:	ldp	x8, x9, [x20, #8]
  4023b8:	mov	w26, w23
  4023bc:	cmp	x8, x9
  4023c0:	b.cs	4023fc <ferror@plt+0xc3c>  // b.hs, b.nlast
  4023c4:	add	x9, x8, #0x1
  4023c8:	str	x9, [x20, #8]
  4023cc:	ldrb	w23, [x8]
  4023d0:	ldrb	w8, [x28, #648]
  4023d4:	cmp	w23, w8
  4023d8:	b.eq	4024ec <ferror@plt+0xd2c>  // b.none
  4023dc:	ldrb	w9, [x25, #672]
  4023e0:	cmp	w9, #0x0
  4023e4:	csel	w9, wzr, w19, ne  // ne = any
  4023e8:	cmn	w23, #0x1
  4023ec:	b.eq	4024ec <ferror@plt+0xd2c>  // b.none
  4023f0:	cmp	w23, w9
  4023f4:	b.ne	4023b4 <ferror@plt+0xbf4>  // b.any
  4023f8:	b	4024ec <ferror@plt+0xd2c>
  4023fc:	mov	x0, x20
  402400:	mov	x23, x11
  402404:	bl	4017a0 <__uflow@plt>
  402408:	mov	x11, x23
  40240c:	adrp	x10, 418000 <ferror@plt+0x16840>
  402410:	mov	w23, w0
  402414:	b	4023d0 <ferror@plt+0xc10>
  402418:	tbz	w22, #0, 402444 <ferror@plt+0xc84>
  40241c:	adrp	x8, 418000 <ferror@plt+0x16840>
  402420:	ldr	x2, [x8, #656]
  402424:	adrp	x8, 418000 <ferror@plt+0x16840>
  402428:	ldr	x0, [x8, #664]
  40242c:	ldr	x3, [x21, #608]
  402430:	mov	w1, #0x1                   	// #1
  402434:	mov	x22, x11
  402438:	bl	401480 <fwrite_unlocked@plt>
  40243c:	mov	x11, x22
  402440:	adrp	x10, 418000 <ferror@plt+0x16840>
  402444:	ldp	x8, x9, [x20, #8]
  402448:	cmp	x8, x9
  40244c:	b.cs	4024ac <ferror@plt+0xcec>  // b.hs, b.nlast
  402450:	add	x9, x8, #0x1
  402454:	str	x9, [x20, #8]
  402458:	ldrb	w24, [x8]
  40245c:	ldrb	w8, [x28, #648]
  402460:	cmp	w24, w8
  402464:	b.eq	4024e0 <ferror@plt+0xd20>  // b.none
  402468:	ldrb	w9, [x25, #672]
  40246c:	mov	w22, #0x1                   	// #1
  402470:	cmp	w9, #0x0
  402474:	csel	w9, wzr, w19, ne  // ne = any
  402478:	cmn	w24, #0x1
  40247c:	b.eq	4024e4 <ferror@plt+0xd24>  // b.none
  402480:	cmp	w24, w9
  402484:	b.eq	4024e4 <ferror@plt+0xd24>  // b.none
  402488:	ldr	x0, [x21, #608]
  40248c:	ldp	x8, x9, [x0, #40]
  402490:	cmp	x8, x9
  402494:	b.cs	4024c8 <ferror@plt+0xd08>  // b.hs, b.nlast
  402498:	add	x9, x8, #0x1
  40249c:	str	x9, [x0, #40]
  4024a0:	strb	w24, [x8]
  4024a4:	mov	w23, w24
  4024a8:	b	402444 <ferror@plt+0xc84>
  4024ac:	mov	x0, x20
  4024b0:	mov	x22, x11
  4024b4:	bl	4017a0 <__uflow@plt>
  4024b8:	mov	x11, x22
  4024bc:	adrp	x10, 418000 <ferror@plt+0x16840>
  4024c0:	mov	w24, w0
  4024c4:	b	40245c <ferror@plt+0xc9c>
  4024c8:	and	w1, w24, #0xff
  4024cc:	mov	x22, x11
  4024d0:	bl	401630 <__overflow@plt>
  4024d4:	mov	x11, x22
  4024d8:	adrp	x10, 418000 <ferror@plt+0x16840>
  4024dc:	b	4024a4 <ferror@plt+0xce4>
  4024e0:	mov	w22, #0x1                   	// #1
  4024e4:	mov	w26, w23
  4024e8:	mov	w23, w24
  4024ec:	ldrb	w9, [x25, #672]
  4024f0:	cmp	w9, #0x0
  4024f4:	csel	w9, wzr, w19, ne  // ne = any
  4024f8:	cmp	w23, w8
  4024fc:	b.ne	402538 <ferror@plt+0xd78>  // b.any
  402500:	cmp	w9, w8
  402504:	b.ne	402538 <ferror@plt+0xd78>  // b.any
  402508:	ldp	x8, x9, [x20, #8]
  40250c:	mov	x24, x11
  402510:	cmp	x8, x9
  402514:	b.cs	4025c0 <ferror@plt+0xe00>  // b.hs, b.nlast
  402518:	add	x9, x8, #0x1
  40251c:	str	x9, [x20, #8]
  402520:	ldrb	w0, [x8]
  402524:	mov	x1, x20
  402528:	bl	4016c0 <ungetc@plt>
  40252c:	ldrb	w8, [x28, #648]
  402530:	adrp	x10, 418000 <ferror@plt+0x16840>
  402534:	mov	x11, x24
  402538:	cmp	w23, w8
  40253c:	b.ne	402560 <ferror@plt+0xda0>  // b.any
  402540:	ldr	x8, [x10, #680]
  402544:	add	x11, x11, #0x1
  402548:	ldr	x9, [x8, #8]
  40254c:	cmp	x11, x9
  402550:	b.ls	402204 <ferror@plt+0xa44>  // b.plast
  402554:	add	x8, x8, #0x10
  402558:	str	x8, [x10, #680]
  40255c:	b	402204 <ferror@plt+0xa44>
  402560:	ldrb	w9, [x25, #672]
  402564:	cmp	w9, #0x0
  402568:	csel	w1, wzr, w19, ne  // ne = any
  40256c:	cmn	w23, #0x1
  402570:	cset	w12, eq  // eq = none
  402574:	b.eq	402580 <ferror@plt+0xdc0>  // b.none
  402578:	cmp	w23, w1
  40257c:	b.ne	402204 <ferror@plt+0xa44>  // b.any
  402580:	tbz	w22, #0, 4025f4 <ferror@plt+0xe34>
  402584:	cmp	w26, w1
  402588:	b.ne	40259c <ferror@plt+0xddc>  // b.any
  40258c:	cmp	w23, w1
  402590:	b.eq	40259c <ferror@plt+0xddc>  // b.none
  402594:	cmp	w1, w8
  402598:	b.ne	402608 <ferror@plt+0xe48>  // b.any
  40259c:	ldr	x0, [x21, #608]
  4025a0:	ldp	x8, x9, [x0, #40]
  4025a4:	cmp	x8, x9
  4025a8:	b.cs	402624 <ferror@plt+0xe64>  // b.hs, b.nlast
  4025ac:	add	x9, x8, #0x1
  4025b0:	str	x9, [x0, #40]
  4025b4:	strb	w1, [x8]
  4025b8:	tbz	w12, #0, 40260c <ferror@plt+0xe4c>
  4025bc:	b	402694 <ferror@plt+0xed4>
  4025c0:	mov	x0, x20
  4025c4:	bl	4017a0 <__uflow@plt>
  4025c8:	cmn	w0, #0x1
  4025cc:	b.ne	402524 <ferror@plt+0xd64>  // b.any
  4025d0:	ldrb	w9, [x25, #672]
  4025d4:	ldrb	w8, [x28, #648]
  4025d8:	mov	w23, #0xffffffff            	// #-1
  4025dc:	mov	w12, #0x1                   	// #1
  4025e0:	cmp	w9, #0x0
  4025e4:	csel	w1, wzr, w19, ne  // ne = any
  4025e8:	adrp	x10, 418000 <ferror@plt+0x16840>
  4025ec:	mov	x11, x24
  4025f0:	tbnz	w22, #0, 402584 <ferror@plt+0xdc4>
  4025f4:	cmp	x11, #0x1
  4025f8:	b.ne	402584 <ferror@plt+0xdc4>  // b.any
  4025fc:	adrp	x9, 418000 <ferror@plt+0x16840>
  402600:	ldrb	w9, [x9, #644]
  402604:	tbz	w9, #0, 402584 <ferror@plt+0xdc4>
  402608:	tbnz	w12, #0, 402694 <ferror@plt+0xed4>
  40260c:	adrp	x8, 418000 <ferror@plt+0x16840>
  402610:	ldr	x8, [x8, #1056]
  402614:	mov	w22, wzr
  402618:	mov	w11, #0x1                   	// #1
  40261c:	str	x8, [x10, #680]
  402620:	b	402204 <ferror@plt+0xa44>
  402624:	mov	w22, w12
  402628:	bl	401630 <__overflow@plt>
  40262c:	mov	w12, w22
  402630:	adrp	x10, 418000 <ferror@plt+0x16840>
  402634:	tbz	w12, #0, 40260c <ferror@plt+0xe4c>
  402638:	b	402694 <ferror@plt+0xed4>
  40263c:	mov	x0, x20
  402640:	bl	4017a0 <__uflow@plt>
  402644:	adrp	x10, 418000 <ferror@plt+0x16840>
  402648:	cmn	w0, #0x1
  40264c:	mov	w24, w22
  402650:	b.ne	402364 <ferror@plt+0xba4>  // b.any
  402654:	b	40237c <ferror@plt+0xbbc>
  402658:	cbz	x27, 402694 <ferror@plt+0xed4>
  40265c:	ldr	x0, [x19, #608]
  402660:	ldp	x8, x9, [x0, #40]
  402664:	cmp	x8, x9
  402668:	b.cs	40275c <ferror@plt+0xf9c>  // b.hs, b.nlast
  40266c:	add	x9, x8, #0x1
  402670:	str	x9, [x0, #40]
  402674:	strb	w1, [x8]
  402678:	b	402694 <ferror@plt+0xed4>
  40267c:	ldr	x0, [x27, #688]
  402680:	bl	4016b0 <free@plt>
  402684:	str	xzr, [x27, #688]
  402688:	ldrb	w8, [x20]
  40268c:	tst	w8, #0x30
  402690:	b.eq	402784 <ferror@plt+0xfc4>  // b.none
  402694:	ldrb	w8, [x20]
  402698:	tbnz	w8, #5, 4026cc <ferror@plt+0xf0c>
  40269c:	ldr	x19, [sp]
  4026a0:	adrp	x1, 406000 <ferror@plt+0x4840>
  4026a4:	add	x1, x1, #0x92e
  4026a8:	mov	x0, x19
  4026ac:	bl	401670 <strcmp@plt>
  4026b0:	cbz	w0, 402738 <ferror@plt+0xf78>
  4026b4:	mov	x0, x20
  4026b8:	bl	4057b0 <ferror@plt+0x3ff0>
  4026bc:	cmn	w0, #0x1
  4026c0:	b.eq	4026e4 <ferror@plt+0xf24>  // b.none
  4026c4:	mov	w0, #0x1                   	// #1
  4026c8:	b	402718 <ferror@plt+0xf58>
  4026cc:	bl	401790 <__errno_location@plt>
  4026d0:	ldr	w20, [x0]
  4026d4:	ldr	x2, [sp]
  4026d8:	mov	w1, #0x3                   	// #3
  4026dc:	mov	w0, wzr
  4026e0:	b	4026f8 <ferror@plt+0xf38>
  4026e4:	bl	401790 <__errno_location@plt>
  4026e8:	ldr	w20, [x0]
  4026ec:	mov	w1, #0x3                   	// #3
  4026f0:	mov	w0, wzr
  4026f4:	mov	x2, x19
  4026f8:	bl	404948 <ferror@plt+0x3188>
  4026fc:	adrp	x2, 406000 <ferror@plt+0x4840>
  402700:	mov	x3, x0
  402704:	add	x2, x2, #0xa26
  402708:	mov	w0, wzr
  40270c:	mov	w1, w20
  402710:	bl	4014b0 <error@plt>
  402714:	mov	w0, wzr
  402718:	ldp	x20, x19, [sp, #96]
  40271c:	ldp	x22, x21, [sp, #80]
  402720:	ldp	x24, x23, [sp, #64]
  402724:	ldp	x26, x25, [sp, #48]
  402728:	ldp	x28, x27, [sp, #32]
  40272c:	ldp	x29, x30, [sp, #16]
  402730:	add	sp, sp, #0x70
  402734:	ret
  402738:	mov	x0, x20
  40273c:	bl	401720 <clearerr_unlocked@plt>
  402740:	mov	w0, #0x1                   	// #1
  402744:	b	402718 <ferror@plt+0xf58>
  402748:	mov	x0, x20
  40274c:	bl	4017a0 <__uflow@plt>
  402750:	cmn	w0, #0x1
  402754:	b.ne	4021b8 <ferror@plt+0x9f8>  // b.any
  402758:	b	402694 <ferror@plt+0xed4>
  40275c:	bl	401630 <__overflow@plt>
  402760:	b	402694 <ferror@plt+0xed4>
  402764:	adrp	x0, 406000 <ferror@plt+0x4840>
  402768:	adrp	x1, 406000 <ferror@plt+0x4840>
  40276c:	adrp	x3, 406000 <ferror@plt+0x4840>
  402770:	add	x0, x0, #0x863
  402774:	add	x1, x1, #0x870
  402778:	add	x3, x3, #0x87a
  40277c:	mov	w2, #0x149                 	// #329
  402780:	bl	401780 <__assert_fail@plt>
  402784:	bl	405704 <ferror@plt+0x3f44>
  402788:	sub	sp, sp, #0x70
  40278c:	stp	x29, x30, [sp, #16]
  402790:	stp	x20, x19, [sp, #96]
  402794:	add	x29, sp, #0x10
  402798:	mov	x20, x0
  40279c:	stp	x28, x27, [sp, #32]
  4027a0:	stp	x26, x25, [sp, #48]
  4027a4:	stp	x24, x23, [sp, #64]
  4027a8:	stp	x22, x21, [sp, #80]
  4027ac:	stur	w1, [x29, #-4]
  4027b0:	tbz	w1, #0, 4027d8 <ferror@plt+0x1018>
  4027b4:	adrp	x1, 406000 <ferror@plt+0x4840>
  4027b8:	add	x1, x1, #0x92e
  4027bc:	mov	x0, x20
  4027c0:	bl	401670 <strcmp@plt>
  4027c4:	cmp	w0, #0x0
  4027c8:	cset	w28, eq  // eq = none
  4027cc:	cinc	x20, x20, eq  // eq = none
  4027d0:	mov	w25, w28
  4027d4:	b	4027e0 <ferror@plt+0x1020>
  4027d8:	mov	x28, xzr
  4027dc:	mov	w25, wzr
  4027e0:	mov	w26, wzr
  4027e4:	mov	w19, wzr
  4027e8:	mov	w24, #0x1                   	// #1
  4027ec:	adrp	x21, 418000 <ferror@plt+0x16840>
  4027f0:	adrp	x22, 418000 <ferror@plt+0x16840>
  4027f4:	mov	w27, w25
  4027f8:	b	402814 <ferror@plt+0x1054>
  4027fc:	tst	w25, #0x1
  402800:	mov	w19, wzr
  402804:	csinc	x24, x28, xzr, ne  // ne = any
  402808:	mov	w27, #0x1                   	// #1
  40280c:	mov	x28, xzr
  402810:	add	x20, x20, #0x1
  402814:	ldrb	w23, [x20]
  402818:	cmp	w23, #0x2c
  40281c:	b.eq	4028c8 <ferror@plt+0x1108>  // b.none
  402820:	cmp	w23, #0x2d
  402824:	b.ne	40283c <ferror@plt+0x107c>  // b.any
  402828:	tbnz	w27, #0, 402df4 <ferror@plt+0x1634>
  40282c:	cbnz	x28, 4027fc <ferror@plt+0x103c>
  402830:	eor	w8, w25, #0x1
  402834:	tbnz	w8, #0, 4027fc <ferror@plt+0x103c>
  402838:	b	402d64 <ferror@plt+0x15a4>
  40283c:	bl	401680 <__ctype_b_loc@plt>
  402840:	cbz	w23, 4028c8 <ferror@plt+0x1108>
  402844:	ldr	x8, [x0]
  402848:	ldrh	w8, [x8, x23, lsl #1]
  40284c:	tbnz	w8, #0, 4028c8 <ferror@plt+0x1108>
  402850:	sub	w8, w23, #0x30
  402854:	cmp	w8, #0x9
  402858:	b.hi	402e20 <ferror@plt+0x1660>  // b.pmore
  40285c:	adrp	x8, 418000 <ferror@plt+0x16840>
  402860:	ldr	x8, [x8, #704]
  402864:	cmp	x8, #0x0
  402868:	cset	w9, ne  // ne = any
  40286c:	and	w9, w19, w9
  402870:	tbnz	w9, #0, 402880 <ferror@plt+0x10c0>
  402874:	adrp	x8, 418000 <ferror@plt+0x16840>
  402878:	str	x20, [x8, #704]
  40287c:	mov	x8, x20
  402880:	mov	x9, #0x9999999999999999    	// #-7378697629483820647
  402884:	movk	x9, #0x1999, lsl #48
  402888:	cmp	x28, x9
  40288c:	b.hi	402d78 <ferror@plt+0x15b8>  // b.pmore
  402890:	mov	w9, #0xa                   	// #10
  402894:	madd	x9, x28, x9, x23
  402898:	sub	x9, x9, #0x30
  40289c:	cmp	x9, x28
  4028a0:	csel	x28, x28, x9, cc  // cc = lo, ul, last
  4028a4:	b.cc	402d78 <ferror@plt+0x15b8>  // b.lo, b.ul, b.last
  4028a8:	cmn	x28, #0x1
  4028ac:	b.eq	402d78 <ferror@plt+0x15b8>  // b.none
  4028b0:	eor	w8, w27, #0x1
  4028b4:	orr	w26, w26, w27
  4028b8:	orr	w25, w25, w8
  4028bc:	mov	w19, #0x1                   	// #1
  4028c0:	add	x20, x20, #0x1
  4028c4:	b	402814 <ferror@plt+0x1054>
  4028c8:	tbz	w27, #0, 402928 <ferror@plt+0x1168>
  4028cc:	ldur	w9, [x29, #-4]
  4028d0:	orr	w8, w25, w26
  4028d4:	tst	w8, #0x1
  4028d8:	csinc	x27, x24, xzr, ne  // ne = any
  4028dc:	tbnz	w9, #0, 4028e4 <ferror@plt+0x1124>
  4028e0:	tbz	w8, #0, 402e14 <ferror@plt+0x1654>
  4028e4:	tbz	w26, #0, 402964 <ferror@plt+0x11a4>
  4028e8:	cmp	x28, x27
  4028ec:	b.cc	402e70 <ferror@plt+0x16b0>  // b.lo, b.ul, b.last
  4028f0:	adrp	x10, 418000 <ferror@plt+0x16840>
  4028f4:	ldr	x8, [x21, #1064]
  4028f8:	ldr	x9, [x10, #712]
  4028fc:	cmp	x8, x9
  402900:	b.ne	4029ac <ferror@plt+0x11ec>  // b.any
  402904:	ldr	x0, [x22, #1056]
  402908:	cbz	x0, 4029d4 <ferror@plt+0x1214>
  40290c:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  402910:	movk	x9, #0x555, lsl #48
  402914:	cmp	x8, x9
  402918:	b.cs	402cc0 <ferror@plt+0x1500>  // b.hs, b.nlast
  40291c:	add	x8, x8, x8, lsr #1
  402920:	add	x8, x8, #0x1
  402924:	b	402a34 <ferror@plt+0x1274>
  402928:	cbz	x28, 402d64 <ferror@plt+0x15a4>
  40292c:	adrp	x10, 418000 <ferror@plt+0x16840>
  402930:	ldr	x8, [x21, #1064]
  402934:	ldr	x9, [x10, #712]
  402938:	cmp	x8, x9
  40293c:	b.ne	40299c <ferror@plt+0x11dc>  // b.any
  402940:	ldr	x0, [x22, #1056]
  402944:	cbz	x0, 4029b4 <ferror@plt+0x11f4>
  402948:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40294c:	movk	x9, #0x555, lsl #48
  402950:	cmp	x8, x9
  402954:	b.cs	402cc0 <ferror@plt+0x1500>  // b.hs, b.nlast
  402958:	add	x8, x8, x8, lsr #1
  40295c:	add	x8, x8, #0x1
  402960:	b	4029e8 <ferror@plt+0x1228>
  402964:	adrp	x10, 418000 <ferror@plt+0x16840>
  402968:	ldr	x8, [x21, #1064]
  40296c:	ldr	x9, [x10, #712]
  402970:	cmp	x8, x9
  402974:	b.ne	4029a4 <ferror@plt+0x11e4>  // b.any
  402978:	ldr	x0, [x22, #1056]
  40297c:	cbz	x0, 4029c4 <ferror@plt+0x1204>
  402980:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  402984:	movk	x9, #0x555, lsl #48
  402988:	cmp	x8, x9
  40298c:	b.cs	402cc0 <ferror@plt+0x1500>  // b.hs, b.nlast
  402990:	add	x8, x8, x8, lsr #1
  402994:	add	x8, x8, #0x1
  402998:	b	402a0c <ferror@plt+0x124c>
  40299c:	ldr	x0, [x22, #1056]
  4029a0:	b	4029fc <ferror@plt+0x123c>
  4029a4:	ldr	x0, [x22, #1056]
  4029a8:	b	402a20 <ferror@plt+0x1260>
  4029ac:	ldr	x0, [x22, #1056]
  4029b0:	b	402a48 <ferror@plt+0x1288>
  4029b4:	cbz	x8, 4029e4 <ferror@plt+0x1224>
  4029b8:	lsr	x9, x8, #59
  4029bc:	cbz	x9, 4029e8 <ferror@plt+0x1228>
  4029c0:	b	402cc0 <ferror@plt+0x1500>
  4029c4:	cbz	x8, 402a08 <ferror@plt+0x1248>
  4029c8:	lsr	x9, x8, #59
  4029cc:	cbz	x9, 402a0c <ferror@plt+0x124c>
  4029d0:	b	402cc0 <ferror@plt+0x1500>
  4029d4:	cbz	x8, 402a30 <ferror@plt+0x1270>
  4029d8:	lsr	x9, x8, #59
  4029dc:	cbz	x9, 402a34 <ferror@plt+0x1274>
  4029e0:	b	402cc0 <ferror@plt+0x1500>
  4029e4:	mov	w8, #0x8                   	// #8
  4029e8:	lsl	x1, x8, #4
  4029ec:	str	x8, [x10, #712]
  4029f0:	bl	405470 <ferror@plt+0x3cb0>
  4029f4:	ldr	x8, [x21, #1064]
  4029f8:	str	x0, [x22, #1056]
  4029fc:	add	x8, x0, x8, lsl #4
  402a00:	mov	x27, x28
  402a04:	b	402a4c <ferror@plt+0x128c>
  402a08:	mov	w8, #0x8                   	// #8
  402a0c:	lsl	x1, x8, #4
  402a10:	str	x8, [x10, #712]
  402a14:	bl	405470 <ferror@plt+0x3cb0>
  402a18:	ldr	x8, [x21, #1064]
  402a1c:	str	x0, [x22, #1056]
  402a20:	add	x8, x0, x8, lsl #4
  402a24:	mov	x28, #0xffffffffffffffff    	// #-1
  402a28:	mov	x24, x27
  402a2c:	b	402a4c <ferror@plt+0x128c>
  402a30:	mov	w8, #0x8                   	// #8
  402a34:	lsl	x1, x8, #4
  402a38:	str	x8, [x10, #712]
  402a3c:	bl	405470 <ferror@plt+0x3cb0>
  402a40:	ldr	x8, [x21, #1064]
  402a44:	str	x0, [x22, #1056]
  402a48:	add	x8, x0, x8, lsl #4
  402a4c:	str	x27, [x8]
  402a50:	ldr	x8, [x21, #1064]
  402a54:	add	x8, x0, x8, lsl #4
  402a58:	str	x28, [x8, #8]
  402a5c:	ldr	x8, [x21, #1064]
  402a60:	add	x1, x8, #0x1
  402a64:	str	x1, [x21, #1064]
  402a68:	ldrb	w8, [x20]
  402a6c:	cbz	w8, 402a8c <ferror@plt+0x12cc>
  402a70:	mov	x28, xzr
  402a74:	mov	w25, wzr
  402a78:	mov	w26, wzr
  402a7c:	mov	w27, wzr
  402a80:	mov	w19, wzr
  402a84:	add	x20, x20, #0x1
  402a88:	b	402814 <ferror@plt+0x1054>
  402a8c:	cbz	x1, 402e9c <ferror@plt+0x16dc>
  402a90:	adrp	x3, 402000 <ferror@plt+0x840>
  402a94:	add	x3, x3, #0xeb0
  402a98:	mov	w2, #0x10                  	// #16
  402a9c:	bl	4014d0 <qsort@plt>
  402aa0:	ldr	x20, [x21, #1064]
  402aa4:	cbz	x20, 402b44 <ferror@plt+0x1384>
  402aa8:	mov	x24, xzr
  402aac:	mov	x19, #0xffffffffffffffe     	// #1152921504606846974
  402ab0:	b	402ac0 <ferror@plt+0x1300>
  402ab4:	cmp	x25, x20
  402ab8:	mov	x24, x25
  402abc:	b.cs	402b44 <ferror@plt+0x1384>  // b.hs, b.nlast
  402ac0:	add	x25, x24, #0x1
  402ac4:	cmp	x25, x20
  402ac8:	b.cs	402ab4 <ferror@plt+0x12f4>  // b.hs, b.nlast
  402acc:	ldr	x8, [x22, #1056]
  402ad0:	lsl	x26, x25, #4
  402ad4:	add	x9, x8, x24, lsl #4
  402ad8:	ldr	x11, [x8, x26]
  402adc:	ldr	x10, [x9, #8]!
  402ae0:	cmp	x11, x10
  402ae4:	b.hi	402ab4 <ferror@plt+0x12f4>  // b.pmore
  402ae8:	sub	x27, x19, x24
  402aec:	add	x0, x8, x25, lsl #4
  402af0:	ldr	x8, [x0, #8]
  402af4:	add	x1, x0, #0x10
  402af8:	cmp	x8, x10
  402afc:	csel	x8, x8, x10, hi  // hi = pmore
  402b00:	str	x8, [x9]
  402b04:	ldr	x8, [x21, #1064]
  402b08:	add	x8, x27, x8
  402b0c:	lsl	x2, x8, #4
  402b10:	bl	401460 <memmove@plt>
  402b14:	ldr	x8, [x21, #1064]
  402b18:	sub	x20, x8, #0x1
  402b1c:	cmp	x25, x20
  402b20:	str	x20, [x21, #1064]
  402b24:	b.cs	402ab4 <ferror@plt+0x12f4>  // b.hs, b.nlast
  402b28:	ldr	x8, [x22, #1056]
  402b2c:	add	x9, x8, x24, lsl #4
  402b30:	ldr	x11, [x8, x26]
  402b34:	ldr	x10, [x9, #8]!
  402b38:	cmp	x11, x10
  402b3c:	b.ls	402aec <ferror@plt+0x132c>  // b.plast
  402b40:	b	402ab4 <ferror@plt+0x12f4>
  402b44:	ldur	w8, [x29, #-4]
  402b48:	tbz	w8, #1, 402d10 <ferror@plt+0x1550>
  402b4c:	ldr	x19, [x22, #1056]
  402b50:	adrp	x9, 418000 <ferror@plt+0x16840>
  402b54:	str	xzr, [x22, #1056]
  402b58:	str	xzr, [x21, #1064]
  402b5c:	str	xzr, [x9, #712]
  402b60:	ldr	x8, [x19]
  402b64:	cmp	x8, #0x2
  402b68:	b.cc	402bbc <ferror@plt+0x13fc>  // b.lo, b.ul, b.last
  402b6c:	sub	x23, x8, #0x1
  402b70:	mov	w8, #0x8                   	// #8
  402b74:	mov	w1, #0x80                  	// #128
  402b78:	mov	x0, xzr
  402b7c:	str	x8, [x9, #712]
  402b80:	bl	405470 <ferror@plt+0x3cb0>
  402b84:	ldr	x8, [x21, #1064]
  402b88:	mov	w9, #0x1                   	// #1
  402b8c:	str	x0, [x22, #1056]
  402b90:	lsl	x8, x8, #4
  402b94:	str	x9, [x0, x8]
  402b98:	ldr	x8, [x21, #1064]
  402b9c:	add	x8, x0, x8, lsl #4
  402ba0:	str	x23, [x8, #8]
  402ba4:	ldr	x8, [x21, #1064]
  402ba8:	add	x8, x8, #0x1
  402bac:	str	x8, [x21, #1064]
  402bb0:	cmp	x20, #0x2
  402bb4:	b.cs	402bcc <ferror@plt+0x140c>  // b.hs, b.nlast
  402bb8:	b	402c74 <ferror@plt+0x14b4>
  402bbc:	mov	x0, xzr
  402bc0:	mov	x8, xzr
  402bc4:	cmp	x20, #0x2
  402bc8:	b.cc	402c74 <ferror@plt+0x14b4>  // b.lo, b.ul, b.last
  402bcc:	sub	x24, x20, #0x1
  402bd0:	add	x25, x19, #0x10
  402bd4:	b	402c24 <ferror@plt+0x1464>
  402bd8:	mov	w8, #0x8                   	// #8
  402bdc:	adrp	x9, 418000 <ferror@plt+0x16840>
  402be0:	lsl	x1, x8, #4
  402be4:	str	x8, [x9, #712]
  402be8:	bl	405470 <ferror@plt+0x3cb0>
  402bec:	ldr	x8, [x21, #1064]
  402bf0:	str	x0, [x22, #1056]
  402bf4:	lsl	x8, x8, #4
  402bf8:	str	x27, [x0, x8]
  402bfc:	ldr	x8, [x21, #1064]
  402c00:	sub	x9, x26, #0x1
  402c04:	add	x8, x0, x8, lsl #4
  402c08:	str	x9, [x8, #8]
  402c0c:	ldr	x8, [x21, #1064]
  402c10:	add	x8, x8, #0x1
  402c14:	str	x8, [x21, #1064]
  402c18:	subs	x24, x24, #0x1
  402c1c:	add	x25, x25, #0x10
  402c20:	b.eq	402c74 <ferror@plt+0x14b4>  // b.none
  402c24:	ldp	x9, x26, [x25, #-8]
  402c28:	add	x27, x9, #0x1
  402c2c:	cmp	x27, x26
  402c30:	b.eq	402c18 <ferror@plt+0x1458>  // b.none
  402c34:	adrp	x9, 418000 <ferror@plt+0x16840>
  402c38:	ldr	x9, [x9, #712]
  402c3c:	cmp	x8, x9
  402c40:	b.ne	402bf4 <ferror@plt+0x1434>  // b.any
  402c44:	cbz	x0, 402c64 <ferror@plt+0x14a4>
  402c48:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  402c4c:	movk	x9, #0x555, lsl #48
  402c50:	cmp	x8, x9
  402c54:	b.cs	402cc0 <ferror@plt+0x1500>  // b.hs, b.nlast
  402c58:	add	x8, x8, x8, lsr #1
  402c5c:	add	x8, x8, #0x1
  402c60:	b	402bdc <ferror@plt+0x141c>
  402c64:	cbz	x8, 402bd8 <ferror@plt+0x1418>
  402c68:	lsr	x9, x8, #59
  402c6c:	cbz	x9, 402bdc <ferror@plt+0x141c>
  402c70:	b	402cc0 <ferror@plt+0x1500>
  402c74:	add	x9, x19, x20, lsl #4
  402c78:	ldur	x20, [x9, #-8]
  402c7c:	cmn	x20, #0x1
  402c80:	b.eq	402d04 <ferror@plt+0x1544>  // b.none
  402c84:	adrp	x10, 418000 <ferror@plt+0x16840>
  402c88:	ldr	x9, [x10, #712]
  402c8c:	cmp	x8, x9
  402c90:	b.ne	402cdc <ferror@plt+0x151c>  // b.any
  402c94:	cbz	x0, 402cb4 <ferror@plt+0x14f4>
  402c98:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  402c9c:	movk	x9, #0x555, lsl #48
  402ca0:	cmp	x8, x9
  402ca4:	b.cs	402cc0 <ferror@plt+0x1500>  // b.hs, b.nlast
  402ca8:	add	x8, x8, x8, lsr #1
  402cac:	add	x8, x8, #0x1
  402cb0:	b	402cc8 <ferror@plt+0x1508>
  402cb4:	cbz	x8, 402cc4 <ferror@plt+0x1504>
  402cb8:	lsr	x9, x8, #59
  402cbc:	cbz	x9, 402cc8 <ferror@plt+0x1508>
  402cc0:	bl	405704 <ferror@plt+0x3f44>
  402cc4:	mov	w8, #0x8                   	// #8
  402cc8:	lsl	x1, x8, #4
  402ccc:	str	x8, [x10, #712]
  402cd0:	bl	405470 <ferror@plt+0x3cb0>
  402cd4:	ldr	x8, [x21, #1064]
  402cd8:	str	x0, [x22, #1056]
  402cdc:	add	x9, x20, #0x1
  402ce0:	lsl	x8, x8, #4
  402ce4:	str	x9, [x0, x8]
  402ce8:	ldr	x8, [x21, #1064]
  402cec:	mov	x9, #0xffffffffffffffff    	// #-1
  402cf0:	add	x8, x0, x8, lsl #4
  402cf4:	str	x9, [x8, #8]
  402cf8:	ldr	x8, [x21, #1064]
  402cfc:	add	x8, x8, #0x1
  402d00:	str	x8, [x21, #1064]
  402d04:	mov	x0, x19
  402d08:	bl	4016b0 <free@plt>
  402d0c:	ldr	x20, [x21, #1064]
  402d10:	ldr	x0, [x22, #1056]
  402d14:	add	x8, x20, #0x1
  402d18:	lsl	x1, x8, #4
  402d1c:	str	x8, [x21, #1064]
  402d20:	bl	405470 <ferror@plt+0x3cb0>
  402d24:	ldr	x8, [x21, #1064]
  402d28:	mov	x9, #0xffffffffffffffff    	// #-1
  402d2c:	str	x0, [x22, #1056]
  402d30:	add	x8, x0, x8, lsl #4
  402d34:	stur	x9, [x8, #-8]
  402d38:	ldr	x8, [x21, #1064]
  402d3c:	add	x8, x0, x8, lsl #4
  402d40:	stur	x9, [x8, #-16]
  402d44:	ldp	x20, x19, [sp, #96]
  402d48:	ldp	x22, x21, [sp, #80]
  402d4c:	ldp	x24, x23, [sp, #64]
  402d50:	ldp	x26, x25, [sp, #48]
  402d54:	ldp	x28, x27, [sp, #32]
  402d58:	ldp	x29, x30, [sp, #16]
  402d5c:	add	sp, sp, #0x70
  402d60:	ret
  402d64:	adrp	x8, 406000 <ferror@plt+0x4840>
  402d68:	adrp	x9, 406000 <ferror@plt+0x4840>
  402d6c:	add	x8, x8, #0x8c6
  402d70:	add	x9, x9, #0x8f3
  402d74:	b	402e04 <ferror@plt+0x1644>
  402d78:	adrp	x1, 406000 <ferror@plt+0x4840>
  402d7c:	add	x1, x1, #0x949
  402d80:	mov	x0, x8
  402d84:	mov	x20, x8
  402d88:	bl	4016f0 <strspn@plt>
  402d8c:	mov	x1, x0
  402d90:	mov	x0, x20
  402d94:	bl	405748 <ferror@plt+0x3f88>
  402d98:	ldur	w10, [x29, #-4]
  402d9c:	adrp	x8, 406000 <ferror@plt+0x4840>
  402da0:	adrp	x9, 406000 <ferror@plt+0x4840>
  402da4:	add	x8, x8, #0x954
  402da8:	add	x9, x9, #0x97a
  402dac:	tst	w10, #0x4
  402db0:	mov	x20, x0
  402db4:	csel	x1, x9, x8, eq  // eq = none
  402db8:	mov	w2, #0x5                   	// #5
  402dbc:	mov	x0, xzr
  402dc0:	bl	401740 <dcgettext@plt>
  402dc4:	mov	x19, x0
  402dc8:	mov	x0, x20
  402dcc:	bl	404b88 <ferror@plt+0x33c8>
  402dd0:	mov	x3, x0
  402dd4:	mov	w0, wzr
  402dd8:	mov	w1, wzr
  402ddc:	mov	x2, x19
  402de0:	bl	4014b0 <error@plt>
  402de4:	mov	x0, x20
  402de8:	bl	4016b0 <free@plt>
  402dec:	mov	w0, #0x1                   	// #1
  402df0:	bl	4018dc <ferror@plt+0x11c>
  402df4:	adrp	x8, 406000 <ferror@plt+0x4840>
  402df8:	adrp	x9, 406000 <ferror@plt+0x4840>
  402dfc:	add	x8, x8, #0x892
  402e00:	add	x9, x9, #0x8b2
  402e04:	ldur	w10, [x29, #-4]
  402e08:	tst	w10, #0x4
  402e0c:	csel	x1, x9, x8, eq  // eq = none
  402e10:	b	402e78 <ferror@plt+0x16b8>
  402e14:	adrp	x1, 406000 <ferror@plt+0x4840>
  402e18:	add	x1, x1, #0x90e
  402e1c:	b	402e78 <ferror@plt+0x16b8>
  402e20:	ldur	w10, [x29, #-4]
  402e24:	adrp	x8, 406000 <ferror@plt+0x4840>
  402e28:	adrp	x9, 406000 <ferror@plt+0x4840>
  402e2c:	add	x8, x8, #0x997
  402e30:	add	x9, x9, #0x9ba
  402e34:	tst	w10, #0x4
  402e38:	csel	x1, x9, x8, eq  // eq = none
  402e3c:	mov	w2, #0x5                   	// #5
  402e40:	mov	x0, xzr
  402e44:	bl	401740 <dcgettext@plt>
  402e48:	mov	x19, x0
  402e4c:	mov	x0, x20
  402e50:	bl	404b88 <ferror@plt+0x33c8>
  402e54:	mov	x3, x0
  402e58:	mov	w0, wzr
  402e5c:	mov	w1, wzr
  402e60:	mov	x2, x19
  402e64:	bl	4014b0 <error@plt>
  402e68:	mov	w0, #0x1                   	// #1
  402e6c:	bl	4018dc <ferror@plt+0x11c>
  402e70:	adrp	x1, 406000 <ferror@plt+0x4840>
  402e74:	add	x1, x1, #0x930
  402e78:	mov	w2, #0x5                   	// #5
  402e7c:	mov	x0, xzr
  402e80:	bl	401740 <dcgettext@plt>
  402e84:	mov	x2, x0
  402e88:	mov	w0, wzr
  402e8c:	mov	w1, wzr
  402e90:	bl	4014b0 <error@plt>
  402e94:	mov	w0, #0x1                   	// #1
  402e98:	bl	4018dc <ferror@plt+0x11c>
  402e9c:	adrp	x8, 406000 <ferror@plt+0x4840>
  402ea0:	adrp	x9, 406000 <ferror@plt+0x4840>
  402ea4:	add	x8, x8, #0x9d1
  402ea8:	add	x9, x9, #0x9fa
  402eac:	b	402e04 <ferror@plt+0x1644>
  402eb0:	ldr	w8, [x0]
  402eb4:	ldr	w9, [x1]
  402eb8:	cmp	w8, w9
  402ebc:	cset	w8, gt
  402ec0:	csinv	w0, w8, wzr, ge  // ge = tcont
  402ec4:	ret
  402ec8:	stp	x29, x30, [sp, #-32]!
  402ecc:	str	x19, [sp, #16]
  402ed0:	adrp	x19, 418000 <ferror@plt+0x16840>
  402ed4:	ldr	x0, [x19, #1056]
  402ed8:	adrp	x8, 418000 <ferror@plt+0x16840>
  402edc:	str	xzr, [x8, #1064]
  402ee0:	adrp	x8, 418000 <ferror@plt+0x16840>
  402ee4:	mov	x29, sp
  402ee8:	str	xzr, [x8, #712]
  402eec:	bl	4016b0 <free@plt>
  402ef0:	str	xzr, [x19, #1056]
  402ef4:	ldr	x19, [sp, #16]
  402ef8:	ldp	x29, x30, [sp], #32
  402efc:	ret
  402f00:	adrp	x8, 418000 <ferror@plt+0x16840>
  402f04:	str	x0, [x8, #720]
  402f08:	ret
  402f0c:	and	w8, w0, #0x1
  402f10:	adrp	x9, 418000 <ferror@plt+0x16840>
  402f14:	strb	w8, [x9, #728]
  402f18:	ret
  402f1c:	stp	x29, x30, [sp, #-48]!
  402f20:	adrp	x8, 418000 <ferror@plt+0x16840>
  402f24:	ldr	x0, [x8, #608]
  402f28:	str	x21, [sp, #16]
  402f2c:	stp	x20, x19, [sp, #32]
  402f30:	mov	x29, sp
  402f34:	bl	4059c0 <ferror@plt+0x4200>
  402f38:	cbz	w0, 402f58 <ferror@plt+0x1798>
  402f3c:	adrp	x8, 418000 <ferror@plt+0x16840>
  402f40:	ldrb	w8, [x8, #728]
  402f44:	cbz	w8, 402f78 <ferror@plt+0x17b8>
  402f48:	bl	401790 <__errno_location@plt>
  402f4c:	ldr	w8, [x0]
  402f50:	cmp	w8, #0x20
  402f54:	b.ne	402f78 <ferror@plt+0x17b8>  // b.any
  402f58:	adrp	x8, 418000 <ferror@plt+0x16840>
  402f5c:	ldr	x0, [x8, #584]
  402f60:	bl	4059c0 <ferror@plt+0x4200>
  402f64:	cbnz	w0, 402fe4 <ferror@plt+0x1824>
  402f68:	ldp	x20, x19, [sp, #32]
  402f6c:	ldr	x21, [sp, #16]
  402f70:	ldp	x29, x30, [sp], #48
  402f74:	ret
  402f78:	adrp	x1, 406000 <ferror@plt+0x4840>
  402f7c:	add	x1, x1, #0xa16
  402f80:	mov	w2, #0x5                   	// #5
  402f84:	mov	x0, xzr
  402f88:	bl	401740 <dcgettext@plt>
  402f8c:	adrp	x8, 418000 <ferror@plt+0x16840>
  402f90:	ldr	x21, [x8, #720]
  402f94:	mov	x19, x0
  402f98:	bl	401790 <__errno_location@plt>
  402f9c:	ldr	w20, [x0]
  402fa0:	cbnz	x21, 402fc0 <ferror@plt+0x1800>
  402fa4:	adrp	x2, 406000 <ferror@plt+0x4840>
  402fa8:	add	x2, x2, #0xa26
  402fac:	mov	w0, wzr
  402fb0:	mov	w1, w20
  402fb4:	mov	x3, x19
  402fb8:	bl	4014b0 <error@plt>
  402fbc:	b	402fe4 <ferror@plt+0x1824>
  402fc0:	mov	x0, x21
  402fc4:	bl	404898 <ferror@plt+0x30d8>
  402fc8:	adrp	x2, 406000 <ferror@plt+0x4840>
  402fcc:	mov	x3, x0
  402fd0:	add	x2, x2, #0xa22
  402fd4:	mov	w0, wzr
  402fd8:	mov	w1, w20
  402fdc:	mov	x4, x19
  402fe0:	bl	4014b0 <error@plt>
  402fe4:	adrp	x8, 418000 <ferror@plt+0x16840>
  402fe8:	ldr	w0, [x8, #480]
  402fec:	bl	401470 <_exit@plt>
  402ff0:	b	401610 <posix_fadvise@plt>
  402ff4:	cbz	x0, 403024 <ferror@plt+0x1864>
  402ff8:	stp	x29, x30, [sp, #-32]!
  402ffc:	str	x19, [sp, #16]
  403000:	mov	x29, sp
  403004:	mov	w19, w1
  403008:	bl	401500 <fileno@plt>
  40300c:	mov	w3, w19
  403010:	ldr	x19, [sp, #16]
  403014:	mov	x1, xzr
  403018:	mov	x2, xzr
  40301c:	ldp	x29, x30, [sp], #32
  403020:	b	401610 <posix_fadvise@plt>
  403024:	ret
  403028:	sub	sp, sp, #0xa0
  40302c:	stp	x29, x30, [sp, #64]
  403030:	stp	x28, x27, [sp, #80]
  403034:	stp	x26, x25, [sp, #96]
  403038:	stp	x24, x23, [sp, #112]
  40303c:	stp	x22, x21, [sp, #128]
  403040:	stp	x20, x19, [sp, #144]
  403044:	ldr	x22, [x0]
  403048:	mov	x24, x6
  40304c:	mov	w19, w5
  403050:	mov	w20, w4
  403054:	mov	x25, x3
  403058:	mov	x28, x2
  40305c:	mov	x27, x0
  403060:	mov	x26, x1
  403064:	add	x29, sp, #0x40
  403068:	cbz	x22, 40307c <ferror@plt+0x18bc>
  40306c:	ldr	x21, [x26]
  403070:	subs	x23, x21, x28
  403074:	b.cs	4030a0 <ferror@plt+0x18e0>  // b.hs, b.nlast
  403078:	b	4032a4 <ferror@plt+0x1ae4>
  40307c:	cmp	x25, #0x40
  403080:	mov	w8, #0x40                  	// #64
  403084:	csel	x21, x25, x8, cc  // cc = lo, ul, last
  403088:	mov	x0, x21
  40308c:	bl	401540 <malloc@plt>
  403090:	cbz	x0, 4032ac <ferror@plt+0x1aec>
  403094:	mov	x22, x0
  403098:	subs	x23, x21, x28
  40309c:	b.cc	4032a4 <ferror@plt+0x1ae4>  // b.lo, b.ul, b.last
  4030a0:	cmp	x21, x25
  4030a4:	b.cc	4030ac <ferror@plt+0x18ec>  // b.lo, b.ul, b.last
  4030a8:	cbz	x23, 4032a4 <ferror@plt+0x1ae4>
  4030ac:	mov	x8, x28
  4030b0:	cmn	w19, #0x1
  4030b4:	stur	x8, [x29, #-24]
  4030b8:	eor	x8, x8, #0x8000000000000000
  4030bc:	str	x8, [sp, #24]
  4030c0:	csel	w8, w20, w19, eq  // eq = none
  4030c4:	cmn	w20, #0x1
  4030c8:	stp	x27, x26, [sp, #8]
  4030cc:	add	x28, x22, x28
  4030d0:	csel	w8, w19, w8, eq  // eq = none
  4030d4:	csel	w27, w19, w20, eq  // eq = none
  4030d8:	stur	w8, [x29, #-12]
  4030dc:	b	4030e4 <ferror@plt+0x1924>
  4030e0:	tbnz	w19, #0, 403274 <ferror@plt+0x1ab4>
  4030e4:	sub	x1, x29, #0x8
  4030e8:	mov	x0, x24
  4030ec:	bl	40588c <ferror@plt+0x40cc>
  4030f0:	mov	x20, x0
  4030f4:	cbz	x0, 403148 <ferror@plt+0x1988>
  4030f8:	ldur	x26, [x29, #-8]
  4030fc:	cmn	w27, #0x1
  403100:	b.eq	403138 <ferror@plt+0x1978>  // b.none
  403104:	ldur	w2, [x29, #-12]
  403108:	mov	x0, x20
  40310c:	mov	w1, w27
  403110:	mov	x3, x26
  403114:	bl	4032d8 <ferror@plt+0x1b18>
  403118:	cbz	x0, 403138 <ferror@plt+0x1978>
  40311c:	sub	x8, x0, x20
  403120:	add	x26, x8, #0x1
  403124:	stur	x26, [x29, #-8]
  403128:	mov	w19, #0x1                   	// #1
  40312c:	cmp	x21, x25
  403130:	b.cc	403190 <ferror@plt+0x19d0>  // b.lo, b.ul, b.last
  403134:	b	403204 <ferror@plt+0x1a44>
  403138:	mov	w19, wzr
  40313c:	cmp	x21, x25
  403140:	b.cc	403190 <ferror@plt+0x19d0>  // b.lo, b.ul, b.last
  403144:	b	403204 <ferror@plt+0x1a44>
  403148:	ldp	x8, x9, [x24, #8]
  40314c:	cmp	x8, x9
  403150:	b.cs	40325c <ferror@plt+0x1a9c>  // b.hs, b.nlast
  403154:	add	x9, x8, #0x1
  403158:	str	x9, [x24, #8]
  40315c:	ldrb	w0, [x8]
  403160:	ldur	w9, [x29, #-12]
  403164:	cmp	w0, w27
  403168:	mov	w8, #0x1                   	// #1
  40316c:	stur	x8, [x29, #-8]
  403170:	cset	w8, eq  // eq = none
  403174:	cmp	w0, w9
  403178:	cset	w9, eq  // eq = none
  40317c:	orr	w19, w8, w9
  403180:	mov	w26, #0x1                   	// #1
  403184:	stur	w0, [x29, #-28]
  403188:	cmp	x21, x25
  40318c:	b.cs	403204 <ferror@plt+0x1a44>  // b.hs, b.nlast
  403190:	add	x8, x26, #0x1
  403194:	cmp	x23, x8
  403198:	b.cs	403204 <ferror@plt+0x1a44>  // b.hs, b.nlast
  40319c:	add	x9, x21, #0x40
  4031a0:	lsl	x10, x21, #1
  4031a4:	cmp	x21, #0x40
  4031a8:	sub	x28, x28, x22
  4031ac:	csel	x9, x9, x10, cc  // cc = lo, ul, last
  4031b0:	sub	x10, x9, x28
  4031b4:	add	x11, x8, x28
  4031b8:	cmp	x10, x8
  4031bc:	csel	x8, x11, x9, cc  // cc = lo, ul, last
  4031c0:	cmp	x8, x25
  4031c4:	ccmp	x21, x8, #0x2, ls  // ls = plast
  4031c8:	csel	x26, x25, x8, cs  // cs = hs, nlast
  4031cc:	ldur	x8, [x29, #-24]
  4031d0:	cmp	x26, x8
  4031d4:	b.pl	4031e4 <ferror@plt+0x1a24>  // b.nfrst
  4031d8:	ldr	x26, [sp, #24]
  4031dc:	cmp	x21, x26
  4031e0:	b.eq	40329c <ferror@plt+0x1adc>  // b.none
  4031e4:	mov	x0, x22
  4031e8:	mov	x1, x26
  4031ec:	bl	4015d0 <realloc@plt>
  4031f0:	cbz	x0, 4032a0 <ferror@plt+0x1ae0>
  4031f4:	sub	x23, x26, x28
  4031f8:	add	x28, x0, x28
  4031fc:	mov	x22, x0
  403200:	mov	x21, x26
  403204:	cmp	x23, #0x2
  403208:	b.cc	403244 <ferror@plt+0x1a84>  // b.lo, b.ul, b.last
  40320c:	ldur	x8, [x29, #-8]
  403210:	sub	x9, x23, #0x1
  403214:	cmp	x8, x9
  403218:	csel	x26, x8, x9, cc  // cc = lo, ul, last
  40321c:	cbz	x20, 403234 <ferror@plt+0x1a74>
  403220:	mov	x0, x28
  403224:	mov	x1, x20
  403228:	mov	x2, x26
  40322c:	bl	401450 <memcpy@plt>
  403230:	b	40323c <ferror@plt+0x1a7c>
  403234:	ldur	w8, [x29, #-28]
  403238:	strb	w8, [x28]
  40323c:	add	x28, x28, x26
  403240:	sub	x23, x23, x26
  403244:	cbz	x20, 4030e0 <ferror@plt+0x1920>
  403248:	ldur	x1, [x29, #-8]
  40324c:	mov	x0, x24
  403250:	bl	405a34 <ferror@plt+0x4274>
  403254:	cbz	w0, 4030e0 <ferror@plt+0x1920>
  403258:	b	4032a0 <ferror@plt+0x1ae0>
  40325c:	mov	x0, x24
  403260:	bl	4017a0 <__uflow@plt>
  403264:	cmn	w0, #0x1
  403268:	b.ne	403160 <ferror@plt+0x19a0>  // b.any
  40326c:	cmp	x28, x22
  403270:	b.eq	4032d0 <ferror@plt+0x1b10>  // b.none
  403274:	ldur	x8, [x29, #-24]
  403278:	ldr	x9, [sp, #8]
  40327c:	strb	wzr, [x28]
  403280:	add	x8, x22, x8
  403284:	subs	x8, x28, x8
  403288:	csinv	x0, x8, xzr, ne  // ne = any
  40328c:	ldr	x8, [sp, #16]
  403290:	str	x22, [x9]
  403294:	str	x21, [x8]
  403298:	b	4032b0 <ferror@plt+0x1af0>
  40329c:	ldr	x21, [sp, #24]
  4032a0:	ldp	x27, x26, [sp, #8]
  4032a4:	str	x22, [x27]
  4032a8:	str	x21, [x26]
  4032ac:	mov	x0, #0xffffffffffffffff    	// #-1
  4032b0:	ldp	x20, x19, [sp, #144]
  4032b4:	ldp	x22, x21, [sp, #128]
  4032b8:	ldp	x24, x23, [sp, #112]
  4032bc:	ldp	x26, x25, [sp, #96]
  4032c0:	ldp	x28, x27, [sp, #80]
  4032c4:	ldp	x29, x30, [sp, #64]
  4032c8:	add	sp, sp, #0xa0
  4032cc:	ret
  4032d0:	mov	x22, x28
  4032d4:	b	4032a0 <ferror@plt+0x1ae0>
  4032d8:	and	w1, w1, #0xff
  4032dc:	and	w8, w2, #0xff
  4032e0:	cmp	w1, w8
  4032e4:	b.ne	4032f0 <ferror@plt+0x1b30>  // b.any
  4032e8:	mov	x2, x3
  4032ec:	b	401730 <memchr@plt>
  4032f0:	cbz	x3, 40331c <ferror@plt+0x1b5c>
  4032f4:	and	x9, x0, #0x7
  4032f8:	cbz	x9, 40331c <ferror@plt+0x1b5c>
  4032fc:	ldrb	w9, [x0]
  403300:	cmp	w1, w9
  403304:	b.eq	4033b8 <ferror@plt+0x1bf8>  // b.none
  403308:	cmp	w8, w9
  40330c:	b.eq	4033b8 <ferror@plt+0x1bf8>  // b.none
  403310:	subs	x3, x3, #0x1
  403314:	add	x0, x0, #0x1
  403318:	b.ne	4032f4 <ferror@plt+0x1b34>  // b.any
  40331c:	mov	w12, w1
  403320:	mov	w13, w8
  403324:	bfi	w12, w12, #8, #8
  403328:	bfi	w13, w13, #8, #8
  40332c:	mov	x11, #0xfefefefefefefefe    	// #-72340172838076674
  403330:	bfi	x12, x12, #16, #16
  403334:	bfi	x13, x13, #16, #16
  403338:	movk	x11, #0xfeff
  40333c:	bfi	x12, x12, #32, #32
  403340:	bfi	x13, x13, #32, #32
  403344:	mov	x9, x3
  403348:	subs	x3, x3, #0x8
  40334c:	mov	x10, x0
  403350:	b.cc	403384 <ferror@plt+0x1bc4>  // b.lo, b.ul, b.last
  403354:	mov	x0, x10
  403358:	ldr	x14, [x0], #8
  40335c:	eor	x15, x14, x12
  403360:	eor	x14, x14, x13
  403364:	add	x16, x15, x11
  403368:	add	x17, x14, x11
  40336c:	bic	x15, x16, x15
  403370:	bic	x14, x17, x14
  403374:	orr	x14, x15, x14
  403378:	and	x14, x14, #0x8080808080808080
  40337c:	cbz	x14, 403344 <ferror@plt+0x1b84>
  403380:	b	403388 <ferror@plt+0x1bc8>
  403384:	cbz	x9, 4033ac <ferror@plt+0x1bec>
  403388:	mov	x11, xzr
  40338c:	ldrb	w12, [x10, x11]
  403390:	cmp	w1, w12
  403394:	b.eq	4033b4 <ferror@plt+0x1bf4>  // b.none
  403398:	cmp	w8, w12
  40339c:	b.eq	4033b4 <ferror@plt+0x1bf4>  // b.none
  4033a0:	add	x11, x11, #0x1
  4033a4:	cmp	x9, x11
  4033a8:	b.ne	40338c <ferror@plt+0x1bcc>  // b.any
  4033ac:	mov	x0, xzr
  4033b0:	ret
  4033b4:	add	x0, x10, x11
  4033b8:	ret
  4033bc:	stp	x29, x30, [sp, #-32]!
  4033c0:	stp	x20, x19, [sp, #16]
  4033c4:	mov	x29, sp
  4033c8:	cbz	x0, 403448 <ferror@plt+0x1c88>
  4033cc:	mov	w1, #0x2f                  	// #47
  4033d0:	mov	x19, x0
  4033d4:	bl	4015e0 <strrchr@plt>
  4033d8:	cmp	x0, #0x0
  4033dc:	csinc	x20, x19, x0, eq  // eq = none
  4033e0:	sub	x8, x20, x19
  4033e4:	cmp	x8, #0x7
  4033e8:	b.lt	40342c <ferror@plt+0x1c6c>  // b.tstop
  4033ec:	adrp	x1, 406000 <ferror@plt+0x4840>
  4033f0:	sub	x0, x20, #0x7
  4033f4:	add	x1, x1, #0xa61
  4033f8:	mov	w2, #0x7                   	// #7
  4033fc:	bl	401550 <strncmp@plt>
  403400:	cbnz	w0, 40342c <ferror@plt+0x1c6c>
  403404:	adrp	x1, 406000 <ferror@plt+0x4840>
  403408:	add	x1, x1, #0xa69
  40340c:	mov	w2, #0x3                   	// #3
  403410:	mov	x0, x20
  403414:	bl	401550 <strncmp@plt>
  403418:	mov	x19, x20
  40341c:	cbnz	w0, 40342c <ferror@plt+0x1c6c>
  403420:	add	x19, x20, #0x3
  403424:	adrp	x8, 418000 <ferror@plt+0x16840>
  403428:	str	x19, [x8, #624]
  40342c:	adrp	x8, 418000 <ferror@plt+0x16840>
  403430:	adrp	x9, 418000 <ferror@plt+0x16840>
  403434:	str	x19, [x8, #736]
  403438:	str	x19, [x9, #576]
  40343c:	ldp	x20, x19, [sp, #16]
  403440:	ldp	x29, x30, [sp], #32
  403444:	ret
  403448:	adrp	x8, 418000 <ferror@plt+0x16840>
  40344c:	ldr	x3, [x8, #584]
  403450:	adrp	x0, 406000 <ferror@plt+0x4840>
  403454:	add	x0, x0, #0xa29
  403458:	mov	w1, #0x37                  	// #55
  40345c:	mov	w2, #0x1                   	// #1
  403460:	bl	401700 <fwrite@plt>
  403464:	bl	401600 <abort@plt>
  403468:	stp	x29, x30, [sp, #-48]!
  40346c:	str	x21, [sp, #16]
  403470:	stp	x20, x19, [sp, #32]
  403474:	mov	x29, sp
  403478:	mov	x19, x0
  40347c:	bl	401790 <__errno_location@plt>
  403480:	ldr	w21, [x0]
  403484:	adrp	x8, 418000 <ferror@plt+0x16840>
  403488:	add	x8, x8, #0x2e8
  40348c:	cmp	x19, #0x0
  403490:	mov	x20, x0
  403494:	csel	x0, x8, x19, eq  // eq = none
  403498:	mov	w1, #0x38                  	// #56
  40349c:	bl	405658 <ferror@plt+0x3e98>
  4034a0:	str	w21, [x20]
  4034a4:	ldp	x20, x19, [sp, #32]
  4034a8:	ldr	x21, [sp, #16]
  4034ac:	ldp	x29, x30, [sp], #48
  4034b0:	ret
  4034b4:	adrp	x8, 418000 <ferror@plt+0x16840>
  4034b8:	add	x8, x8, #0x2e8
  4034bc:	cmp	x0, #0x0
  4034c0:	csel	x8, x8, x0, eq  // eq = none
  4034c4:	ldr	w0, [x8]
  4034c8:	ret
  4034cc:	adrp	x8, 418000 <ferror@plt+0x16840>
  4034d0:	add	x8, x8, #0x2e8
  4034d4:	cmp	x0, #0x0
  4034d8:	csel	x8, x8, x0, eq  // eq = none
  4034dc:	str	w1, [x8]
  4034e0:	ret
  4034e4:	adrp	x8, 418000 <ferror@plt+0x16840>
  4034e8:	add	x8, x8, #0x2e8
  4034ec:	cmp	x0, #0x0
  4034f0:	ubfx	w9, w1, #5, #3
  4034f4:	csel	x8, x8, x0, eq  // eq = none
  4034f8:	add	x8, x8, w9, uxtw #2
  4034fc:	ldr	w9, [x8, #8]
  403500:	lsr	w10, w9, w1
  403504:	and	w0, w10, #0x1
  403508:	and	w10, w2, #0x1
  40350c:	eor	w10, w0, w10
  403510:	lsl	w10, w10, w1
  403514:	eor	w9, w10, w9
  403518:	str	w9, [x8, #8]
  40351c:	ret
  403520:	adrp	x8, 418000 <ferror@plt+0x16840>
  403524:	add	x8, x8, #0x2e8
  403528:	cmp	x0, #0x0
  40352c:	csel	x8, x8, x0, eq  // eq = none
  403530:	ldr	w0, [x8, #4]
  403534:	str	w1, [x8, #4]
  403538:	ret
  40353c:	stp	x29, x30, [sp, #-16]!
  403540:	adrp	x8, 418000 <ferror@plt+0x16840>
  403544:	add	x8, x8, #0x2e8
  403548:	cmp	x0, #0x0
  40354c:	csel	x8, x8, x0, eq  // eq = none
  403550:	mov	w9, #0xa                   	// #10
  403554:	mov	x29, sp
  403558:	str	w9, [x8]
  40355c:	cbz	x1, 403570 <ferror@plt+0x1db0>
  403560:	cbz	x2, 403570 <ferror@plt+0x1db0>
  403564:	stp	x1, x2, [x8, #40]
  403568:	ldp	x29, x30, [sp], #16
  40356c:	ret
  403570:	bl	401600 <abort@plt>
  403574:	sub	sp, sp, #0x60
  403578:	adrp	x8, 418000 <ferror@plt+0x16840>
  40357c:	add	x8, x8, #0x2e8
  403580:	cmp	x4, #0x0
  403584:	stp	x29, x30, [sp, #16]
  403588:	str	x25, [sp, #32]
  40358c:	stp	x24, x23, [sp, #48]
  403590:	stp	x22, x21, [sp, #64]
  403594:	stp	x20, x19, [sp, #80]
  403598:	add	x29, sp, #0x10
  40359c:	mov	x19, x3
  4035a0:	mov	x20, x2
  4035a4:	mov	x21, x1
  4035a8:	mov	x22, x0
  4035ac:	csel	x24, x8, x4, eq  // eq = none
  4035b0:	bl	401790 <__errno_location@plt>
  4035b4:	ldp	w4, w5, [x24]
  4035b8:	ldp	x7, x8, [x24, #40]
  4035bc:	ldr	w25, [x0]
  4035c0:	mov	x23, x0
  4035c4:	add	x6, x24, #0x8
  4035c8:	mov	x0, x22
  4035cc:	mov	x1, x21
  4035d0:	mov	x2, x20
  4035d4:	mov	x3, x19
  4035d8:	str	x8, [sp]
  4035dc:	bl	403600 <ferror@plt+0x1e40>
  4035e0:	str	w25, [x23]
  4035e4:	ldp	x20, x19, [sp, #80]
  4035e8:	ldp	x22, x21, [sp, #64]
  4035ec:	ldp	x24, x23, [sp, #48]
  4035f0:	ldr	x25, [sp, #32]
  4035f4:	ldp	x29, x30, [sp, #16]
  4035f8:	add	sp, sp, #0x60
  4035fc:	ret
  403600:	sub	sp, sp, #0x120
  403604:	stp	x29, x30, [sp, #192]
  403608:	add	x29, sp, #0xc0
  40360c:	ldr	x8, [x29, #96]
  403610:	stp	x28, x27, [sp, #208]
  403614:	stp	x26, x25, [sp, #224]
  403618:	stp	x24, x23, [sp, #240]
  40361c:	stp	x22, x21, [sp, #256]
  403620:	stp	x20, x19, [sp, #272]
  403624:	str	x7, [sp, #88]
  403628:	stur	x6, [x29, #-40]
  40362c:	mov	w19, w5
  403630:	mov	w22, w4
  403634:	mov	x28, x3
  403638:	mov	x20, x2
  40363c:	mov	x24, x1
  403640:	stur	x8, [x29, #-88]
  403644:	mov	x21, x0
  403648:	bl	4016d0 <__ctype_get_mb_cur_max@plt>
  40364c:	mov	w4, w22
  403650:	mov	w8, wzr
  403654:	mov	w14, wzr
  403658:	str	w19, [sp, #80]
  40365c:	ubfx	w19, w19, #1, #1
  403660:	add	x9, x20, #0x1
  403664:	mov	w25, #0x1                   	// #1
  403668:	str	x0, [sp, #48]
  40366c:	str	xzr, [sp, #64]
  403670:	stur	xzr, [x29, #-64]
  403674:	stur	xzr, [x29, #-32]
  403678:	str	wzr, [sp, #72]
  40367c:	stur	x20, [x29, #-80]
  403680:	str	x9, [sp, #96]
  403684:	cmp	w4, #0xa
  403688:	b.hi	404254 <ferror@plt+0x2a94>  // b.pmore
  40368c:	adrp	x12, 406000 <ferror@plt+0x4840>
  403690:	mov	w9, w4
  403694:	add	x12, x12, #0xa70
  403698:	mov	x22, x24
  40369c:	adr	x10, 4036bc <ferror@plt+0x1efc>
  4036a0:	ldrb	w11, [x12, x9]
  4036a4:	add	x10, x10, x11, lsl #2
  4036a8:	ldur	x24, [x29, #-80]
  4036ac:	mov	x20, xzr
  4036b0:	mov	w16, wzr
  4036b4:	mov	w9, #0x1                   	// #1
  4036b8:	br	x10
  4036bc:	adrp	x0, 406000 <ferror@plt+0x4840>
  4036c0:	add	x0, x0, #0xbce
  4036c4:	mov	w1, w4
  4036c8:	mov	w20, w4
  4036cc:	mov	w23, w14
  4036d0:	bl	404ba0 <ferror@plt+0x33e0>
  4036d4:	str	x0, [sp, #88]
  4036d8:	adrp	x0, 406000 <ferror@plt+0x4840>
  4036dc:	add	x0, x0, #0xbd0
  4036e0:	mov	w1, w20
  4036e4:	bl	404ba0 <ferror@plt+0x33e0>
  4036e8:	mov	w14, w23
  4036ec:	mov	w4, w20
  4036f0:	stur	x0, [x29, #-88]
  4036f4:	tbnz	w19, #0, 403738 <ferror@plt+0x1f78>
  4036f8:	ldr	x8, [sp, #88]
  4036fc:	ldrb	w9, [x8]
  403700:	cbz	w9, 403738 <ferror@plt+0x1f78>
  403704:	mov	w27, w14
  403708:	mov	w26, w4
  40370c:	mov	x10, xzr
  403710:	add	x8, x8, #0x1
  403714:	b	403728 <ferror@plt+0x1f68>
  403718:	ldrb	w9, [x8, x10]
  40371c:	add	x20, x10, #0x1
  403720:	mov	x10, x20
  403724:	cbz	w9, 403744 <ferror@plt+0x1f84>
  403728:	cmp	x10, x22
  40372c:	b.cs	403718 <ferror@plt+0x1f58>  // b.hs, b.nlast
  403730:	strb	w9, [x21, x10]
  403734:	b	403718 <ferror@plt+0x1f58>
  403738:	mov	w27, w14
  40373c:	mov	w26, w4
  403740:	mov	x20, xzr
  403744:	ldur	x23, [x29, #-88]
  403748:	mov	x0, x23
  40374c:	bl	401490 <strlen@plt>
  403750:	stur	x0, [x29, #-32]
  403754:	stur	x23, [x29, #-64]
  403758:	mov	w9, #0x1                   	// #1
  40375c:	mov	w16, w19
  403760:	mov	w4, w26
  403764:	mov	w14, w27
  403768:	b	403810 <ferror@plt+0x2050>
  40376c:	mov	w8, #0x1                   	// #1
  403770:	b	4037ec <ferror@plt+0x202c>
  403774:	mov	w4, wzr
  403778:	mov	x20, xzr
  40377c:	mov	w16, wzr
  403780:	mov	w9, w8
  403784:	b	403810 <ferror@plt+0x2050>
  403788:	tbnz	w19, #0, 4037ec <ferror@plt+0x202c>
  40378c:	mov	w9, w8
  403790:	mov	w16, wzr
  403794:	cbz	x22, 4037a0 <ferror@plt+0x1fe0>
  403798:	mov	w8, #0x27                  	// #39
  40379c:	strb	w8, [x21]
  4037a0:	adrp	x8, 406000 <ferror@plt+0x4840>
  4037a4:	add	x8, x8, #0xbd0
  4037a8:	stur	x8, [x29, #-64]
  4037ac:	mov	w8, #0x1                   	// #1
  4037b0:	mov	w4, #0x2                   	// #2
  4037b4:	mov	w20, #0x1                   	// #1
  4037b8:	stur	x8, [x29, #-32]
  4037bc:	b	403810 <ferror@plt+0x2050>
  4037c0:	tbz	w19, #0, 4040ec <ferror@plt+0x292c>
  4037c4:	mov	w8, #0x1                   	// #1
  4037c8:	stur	x8, [x29, #-32]
  4037cc:	adrp	x8, 406000 <ferror@plt+0x4840>
  4037d0:	add	x8, x8, #0xbcc
  4037d4:	mov	x20, xzr
  4037d8:	mov	w4, #0x5                   	// #5
  4037dc:	stur	x8, [x29, #-64]
  4037e0:	mov	w9, #0x1                   	// #1
  4037e4:	b	40380c <ferror@plt+0x204c>
  4037e8:	tbz	w19, #0, 404120 <ferror@plt+0x2960>
  4037ec:	mov	w9, #0x1                   	// #1
  4037f0:	stur	x9, [x29, #-32]
  4037f4:	adrp	x9, 406000 <ferror@plt+0x4840>
  4037f8:	add	x9, x9, #0xbd0
  4037fc:	mov	x20, xzr
  403800:	mov	w4, #0x2                   	// #2
  403804:	stur	x9, [x29, #-64]
  403808:	mov	w9, w8
  40380c:	mov	w16, #0x1                   	// #1
  403810:	mov	w15, w9
  403814:	ldp	x8, x9, [x29, #-40]
  403818:	eor	w17, w16, #0x1
  40381c:	stur	w17, [x29, #-68]
  403820:	mov	x23, xzr
  403824:	cmp	x8, #0x0
  403828:	cset	w8, eq  // eq = none
  40382c:	cmp	x9, #0x0
  403830:	cset	w9, ne  // ne = any
  403834:	cmp	w4, #0x2
  403838:	cset	w10, ne  // ne = any
  40383c:	and	w13, w10, w15
  403840:	and	w12, w9, w16
  403844:	orr	w10, w10, w17
  403848:	and	w17, w9, w13
  40384c:	orr	w9, w13, w16
  403850:	eor	w9, w9, #0x1
  403854:	cset	w11, eq  // eq = none
  403858:	orr	w8, w8, w9
  40385c:	and	w12, w15, w12
  403860:	str	w10, [sp, #84]
  403864:	and	w10, w11, w16
  403868:	stur	w8, [x29, #-24]
  40386c:	eor	w8, w15, #0x1
  403870:	str	w12, [sp, #56]
  403874:	str	w10, [sp, #76]
  403878:	stur	w15, [x29, #-72]
  40387c:	str	w8, [sp, #60]
  403880:	stp	w16, w4, [x29, #-48]
  403884:	stur	w17, [x29, #-52]
  403888:	cmn	x28, #0x1
  40388c:	b.eq	40389c <ferror@plt+0x20dc>  // b.none
  403890:	cmp	x23, x28
  403894:	b.ne	4038a4 <ferror@plt+0x20e4>  // b.any
  403898:	b	40407c <ferror@plt+0x28bc>
  40389c:	ldrb	w8, [x24, x23]
  4038a0:	cbz	w8, 404084 <ferror@plt+0x28c4>
  4038a4:	cbz	w17, 4038e4 <ferror@plt+0x2124>
  4038a8:	ldur	x8, [x29, #-32]
  4038ac:	cmp	x8, #0x2
  4038b0:	add	x19, x23, x8
  4038b4:	b.cc	4038dc <ferror@plt+0x211c>  // b.lo, b.ul, b.last
  4038b8:	cmn	x28, #0x1
  4038bc:	b.ne	4038dc <ferror@plt+0x211c>  // b.any
  4038c0:	mov	x0, x24
  4038c4:	mov	w26, w14
  4038c8:	bl	401490 <strlen@plt>
  4038cc:	ldp	w17, w16, [x29, #-52]
  4038d0:	ldur	w4, [x29, #-44]
  4038d4:	mov	w14, w26
  4038d8:	mov	x28, x0
  4038dc:	cmp	x19, x28
  4038e0:	b.ls	4038ec <ferror@plt+0x212c>  // b.plast
  4038e4:	mov	w27, wzr
  4038e8:	b	403924 <ferror@plt+0x2164>
  4038ec:	ldur	x1, [x29, #-64]
  4038f0:	ldur	x2, [x29, #-32]
  4038f4:	add	x0, x24, x23
  4038f8:	mov	w19, w14
  4038fc:	bl	4015c0 <bcmp@plt>
  403900:	ldur	w9, [x29, #-68]
  403904:	cmp	w0, #0x0
  403908:	cset	w8, ne  // ne = any
  40390c:	cset	w27, eq  // eq = none
  403910:	orr	w8, w8, w9
  403914:	tbz	w8, #0, 404158 <ferror@plt+0x2998>
  403918:	ldp	w16, w4, [x29, #-48]
  40391c:	ldur	w17, [x29, #-52]
  403920:	mov	w14, w19
  403924:	ldrb	w19, [x24, x23]
  403928:	cmp	w19, #0x7e
  40392c:	b.hi	403b6c <ferror@plt+0x23ac>  // b.pmore
  403930:	adrp	x13, 406000 <ferror@plt+0x4840>
  403934:	add	x13, x13, #0xa7b
  403938:	adr	x12, 40395c <ferror@plt+0x219c>
  40393c:	ldrb	w9, [x13, x19]
  403940:	add	x12, x12, x9, lsl #2
  403944:	mov	w10, wzr
  403948:	mov	w8, wzr
  40394c:	mov	w26, #0x1                   	// #1
  403950:	mov	w11, #0x6e                  	// #110
  403954:	mov	w9, #0x61                  	// #97
  403958:	br	x12
  40395c:	ldur	w9, [x29, #-24]
  403960:	tbnz	w9, #0, 403980 <ferror@plt+0x21c0>
  403964:	ldur	x10, [x29, #-40]
  403968:	lsr	w9, w19, #5
  40396c:	ldr	w9, [x10, w9, uxtw #2]
  403970:	lsr	w9, w9, w19
  403974:	tbz	w9, #0, 403980 <ferror@plt+0x21c0>
  403978:	mov	w9, w19
  40397c:	b	403988 <ferror@plt+0x21c8>
  403980:	mov	w9, w19
  403984:	cbz	w27, 403bd0 <ferror@plt+0x2410>
  403988:	tbnz	w16, #0, 404130 <ferror@plt+0x2970>
  40398c:	cmp	w4, #0x2
  403990:	cset	w8, ne  // ne = any
  403994:	orr	w8, w8, w14
  403998:	tbnz	w8, #0, 4039dc <ferror@plt+0x221c>
  40399c:	cmp	x20, x22
  4039a0:	b.cs	4039ac <ferror@plt+0x21ec>  // b.hs, b.nlast
  4039a4:	mov	w8, #0x27                  	// #39
  4039a8:	strb	w8, [x21, x20]
  4039ac:	add	x8, x20, #0x1
  4039b0:	cmp	x8, x22
  4039b4:	b.cs	4039c0 <ferror@plt+0x2200>  // b.hs, b.nlast
  4039b8:	mov	w10, #0x24                  	// #36
  4039bc:	strb	w10, [x21, x8]
  4039c0:	add	x8, x20, #0x2
  4039c4:	cmp	x8, x22
  4039c8:	b.cs	4039d4 <ferror@plt+0x2214>  // b.hs, b.nlast
  4039cc:	mov	w10, #0x27                  	// #39
  4039d0:	strb	w10, [x21, x8]
  4039d4:	add	x20, x20, #0x3
  4039d8:	mov	w14, #0x1                   	// #1
  4039dc:	cmp	x20, x22
  4039e0:	b.cs	4039ec <ferror@plt+0x222c>  // b.hs, b.nlast
  4039e4:	mov	w8, #0x5c                  	// #92
  4039e8:	strb	w8, [x21, x20]
  4039ec:	add	x20, x20, #0x1
  4039f0:	cmp	x20, x22
  4039f4:	b.cs	4039fc <ferror@plt+0x223c>  // b.hs, b.nlast
  4039f8:	strb	w9, [x21, x20]
  4039fc:	add	x20, x20, #0x1
  403a00:	and	w25, w25, w26
  403a04:	add	x23, x23, #0x1
  403a08:	cmn	x28, #0x1
  403a0c:	b.ne	403890 <ferror@plt+0x20d0>  // b.any
  403a10:	b	40389c <ferror@plt+0x20dc>
  403a14:	cmp	x28, #0x1
  403a18:	b.eq	403a3c <ferror@plt+0x227c>  // b.none
  403a1c:	cmn	x28, #0x1
  403a20:	b.ne	403a40 <ferror@plt+0x2280>  // b.any
  403a24:	ldrb	w8, [x24, #1]
  403a28:	cbz	w8, 403a3c <ferror@plt+0x227c>
  403a2c:	mov	w8, wzr
  403a30:	mov	w26, wzr
  403a34:	mov	x28, #0xffffffffffffffff    	// #-1
  403a38:	b	40395c <ferror@plt+0x219c>
  403a3c:	cbz	x23, 403a4c <ferror@plt+0x228c>
  403a40:	mov	w8, wzr
  403a44:	mov	w26, wzr
  403a48:	b	40395c <ferror@plt+0x219c>
  403a4c:	mov	w10, #0x1                   	// #1
  403a50:	cmp	w4, #0x2
  403a54:	b.ne	403a5c <ferror@plt+0x229c>  // b.any
  403a58:	tbnz	w16, #0, 404130 <ferror@plt+0x2970>
  403a5c:	mov	w8, wzr
  403a60:	mov	w26, w10
  403a64:	b	40395c <ferror@plt+0x219c>
  403a68:	cmp	w4, #0x2
  403a6c:	b.ne	403bb8 <ferror@plt+0x23f8>  // b.any
  403a70:	tbz	w16, #0, 403bc4 <ferror@plt+0x2404>
  403a74:	b	404130 <ferror@plt+0x2970>
  403a78:	mov	w9, #0x66                  	// #102
  403a7c:	b	403c14 <ferror@plt+0x2454>
  403a80:	mov	w11, #0x74                  	// #116
  403a84:	b	403a94 <ferror@plt+0x22d4>
  403a88:	mov	w9, #0x62                  	// #98
  403a8c:	b	403c14 <ferror@plt+0x2454>
  403a90:	mov	w11, #0x72                  	// #114
  403a94:	ldr	w8, [sp, #84]
  403a98:	mov	w9, w11
  403a9c:	tbnz	w8, #0, 403c14 <ferror@plt+0x2454>
  403aa0:	b	404130 <ferror@plt+0x2970>
  403aa4:	ldur	w8, [x29, #-72]
  403aa8:	tbz	w8, #0, 403c28 <ferror@plt+0x2468>
  403aac:	cmp	w4, #0x2
  403ab0:	tbnz	w16, #0, 404248 <ferror@plt+0x2a88>
  403ab4:	cset	w8, ne  // ne = any
  403ab8:	orr	w8, w8, w14
  403abc:	tbz	w8, #0, 403f58 <ferror@plt+0x2798>
  403ac0:	mov	x8, x20
  403ac4:	cmp	x8, x22
  403ac8:	b.cc	403fa0 <ferror@plt+0x27e0>  // b.lo, b.ul, b.last
  403acc:	b	403fa8 <ferror@plt+0x27e8>
  403ad0:	cmp	w4, #0x5
  403ad4:	b.eq	403d54 <ferror@plt+0x2594>  // b.none
  403ad8:	cmp	w4, #0x2
  403adc:	b.ne	403e04 <ferror@plt+0x2644>  // b.any
  403ae0:	tbz	w16, #0, 403e04 <ferror@plt+0x2644>
  403ae4:	b	404130 <ferror@plt+0x2970>
  403ae8:	mov	w9, #0x76                  	// #118
  403aec:	b	403c14 <ferror@plt+0x2454>
  403af0:	cmp	w4, #0x2
  403af4:	b.ne	403c38 <ferror@plt+0x2478>  // b.any
  403af8:	tbnz	w16, #0, 404130 <ferror@plt+0x2970>
  403afc:	ldr	x10, [sp, #64]
  403b00:	cmp	x22, #0x0
  403b04:	cset	w8, eq  // eq = none
  403b08:	cmp	x10, #0x0
  403b0c:	cset	w9, ne  // ne = any
  403b10:	orr	w8, w9, w8
  403b14:	cmp	w8, #0x0
  403b18:	csel	x10, x10, x22, ne  // ne = any
  403b1c:	csel	x22, x22, xzr, ne  // ne = any
  403b20:	cmp	x20, x22
  403b24:	str	x10, [sp, #64]
  403b28:	b.cs	403b34 <ferror@plt+0x2374>  // b.hs, b.nlast
  403b2c:	mov	w8, #0x27                  	// #39
  403b30:	strb	w8, [x21, x20]
  403b34:	add	x8, x20, #0x1
  403b38:	cmp	x8, x22
  403b3c:	b.cs	403b48 <ferror@plt+0x2388>  // b.hs, b.nlast
  403b40:	mov	w9, #0x5c                  	// #92
  403b44:	strb	w9, [x21, x8]
  403b48:	add	x8, x20, #0x2
  403b4c:	cmp	x8, x22
  403b50:	b.cs	403b5c <ferror@plt+0x239c>  // b.hs, b.nlast
  403b54:	mov	w9, #0x27                  	// #39
  403b58:	strb	w9, [x21, x8]
  403b5c:	mov	w14, wzr
  403b60:	mov	w8, wzr
  403b64:	add	x20, x20, #0x3
  403b68:	b	403c3c <ferror@plt+0x247c>
  403b6c:	ldr	x8, [sp, #48]
  403b70:	str	w14, [sp, #28]
  403b74:	cmp	x8, #0x1
  403b78:	b.ne	403c50 <ferror@plt+0x2490>  // b.any
  403b7c:	bl	401680 <__ctype_b_loc@plt>
  403b80:	ldr	x8, [x0]
  403b84:	mov	w11, #0x1                   	// #1
  403b88:	ldrh	w8, [x8, x19, lsl #1]
  403b8c:	ubfx	w26, w8, #14, #1
  403b90:	ldr	w8, [sp, #60]
  403b94:	ldp	w16, w4, [x29, #-48]
  403b98:	ldr	w14, [sp, #28]
  403b9c:	ldur	w17, [x29, #-52]
  403ba0:	cmp	x11, #0x1
  403ba4:	orr	w8, w26, w8
  403ba8:	b.hi	403e14 <ferror@plt+0x2654>  // b.pmore
  403bac:	tbz	w8, #0, 403e14 <ferror@plt+0x2654>
  403bb0:	mov	w8, wzr
  403bb4:	b	40395c <ferror@plt+0x219c>
  403bb8:	ldr	w8, [sp, #56]
  403bbc:	mov	w9, #0x5c                  	// #92
  403bc0:	tbz	w8, #0, 403c14 <ferror@plt+0x2454>
  403bc4:	mov	w8, wzr
  403bc8:	mov	w26, wzr
  403bcc:	mov	w19, #0x5c                  	// #92
  403bd0:	tbnz	w8, #0, 403c04 <ferror@plt+0x2444>
  403bd4:	tbz	w14, #0, 403c04 <ferror@plt+0x2444>
  403bd8:	cmp	x20, x22
  403bdc:	b.cs	403be8 <ferror@plt+0x2428>  // b.hs, b.nlast
  403be0:	mov	w8, #0x27                  	// #39
  403be4:	strb	w8, [x21, x20]
  403be8:	add	x8, x20, #0x1
  403bec:	cmp	x8, x22
  403bf0:	b.cs	403bfc <ferror@plt+0x243c>  // b.hs, b.nlast
  403bf4:	mov	w9, #0x27                  	// #39
  403bf8:	strb	w9, [x21, x8]
  403bfc:	mov	w14, wzr
  403c00:	add	x20, x20, #0x2
  403c04:	mov	w9, w19
  403c08:	cmp	x20, x22
  403c0c:	b.cc	4039f8 <ferror@plt+0x2238>  // b.lo, b.ul, b.last
  403c10:	b	4039fc <ferror@plt+0x223c>
  403c14:	ldur	w10, [x29, #-72]
  403c18:	mov	w8, wzr
  403c1c:	mov	w26, wzr
  403c20:	tbz	w10, #0, 40395c <ferror@plt+0x219c>
  403c24:	b	403988 <ferror@plt+0x21c8>
  403c28:	ldr	w8, [sp, #80]
  403c2c:	tbnz	w8, #0, 403a04 <ferror@plt+0x2244>
  403c30:	mov	w19, wzr
  403c34:	b	403a40 <ferror@plt+0x2280>
  403c38:	mov	w8, wzr
  403c3c:	mov	w9, #0x1                   	// #1
  403c40:	mov	w19, #0x27                  	// #39
  403c44:	str	w9, [sp, #72]
  403c48:	mov	w26, #0x1                   	// #1
  403c4c:	b	40395c <ferror@plt+0x219c>
  403c50:	cmn	x28, #0x1
  403c54:	stur	xzr, [x29, #-16]
  403c58:	b.ne	403c68 <ferror@plt+0x24a8>  // b.any
  403c5c:	mov	x0, x24
  403c60:	bl	401490 <strlen@plt>
  403c64:	mov	x28, x0
  403c68:	ldr	x8, [sp, #96]
  403c6c:	mov	x11, xzr
  403c70:	mov	w26, #0x1                   	// #1
  403c74:	str	x21, [sp, #32]
  403c78:	add	x8, x8, x23
  403c7c:	str	x8, [sp, #16]
  403c80:	b	403cb8 <ferror@plt+0x24f8>
  403c84:	ldur	w0, [x29, #-20]
  403c88:	bl	401770 <iswprint@plt>
  403c8c:	ldr	x21, [sp, #40]
  403c90:	cmp	w0, #0x0
  403c94:	cset	w8, ne  // ne = any
  403c98:	sub	x0, x29, #0x10
  403c9c:	and	w26, w26, w8
  403ca0:	add	x21, x24, x21
  403ca4:	bl	401620 <mbsinit@plt>
  403ca8:	mov	x11, x21
  403cac:	ldr	x21, [sp, #32]
  403cb0:	ldur	x24, [x29, #-80]
  403cb4:	cbnz	w0, 403b90 <ferror@plt+0x23d0>
  403cb8:	add	x21, x11, x23
  403cbc:	add	x1, x24, x21
  403cc0:	sub	x2, x28, x21
  403cc4:	sub	x0, x29, #0x14
  403cc8:	sub	x3, x29, #0x10
  403ccc:	str	x11, [sp, #40]
  403cd0:	bl	405950 <ferror@plt+0x4190>
  403cd4:	cbz	x0, 40405c <ferror@plt+0x289c>
  403cd8:	mov	x24, x0
  403cdc:	cmn	x0, #0x1
  403ce0:	b.eq	404058 <ferror@plt+0x2898>  // b.none
  403ce4:	cmn	x24, #0x2
  403ce8:	b.eq	40401c <ferror@plt+0x285c>  // b.none
  403cec:	ldr	w9, [sp, #76]
  403cf0:	ldr	x21, [sp, #32]
  403cf4:	cmp	x24, #0x2
  403cf8:	cset	w8, cc  // cc = lo, ul, last
  403cfc:	eor	w9, w9, #0x1
  403d00:	mov	x12, #0x2b                  	// #43
  403d04:	orr	w8, w9, w8
  403d08:	mov	w11, #0x1                   	// #1
  403d0c:	movk	x12, #0x2, lsl #32
  403d10:	tbnz	w8, #0, 403c84 <ferror@plt+0x24c4>
  403d14:	ldr	x9, [sp, #40]
  403d18:	ldr	x10, [sp, #16]
  403d1c:	sub	x8, x24, #0x1
  403d20:	add	x9, x10, x9
  403d24:	b	403d34 <ferror@plt+0x2574>
  403d28:	subs	x8, x8, #0x1
  403d2c:	add	x9, x9, #0x1
  403d30:	b.eq	403c84 <ferror@plt+0x24c4>  // b.none
  403d34:	ldrb	w10, [x9]
  403d38:	sub	w10, w10, #0x5b
  403d3c:	cmp	w10, #0x21
  403d40:	b.hi	403d28 <ferror@plt+0x2568>  // b.pmore
  403d44:	lsl	x10, x11, x10
  403d48:	tst	x10, x12
  403d4c:	b.eq	403d28 <ferror@plt+0x2568>  // b.none
  403d50:	b	404164 <ferror@plt+0x29a4>
  403d54:	ldr	w8, [sp, #80]
  403d58:	tbz	w8, #2, 403e04 <ferror@plt+0x2644>
  403d5c:	add	x9, x23, #0x2
  403d60:	cmp	x9, x28
  403d64:	b.cs	403e04 <ferror@plt+0x2644>  // b.hs, b.nlast
  403d68:	add	x8, x23, x24
  403d6c:	ldrb	w8, [x8, #1]
  403d70:	cmp	w8, #0x3f
  403d74:	b.ne	403e04 <ferror@plt+0x2644>  // b.any
  403d78:	ldrb	w19, [x24, x9]
  403d7c:	mov	w8, wzr
  403d80:	cmp	w19, #0x3e
  403d84:	b.hi	404070 <ferror@plt+0x28b0>  // b.pmore
  403d88:	mov	w10, #0x1                   	// #1
  403d8c:	mov	x11, #0xa38200000000        	// #179778741075968
  403d90:	lsl	x10, x10, x19
  403d94:	movk	x11, #0x7000, lsl #48
  403d98:	tst	x10, x11
  403d9c:	b.eq	404070 <ferror@plt+0x28b0>  // b.none
  403da0:	tbnz	w16, #0, 404130 <ferror@plt+0x2970>
  403da4:	cmp	x20, x22
  403da8:	b.cs	403db4 <ferror@plt+0x25f4>  // b.hs, b.nlast
  403dac:	mov	w8, #0x3f                  	// #63
  403db0:	strb	w8, [x21, x20]
  403db4:	add	x8, x20, #0x1
  403db8:	cmp	x8, x22
  403dbc:	b.cs	403dc8 <ferror@plt+0x2608>  // b.hs, b.nlast
  403dc0:	mov	w10, #0x22                  	// #34
  403dc4:	strb	w10, [x21, x8]
  403dc8:	add	x8, x20, #0x2
  403dcc:	cmp	x8, x22
  403dd0:	b.cs	403ddc <ferror@plt+0x261c>  // b.hs, b.nlast
  403dd4:	mov	w10, #0x22                  	// #34
  403dd8:	strb	w10, [x21, x8]
  403ddc:	add	x8, x20, #0x3
  403de0:	cmp	x8, x22
  403de4:	b.cs	403df0 <ferror@plt+0x2630>  // b.hs, b.nlast
  403de8:	mov	w10, #0x3f                  	// #63
  403dec:	strb	w10, [x21, x8]
  403df0:	mov	w8, wzr
  403df4:	mov	w26, wzr
  403df8:	add	x20, x20, #0x4
  403dfc:	mov	x23, x9
  403e00:	b	40395c <ferror@plt+0x219c>
  403e04:	mov	w8, wzr
  403e08:	mov	w26, wzr
  403e0c:	mov	w19, #0x3f                  	// #63
  403e10:	b	40395c <ferror@plt+0x219c>
  403e14:	mov	w10, wzr
  403e18:	add	x9, x11, x23
  403e1c:	b	403e30 <ferror@plt+0x2670>
  403e20:	ldr	x12, [sp, #96]
  403e24:	add	x20, x20, #0x1
  403e28:	ldrb	w19, [x12, x23]
  403e2c:	mov	x23, x11
  403e30:	tbz	w8, #0, 403e54 <ferror@plt+0x2694>
  403e34:	tbz	w27, #0, 403f00 <ferror@plt+0x2740>
  403e38:	cmp	x20, x22
  403e3c:	b.cs	403e48 <ferror@plt+0x2688>  // b.hs, b.nlast
  403e40:	mov	w11, #0x5c                  	// #92
  403e44:	strb	w11, [x21, x20]
  403e48:	mov	w27, wzr
  403e4c:	add	x20, x20, #0x1
  403e50:	b	403f04 <ferror@plt+0x2744>
  403e54:	tbnz	w16, #0, 404130 <ferror@plt+0x2970>
  403e58:	cmp	w4, #0x2
  403e5c:	cset	w10, ne  // ne = any
  403e60:	orr	w10, w10, w14
  403e64:	tbnz	w10, #0, 403ea8 <ferror@plt+0x26e8>
  403e68:	cmp	x20, x22
  403e6c:	b.cs	403e78 <ferror@plt+0x26b8>  // b.hs, b.nlast
  403e70:	mov	w10, #0x27                  	// #39
  403e74:	strb	w10, [x21, x20]
  403e78:	add	x10, x20, #0x1
  403e7c:	cmp	x10, x22
  403e80:	b.cs	403e8c <ferror@plt+0x26cc>  // b.hs, b.nlast
  403e84:	mov	w11, #0x24                  	// #36
  403e88:	strb	w11, [x21, x10]
  403e8c:	add	x10, x20, #0x2
  403e90:	cmp	x10, x22
  403e94:	b.cs	403ea0 <ferror@plt+0x26e0>  // b.hs, b.nlast
  403e98:	mov	w11, #0x27                  	// #39
  403e9c:	strb	w11, [x21, x10]
  403ea0:	add	x20, x20, #0x3
  403ea4:	mov	w14, #0x1                   	// #1
  403ea8:	cmp	x20, x22
  403eac:	b.cs	403eb8 <ferror@plt+0x26f8>  // b.hs, b.nlast
  403eb0:	mov	w10, #0x5c                  	// #92
  403eb4:	strb	w10, [x21, x20]
  403eb8:	add	x10, x20, #0x1
  403ebc:	cmp	x10, x22
  403ec0:	b.cs	403ed0 <ferror@plt+0x2710>  // b.hs, b.nlast
  403ec4:	mov	w11, #0x30                  	// #48
  403ec8:	bfxil	w11, w19, #6, #2
  403ecc:	strb	w11, [x21, x10]
  403ed0:	add	x10, x20, #0x2
  403ed4:	cmp	x10, x22
  403ed8:	b.cs	403ee8 <ferror@plt+0x2728>  // b.hs, b.nlast
  403edc:	mov	w11, #0x30                  	// #48
  403ee0:	bfxil	w11, w19, #3, #3
  403ee4:	strb	w11, [x21, x10]
  403ee8:	mov	w11, #0x30                  	// #48
  403eec:	bfxil	w11, w19, #0, #3
  403ef0:	add	x20, x20, #0x3
  403ef4:	mov	w10, #0x1                   	// #1
  403ef8:	mov	w19, w11
  403efc:	b	403f04 <ferror@plt+0x2744>
  403f00:	mov	w27, wzr
  403f04:	add	x11, x23, #0x1
  403f08:	cmp	x9, x11
  403f0c:	b.ls	404010 <ferror@plt+0x2850>  // b.plast
  403f10:	and	w12, w10, #0x1
  403f14:	orn	w12, w12, w14
  403f18:	tbnz	w12, #0, 403f48 <ferror@plt+0x2788>
  403f1c:	cmp	x20, x22
  403f20:	b.cs	403f2c <ferror@plt+0x276c>  // b.hs, b.nlast
  403f24:	mov	w12, #0x27                  	// #39
  403f28:	strb	w12, [x21, x20]
  403f2c:	add	x12, x20, #0x1
  403f30:	cmp	x12, x22
  403f34:	b.cs	403f40 <ferror@plt+0x2780>  // b.hs, b.nlast
  403f38:	mov	w13, #0x27                  	// #39
  403f3c:	strb	w13, [x21, x12]
  403f40:	mov	w14, wzr
  403f44:	add	x20, x20, #0x2
  403f48:	cmp	x20, x22
  403f4c:	b.cs	403e20 <ferror@plt+0x2660>  // b.hs, b.nlast
  403f50:	strb	w19, [x21, x20]
  403f54:	b	403e20 <ferror@plt+0x2660>
  403f58:	cmp	x20, x22
  403f5c:	b.cs	403f68 <ferror@plt+0x27a8>  // b.hs, b.nlast
  403f60:	mov	w8, #0x27                  	// #39
  403f64:	strb	w8, [x21, x20]
  403f68:	add	x8, x20, #0x1
  403f6c:	cmp	x8, x22
  403f70:	b.cs	403f7c <ferror@plt+0x27bc>  // b.hs, b.nlast
  403f74:	mov	w9, #0x24                  	// #36
  403f78:	strb	w9, [x21, x8]
  403f7c:	add	x8, x20, #0x2
  403f80:	cmp	x8, x22
  403f84:	b.cs	403f90 <ferror@plt+0x27d0>  // b.hs, b.nlast
  403f88:	mov	w9, #0x27                  	// #39
  403f8c:	strb	w9, [x21, x8]
  403f90:	add	x8, x20, #0x3
  403f94:	mov	w14, #0x1                   	// #1
  403f98:	cmp	x8, x22
  403f9c:	b.cs	403fa8 <ferror@plt+0x27e8>  // b.hs, b.nlast
  403fa0:	mov	w9, #0x5c                  	// #92
  403fa4:	strb	w9, [x21, x8]
  403fa8:	cmp	w4, #0x2
  403fac:	add	x20, x8, #0x1
  403fb0:	b.eq	404000 <ferror@plt+0x2840>  // b.none
  403fb4:	add	x9, x23, #0x1
  403fb8:	cmp	x9, x28
  403fbc:	b.cs	404000 <ferror@plt+0x2840>  // b.hs, b.nlast
  403fc0:	ldrb	w9, [x24, x9]
  403fc4:	sub	w9, w9, #0x30
  403fc8:	cmp	w9, #0x9
  403fcc:	b.hi	404000 <ferror@plt+0x2840>  // b.pmore
  403fd0:	cmp	x20, x22
  403fd4:	b.cs	403fe0 <ferror@plt+0x2820>  // b.hs, b.nlast
  403fd8:	mov	w9, #0x30                  	// #48
  403fdc:	strb	w9, [x21, x20]
  403fe0:	add	x9, x8, #0x2
  403fe4:	cmp	x9, x22
  403fe8:	b.cs	403ff4 <ferror@plt+0x2834>  // b.hs, b.nlast
  403fec:	mov	w10, #0x30                  	// #48
  403ff0:	strb	w10, [x21, x9]
  403ff4:	mov	w26, wzr
  403ff8:	add	x20, x8, #0x3
  403ffc:	b	404004 <ferror@plt+0x2844>
  404000:	mov	w26, wzr
  404004:	mov	w8, #0x1                   	// #1
  404008:	mov	w19, #0x30                  	// #48
  40400c:	b	40395c <ferror@plt+0x219c>
  404010:	and	w8, w10, #0x1
  404014:	tbz	w8, #0, 403bd4 <ferror@plt+0x2414>
  404018:	b	403c04 <ferror@plt+0x2444>
  40401c:	cmp	x28, x21
  404020:	b.ls	404058 <ferror@plt+0x2898>  // b.plast
  404024:	ldur	x24, [x29, #-80]
  404028:	ldp	x21, x11, [sp, #32]
  40402c:	sub	x8, x28, x23
  404030:	add	x9, x24, x23
  404034:	ldrb	w10, [x9, x11]
  404038:	cbz	w10, 404068 <ferror@plt+0x28a8>
  40403c:	add	x11, x11, #0x1
  404040:	add	x10, x23, x11
  404044:	cmp	x10, x28
  404048:	b.cc	404034 <ferror@plt+0x2874>  // b.lo, b.ul, b.last
  40404c:	mov	w26, wzr
  404050:	mov	x11, x8
  404054:	b	403b90 <ferror@plt+0x23d0>
  404058:	mov	w26, wzr
  40405c:	ldp	x21, x11, [sp, #32]
  404060:	ldur	x24, [x29, #-80]
  404064:	b	403b90 <ferror@plt+0x23d0>
  404068:	mov	w26, wzr
  40406c:	b	403b90 <ferror@plt+0x23d0>
  404070:	mov	w19, #0x3f                  	// #63
  404074:	mov	w26, w8
  404078:	b	40395c <ferror@plt+0x219c>
  40407c:	mov	x28, x23
  404080:	b	404088 <ferror@plt+0x28c8>
  404084:	mov	x28, #0xffffffffffffffff    	// #-1
  404088:	cmp	w4, #0x2
  40408c:	ldur	w10, [x29, #-72]
  404090:	cset	w8, eq  // eq = none
  404094:	cmp	x20, #0x0
  404098:	cset	w9, eq  // eq = none
  40409c:	and	w8, w8, w9
  4040a0:	and	w8, w16, w8
  4040a4:	tbnz	w8, #0, 404134 <ferror@plt+0x2974>
  4040a8:	cmp	w4, #0x2
  4040ac:	cset	w8, ne  // ne = any
  4040b0:	orr	w8, w16, w8
  4040b4:	tbnz	w8, #0, 404200 <ferror@plt+0x2a40>
  4040b8:	ldr	w8, [sp, #72]
  4040bc:	eor	w8, w8, #0x1
  4040c0:	tbnz	w8, #0, 404200 <ferror@plt+0x2a40>
  4040c4:	tbnz	w25, #0, 4041d0 <ferror@plt+0x2a10>
  4040c8:	ldr	x24, [sp, #64]
  4040cc:	mov	w19, wzr
  4040d0:	cbz	x24, 4041fc <ferror@plt+0x2a3c>
  4040d4:	mov	w4, #0x2                   	// #2
  4040d8:	mov	w8, w10
  4040dc:	mov	w25, w19
  4040e0:	mov	w16, w19
  4040e4:	cbz	x22, 403684 <ferror@plt+0x1ec4>
  4040e8:	b	404200 <ferror@plt+0x2a40>
  4040ec:	mov	w16, wzr
  4040f0:	cbz	x22, 4040fc <ferror@plt+0x293c>
  4040f4:	mov	w8, #0x22                  	// #34
  4040f8:	strb	w8, [x21]
  4040fc:	adrp	x8, 406000 <ferror@plt+0x4840>
  404100:	add	x8, x8, #0xbcc
  404104:	stur	x8, [x29, #-64]
  404108:	mov	w8, #0x1                   	// #1
  40410c:	mov	w20, #0x1                   	// #1
  404110:	mov	w4, #0x5                   	// #5
  404114:	stur	x8, [x29, #-32]
  404118:	mov	w9, #0x1                   	// #1
  40411c:	b	403810 <ferror@plt+0x2050>
  404120:	mov	w9, #0x1                   	// #1
  404124:	mov	w16, wzr
  404128:	cbnz	x22, 403798 <ferror@plt+0x1fd8>
  40412c:	b	4037a0 <ferror@plt+0x1fe0>
  404130:	ldur	w10, [x29, #-72]
  404134:	tst	w10, #0x1
  404138:	mov	w8, #0x2                   	// #2
  40413c:	mov	w9, #0x4                   	// #4
  404140:	csel	w8, w9, w8, ne  // ne = any
  404144:	cmp	w4, #0x2
  404148:	b.ne	404150 <ferror@plt+0x2990>  // b.any
  40414c:	mov	w4, w8
  404150:	ldr	x7, [sp, #88]
  404154:	b	404180 <ferror@plt+0x29c0>
  404158:	ldr	x7, [sp, #88]
  40415c:	ldur	w4, [x29, #-44]
  404160:	b	404180 <ferror@plt+0x29c0>
  404164:	ldur	w8, [x29, #-72]
  404168:	ldr	x7, [sp, #88]
  40416c:	ldur	x24, [x29, #-80]
  404170:	mov	w9, #0x4                   	// #4
  404174:	tst	w8, #0x1
  404178:	mov	w8, #0x2                   	// #2
  40417c:	csel	w4, w9, w8, ne  // ne = any
  404180:	ldr	w8, [sp, #80]
  404184:	mov	x0, x21
  404188:	mov	x1, x22
  40418c:	mov	x2, x24
  404190:	and	w5, w8, #0xfffffffd
  404194:	ldur	x8, [x29, #-88]
  404198:	mov	x3, x28
  40419c:	mov	x6, xzr
  4041a0:	str	x8, [sp]
  4041a4:	bl	403600 <ferror@plt+0x1e40>
  4041a8:	mov	x20, x0
  4041ac:	mov	x0, x20
  4041b0:	ldp	x20, x19, [sp, #272]
  4041b4:	ldp	x22, x21, [sp, #256]
  4041b8:	ldp	x24, x23, [sp, #240]
  4041bc:	ldp	x26, x25, [sp, #224]
  4041c0:	ldp	x28, x27, [sp, #208]
  4041c4:	ldp	x29, x30, [sp, #192]
  4041c8:	add	sp, sp, #0x120
  4041cc:	ret
  4041d0:	ldur	x8, [x29, #-88]
  4041d4:	ldr	x1, [sp, #64]
  4041d8:	ldur	x2, [x29, #-80]
  4041dc:	ldr	w5, [sp, #80]
  4041e0:	ldur	x6, [x29, #-40]
  4041e4:	ldr	x7, [sp, #88]
  4041e8:	mov	w4, #0x5                   	// #5
  4041ec:	str	x8, [sp]
  4041f0:	mov	x0, x21
  4041f4:	mov	x3, x28
  4041f8:	b	4041a4 <ferror@plt+0x29e4>
  4041fc:	mov	w16, w19
  404200:	ldur	x8, [x29, #-64]
  404204:	cbz	x8, 404238 <ferror@plt+0x2a78>
  404208:	tbnz	w16, #0, 404238 <ferror@plt+0x2a78>
  40420c:	ldrb	w9, [x8]
  404210:	cbz	w9, 404238 <ferror@plt+0x2a78>
  404214:	add	x8, x8, #0x1
  404218:	b	404228 <ferror@plt+0x2a68>
  40421c:	ldrb	w9, [x8], #1
  404220:	add	x20, x20, #0x1
  404224:	cbz	w9, 404238 <ferror@plt+0x2a78>
  404228:	cmp	x20, x22
  40422c:	b.cs	40421c <ferror@plt+0x2a5c>  // b.hs, b.nlast
  404230:	strb	w9, [x21, x20]
  404234:	b	40421c <ferror@plt+0x2a5c>
  404238:	cmp	x20, x22
  40423c:	b.cs	4041ac <ferror@plt+0x29ec>  // b.hs, b.nlast
  404240:	strb	wzr, [x21, x20]
  404244:	b	4041ac <ferror@plt+0x29ec>
  404248:	b.ne	404150 <ferror@plt+0x2990>  // b.any
  40424c:	mov	w4, #0x4                   	// #4
  404250:	b	404150 <ferror@plt+0x2990>
  404254:	bl	401600 <abort@plt>
  404258:	sub	sp, sp, #0x60
  40425c:	adrp	x8, 418000 <ferror@plt+0x16840>
  404260:	add	x8, x8, #0x2e8
  404264:	cmp	x2, #0x0
  404268:	stp	x29, x30, [sp, #16]
  40426c:	stp	x26, x25, [sp, #32]
  404270:	stp	x24, x23, [sp, #48]
  404274:	stp	x22, x21, [sp, #64]
  404278:	stp	x20, x19, [sp, #80]
  40427c:	add	x29, sp, #0x10
  404280:	mov	x19, x1
  404284:	mov	x20, x0
  404288:	csel	x25, x8, x2, eq  // eq = none
  40428c:	bl	401790 <__errno_location@plt>
  404290:	ldp	w4, w8, [x25]
  404294:	ldp	x7, x9, [x25, #40]
  404298:	ldr	w26, [x0]
  40429c:	add	x23, x25, #0x8
  4042a0:	orr	w22, w8, #0x1
  4042a4:	mov	x21, x0
  4042a8:	mov	x0, xzr
  4042ac:	mov	x1, xzr
  4042b0:	mov	x2, x20
  4042b4:	mov	x3, x19
  4042b8:	mov	w5, w22
  4042bc:	mov	x6, x23
  4042c0:	str	x9, [sp]
  4042c4:	bl	403600 <ferror@plt+0x1e40>
  4042c8:	add	x24, x0, #0x1
  4042cc:	mov	x0, x24
  4042d0:	bl	4053f0 <ferror@plt+0x3c30>
  4042d4:	ldr	w4, [x25]
  4042d8:	ldp	x7, x8, [x25, #40]
  4042dc:	mov	x1, x24
  4042e0:	mov	x2, x20
  4042e4:	mov	x3, x19
  4042e8:	mov	w5, w22
  4042ec:	mov	x6, x23
  4042f0:	mov	x25, x0
  4042f4:	str	x8, [sp]
  4042f8:	bl	403600 <ferror@plt+0x1e40>
  4042fc:	str	w26, [x21]
  404300:	mov	x0, x25
  404304:	ldp	x20, x19, [sp, #80]
  404308:	ldp	x22, x21, [sp, #64]
  40430c:	ldp	x24, x23, [sp, #48]
  404310:	ldp	x26, x25, [sp, #32]
  404314:	ldp	x29, x30, [sp, #16]
  404318:	add	sp, sp, #0x60
  40431c:	ret
  404320:	sub	sp, sp, #0x70
  404324:	adrp	x8, 418000 <ferror@plt+0x16840>
  404328:	add	x8, x8, #0x2e8
  40432c:	cmp	x3, #0x0
  404330:	stp	x29, x30, [sp, #16]
  404334:	stp	x28, x27, [sp, #32]
  404338:	stp	x26, x25, [sp, #48]
  40433c:	stp	x24, x23, [sp, #64]
  404340:	stp	x22, x21, [sp, #80]
  404344:	stp	x20, x19, [sp, #96]
  404348:	add	x29, sp, #0x10
  40434c:	mov	x19, x2
  404350:	mov	x22, x1
  404354:	mov	x23, x0
  404358:	csel	x21, x8, x3, eq  // eq = none
  40435c:	bl	401790 <__errno_location@plt>
  404360:	ldp	w4, w8, [x21]
  404364:	cmp	x19, #0x0
  404368:	ldp	x7, x9, [x21, #40]
  40436c:	ldr	w28, [x0]
  404370:	cset	w10, eq  // eq = none
  404374:	orr	w25, w8, w10
  404378:	add	x26, x21, #0x8
  40437c:	mov	x24, x0
  404380:	mov	x0, xzr
  404384:	mov	x1, xzr
  404388:	mov	x2, x23
  40438c:	mov	x3, x22
  404390:	mov	w5, w25
  404394:	mov	x6, x26
  404398:	str	x9, [sp]
  40439c:	bl	403600 <ferror@plt+0x1e40>
  4043a0:	add	x27, x0, #0x1
  4043a4:	mov	x20, x0
  4043a8:	mov	x0, x27
  4043ac:	bl	4053f0 <ferror@plt+0x3c30>
  4043b0:	ldr	w4, [x21]
  4043b4:	ldp	x7, x8, [x21, #40]
  4043b8:	mov	x1, x27
  4043bc:	mov	x2, x23
  4043c0:	mov	x3, x22
  4043c4:	mov	w5, w25
  4043c8:	mov	x6, x26
  4043cc:	mov	x21, x0
  4043d0:	str	x8, [sp]
  4043d4:	bl	403600 <ferror@plt+0x1e40>
  4043d8:	str	w28, [x24]
  4043dc:	cbz	x19, 4043e4 <ferror@plt+0x2c24>
  4043e0:	str	x20, [x19]
  4043e4:	mov	x0, x21
  4043e8:	ldp	x20, x19, [sp, #96]
  4043ec:	ldp	x22, x21, [sp, #80]
  4043f0:	ldp	x24, x23, [sp, #64]
  4043f4:	ldp	x26, x25, [sp, #48]
  4043f8:	ldp	x28, x27, [sp, #32]
  4043fc:	ldp	x29, x30, [sp, #16]
  404400:	add	sp, sp, #0x70
  404404:	ret
  404408:	stp	x29, x30, [sp, #-64]!
  40440c:	stp	x20, x19, [sp, #48]
  404410:	adrp	x20, 418000 <ferror@plt+0x16840>
  404414:	stp	x22, x21, [sp, #32]
  404418:	ldr	w8, [x20, #496]
  40441c:	adrp	x21, 418000 <ferror@plt+0x16840>
  404420:	ldr	x19, [x21, #488]
  404424:	str	x23, [sp, #16]
  404428:	cmp	w8, #0x2
  40442c:	mov	x29, sp
  404430:	b.lt	404454 <ferror@plt+0x2c94>  // b.tstop
  404434:	add	x22, x19, #0x18
  404438:	mov	w23, #0x1                   	// #1
  40443c:	ldr	x0, [x22], #16
  404440:	bl	4016b0 <free@plt>
  404444:	ldrsw	x8, [x20, #496]
  404448:	add	x23, x23, #0x1
  40444c:	cmp	x23, x8
  404450:	b.lt	40443c <ferror@plt+0x2c7c>  // b.tstop
  404454:	ldr	x0, [x19, #8]
  404458:	adrp	x23, 418000 <ferror@plt+0x16840>
  40445c:	add	x23, x23, #0x320
  404460:	adrp	x22, 418000 <ferror@plt+0x16840>
  404464:	cmp	x0, x23
  404468:	add	x22, x22, #0x1f8
  40446c:	b.eq	40447c <ferror@plt+0x2cbc>  // b.none
  404470:	bl	4016b0 <free@plt>
  404474:	mov	w8, #0x100                 	// #256
  404478:	stp	x8, x23, [x22]
  40447c:	cmp	x19, x22
  404480:	b.eq	404490 <ferror@plt+0x2cd0>  // b.none
  404484:	mov	x0, x19
  404488:	bl	4016b0 <free@plt>
  40448c:	str	x22, [x21, #488]
  404490:	mov	w8, #0x1                   	// #1
  404494:	str	w8, [x20, #496]
  404498:	ldp	x20, x19, [sp, #48]
  40449c:	ldp	x22, x21, [sp, #32]
  4044a0:	ldr	x23, [sp, #16]
  4044a4:	ldp	x29, x30, [sp], #64
  4044a8:	ret
  4044ac:	adrp	x3, 418000 <ferror@plt+0x16840>
  4044b0:	add	x3, x3, #0x2e8
  4044b4:	mov	x2, #0xffffffffffffffff    	// #-1
  4044b8:	b	4044bc <ferror@plt+0x2cfc>
  4044bc:	sub	sp, sp, #0x80
  4044c0:	stp	x29, x30, [sp, #32]
  4044c4:	add	x29, sp, #0x20
  4044c8:	stp	x28, x27, [sp, #48]
  4044cc:	stp	x26, x25, [sp, #64]
  4044d0:	stp	x24, x23, [sp, #80]
  4044d4:	stp	x22, x21, [sp, #96]
  4044d8:	stp	x20, x19, [sp, #112]
  4044dc:	mov	x22, x3
  4044e0:	stur	x2, [x29, #-8]
  4044e4:	mov	x21, x1
  4044e8:	mov	w23, w0
  4044ec:	bl	401790 <__errno_location@plt>
  4044f0:	tbnz	w23, #31, 404640 <ferror@plt+0x2e80>
  4044f4:	adrp	x25, 418000 <ferror@plt+0x16840>
  4044f8:	ldr	w8, [x25, #496]
  4044fc:	adrp	x28, 418000 <ferror@plt+0x16840>
  404500:	ldr	w20, [x0]
  404504:	ldr	x27, [x28, #488]
  404508:	mov	x19, x0
  40450c:	cmp	w8, w23
  404510:	b.gt	40457c <ferror@plt+0x2dbc>
  404514:	mov	w8, #0x7fffffff            	// #2147483647
  404518:	cmp	w23, w8
  40451c:	stur	w20, [x29, #-12]
  404520:	b.eq	404644 <ferror@plt+0x2e84>  // b.none
  404524:	adrp	x20, 418000 <ferror@plt+0x16840>
  404528:	add	x20, x20, #0x1f8
  40452c:	add	w26, w23, #0x1
  404530:	cmp	x27, x20
  404534:	csel	x0, xzr, x27, eq  // eq = none
  404538:	sbfiz	x1, x26, #4, #32
  40453c:	bl	405470 <ferror@plt+0x3cb0>
  404540:	mov	x24, x0
  404544:	cmp	x27, x20
  404548:	str	x0, [x28, #488]
  40454c:	b.ne	404558 <ferror@plt+0x2d98>  // b.any
  404550:	ldr	q0, [x20]
  404554:	str	q0, [x24]
  404558:	ldrsw	x8, [x25, #496]
  40455c:	mov	w1, wzr
  404560:	add	x0, x24, x8, lsl #4
  404564:	sub	w8, w26, w8
  404568:	sbfiz	x2, x8, #4, #32
  40456c:	bl	4015a0 <memset@plt>
  404570:	ldur	w20, [x29, #-12]
  404574:	mov	x27, x24
  404578:	str	w26, [x25, #496]
  40457c:	add	x28, x27, w23, uxtw #4
  404580:	mov	x27, x28
  404584:	ldr	x26, [x28]
  404588:	ldr	x23, [x27, #8]!
  40458c:	ldp	w4, w8, [x22]
  404590:	ldp	x7, x9, [x22, #40]
  404594:	ldur	x3, [x29, #-8]
  404598:	add	x24, x22, #0x8
  40459c:	orr	w25, w8, #0x1
  4045a0:	mov	x0, x23
  4045a4:	mov	x1, x26
  4045a8:	mov	x2, x21
  4045ac:	mov	w5, w25
  4045b0:	mov	x6, x24
  4045b4:	str	x9, [sp]
  4045b8:	bl	403600 <ferror@plt+0x1e40>
  4045bc:	cmp	x26, x0
  4045c0:	b.hi	404618 <ferror@plt+0x2e58>  // b.pmore
  4045c4:	adrp	x8, 418000 <ferror@plt+0x16840>
  4045c8:	add	x8, x8, #0x320
  4045cc:	add	x26, x0, #0x1
  4045d0:	cmp	x23, x8
  4045d4:	str	x26, [x28]
  4045d8:	b.eq	4045e4 <ferror@plt+0x2e24>  // b.none
  4045dc:	mov	x0, x23
  4045e0:	bl	4016b0 <free@plt>
  4045e4:	mov	x0, x26
  4045e8:	bl	4053f0 <ferror@plt+0x3c30>
  4045ec:	str	x0, [x27]
  4045f0:	ldr	w4, [x22]
  4045f4:	ldp	x7, x8, [x22, #40]
  4045f8:	ldur	x3, [x29, #-8]
  4045fc:	mov	x1, x26
  404600:	mov	x2, x21
  404604:	mov	w5, w25
  404608:	mov	x6, x24
  40460c:	mov	x23, x0
  404610:	str	x8, [sp]
  404614:	bl	403600 <ferror@plt+0x1e40>
  404618:	str	w20, [x19]
  40461c:	mov	x0, x23
  404620:	ldp	x20, x19, [sp, #112]
  404624:	ldp	x22, x21, [sp, #96]
  404628:	ldp	x24, x23, [sp, #80]
  40462c:	ldp	x26, x25, [sp, #64]
  404630:	ldp	x28, x27, [sp, #48]
  404634:	ldp	x29, x30, [sp, #32]
  404638:	add	sp, sp, #0x80
  40463c:	ret
  404640:	bl	401600 <abort@plt>
  404644:	bl	405704 <ferror@plt+0x3f44>
  404648:	adrp	x3, 418000 <ferror@plt+0x16840>
  40464c:	add	x3, x3, #0x2e8
  404650:	b	4044bc <ferror@plt+0x2cfc>
  404654:	adrp	x3, 418000 <ferror@plt+0x16840>
  404658:	add	x3, x3, #0x2e8
  40465c:	mov	x2, #0xffffffffffffffff    	// #-1
  404660:	mov	x1, x0
  404664:	mov	w0, wzr
  404668:	b	4044bc <ferror@plt+0x2cfc>
  40466c:	adrp	x3, 418000 <ferror@plt+0x16840>
  404670:	mov	x2, x1
  404674:	add	x3, x3, #0x2e8
  404678:	mov	x1, x0
  40467c:	mov	w0, wzr
  404680:	b	4044bc <ferror@plt+0x2cfc>
  404684:	sub	sp, sp, #0x50
  404688:	movi	v0.2d, #0x0
  40468c:	cmp	w1, #0xa
  404690:	stp	x29, x30, [sp, #64]
  404694:	add	x29, sp, #0x40
  404698:	str	xzr, [sp, #48]
  40469c:	stp	q0, q0, [sp, #16]
  4046a0:	str	q0, [sp]
  4046a4:	b.eq	4046cc <ferror@plt+0x2f0c>  // b.none
  4046a8:	mov	x8, x2
  4046ac:	str	w1, [sp]
  4046b0:	mov	x3, sp
  4046b4:	mov	x2, #0xffffffffffffffff    	// #-1
  4046b8:	mov	x1, x8
  4046bc:	bl	4044bc <ferror@plt+0x2cfc>
  4046c0:	ldp	x29, x30, [sp, #64]
  4046c4:	add	sp, sp, #0x50
  4046c8:	ret
  4046cc:	bl	401600 <abort@plt>
  4046d0:	sub	sp, sp, #0x50
  4046d4:	movi	v0.2d, #0x0
  4046d8:	cmp	w1, #0xa
  4046dc:	stp	x29, x30, [sp, #64]
  4046e0:	add	x29, sp, #0x40
  4046e4:	str	xzr, [sp, #48]
  4046e8:	stp	q0, q0, [sp, #16]
  4046ec:	str	q0, [sp]
  4046f0:	b.eq	404718 <ferror@plt+0x2f58>  // b.none
  4046f4:	mov	x8, x3
  4046f8:	str	w1, [sp]
  4046fc:	mov	x3, sp
  404700:	mov	x1, x2
  404704:	mov	x2, x8
  404708:	bl	4044bc <ferror@plt+0x2cfc>
  40470c:	ldp	x29, x30, [sp, #64]
  404710:	add	sp, sp, #0x50
  404714:	ret
  404718:	bl	401600 <abort@plt>
  40471c:	sub	sp, sp, #0x50
  404720:	movi	v0.2d, #0x0
  404724:	cmp	w0, #0xa
  404728:	stp	x29, x30, [sp, #64]
  40472c:	add	x29, sp, #0x40
  404730:	str	xzr, [sp, #48]
  404734:	stp	q0, q0, [sp, #16]
  404738:	str	q0, [sp]
  40473c:	b.eq	404760 <ferror@plt+0x2fa0>  // b.none
  404740:	str	w0, [sp]
  404744:	mov	x3, sp
  404748:	mov	x2, #0xffffffffffffffff    	// #-1
  40474c:	mov	w0, wzr
  404750:	bl	4044bc <ferror@plt+0x2cfc>
  404754:	ldp	x29, x30, [sp, #64]
  404758:	add	sp, sp, #0x50
  40475c:	ret
  404760:	bl	401600 <abort@plt>
  404764:	sub	sp, sp, #0x50
  404768:	movi	v0.2d, #0x0
  40476c:	cmp	w0, #0xa
  404770:	stp	x29, x30, [sp, #64]
  404774:	add	x29, sp, #0x40
  404778:	str	xzr, [sp, #48]
  40477c:	stp	q0, q0, [sp, #16]
  404780:	str	q0, [sp]
  404784:	b.eq	4047a4 <ferror@plt+0x2fe4>  // b.none
  404788:	str	w0, [sp]
  40478c:	mov	x3, sp
  404790:	mov	w0, wzr
  404794:	bl	4044bc <ferror@plt+0x2cfc>
  404798:	ldp	x29, x30, [sp, #64]
  40479c:	add	sp, sp, #0x50
  4047a0:	ret
  4047a4:	bl	401600 <abort@plt>
  4047a8:	sub	sp, sp, #0x50
  4047ac:	adrp	x9, 418000 <ferror@plt+0x16840>
  4047b0:	add	x9, x9, #0x2e8
  4047b4:	ldp	q0, q1, [x9]
  4047b8:	ubfx	w10, w2, #5, #3
  4047bc:	mov	x11, sp
  4047c0:	mov	x8, x1
  4047c4:	stp	q0, q1, [sp]
  4047c8:	ldr	q0, [x9, #32]
  4047cc:	ldr	x9, [x9, #48]
  4047d0:	mov	x1, x0
  4047d4:	mov	x3, sp
  4047d8:	str	q0, [sp, #32]
  4047dc:	str	x9, [sp, #48]
  4047e0:	add	x9, x11, w10, uxtw #2
  4047e4:	ldr	w10, [x9, #8]
  4047e8:	mov	w0, wzr
  4047ec:	stp	x29, x30, [sp, #64]
  4047f0:	add	x29, sp, #0x40
  4047f4:	lsr	w11, w10, w2
  4047f8:	mvn	w11, w11
  4047fc:	and	w11, w11, #0x1
  404800:	lsl	w11, w11, w2
  404804:	eor	w10, w11, w10
  404808:	mov	x2, x8
  40480c:	str	w10, [x9, #8]
  404810:	bl	4044bc <ferror@plt+0x2cfc>
  404814:	ldp	x29, x30, [sp, #64]
  404818:	add	sp, sp, #0x50
  40481c:	ret
  404820:	sub	sp, sp, #0x50
  404824:	adrp	x9, 418000 <ferror@plt+0x16840>
  404828:	add	x9, x9, #0x2e8
  40482c:	ldp	q0, q1, [x9]
  404830:	ubfx	w10, w1, #5, #3
  404834:	mov	x11, sp
  404838:	mov	x8, x0
  40483c:	stp	q0, q1, [sp]
  404840:	ldr	q0, [x9, #32]
  404844:	ldr	x9, [x9, #48]
  404848:	mov	x3, sp
  40484c:	mov	x2, #0xffffffffffffffff    	// #-1
  404850:	str	q0, [sp, #32]
  404854:	str	x9, [sp, #48]
  404858:	add	x9, x11, w10, uxtw #2
  40485c:	ldr	w10, [x9, #8]
  404860:	mov	w0, wzr
  404864:	stp	x29, x30, [sp, #64]
  404868:	add	x29, sp, #0x40
  40486c:	lsr	w11, w10, w1
  404870:	mvn	w11, w11
  404874:	and	w11, w11, #0x1
  404878:	lsl	w11, w11, w1
  40487c:	eor	w10, w11, w10
  404880:	mov	x1, x8
  404884:	str	w10, [x9, #8]
  404888:	bl	4044bc <ferror@plt+0x2cfc>
  40488c:	ldp	x29, x30, [sp, #64]
  404890:	add	sp, sp, #0x50
  404894:	ret
  404898:	sub	sp, sp, #0x50
  40489c:	adrp	x8, 418000 <ferror@plt+0x16840>
  4048a0:	add	x8, x8, #0x2e8
  4048a4:	ldp	q0, q1, [x8]
  4048a8:	ldr	q2, [x8, #32]
  4048ac:	ldr	x8, [x8, #48]
  4048b0:	mov	x1, x0
  4048b4:	stp	q0, q1, [sp]
  4048b8:	ldr	w9, [sp, #12]
  4048bc:	str	x8, [sp, #48]
  4048c0:	mov	x3, sp
  4048c4:	mov	x2, #0xffffffffffffffff    	// #-1
  4048c8:	orr	w8, w9, #0x4000000
  4048cc:	mov	w0, wzr
  4048d0:	stp	x29, x30, [sp, #64]
  4048d4:	add	x29, sp, #0x40
  4048d8:	str	q2, [sp, #32]
  4048dc:	str	w8, [sp, #12]
  4048e0:	bl	4044bc <ferror@plt+0x2cfc>
  4048e4:	ldp	x29, x30, [sp, #64]
  4048e8:	add	sp, sp, #0x50
  4048ec:	ret
  4048f0:	sub	sp, sp, #0x50
  4048f4:	adrp	x8, 418000 <ferror@plt+0x16840>
  4048f8:	add	x8, x8, #0x2e8
  4048fc:	ldp	q0, q1, [x8]
  404900:	ldr	q2, [x8, #32]
  404904:	ldr	x8, [x8, #48]
  404908:	mov	x2, x1
  40490c:	stp	q0, q1, [sp]
  404910:	ldr	w9, [sp, #12]
  404914:	mov	x1, x0
  404918:	str	x8, [sp, #48]
  40491c:	mov	x3, sp
  404920:	orr	w8, w9, #0x4000000
  404924:	mov	w0, wzr
  404928:	stp	x29, x30, [sp, #64]
  40492c:	add	x29, sp, #0x40
  404930:	str	q2, [sp, #32]
  404934:	str	w8, [sp, #12]
  404938:	bl	4044bc <ferror@plt+0x2cfc>
  40493c:	ldp	x29, x30, [sp, #64]
  404940:	add	sp, sp, #0x50
  404944:	ret
  404948:	sub	sp, sp, #0x80
  40494c:	movi	v0.2d, #0x0
  404950:	cmp	w1, #0xa
  404954:	stp	x29, x30, [sp, #112]
  404958:	add	x29, sp, #0x70
  40495c:	str	wzr, [sp, #48]
  404960:	stp	q0, q0, [sp, #16]
  404964:	str	q0, [sp]
  404968:	b.eq	4049b8 <ferror@plt+0x31f8>  // b.none
  40496c:	ldp	q0, q1, [sp]
  404970:	ldr	w9, [sp, #48]
  404974:	ldr	q2, [sp, #32]
  404978:	mov	x8, x2
  40497c:	stur	q0, [sp, #60]
  404980:	ldr	w10, [sp, #68]
  404984:	str	w1, [sp, #56]
  404988:	str	w9, [sp, #108]
  40498c:	add	x3, sp, #0x38
  404990:	orr	w9, w10, #0x4000000
  404994:	mov	x2, #0xffffffffffffffff    	// #-1
  404998:	mov	x1, x8
  40499c:	stur	q1, [sp, #76]
  4049a0:	stur	q2, [sp, #92]
  4049a4:	str	w9, [sp, #68]
  4049a8:	bl	4044bc <ferror@plt+0x2cfc>
  4049ac:	ldp	x29, x30, [sp, #112]
  4049b0:	add	sp, sp, #0x80
  4049b4:	ret
  4049b8:	bl	401600 <abort@plt>
  4049bc:	sub	sp, sp, #0x50
  4049c0:	adrp	x9, 418000 <ferror@plt+0x16840>
  4049c4:	add	x9, x9, #0x2e8
  4049c8:	ldp	q0, q1, [x9]
  4049cc:	ldr	q2, [x9, #32]
  4049d0:	ldr	x9, [x9, #48]
  4049d4:	mov	w10, #0xa                   	// #10
  4049d8:	stp	x29, x30, [sp, #64]
  4049dc:	add	x29, sp, #0x40
  4049e0:	stp	q0, q1, [sp]
  4049e4:	str	q2, [sp, #32]
  4049e8:	str	x9, [sp, #48]
  4049ec:	str	w10, [sp]
  4049f0:	cbz	x1, 404a1c <ferror@plt+0x325c>
  4049f4:	cbz	x2, 404a1c <ferror@plt+0x325c>
  4049f8:	mov	x8, x3
  4049fc:	stp	x1, x2, [sp, #40]
  404a00:	mov	x3, sp
  404a04:	mov	x2, #0xffffffffffffffff    	// #-1
  404a08:	mov	x1, x8
  404a0c:	bl	4044bc <ferror@plt+0x2cfc>
  404a10:	ldp	x29, x30, [sp, #64]
  404a14:	add	sp, sp, #0x50
  404a18:	ret
  404a1c:	bl	401600 <abort@plt>
  404a20:	sub	sp, sp, #0x50
  404a24:	adrp	x9, 418000 <ferror@plt+0x16840>
  404a28:	add	x9, x9, #0x2e8
  404a2c:	ldp	q0, q1, [x9]
  404a30:	ldr	x10, [x9, #48]
  404a34:	stp	x29, x30, [sp, #64]
  404a38:	add	x29, sp, #0x40
  404a3c:	stp	q0, q1, [sp]
  404a40:	ldr	q0, [x9, #32]
  404a44:	mov	w9, #0xa                   	// #10
  404a48:	str	x10, [sp, #48]
  404a4c:	str	w9, [sp]
  404a50:	str	q0, [sp, #32]
  404a54:	cbz	x1, 404a80 <ferror@plt+0x32c0>
  404a58:	cbz	x2, 404a80 <ferror@plt+0x32c0>
  404a5c:	mov	x8, x3
  404a60:	stp	x1, x2, [sp, #40]
  404a64:	mov	x3, sp
  404a68:	mov	x1, x8
  404a6c:	mov	x2, x4
  404a70:	bl	4044bc <ferror@plt+0x2cfc>
  404a74:	ldp	x29, x30, [sp, #64]
  404a78:	add	sp, sp, #0x50
  404a7c:	ret
  404a80:	bl	401600 <abort@plt>
  404a84:	sub	sp, sp, #0x50
  404a88:	adrp	x9, 418000 <ferror@plt+0x16840>
  404a8c:	add	x9, x9, #0x2e8
  404a90:	ldp	q0, q1, [x9]
  404a94:	ldr	q2, [x9, #32]
  404a98:	ldr	x9, [x9, #48]
  404a9c:	mov	w10, #0xa                   	// #10
  404aa0:	stp	x29, x30, [sp, #64]
  404aa4:	add	x29, sp, #0x40
  404aa8:	stp	q0, q1, [sp]
  404aac:	str	q2, [sp, #32]
  404ab0:	str	x9, [sp, #48]
  404ab4:	str	w10, [sp]
  404ab8:	cbz	x0, 404ae8 <ferror@plt+0x3328>
  404abc:	cbz	x1, 404ae8 <ferror@plt+0x3328>
  404ac0:	mov	x8, x2
  404ac4:	stp	x0, x1, [sp, #40]
  404ac8:	mov	x3, sp
  404acc:	mov	x2, #0xffffffffffffffff    	// #-1
  404ad0:	mov	w0, wzr
  404ad4:	mov	x1, x8
  404ad8:	bl	4044bc <ferror@plt+0x2cfc>
  404adc:	ldp	x29, x30, [sp, #64]
  404ae0:	add	sp, sp, #0x50
  404ae4:	ret
  404ae8:	bl	401600 <abort@plt>
  404aec:	sub	sp, sp, #0x50
  404af0:	adrp	x9, 418000 <ferror@plt+0x16840>
  404af4:	add	x9, x9, #0x2e8
  404af8:	ldp	q0, q1, [x9]
  404afc:	ldr	q2, [x9, #32]
  404b00:	ldr	x9, [x9, #48]
  404b04:	mov	w10, #0xa                   	// #10
  404b08:	stp	x29, x30, [sp, #64]
  404b0c:	add	x29, sp, #0x40
  404b10:	stp	q0, q1, [sp]
  404b14:	str	q2, [sp, #32]
  404b18:	str	x9, [sp, #48]
  404b1c:	str	w10, [sp]
  404b20:	cbz	x0, 404b50 <ferror@plt+0x3390>
  404b24:	cbz	x1, 404b50 <ferror@plt+0x3390>
  404b28:	mov	x8, x3
  404b2c:	stp	x0, x1, [sp, #40]
  404b30:	mov	x3, sp
  404b34:	mov	w0, wzr
  404b38:	mov	x1, x2
  404b3c:	mov	x2, x8
  404b40:	bl	4044bc <ferror@plt+0x2cfc>
  404b44:	ldp	x29, x30, [sp, #64]
  404b48:	add	sp, sp, #0x50
  404b4c:	ret
  404b50:	bl	401600 <abort@plt>
  404b54:	adrp	x3, 418000 <ferror@plt+0x16840>
  404b58:	add	x3, x3, #0x208
  404b5c:	b	4044bc <ferror@plt+0x2cfc>
  404b60:	adrp	x3, 418000 <ferror@plt+0x16840>
  404b64:	mov	x2, x1
  404b68:	add	x3, x3, #0x208
  404b6c:	mov	x1, x0
  404b70:	mov	w0, wzr
  404b74:	b	4044bc <ferror@plt+0x2cfc>
  404b78:	adrp	x3, 418000 <ferror@plt+0x16840>
  404b7c:	add	x3, x3, #0x208
  404b80:	mov	x2, #0xffffffffffffffff    	// #-1
  404b84:	b	4044bc <ferror@plt+0x2cfc>
  404b88:	adrp	x3, 418000 <ferror@plt+0x16840>
  404b8c:	add	x3, x3, #0x208
  404b90:	mov	x2, #0xffffffffffffffff    	// #-1
  404b94:	mov	x1, x0
  404b98:	mov	w0, wzr
  404b9c:	b	4044bc <ferror@plt+0x2cfc>
  404ba0:	stp	x29, x30, [sp, #-32]!
  404ba4:	stp	x20, x19, [sp, #16]
  404ba8:	mov	x20, x0
  404bac:	mov	w19, w1
  404bb0:	mov	w2, #0x5                   	// #5
  404bb4:	mov	x0, xzr
  404bb8:	mov	x1, x20
  404bbc:	mov	x29, sp
  404bc0:	bl	401740 <dcgettext@plt>
  404bc4:	cmp	x0, x20
  404bc8:	b.ne	404cac <ferror@plt+0x34ec>  // b.any
  404bcc:	bl	405bd4 <ferror@plt+0x4414>
  404bd0:	ldrb	w8, [x0]
  404bd4:	and	w8, w8, #0xffffffdf
  404bd8:	cmp	w8, #0x47
  404bdc:	b.eq	404c40 <ferror@plt+0x3480>  // b.none
  404be0:	cmp	w8, #0x55
  404be4:	b.ne	404c94 <ferror@plt+0x34d4>  // b.any
  404be8:	ldrb	w8, [x0, #1]
  404bec:	and	w8, w8, #0xffffffdf
  404bf0:	cmp	w8, #0x54
  404bf4:	b.ne	404c94 <ferror@plt+0x34d4>  // b.any
  404bf8:	ldrb	w8, [x0, #2]
  404bfc:	and	w8, w8, #0xffffffdf
  404c00:	cmp	w8, #0x46
  404c04:	b.ne	404c94 <ferror@plt+0x34d4>  // b.any
  404c08:	ldrb	w8, [x0, #3]
  404c0c:	cmp	w8, #0x2d
  404c10:	b.ne	404c94 <ferror@plt+0x34d4>  // b.any
  404c14:	ldrb	w8, [x0, #4]
  404c18:	cmp	w8, #0x38
  404c1c:	b.ne	404c94 <ferror@plt+0x34d4>  // b.any
  404c20:	ldrb	w8, [x0, #5]
  404c24:	cbnz	w8, 404c94 <ferror@plt+0x34d4>
  404c28:	ldrb	w8, [x20]
  404c2c:	adrp	x9, 406000 <ferror@plt+0x4840>
  404c30:	adrp	x10, 406000 <ferror@plt+0x4840>
  404c34:	add	x9, x9, #0xbd6
  404c38:	add	x10, x10, #0xbd2
  404c3c:	b	404ccc <ferror@plt+0x350c>
  404c40:	ldrb	w8, [x0, #1]
  404c44:	and	w8, w8, #0xffffffdf
  404c48:	cmp	w8, #0x42
  404c4c:	b.ne	404c94 <ferror@plt+0x34d4>  // b.any
  404c50:	ldrb	w8, [x0, #2]
  404c54:	cmp	w8, #0x31
  404c58:	b.ne	404c94 <ferror@plt+0x34d4>  // b.any
  404c5c:	ldrb	w8, [x0, #3]
  404c60:	cmp	w8, #0x38
  404c64:	b.ne	404c94 <ferror@plt+0x34d4>  // b.any
  404c68:	ldrb	w8, [x0, #4]
  404c6c:	cmp	w8, #0x30
  404c70:	b.ne	404c94 <ferror@plt+0x34d4>  // b.any
  404c74:	ldrb	w8, [x0, #5]
  404c78:	cmp	w8, #0x33
  404c7c:	b.ne	404c94 <ferror@plt+0x34d4>  // b.any
  404c80:	ldrb	w8, [x0, #6]
  404c84:	cmp	w8, #0x30
  404c88:	b.ne	404c94 <ferror@plt+0x34d4>  // b.any
  404c8c:	ldrb	w8, [x0, #7]
  404c90:	cbz	w8, 404cb8 <ferror@plt+0x34f8>
  404c94:	adrp	x8, 406000 <ferror@plt+0x4840>
  404c98:	adrp	x9, 406000 <ferror@plt+0x4840>
  404c9c:	add	x8, x8, #0xbd0
  404ca0:	add	x9, x9, #0xbcc
  404ca4:	cmp	w19, #0x9
  404ca8:	csel	x0, x9, x8, eq  // eq = none
  404cac:	ldp	x20, x19, [sp, #16]
  404cb0:	ldp	x29, x30, [sp], #32
  404cb4:	ret
  404cb8:	ldrb	w8, [x20]
  404cbc:	adrp	x9, 406000 <ferror@plt+0x4840>
  404cc0:	adrp	x10, 406000 <ferror@plt+0x4840>
  404cc4:	add	x9, x9, #0xbde
  404cc8:	add	x10, x10, #0xbda
  404ccc:	cmp	w8, #0x60
  404cd0:	csel	x0, x10, x9, eq  // eq = none
  404cd4:	b	404cac <ferror@plt+0x34ec>
  404cd8:	sub	sp, sp, #0x50
  404cdc:	str	x21, [sp, #48]
  404ce0:	stp	x20, x19, [sp, #64]
  404ce4:	mov	x21, x5
  404ce8:	mov	x20, x4
  404cec:	mov	x5, x3
  404cf0:	mov	x4, x2
  404cf4:	mov	x19, x0
  404cf8:	stp	x29, x30, [sp, #32]
  404cfc:	add	x29, sp, #0x20
  404d00:	cbz	x1, 404d20 <ferror@plt+0x3560>
  404d04:	adrp	x2, 406000 <ferror@plt+0x4840>
  404d08:	mov	x3, x1
  404d0c:	add	x2, x2, #0xbeb
  404d10:	mov	w1, #0x1                   	// #1
  404d14:	mov	x0, x19
  404d18:	bl	401660 <__fprintf_chk@plt>
  404d1c:	b	404d3c <ferror@plt+0x357c>
  404d20:	adrp	x2, 406000 <ferror@plt+0x4840>
  404d24:	add	x2, x2, #0xbf7
  404d28:	mov	w1, #0x1                   	// #1
  404d2c:	mov	x0, x19
  404d30:	mov	x3, x4
  404d34:	mov	x4, x5
  404d38:	bl	401660 <__fprintf_chk@plt>
  404d3c:	adrp	x1, 406000 <ferror@plt+0x4840>
  404d40:	add	x1, x1, #0xbfe
  404d44:	mov	w2, #0x5                   	// #5
  404d48:	mov	x0, xzr
  404d4c:	bl	401740 <dcgettext@plt>
  404d50:	adrp	x2, 406000 <ferror@plt+0x4840>
  404d54:	mov	x3, x0
  404d58:	add	x2, x2, #0xec9
  404d5c:	mov	w1, #0x1                   	// #1
  404d60:	mov	w4, #0x7e3                 	// #2019
  404d64:	mov	x0, x19
  404d68:	bl	401660 <__fprintf_chk@plt>
  404d6c:	adrp	x1, 406000 <ferror@plt+0x4840>
  404d70:	add	x1, x1, #0xc02
  404d74:	mov	w2, #0x5                   	// #5
  404d78:	mov	x0, xzr
  404d7c:	bl	401740 <dcgettext@plt>
  404d80:	mov	x1, x19
  404d84:	bl	401750 <fputs_unlocked@plt>
  404d88:	cmp	x21, #0x9
  404d8c:	b.hi	404de0 <ferror@plt+0x3620>  // b.pmore
  404d90:	adrp	x8, 406000 <ferror@plt+0x4840>
  404d94:	add	x8, x8, #0xbe1
  404d98:	adr	x9, 404da8 <ferror@plt+0x35e8>
  404d9c:	ldrb	w10, [x8, x21]
  404da0:	add	x9, x9, x10, lsl #2
  404da4:	br	x9
  404da8:	adrp	x1, 406000 <ferror@plt+0x4840>
  404dac:	add	x1, x1, #0xcce
  404db0:	mov	w2, #0x5                   	// #5
  404db4:	mov	x0, xzr
  404db8:	bl	401740 <dcgettext@plt>
  404dbc:	ldr	x3, [x20]
  404dc0:	mov	x2, x0
  404dc4:	mov	x0, x19
  404dc8:	ldp	x20, x19, [sp, #64]
  404dcc:	ldr	x21, [sp, #48]
  404dd0:	ldp	x29, x30, [sp, #32]
  404dd4:	mov	w1, #0x1                   	// #1
  404dd8:	add	sp, sp, #0x50
  404ddc:	b	401660 <__fprintf_chk@plt>
  404de0:	adrp	x1, 406000 <ferror@plt+0x4840>
  404de4:	add	x1, x1, #0xe0d
  404de8:	b	404f44 <ferror@plt+0x3784>
  404dec:	adrp	x1, 406000 <ferror@plt+0x4840>
  404df0:	add	x1, x1, #0xcde
  404df4:	mov	w2, #0x5                   	// #5
  404df8:	mov	x0, xzr
  404dfc:	bl	401740 <dcgettext@plt>
  404e00:	ldp	x3, x4, [x20]
  404e04:	mov	x2, x0
  404e08:	mov	x0, x19
  404e0c:	ldp	x20, x19, [sp, #64]
  404e10:	ldr	x21, [sp, #48]
  404e14:	ldp	x29, x30, [sp, #32]
  404e18:	mov	w1, #0x1                   	// #1
  404e1c:	add	sp, sp, #0x50
  404e20:	b	401660 <__fprintf_chk@plt>
  404e24:	adrp	x1, 406000 <ferror@plt+0x4840>
  404e28:	add	x1, x1, #0xcf5
  404e2c:	mov	w2, #0x5                   	// #5
  404e30:	mov	x0, xzr
  404e34:	bl	401740 <dcgettext@plt>
  404e38:	ldp	x3, x4, [x20]
  404e3c:	ldr	x5, [x20, #16]
  404e40:	mov	x2, x0
  404e44:	mov	x0, x19
  404e48:	ldp	x20, x19, [sp, #64]
  404e4c:	ldr	x21, [sp, #48]
  404e50:	ldp	x29, x30, [sp, #32]
  404e54:	mov	w1, #0x1                   	// #1
  404e58:	add	sp, sp, #0x50
  404e5c:	b	401660 <__fprintf_chk@plt>
  404e60:	adrp	x1, 406000 <ferror@plt+0x4840>
  404e64:	add	x1, x1, #0xd11
  404e68:	mov	w2, #0x5                   	// #5
  404e6c:	mov	x0, xzr
  404e70:	bl	401740 <dcgettext@plt>
  404e74:	ldp	x3, x4, [x20]
  404e78:	ldp	x5, x6, [x20, #16]
  404e7c:	mov	x2, x0
  404e80:	mov	x0, x19
  404e84:	ldp	x20, x19, [sp, #64]
  404e88:	ldr	x21, [sp, #48]
  404e8c:	ldp	x29, x30, [sp, #32]
  404e90:	mov	w1, #0x1                   	// #1
  404e94:	add	sp, sp, #0x50
  404e98:	b	401660 <__fprintf_chk@plt>
  404e9c:	adrp	x1, 406000 <ferror@plt+0x4840>
  404ea0:	add	x1, x1, #0xd31
  404ea4:	mov	w2, #0x5                   	// #5
  404ea8:	mov	x0, xzr
  404eac:	bl	401740 <dcgettext@plt>
  404eb0:	ldp	x3, x4, [x20]
  404eb4:	ldp	x5, x6, [x20, #16]
  404eb8:	ldr	x7, [x20, #32]
  404ebc:	mov	x2, x0
  404ec0:	mov	x0, x19
  404ec4:	ldp	x20, x19, [sp, #64]
  404ec8:	ldr	x21, [sp, #48]
  404ecc:	ldp	x29, x30, [sp, #32]
  404ed0:	mov	w1, #0x1                   	// #1
  404ed4:	add	sp, sp, #0x50
  404ed8:	b	401660 <__fprintf_chk@plt>
  404edc:	adrp	x1, 406000 <ferror@plt+0x4840>
  404ee0:	add	x1, x1, #0xd55
  404ee4:	mov	w2, #0x5                   	// #5
  404ee8:	mov	x0, xzr
  404eec:	bl	401740 <dcgettext@plt>
  404ef0:	ldp	x3, x4, [x20]
  404ef4:	ldp	x5, x6, [x20, #16]
  404ef8:	ldp	x7, x8, [x20, #32]
  404efc:	mov	x2, x0
  404f00:	b	404f30 <ferror@plt+0x3770>
  404f04:	adrp	x1, 406000 <ferror@plt+0x4840>
  404f08:	add	x1, x1, #0xd7d
  404f0c:	mov	w2, #0x5                   	// #5
  404f10:	mov	x0, xzr
  404f14:	bl	401740 <dcgettext@plt>
  404f18:	ldr	x9, [x20, #48]
  404f1c:	ldp	x3, x4, [x20]
  404f20:	ldp	x5, x6, [x20, #16]
  404f24:	ldp	x7, x8, [x20, #32]
  404f28:	mov	x2, x0
  404f2c:	str	x9, [sp, #8]
  404f30:	mov	w1, #0x1                   	// #1
  404f34:	str	x8, [sp]
  404f38:	b	404fa8 <ferror@plt+0x37e8>
  404f3c:	adrp	x1, 406000 <ferror@plt+0x4840>
  404f40:	add	x1, x1, #0xdd9
  404f44:	mov	w2, #0x5                   	// #5
  404f48:	mov	x0, xzr
  404f4c:	bl	401740 <dcgettext@plt>
  404f50:	ldp	x8, x9, [x20, #56]
  404f54:	ldp	x3, x4, [x20]
  404f58:	ldp	x5, x6, [x20, #16]
  404f5c:	ldr	x7, [x20, #32]
  404f60:	ldur	q0, [x20, #40]
  404f64:	mov	x2, x0
  404f68:	str	x9, [sp, #24]
  404f6c:	b	404f9c <ferror@plt+0x37dc>
  404f70:	adrp	x1, 406000 <ferror@plt+0x4840>
  404f74:	add	x1, x1, #0xda9
  404f78:	mov	w2, #0x5                   	// #5
  404f7c:	mov	x0, xzr
  404f80:	bl	401740 <dcgettext@plt>
  404f84:	ldp	x3, x4, [x20]
  404f88:	ldp	x5, x6, [x20, #16]
  404f8c:	ldr	x7, [x20, #32]
  404f90:	ldur	q0, [x20, #40]
  404f94:	ldr	x8, [x20, #56]
  404f98:	mov	x2, x0
  404f9c:	str	x8, [sp, #16]
  404fa0:	mov	w1, #0x1                   	// #1
  404fa4:	str	q0, [sp]
  404fa8:	mov	x0, x19
  404fac:	bl	401660 <__fprintf_chk@plt>
  404fb0:	ldp	x20, x19, [sp, #64]
  404fb4:	ldr	x21, [sp, #48]
  404fb8:	ldp	x29, x30, [sp, #32]
  404fbc:	add	sp, sp, #0x50
  404fc0:	ret
  404fc4:	mov	x8, xzr
  404fc8:	ldr	x9, [x4, x8, lsl #3]
  404fcc:	add	x8, x8, #0x1
  404fd0:	cbnz	x9, 404fc8 <ferror@plt+0x3808>
  404fd4:	sub	x5, x8, #0x1
  404fd8:	b	404cd8 <ferror@plt+0x3518>
  404fdc:	sub	sp, sp, #0x60
  404fe0:	stp	x29, x30, [sp, #80]
  404fe4:	ldr	w9, [x4, #24]
  404fe8:	add	x29, sp, #0x50
  404fec:	mov	w8, w9
  404ff0:	tbz	w9, #31, 405014 <ferror@plt+0x3854>
  404ff4:	add	w8, w9, #0x8
  404ff8:	cmn	w9, #0x8
  404ffc:	str	w8, [x4, #24]
  405000:	b.gt	405014 <ferror@plt+0x3854>
  405004:	ldr	x10, [x4, #8]
  405008:	sxtw	x9, w9
  40500c:	add	x9, x10, x9
  405010:	b	405020 <ferror@plt+0x3860>
  405014:	ldr	x9, [x4]
  405018:	add	x10, x9, #0x8
  40501c:	str	x10, [x4]
  405020:	ldr	x9, [x9]
  405024:	str	x9, [sp]
  405028:	cbz	x9, 405038 <ferror@plt+0x3878>
  40502c:	tbnz	w8, #31, 405040 <ferror@plt+0x3880>
  405030:	mov	w9, w8
  405034:	b	40505c <ferror@plt+0x389c>
  405038:	mov	x5, xzr
  40503c:	b	4052b4 <ferror@plt+0x3af4>
  405040:	add	w9, w8, #0x8
  405044:	cmn	w8, #0x8
  405048:	str	w9, [x4, #24]
  40504c:	b.gt	40505c <ferror@plt+0x389c>
  405050:	ldr	x10, [x4, #8]
  405054:	add	x8, x10, w8, sxtw
  405058:	b	405068 <ferror@plt+0x38a8>
  40505c:	ldr	x8, [x4]
  405060:	add	x10, x8, #0x8
  405064:	str	x10, [x4]
  405068:	ldr	x8, [x8]
  40506c:	str	x8, [sp, #8]
  405070:	cbz	x8, 405080 <ferror@plt+0x38c0>
  405074:	tbnz	w9, #31, 405088 <ferror@plt+0x38c8>
  405078:	mov	w8, w9
  40507c:	b	4050a4 <ferror@plt+0x38e4>
  405080:	mov	w5, #0x1                   	// #1
  405084:	b	4052b4 <ferror@plt+0x3af4>
  405088:	add	w8, w9, #0x8
  40508c:	cmn	w9, #0x8
  405090:	str	w8, [x4, #24]
  405094:	b.gt	4050a4 <ferror@plt+0x38e4>
  405098:	ldr	x10, [x4, #8]
  40509c:	add	x9, x10, w9, sxtw
  4050a0:	b	4050b0 <ferror@plt+0x38f0>
  4050a4:	ldr	x9, [x4]
  4050a8:	add	x10, x9, #0x8
  4050ac:	str	x10, [x4]
  4050b0:	ldr	x9, [x9]
  4050b4:	str	x9, [sp, #16]
  4050b8:	cbz	x9, 4050c8 <ferror@plt+0x3908>
  4050bc:	tbnz	w8, #31, 4050d0 <ferror@plt+0x3910>
  4050c0:	mov	w9, w8
  4050c4:	b	4050ec <ferror@plt+0x392c>
  4050c8:	mov	w5, #0x2                   	// #2
  4050cc:	b	4052b4 <ferror@plt+0x3af4>
  4050d0:	add	w9, w8, #0x8
  4050d4:	cmn	w8, #0x8
  4050d8:	str	w9, [x4, #24]
  4050dc:	b.gt	4050ec <ferror@plt+0x392c>
  4050e0:	ldr	x10, [x4, #8]
  4050e4:	add	x8, x10, w8, sxtw
  4050e8:	b	4050f8 <ferror@plt+0x3938>
  4050ec:	ldr	x8, [x4]
  4050f0:	add	x10, x8, #0x8
  4050f4:	str	x10, [x4]
  4050f8:	ldr	x8, [x8]
  4050fc:	str	x8, [sp, #24]
  405100:	cbz	x8, 405110 <ferror@plt+0x3950>
  405104:	tbnz	w9, #31, 405118 <ferror@plt+0x3958>
  405108:	mov	w8, w9
  40510c:	b	405134 <ferror@plt+0x3974>
  405110:	mov	w5, #0x3                   	// #3
  405114:	b	4052b4 <ferror@plt+0x3af4>
  405118:	add	w8, w9, #0x8
  40511c:	cmn	w9, #0x8
  405120:	str	w8, [x4, #24]
  405124:	b.gt	405134 <ferror@plt+0x3974>
  405128:	ldr	x10, [x4, #8]
  40512c:	add	x9, x10, w9, sxtw
  405130:	b	405140 <ferror@plt+0x3980>
  405134:	ldr	x9, [x4]
  405138:	add	x10, x9, #0x8
  40513c:	str	x10, [x4]
  405140:	ldr	x9, [x9]
  405144:	str	x9, [sp, #32]
  405148:	cbz	x9, 405158 <ferror@plt+0x3998>
  40514c:	tbnz	w8, #31, 405160 <ferror@plt+0x39a0>
  405150:	mov	w9, w8
  405154:	b	40517c <ferror@plt+0x39bc>
  405158:	mov	w5, #0x4                   	// #4
  40515c:	b	4052b4 <ferror@plt+0x3af4>
  405160:	add	w9, w8, #0x8
  405164:	cmn	w8, #0x8
  405168:	str	w9, [x4, #24]
  40516c:	b.gt	40517c <ferror@plt+0x39bc>
  405170:	ldr	x10, [x4, #8]
  405174:	add	x8, x10, w8, sxtw
  405178:	b	405188 <ferror@plt+0x39c8>
  40517c:	ldr	x8, [x4]
  405180:	add	x10, x8, #0x8
  405184:	str	x10, [x4]
  405188:	ldr	x8, [x8]
  40518c:	str	x8, [sp, #40]
  405190:	cbz	x8, 4051a0 <ferror@plt+0x39e0>
  405194:	tbnz	w9, #31, 4051a8 <ferror@plt+0x39e8>
  405198:	mov	w8, w9
  40519c:	b	4051c4 <ferror@plt+0x3a04>
  4051a0:	mov	w5, #0x5                   	// #5
  4051a4:	b	4052b4 <ferror@plt+0x3af4>
  4051a8:	add	w8, w9, #0x8
  4051ac:	cmn	w9, #0x8
  4051b0:	str	w8, [x4, #24]
  4051b4:	b.gt	4051c4 <ferror@plt+0x3a04>
  4051b8:	ldr	x10, [x4, #8]
  4051bc:	add	x9, x10, w9, sxtw
  4051c0:	b	4051d0 <ferror@plt+0x3a10>
  4051c4:	ldr	x9, [x4]
  4051c8:	add	x10, x9, #0x8
  4051cc:	str	x10, [x4]
  4051d0:	ldr	x9, [x9]
  4051d4:	str	x9, [sp, #48]
  4051d8:	cbz	x9, 4051e8 <ferror@plt+0x3a28>
  4051dc:	tbnz	w8, #31, 4051f0 <ferror@plt+0x3a30>
  4051e0:	mov	w9, w8
  4051e4:	b	40520c <ferror@plt+0x3a4c>
  4051e8:	mov	w5, #0x6                   	// #6
  4051ec:	b	4052b4 <ferror@plt+0x3af4>
  4051f0:	add	w9, w8, #0x8
  4051f4:	cmn	w8, #0x8
  4051f8:	str	w9, [x4, #24]
  4051fc:	b.gt	40520c <ferror@plt+0x3a4c>
  405200:	ldr	x10, [x4, #8]
  405204:	add	x8, x10, w8, sxtw
  405208:	b	405218 <ferror@plt+0x3a58>
  40520c:	ldr	x8, [x4]
  405210:	add	x10, x8, #0x8
  405214:	str	x10, [x4]
  405218:	ldr	x8, [x8]
  40521c:	str	x8, [sp, #56]
  405220:	cbz	x8, 405230 <ferror@plt+0x3a70>
  405224:	tbnz	w9, #31, 405238 <ferror@plt+0x3a78>
  405228:	mov	w8, w9
  40522c:	b	405254 <ferror@plt+0x3a94>
  405230:	mov	w5, #0x7                   	// #7
  405234:	b	4052b4 <ferror@plt+0x3af4>
  405238:	add	w8, w9, #0x8
  40523c:	cmn	w9, #0x8
  405240:	str	w8, [x4, #24]
  405244:	b.gt	405254 <ferror@plt+0x3a94>
  405248:	ldr	x10, [x4, #8]
  40524c:	add	x9, x10, w9, sxtw
  405250:	b	405260 <ferror@plt+0x3aa0>
  405254:	ldr	x9, [x4]
  405258:	add	x10, x9, #0x8
  40525c:	str	x10, [x4]
  405260:	ldr	x9, [x9]
  405264:	str	x9, [sp, #64]
  405268:	cbz	x9, 4052b0 <ferror@plt+0x3af0>
  40526c:	tbz	w8, #31, 40528c <ferror@plt+0x3acc>
  405270:	add	w9, w8, #0x8
  405274:	cmn	w8, #0x8
  405278:	str	w9, [x4, #24]
  40527c:	b.gt	40528c <ferror@plt+0x3acc>
  405280:	ldr	x9, [x4, #8]
  405284:	add	x8, x9, w8, sxtw
  405288:	b	405298 <ferror@plt+0x3ad8>
  40528c:	ldr	x8, [x4]
  405290:	add	x9, x8, #0x8
  405294:	str	x9, [x4]
  405298:	ldr	x8, [x8]
  40529c:	str	x8, [sp, #72]
  4052a0:	cmp	x8, #0x0
  4052a4:	mov	w8, #0x9                   	// #9
  4052a8:	cinc	x5, x8, ne  // ne = any
  4052ac:	b	4052b4 <ferror@plt+0x3af4>
  4052b0:	mov	w5, #0x8                   	// #8
  4052b4:	mov	x4, sp
  4052b8:	bl	404cd8 <ferror@plt+0x3518>
  4052bc:	ldp	x29, x30, [sp, #80]
  4052c0:	add	sp, sp, #0x60
  4052c4:	ret
  4052c8:	sub	sp, sp, #0xf0
  4052cc:	stp	x29, x30, [sp, #224]
  4052d0:	add	x29, sp, #0xe0
  4052d4:	mov	x8, #0xffffffffffffffe0    	// #-32
  4052d8:	mov	x9, sp
  4052dc:	sub	x10, x29, #0x60
  4052e0:	movk	x8, #0xff80, lsl #32
  4052e4:	add	x11, x29, #0x10
  4052e8:	add	x9, x9, #0x80
  4052ec:	add	x10, x10, #0x20
  4052f0:	stp	x9, x8, [x29, #-16]
  4052f4:	stp	x11, x10, [x29, #-32]
  4052f8:	stp	x4, x5, [x29, #-96]
  4052fc:	stp	x6, x7, [x29, #-80]
  405300:	stp	q0, q1, [sp]
  405304:	ldp	q0, q1, [x29, #-32]
  405308:	sub	x4, x29, #0x40
  40530c:	stp	q2, q3, [sp, #32]
  405310:	stp	q4, q5, [sp, #64]
  405314:	stp	q6, q7, [sp, #96]
  405318:	stp	q0, q1, [x29, #-64]
  40531c:	bl	404fdc <ferror@plt+0x381c>
  405320:	ldp	x29, x30, [sp, #224]
  405324:	add	sp, sp, #0xf0
  405328:	ret
  40532c:	stp	x29, x30, [sp, #-16]!
  405330:	adrp	x1, 406000 <ferror@plt+0x4840>
  405334:	add	x1, x1, #0xe49
  405338:	mov	w2, #0x5                   	// #5
  40533c:	mov	x0, xzr
  405340:	mov	x29, sp
  405344:	bl	401740 <dcgettext@plt>
  405348:	adrp	x2, 406000 <ferror@plt+0x4840>
  40534c:	mov	x1, x0
  405350:	add	x2, x2, #0xe5e
  405354:	mov	w0, #0x1                   	// #1
  405358:	bl	401590 <__printf_chk@plt>
  40535c:	adrp	x1, 406000 <ferror@plt+0x4840>
  405360:	add	x1, x1, #0xe74
  405364:	mov	w2, #0x5                   	// #5
  405368:	mov	x0, xzr
  40536c:	bl	401740 <dcgettext@plt>
  405370:	adrp	x2, 406000 <ferror@plt+0x4840>
  405374:	adrp	x3, 406000 <ferror@plt+0x4840>
  405378:	mov	x1, x0
  40537c:	add	x2, x2, #0x551
  405380:	add	x3, x3, #0x749
  405384:	mov	w0, #0x1                   	// #1
  405388:	bl	401590 <__printf_chk@plt>
  40538c:	adrp	x1, 406000 <ferror@plt+0x4840>
  405390:	add	x1, x1, #0xe88
  405394:	mov	w2, #0x5                   	// #5
  405398:	mov	x0, xzr
  40539c:	bl	401740 <dcgettext@plt>
  4053a0:	adrp	x8, 418000 <ferror@plt+0x16840>
  4053a4:	ldr	x1, [x8, #608]
  4053a8:	ldp	x29, x30, [sp], #16
  4053ac:	b	401750 <fputs_unlocked@plt>
  4053b0:	stp	x29, x30, [sp, #-32]!
  4053b4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4053b8:	udiv	x8, x8, x1
  4053bc:	cmp	x8, x0
  4053c0:	str	x19, [sp, #16]
  4053c4:	mov	x29, sp
  4053c8:	b.cc	4053ec <ferror@plt+0x3c2c>  // b.lo, b.ul, b.last
  4053cc:	mul	x19, x1, x0
  4053d0:	mov	x0, x19
  4053d4:	bl	401540 <malloc@plt>
  4053d8:	cbz	x19, 4053e0 <ferror@plt+0x3c20>
  4053dc:	cbz	x0, 4053ec <ferror@plt+0x3c2c>
  4053e0:	ldr	x19, [sp, #16]
  4053e4:	ldp	x29, x30, [sp], #32
  4053e8:	ret
  4053ec:	bl	405704 <ferror@plt+0x3f44>
  4053f0:	stp	x29, x30, [sp, #-32]!
  4053f4:	str	x19, [sp, #16]
  4053f8:	mov	x29, sp
  4053fc:	mov	x19, x0
  405400:	bl	401540 <malloc@plt>
  405404:	cbz	x19, 40540c <ferror@plt+0x3c4c>
  405408:	cbz	x0, 405418 <ferror@plt+0x3c58>
  40540c:	ldr	x19, [sp, #16]
  405410:	ldp	x29, x30, [sp], #32
  405414:	ret
  405418:	bl	405704 <ferror@plt+0x3f44>
  40541c:	stp	x29, x30, [sp, #-32]!
  405420:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405424:	udiv	x8, x8, x2
  405428:	cmp	x8, x1
  40542c:	str	x19, [sp, #16]
  405430:	mov	x29, sp
  405434:	b.cc	40546c <ferror@plt+0x3cac>  // b.lo, b.ul, b.last
  405438:	mul	x19, x2, x1
  40543c:	cbz	x0, 405450 <ferror@plt+0x3c90>
  405440:	cbnz	x19, 405450 <ferror@plt+0x3c90>
  405444:	bl	4016b0 <free@plt>
  405448:	mov	x0, xzr
  40544c:	b	405460 <ferror@plt+0x3ca0>
  405450:	mov	x1, x19
  405454:	bl	4015d0 <realloc@plt>
  405458:	cbz	x19, 405460 <ferror@plt+0x3ca0>
  40545c:	cbz	x0, 40546c <ferror@plt+0x3cac>
  405460:	ldr	x19, [sp, #16]
  405464:	ldp	x29, x30, [sp], #32
  405468:	ret
  40546c:	bl	405704 <ferror@plt+0x3f44>
  405470:	stp	x29, x30, [sp, #-32]!
  405474:	str	x19, [sp, #16]
  405478:	mov	x19, x1
  40547c:	mov	x29, sp
  405480:	cbz	x0, 405494 <ferror@plt+0x3cd4>
  405484:	cbnz	x19, 405494 <ferror@plt+0x3cd4>
  405488:	bl	4016b0 <free@plt>
  40548c:	mov	x0, xzr
  405490:	b	4054a4 <ferror@plt+0x3ce4>
  405494:	mov	x1, x19
  405498:	bl	4015d0 <realloc@plt>
  40549c:	cbz	x19, 4054a4 <ferror@plt+0x3ce4>
  4054a0:	cbz	x0, 4054b0 <ferror@plt+0x3cf0>
  4054a4:	ldr	x19, [sp, #16]
  4054a8:	ldp	x29, x30, [sp], #32
  4054ac:	ret
  4054b0:	bl	405704 <ferror@plt+0x3f44>
  4054b4:	stp	x29, x30, [sp, #-32]!
  4054b8:	ldr	x8, [x1]
  4054bc:	str	x19, [sp, #16]
  4054c0:	mov	x29, sp
  4054c4:	cbz	x0, 4054fc <ferror@plt+0x3d3c>
  4054c8:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4054cc:	movk	x9, #0x5554
  4054d0:	udiv	x9, x9, x2
  4054d4:	cmp	x9, x8
  4054d8:	b.ls	405544 <ferror@plt+0x3d84>  // b.plast
  4054dc:	add	x8, x8, x8, lsr #1
  4054e0:	add	x8, x8, #0x1
  4054e4:	mul	x19, x8, x2
  4054e8:	str	x8, [x1]
  4054ec:	cbnz	x19, 405528 <ferror@plt+0x3d68>
  4054f0:	bl	4016b0 <free@plt>
  4054f4:	mov	x0, xzr
  4054f8:	b	405538 <ferror@plt+0x3d78>
  4054fc:	cbnz	x8, 405510 <ferror@plt+0x3d50>
  405500:	mov	w8, #0x80                  	// #128
  405504:	udiv	x8, x8, x2
  405508:	cmp	x2, #0x80
  40550c:	cinc	x8, x8, hi  // hi = pmore
  405510:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  405514:	udiv	x9, x9, x2
  405518:	cmp	x9, x8
  40551c:	b.cc	405544 <ferror@plt+0x3d84>  // b.lo, b.ul, b.last
  405520:	mul	x19, x8, x2
  405524:	str	x8, [x1]
  405528:	mov	x1, x19
  40552c:	bl	4015d0 <realloc@plt>
  405530:	cbz	x19, 405538 <ferror@plt+0x3d78>
  405534:	cbz	x0, 405544 <ferror@plt+0x3d84>
  405538:	ldr	x19, [sp, #16]
  40553c:	ldp	x29, x30, [sp], #32
  405540:	ret
  405544:	bl	405704 <ferror@plt+0x3f44>
  405548:	stp	x29, x30, [sp, #-32]!
  40554c:	str	x19, [sp, #16]
  405550:	mov	x29, sp
  405554:	mov	x19, x0
  405558:	bl	401540 <malloc@plt>
  40555c:	cbz	x19, 405564 <ferror@plt+0x3da4>
  405560:	cbz	x0, 405570 <ferror@plt+0x3db0>
  405564:	ldr	x19, [sp, #16]
  405568:	ldp	x29, x30, [sp], #32
  40556c:	ret
  405570:	bl	405704 <ferror@plt+0x3f44>
  405574:	stp	x29, x30, [sp, #-32]!
  405578:	str	x19, [sp, #16]
  40557c:	ldr	x19, [x1]
  405580:	mov	x29, sp
  405584:	cbz	x0, 4055b4 <ferror@plt+0x3df4>
  405588:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40558c:	movk	x8, #0x5554
  405590:	cmp	x19, x8
  405594:	b.cs	4055e4 <ferror@plt+0x3e24>  // b.hs, b.nlast
  405598:	add	x8, x19, x19, lsr #1
  40559c:	adds	x19, x8, #0x1
  4055a0:	str	x19, [x1]
  4055a4:	b.ne	4055c8 <ferror@plt+0x3e08>  // b.any
  4055a8:	bl	4016b0 <free@plt>
  4055ac:	mov	x0, xzr
  4055b0:	b	4055d8 <ferror@plt+0x3e18>
  4055b4:	cbz	x19, 4055c0 <ferror@plt+0x3e00>
  4055b8:	tbz	x19, #63, 4055c4 <ferror@plt+0x3e04>
  4055bc:	b	4055e4 <ferror@plt+0x3e24>
  4055c0:	mov	w19, #0x80                  	// #128
  4055c4:	str	x19, [x1]
  4055c8:	mov	x1, x19
  4055cc:	bl	4015d0 <realloc@plt>
  4055d0:	cbz	x19, 4055d8 <ferror@plt+0x3e18>
  4055d4:	cbz	x0, 4055e4 <ferror@plt+0x3e24>
  4055d8:	ldr	x19, [sp, #16]
  4055dc:	ldp	x29, x30, [sp], #32
  4055e0:	ret
  4055e4:	bl	405704 <ferror@plt+0x3f44>
  4055e8:	stp	x29, x30, [sp, #-32]!
  4055ec:	stp	x20, x19, [sp, #16]
  4055f0:	mov	x29, sp
  4055f4:	mov	x19, x0
  4055f8:	bl	401540 <malloc@plt>
  4055fc:	mov	x20, x0
  405600:	cbz	x19, 405608 <ferror@plt+0x3e48>
  405604:	cbz	x20, 405628 <ferror@plt+0x3e68>
  405608:	mov	x0, x20
  40560c:	mov	w1, wzr
  405610:	mov	x2, x19
  405614:	bl	4015a0 <memset@plt>
  405618:	mov	x0, x20
  40561c:	ldp	x20, x19, [sp, #16]
  405620:	ldp	x29, x30, [sp], #32
  405624:	ret
  405628:	bl	405704 <ferror@plt+0x3f44>
  40562c:	stp	x29, x30, [sp, #-16]!
  405630:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405634:	udiv	x8, x8, x1
  405638:	cmp	x8, x0
  40563c:	mov	x29, sp
  405640:	b.cc	405654 <ferror@plt+0x3e94>  // b.lo, b.ul, b.last
  405644:	bl	405764 <ferror@plt+0x3fa4>
  405648:	cbz	x0, 405654 <ferror@plt+0x3e94>
  40564c:	ldp	x29, x30, [sp], #16
  405650:	ret
  405654:	bl	405704 <ferror@plt+0x3f44>
  405658:	stp	x29, x30, [sp, #-48]!
  40565c:	stp	x20, x19, [sp, #32]
  405660:	mov	x20, x0
  405664:	mov	x0, x1
  405668:	str	x21, [sp, #16]
  40566c:	mov	x29, sp
  405670:	mov	x19, x1
  405674:	bl	401540 <malloc@plt>
  405678:	mov	x21, x0
  40567c:	cbz	x19, 405684 <ferror@plt+0x3ec4>
  405680:	cbz	x21, 4056a8 <ferror@plt+0x3ee8>
  405684:	mov	x0, x21
  405688:	mov	x1, x20
  40568c:	mov	x2, x19
  405690:	bl	401450 <memcpy@plt>
  405694:	mov	x0, x21
  405698:	ldp	x20, x19, [sp, #32]
  40569c:	ldr	x21, [sp, #16]
  4056a0:	ldp	x29, x30, [sp], #48
  4056a4:	ret
  4056a8:	bl	405704 <ferror@plt+0x3f44>
  4056ac:	stp	x29, x30, [sp, #-48]!
  4056b0:	str	x21, [sp, #16]
  4056b4:	stp	x20, x19, [sp, #32]
  4056b8:	mov	x29, sp
  4056bc:	mov	x19, x0
  4056c0:	bl	401490 <strlen@plt>
  4056c4:	add	x20, x0, #0x1
  4056c8:	mov	x0, x20
  4056cc:	bl	401540 <malloc@plt>
  4056d0:	mov	x21, x0
  4056d4:	cbz	x20, 4056dc <ferror@plt+0x3f1c>
  4056d8:	cbz	x21, 405700 <ferror@plt+0x3f40>
  4056dc:	mov	x0, x21
  4056e0:	mov	x1, x19
  4056e4:	mov	x2, x20
  4056e8:	bl	401450 <memcpy@plt>
  4056ec:	mov	x0, x21
  4056f0:	ldp	x20, x19, [sp, #32]
  4056f4:	ldr	x21, [sp, #16]
  4056f8:	ldp	x29, x30, [sp], #48
  4056fc:	ret
  405700:	bl	405704 <ferror@plt+0x3f44>
  405704:	stp	x29, x30, [sp, #-32]!
  405708:	str	x19, [sp, #16]
  40570c:	adrp	x8, 418000 <ferror@plt+0x16840>
  405710:	ldr	w19, [x8, #480]
  405714:	adrp	x1, 406000 <ferror@plt+0x4840>
  405718:	add	x1, x1, #0xef8
  40571c:	mov	w2, #0x5                   	// #5
  405720:	mov	x0, xzr
  405724:	mov	x29, sp
  405728:	bl	401740 <dcgettext@plt>
  40572c:	adrp	x2, 406000 <ferror@plt+0x4840>
  405730:	mov	x3, x0
  405734:	add	x2, x2, #0xa26
  405738:	mov	w0, w19
  40573c:	mov	w1, wzr
  405740:	bl	4014b0 <error@plt>
  405744:	bl	401600 <abort@plt>
  405748:	stp	x29, x30, [sp, #-16]!
  40574c:	mov	x29, sp
  405750:	bl	4016e0 <strndup@plt>
  405754:	cbz	x0, 405760 <ferror@plt+0x3fa0>
  405758:	ldp	x29, x30, [sp], #16
  40575c:	ret
  405760:	bl	405704 <ferror@plt+0x3f44>
  405764:	mov	x8, x1
  405768:	mov	w1, #0x1                   	// #1
  40576c:	mov	w9, #0x1                   	// #1
  405770:	cbz	x0, 4057a8 <ferror@plt+0x3fe8>
  405774:	cbz	x8, 4057a8 <ferror@plt+0x3fe8>
  405778:	umulh	x10, x8, x0
  40577c:	mov	x1, x8
  405780:	mov	x9, x0
  405784:	cbz	x10, 4057a8 <ferror@plt+0x3fe8>
  405788:	stp	x29, x30, [sp, #-16]!
  40578c:	mov	x29, sp
  405790:	bl	401790 <__errno_location@plt>
  405794:	mov	w8, #0xc                   	// #12
  405798:	str	w8, [x0]
  40579c:	mov	x0, xzr
  4057a0:	ldp	x29, x30, [sp], #16
  4057a4:	ret
  4057a8:	mov	x0, x9
  4057ac:	b	4015b0 <calloc@plt>
  4057b0:	stp	x29, x30, [sp, #-48]!
  4057b4:	str	x21, [sp, #16]
  4057b8:	stp	x20, x19, [sp, #32]
  4057bc:	mov	x29, sp
  4057c0:	mov	x19, x0
  4057c4:	bl	401500 <fileno@plt>
  4057c8:	tbnz	w0, #31, 405830 <ferror@plt+0x4070>
  4057cc:	mov	x0, x19
  4057d0:	bl	401760 <__freading@plt>
  4057d4:	cbz	w0, 4057f4 <ferror@plt+0x4034>
  4057d8:	mov	x0, x19
  4057dc:	bl	401500 <fileno@plt>
  4057e0:	mov	w2, #0x1                   	// #1
  4057e4:	mov	x1, xzr
  4057e8:	bl	4014e0 <lseek@plt>
  4057ec:	cmn	x0, #0x1
  4057f0:	b.eq	405830 <ferror@plt+0x4070>  // b.none
  4057f4:	mov	x0, x19
  4057f8:	bl	405844 <ferror@plt+0x4084>
  4057fc:	cbz	w0, 405830 <ferror@plt+0x4070>
  405800:	bl	401790 <__errno_location@plt>
  405804:	ldr	w21, [x0]
  405808:	mov	x20, x0
  40580c:	mov	x0, x19
  405810:	bl	401510 <fclose@plt>
  405814:	cbz	w21, 405820 <ferror@plt+0x4060>
  405818:	mov	w0, #0xffffffff            	// #-1
  40581c:	str	w21, [x20]
  405820:	ldp	x20, x19, [sp, #32]
  405824:	ldr	x21, [sp, #16]
  405828:	ldp	x29, x30, [sp], #48
  40582c:	ret
  405830:	mov	x0, x19
  405834:	ldp	x20, x19, [sp, #32]
  405838:	ldr	x21, [sp, #16]
  40583c:	ldp	x29, x30, [sp], #48
  405840:	b	401510 <fclose@plt>
  405844:	stp	x29, x30, [sp, #-32]!
  405848:	str	x19, [sp, #16]
  40584c:	mov	x19, x0
  405850:	mov	x29, sp
  405854:	cbz	x0, 40587c <ferror@plt+0x40bc>
  405858:	mov	x0, x19
  40585c:	bl	401760 <__freading@plt>
  405860:	cbz	w0, 40587c <ferror@plt+0x40bc>
  405864:	ldrb	w8, [x19, #1]
  405868:	tbz	w8, #0, 40587c <ferror@plt+0x40bc>
  40586c:	mov	w2, #0x1                   	// #1
  405870:	mov	x0, x19
  405874:	mov	x1, xzr
  405878:	bl	4058b4 <ferror@plt+0x40f4>
  40587c:	mov	x0, x19
  405880:	ldr	x19, [sp, #16]
  405884:	ldp	x29, x30, [sp], #32
  405888:	b	401710 <fflush@plt>
  40588c:	ldp	x9, x8, [x0, #32]
  405890:	cmp	x8, x9
  405894:	b.hi	4058ac <ferror@plt+0x40ec>  // b.pmore
  405898:	ldp	x0, x8, [x0, #8]
  40589c:	subs	x8, x8, x0
  4058a0:	b.eq	4058ac <ferror@plt+0x40ec>  // b.none
  4058a4:	str	x8, [x1]
  4058a8:	ret
  4058ac:	mov	x0, xzr
  4058b0:	ret
  4058b4:	stp	x29, x30, [sp, #-48]!
  4058b8:	str	x21, [sp, #16]
  4058bc:	stp	x20, x19, [sp, #32]
  4058c0:	ldp	x9, x8, [x0, #8]
  4058c4:	mov	w20, w2
  4058c8:	mov	x19, x0
  4058cc:	mov	x21, x1
  4058d0:	cmp	x8, x9
  4058d4:	mov	x29, sp
  4058d8:	b.ne	4058f0 <ferror@plt+0x4130>  // b.any
  4058dc:	ldp	x9, x8, [x19, #32]
  4058e0:	cmp	x8, x9
  4058e4:	b.ne	4058f0 <ferror@plt+0x4130>  // b.any
  4058e8:	ldr	x8, [x19, #72]
  4058ec:	cbz	x8, 40590c <ferror@plt+0x414c>
  4058f0:	mov	x0, x19
  4058f4:	mov	x1, x21
  4058f8:	mov	w2, w20
  4058fc:	ldp	x20, x19, [sp, #32]
  405900:	ldr	x21, [sp, #16]
  405904:	ldp	x29, x30, [sp], #48
  405908:	b	401690 <fseeko@plt>
  40590c:	mov	x0, x19
  405910:	bl	401500 <fileno@plt>
  405914:	mov	x1, x21
  405918:	mov	w2, w20
  40591c:	bl	4014e0 <lseek@plt>
  405920:	cmn	x0, #0x1
  405924:	b.eq	405940 <ferror@plt+0x4180>  // b.none
  405928:	ldr	w9, [x19]
  40592c:	mov	x8, x0
  405930:	mov	w0, wzr
  405934:	str	x8, [x19, #144]
  405938:	and	w9, w9, #0xffffffef
  40593c:	str	w9, [x19]
  405940:	ldp	x20, x19, [sp, #32]
  405944:	ldr	x21, [sp, #16]
  405948:	ldp	x29, x30, [sp], #48
  40594c:	ret
  405950:	sub	sp, sp, #0x40
  405954:	stp	x29, x30, [sp, #16]
  405958:	add	x29, sp, #0x10
  40595c:	cmp	x0, #0x0
  405960:	sub	x8, x29, #0x4
  405964:	stp	x20, x19, [sp, #48]
  405968:	csel	x20, x8, x0, eq  // eq = none
  40596c:	mov	x0, x20
  405970:	stp	x22, x21, [sp, #32]
  405974:	mov	x22, x2
  405978:	mov	x19, x1
  40597c:	bl	401440 <mbrtowc@plt>
  405980:	mov	x21, x0
  405984:	cbz	x22, 4059a8 <ferror@plt+0x41e8>
  405988:	cmn	x21, #0x2
  40598c:	b.cc	4059a8 <ferror@plt+0x41e8>  // b.lo, b.ul, b.last
  405990:	mov	w0, wzr
  405994:	bl	405b7c <ferror@plt+0x43bc>
  405998:	tbnz	w0, #0, 4059a8 <ferror@plt+0x41e8>
  40599c:	ldrb	w8, [x19]
  4059a0:	mov	w21, #0x1                   	// #1
  4059a4:	str	w8, [x20]
  4059a8:	mov	x0, x21
  4059ac:	ldp	x20, x19, [sp, #48]
  4059b0:	ldp	x22, x21, [sp, #32]
  4059b4:	ldp	x29, x30, [sp, #16]
  4059b8:	add	sp, sp, #0x40
  4059bc:	ret
  4059c0:	stp	x29, x30, [sp, #-48]!
  4059c4:	str	x21, [sp, #16]
  4059c8:	stp	x20, x19, [sp, #32]
  4059cc:	mov	x29, sp
  4059d0:	mov	x20, x0
  4059d4:	bl	4014f0 <__fpending@plt>
  4059d8:	ldr	w21, [x20]
  4059dc:	mov	x19, x0
  4059e0:	mov	x0, x20
  4059e4:	bl	4057b0 <ferror@plt+0x3ff0>
  4059e8:	mov	w8, w0
  4059ec:	tbnz	w21, #5, 405a14 <ferror@plt+0x4254>
  4059f0:	cmp	w8, #0x0
  4059f4:	csetm	w0, ne  // ne = any
  4059f8:	cbnz	x19, 405a24 <ferror@plt+0x4264>
  4059fc:	cbz	w8, 405a24 <ferror@plt+0x4264>
  405a00:	bl	401790 <__errno_location@plt>
  405a04:	ldr	w8, [x0]
  405a08:	cmp	w8, #0x9
  405a0c:	csetm	w0, ne  // ne = any
  405a10:	b	405a24 <ferror@plt+0x4264>
  405a14:	cbnz	w8, 405a20 <ferror@plt+0x4260>
  405a18:	bl	401790 <__errno_location@plt>
  405a1c:	str	wzr, [x0]
  405a20:	mov	w0, #0xffffffff            	// #-1
  405a24:	ldp	x20, x19, [sp, #32]
  405a28:	ldr	x21, [sp, #16]
  405a2c:	ldp	x29, x30, [sp], #48
  405a30:	ret
  405a34:	stp	x29, x30, [sp, #-64]!
  405a38:	str	x28, [sp, #16]
  405a3c:	stp	x22, x21, [sp, #32]
  405a40:	stp	x20, x19, [sp, #48]
  405a44:	mov	x29, sp
  405a48:	sub	sp, sp, #0x1, lsl #12
  405a4c:	cbz	x1, 405b4c <ferror@plt+0x438c>
  405a50:	mov	x20, x1
  405a54:	mov	x19, x0
  405a58:	bl	405c10 <ferror@plt+0x4450>
  405a5c:	mov	x21, x0
  405a60:	mov	w22, #0x3                   	// #3
  405a64:	b	405a6c <ferror@plt+0x42ac>
  405a68:	cbnz	w8, 405adc <ferror@plt+0x431c>
  405a6c:	cbz	x21, 405ae4 <ferror@plt+0x4324>
  405a70:	mov	x1, sp
  405a74:	mov	x0, x19
  405a78:	bl	40588c <ferror@plt+0x40cc>
  405a7c:	cbz	x0, 405ab8 <ferror@plt+0x42f8>
  405a80:	ldr	x8, [sp]
  405a84:	cbz	x8, 405ab8 <ferror@plt+0x42f8>
  405a88:	cmp	x8, x20
  405a8c:	ldr	x9, [x19, #8]
  405a90:	csel	x8, x8, x20, cc  // cc = lo, ul, last
  405a94:	sub	x20, x20, x8
  405a98:	subs	x10, x21, x8
  405a9c:	csel	w11, w22, wzr, eq  // eq = none
  405aa0:	cmp	x20, #0x0
  405aa4:	add	x9, x9, x8
  405aa8:	csinc	w8, w11, wzr, ne  // ne = any
  405aac:	csel	x21, x21, x10, eq  // eq = none
  405ab0:	str	x9, [x19, #8]
  405ab4:	cbnz	w8, 405a68 <ferror@plt+0x42a8>
  405ab8:	mov	x0, x19
  405abc:	bl	401580 <fgetc@plt>
  405ac0:	cmn	w0, #0x1
  405ac4:	b.eq	405b54 <ferror@plt+0x4394>  // b.none
  405ac8:	sub	x20, x20, #0x1
  405acc:	cbz	x20, 405b4c <ferror@plt+0x438c>
  405ad0:	mov	w8, wzr
  405ad4:	sub	x21, x21, #0x1
  405ad8:	b	405a68 <ferror@plt+0x42a8>
  405adc:	cmp	w8, #0x3
  405ae0:	b.ne	405b4c <ferror@plt+0x438c>  // b.any
  405ae4:	mov	x0, x19
  405ae8:	bl	401500 <fileno@plt>
  405aec:	tbnz	w0, #31, 405b14 <ferror@plt+0x4354>
  405af0:	mov	w2, #0x1                   	// #1
  405af4:	mov	x1, xzr
  405af8:	bl	4014e0 <lseek@plt>
  405afc:	tbnz	x0, #63, 405b14 <ferror@plt+0x4354>
  405b00:	mov	w2, #0x1                   	// #1
  405b04:	mov	x0, x19
  405b08:	mov	x1, x20
  405b0c:	bl	4058b4 <ferror@plt+0x40f4>
  405b10:	b	405b64 <ferror@plt+0x43a4>
  405b14:	mov	w22, #0x1000                	// #4096
  405b18:	cmp	x20, #0x1, lsl #12
  405b1c:	csel	x21, x20, x22, cc  // cc = lo, ul, last
  405b20:	mov	x0, sp
  405b24:	mov	w1, #0x1                   	// #1
  405b28:	mov	x2, x21
  405b2c:	mov	x3, x19
  405b30:	bl	4016a0 <fread@plt>
  405b34:	cmp	x0, x21
  405b38:	csel	x8, xzr, x21, cc  // cc = lo, ul, last
  405b3c:	cmp	x0, x21
  405b40:	b.cc	405b54 <ferror@plt+0x4394>  // b.lo, b.ul, b.last
  405b44:	sub	x20, x20, x8
  405b48:	cbnz	x20, 405b18 <ferror@plt+0x4358>
  405b4c:	mov	w0, wzr
  405b50:	b	405b64 <ferror@plt+0x43a4>
  405b54:	mov	x0, x19
  405b58:	bl	4017c0 <ferror@plt>
  405b5c:	cmp	w0, #0x0
  405b60:	csetm	w0, ne  // ne = any
  405b64:	add	sp, sp, #0x1, lsl #12
  405b68:	ldp	x20, x19, [sp, #48]
  405b6c:	ldp	x22, x21, [sp, #32]
  405b70:	ldr	x28, [sp, #16]
  405b74:	ldp	x29, x30, [sp], #64
  405b78:	ret
  405b7c:	stp	x29, x30, [sp, #-32]!
  405b80:	mov	x1, xzr
  405b84:	str	x19, [sp, #16]
  405b88:	mov	x29, sp
  405b8c:	bl	4017b0 <setlocale@plt>
  405b90:	cbz	x0, 405bbc <ferror@plt+0x43fc>
  405b94:	adrp	x1, 406000 <ferror@plt+0x4840>
  405b98:	add	x1, x1, #0xf09
  405b9c:	mov	x19, x0
  405ba0:	bl	401670 <strcmp@plt>
  405ba4:	cbz	w0, 405bc4 <ferror@plt+0x4404>
  405ba8:	adrp	x1, 406000 <ferror@plt+0x4840>
  405bac:	add	x1, x1, #0xf0b
  405bb0:	mov	x0, x19
  405bb4:	bl	401670 <strcmp@plt>
  405bb8:	cbz	w0, 405bc4 <ferror@plt+0x4404>
  405bbc:	mov	w0, #0x1                   	// #1
  405bc0:	b	405bc8 <ferror@plt+0x4408>
  405bc4:	mov	w0, wzr
  405bc8:	ldr	x19, [sp, #16]
  405bcc:	ldp	x29, x30, [sp], #32
  405bd0:	ret
  405bd4:	stp	x29, x30, [sp, #-16]!
  405bd8:	mov	w0, #0xe                   	// #14
  405bdc:	mov	x29, sp
  405be0:	bl	401520 <nl_langinfo@plt>
  405be4:	adrp	x8, 406000 <ferror@plt+0x4840>
  405be8:	add	x8, x8, #0xccd
  405bec:	cmp	x0, #0x0
  405bf0:	csel	x8, x8, x0, eq  // eq = none
  405bf4:	ldrb	w9, [x8]
  405bf8:	adrp	x10, 406000 <ferror@plt+0x4840>
  405bfc:	add	x10, x10, #0xf11
  405c00:	cmp	w9, #0x0
  405c04:	csel	x0, x10, x8, eq  // eq = none
  405c08:	ldp	x29, x30, [sp], #16
  405c0c:	ret
  405c10:	ldp	x9, x8, [x0, #32]
  405c14:	cmp	x8, x9
  405c18:	b.ls	405c24 <ferror@plt+0x4464>  // b.plast
  405c1c:	mov	x0, xzr
  405c20:	ret
  405c24:	ldp	x9, x8, [x0, #8]
  405c28:	ldrb	w10, [x0, #1]
  405c2c:	sub	x8, x8, x9
  405c30:	tbnz	w10, #0, 405c3c <ferror@plt+0x447c>
  405c34:	add	x0, x8, xzr
  405c38:	ret
  405c3c:	ldr	x9, [x0, #88]
  405c40:	ldr	x10, [x0, #72]
  405c44:	sub	x9, x9, x10
  405c48:	add	x0, x8, x9
  405c4c:	ret
  405c50:	stp	x29, x30, [sp, #-64]!
  405c54:	mov	x29, sp
  405c58:	stp	x19, x20, [sp, #16]
  405c5c:	adrp	x20, 417000 <ferror@plt+0x15840>
  405c60:	add	x20, x20, #0xdf0
  405c64:	stp	x21, x22, [sp, #32]
  405c68:	adrp	x21, 417000 <ferror@plt+0x15840>
  405c6c:	add	x21, x21, #0xde8
  405c70:	sub	x20, x20, x21
  405c74:	mov	w22, w0
  405c78:	stp	x23, x24, [sp, #48]
  405c7c:	mov	x23, x1
  405c80:	mov	x24, x2
  405c84:	bl	401408 <mbrtowc@plt-0x38>
  405c88:	cmp	xzr, x20, asr #3
  405c8c:	b.eq	405cb8 <ferror@plt+0x44f8>  // b.none
  405c90:	asr	x20, x20, #3
  405c94:	mov	x19, #0x0                   	// #0
  405c98:	ldr	x3, [x21, x19, lsl #3]
  405c9c:	mov	x2, x24
  405ca0:	add	x19, x19, #0x1
  405ca4:	mov	x1, x23
  405ca8:	mov	w0, w22
  405cac:	blr	x3
  405cb0:	cmp	x20, x19
  405cb4:	b.ne	405c98 <ferror@plt+0x44d8>  // b.any
  405cb8:	ldp	x19, x20, [sp, #16]
  405cbc:	ldp	x21, x22, [sp, #32]
  405cc0:	ldp	x23, x24, [sp, #48]
  405cc4:	ldp	x29, x30, [sp], #64
  405cc8:	ret
  405ccc:	nop
  405cd0:	ret
  405cd4:	nop
  405cd8:	adrp	x2, 418000 <ferror@plt+0x16840>
  405cdc:	mov	x1, #0x0                   	// #0
  405ce0:	ldr	x2, [x2, #464]
  405ce4:	b	4014c0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405ce8 <.fini>:
  405ce8:	stp	x29, x30, [sp, #-16]!
  405cec:	mov	x29, sp
  405cf0:	ldp	x29, x30, [sp], #16
  405cf4:	ret
