{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 22:39:56 2019 " "Info: Processing started: Tue Dec 03 22:39:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BX -c BX " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BX -c BX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BX.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file BX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BX-BX_body " "Info: Found design unit 1: BX-BX_body" {  } { { "BX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/BX.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 BX " "Info: Found entity 1: BX" {  } { { "BX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/BX.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CX.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-ACC_body " "Info: Found design unit 1: ACC-ACC_body" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/CX.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Info: Found entity 1: ACC" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/CX.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MDR .vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MDR .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-MDR_body " "Info: Found design unit 1: MDR-MDR_body" {  } { { "MDR .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MDR .vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Info: Found entity 1: MDR" {  } { { "MDR .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MDR .vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MAR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-MAR_body " "Info: Found design unit 1: MAR-MAR_body" {  } { { "MAR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MAR.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Info: Found entity 1: MAR" {  } { { "MAR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MAR.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ACC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CX-CX_body " "Info: Found design unit 1: CX-CX_body" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ACC.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 CX " "Info: Found entity 1: CX" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ACC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zongxian.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zongxian.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zongxian-B " "Info: Found design unit 1: zongxian-B" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 zongxian " "Info: Found entity 1: zongxian" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-A " "Info: Found design unit 1: ir-A" {  } { { "IR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/IR.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "IR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/IR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sel2_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sel2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_Data-Sel2_1 " "Info: Found design unit 1: Sel_Data-Sel2_1" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel2_1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Sel_Data " "Info: Found entity 1: Sel_Data" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel2_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-A " "Info: Found design unit 1: pc-A" {  } { { "PC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/PC.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "PC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/PC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "M.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainStore-mainStore_body " "Info: Found design unit 1: mainStore-mainStore_body" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 mainStore " "Info: Found entity 1: mainStore" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-aluu " "Info: Found design unit 1: alu-aluu" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weimingling.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file weimingling.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weimingling-register_set_body " "Info: Found design unit 1: weimingling-register_set_body" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/weimingling.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 weimingling " "Info: Found entity 1: weimingling" {  } { { "weimingling.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/weimingling.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kong.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forming_parts-forming_part_body " "Info: Found design unit 1: forming_parts-forming_part_body" {  } { { "kong.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/kong.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 forming_parts " "Info: Found entity 1: forming_parts" {  } { { "kong.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/kong.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zuheluoji.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zuheluoji.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mo-A " "Info: Found design unit 1: mo-A" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 mo " "Info: Found entity 1: mo" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sel_ACC .vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sel_ACC .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_ACC-Sel2_1 " "Info: Found design unit 1: Sel_ACC-Sel2_1" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_ACC .vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Sel_ACC " "Info: Found entity 1: Sel_ACC" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_ACC .vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sel_C.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sel_C.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_C-Sel2_1 " "Info: Found design unit 1: Sel_C-Sel2_1" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_C.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Sel_C " "Info: Found entity 1: Sel_C" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_C.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEL_q.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SEL_q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_Q-Sel2_1 " "Info: Found design unit 1: Sel_Q-Sel2_1" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Sel_Q " "Info: Found entity 1: Sel_Q" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tiny.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tiny " "Info: Found entity 1: tiny" {  } { { "tiny.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/tiny.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-A " "Info: Found design unit 1: decode-A" {  } { { "decode.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/decode.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Info: Found entity 1: decode" {  } { { "decode.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/decode.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "zongxian inst1 " "Warning: Block or symbol \"zongxian\" of instance \"inst1\" overlaps another block or symbol" {  } { { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 184 752 904 408 "inst1" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "pc inst7 " "Warning: Block or symbol \"pc\" of instance \"inst7\" overlaps another block or symbol" {  } { { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 416 176 312 512 "inst7" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mo mo:inst19 " "Info: Elaborating entity \"mo\" for hierarchy \"mo:inst19\"" {  } { { "main.bdf" "inst19" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 88 384 568 536 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset zuheluoji.vhd(34) " "Warning (10492): VHDL Process Statement warning at zuheluoji.vhd(34): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PWBZ zuheluoji.vhd(276) " "Warning (10492): VHDL Process Statement warning at zuheluoji.vhd(276): signal \"PWBZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXTSTATE zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"NEXTSTATE\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOAD_BX zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"LOAD_BX\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEL_DATA zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"SEL_DATA\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEL_C zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"SEL_C\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEL_ACC zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"SEL_ACC\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEL_Q zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"SEL_Q\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOP zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"ALUOP\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEL_F zuheluoji.vhd(27) " "Warning (10631): VHDL Process Statement warning at zuheluoji.vhd(27): inferring latch(es) for signal or variable \"SEL_F\", which holds its previous value in one or more paths through the process" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SELM\[1\] zuheluoji.vhd(9) " "Warning (10034): Output port \"SELM\[1\]\" at zuheluoji.vhd(9) has no driver" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SELM\[0\] zuheluoji.vhd(9) " "Warning (10034): Output port \"SELM\[0\]\" at zuheluoji.vhd(9) has no driver" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_F\[0\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_F\[0\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_F\[1\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_F\[1\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[0\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"ALUOP\[0\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[1\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"ALUOP\[1\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[2\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"ALUOP\[2\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[3\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"ALUOP\[3\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[4\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"ALUOP\[4\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_Q\[0\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_Q\[0\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_Q\[1\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_Q\[1\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_ACC\[0\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_ACC\[0\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_ACC\[1\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_ACC\[1\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_C\[0\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_C\[0\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_C\[1\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_C\[1\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_DATA\[0\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_DATA\[0\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_DATA\[1\] zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"SEL_DATA\[1\]\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOAD_BX zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"LOAD_BX\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s15 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s15\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s14 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s14\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s13 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s13\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s12 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s12\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s11 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s11\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s10 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s10\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s9 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s9\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s8 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s8\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s7 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s7\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s6 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s6\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s5 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s5\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s4 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s4\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s3 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s3\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s2 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s2\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s1 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s1\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXTSTATE.s0 zuheluoji.vhd(27) " "Info (10041): Inferred latch for \"NEXTSTATE.s0\" at zuheluoji.vhd(27)" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst12 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst12\"" {  } { { "main.bdf" "inst12" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 792 744 904 920 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"o\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o ALU.vhd(20) " "Info (10041): Inferred latch for \"o\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c ALU.vhd(20) " "Info (10041): Inferred latch for \"c\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[0\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[1\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[2\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[3\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[4\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[5\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[6\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[7\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.vhd(20) " "Info (10041): Inferred latch for \"result\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sel_Q Sel_Q:inst15 " "Info: Elaborating entity \"Sel_Q\" for hierarchy \"Sel_Q:inst15\"" {  } { { "main.bdf" "inst15" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 896 1160 1312 992 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CX CX:inst13 " "Info: Elaborating entity \"CX\" for hierarchy \"CX:inst13\"" {  } { { "main.bdf" "inst13" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 592 576 776 720 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ACC.vhd(19) " "Warning (10492): VHDL Process Statement warning at ACC.vhd(19): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ACC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ACC.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sel_C Sel_C:inst14 " "Info: Elaborating entity \"Sel_C\" for hierarchy \"Sel_C:inst14\"" {  } { { "main.bdf" "inst14" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 760 464 616 856 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zongxian zongxian:inst1 " "Info: Elaborating entity \"zongxian\" for hierarchy \"zongxian:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 184 752 904 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data zongxian.vhd(14) " "Warning (10631): VHDL Process Statement warning at zongxian.vhd(14): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[0\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[1\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[2\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[3\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[4\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[5\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[6\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] zongxian.vhd(14) " "Info (10041): Inferred latch for \"data\[7\]\" at zongxian.vhd(14)" {  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:inst10 " "Info: Elaborating entity \"ACC\" for hierarchy \"ACC:inst10\"" {  } { { "main.bdf" "inst10" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 464 1168 1384 592 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk CX.vhd(19) " "Warning (10492): VHDL Process Statement warning at CX.vhd(19): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CX.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/CX.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sel_ACC Sel_ACC:inst11 " "Info: Elaborating entity \"Sel_ACC\" for hierarchy \"Sel_ACC:inst11\"" {  } { { "main.bdf" "inst11" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 656 960 1112 752 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BX BX:inst8 " "Info: Elaborating entity \"BX\" for hierarchy \"BX:inst8\"" {  } { { "main.bdf" "inst8" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 216 1168 1368 344 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst9 " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst9\"" {  } { { "main.bdf" "inst9" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 656 176 336 752 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:inst5 " "Info: Elaborating entity \"MDR\" for hierarchy \"MDR:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { -152 944 1168 -24 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk MDR .vhd(19) " "Warning (10492): VHDL Process Statement warning at MDR .vhd(19): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDR .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MDR .vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sel_Data Sel_Data:inst4 " "Info: Elaborating entity \"Sel_Data\" for hierarchy \"Sel_Data:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { -144 656 808 -48 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainStore mainStore:inst " "Info: Elaborating entity \"mainStore\" for hierarchy \"mainStore:inst\"" {  } { { "main.bdf" "inst" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { -152 152 336 8 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst6 " "Info: Elaborating entity \"MAR\" for hierarchy \"MAR:inst6\"" {  } { { "main.bdf" "inst6" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 200 144 360 328 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk MAR.vhd(19) " "Warning (10492): VHDL Process Statement warning at MAR.vhd(19): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MAR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/MAR.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst7 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst7\"" {  } { { "main.bdf" "inst7" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 416 176 312 512 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset PC.vhd(17) " "Warning (10492): VHDL Process Statement warning at PC.vhd(17): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/PC.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mainStore:inst\|reg\[7\]\[0\]~1016 " "Warning: Converting TRI node \"mainStore:inst\|reg\[7\]\[0\]~1016\" that feeds logic to a wire" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mainStore:inst\|reg\[7\]\[1\]~1017 " "Warning: Converting TRI node \"mainStore:inst\|reg\[7\]\[1\]~1017\" that feeds logic to a wire" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mainStore:inst\|reg\[7\]\[2\]~1018 " "Warning: Converting TRI node \"mainStore:inst\|reg\[7\]\[2\]~1018\" that feeds logic to a wire" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mainStore:inst\|reg\[7\]\[3\]~1019 " "Warning: Converting TRI node \"mainStore:inst\|reg\[7\]\[3\]~1019\" that feeds logic to a wire" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mainStore:inst\|reg\[7\]\[4\]~1020 " "Warning: Converting TRI node \"mainStore:inst\|reg\[7\]\[4\]~1020\" that feeds logic to a wire" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[0\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[0\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[1\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[1\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[2\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[2\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[3\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[3\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[4\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[4\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[5\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[5\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[6\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[6\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Sel_Data:inst4\|output\[7\] " "Warning: Converting TRI node \"Sel_Data:inst4\|output\[7\]\" that feeds logic to a wire" {  } { { "Sel2_1.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel2_1.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0}  } {  } 0 0 "Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[0\] " "Warning: LATCH primitive \"alu:inst12\|result\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[1\] " "Warning: LATCH primitive \"alu:inst12\|result\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[2\] " "Warning: LATCH primitive \"alu:inst12\|result\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[3\] " "Warning: LATCH primitive \"alu:inst12\|result\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[4\] " "Warning: LATCH primitive \"alu:inst12\|result\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[5\] " "Warning: LATCH primitive \"alu:inst12\|result\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[6\] " "Warning: LATCH primitive \"alu:inst12\|result\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[7\] " "Warning: LATCH primitive \"alu:inst12\|result\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[8\] " "Warning: LATCH primitive \"alu:inst12\|result\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[0\] " "Warning: LATCH primitive \"alu:inst12\|result\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[1\] " "Warning: LATCH primitive \"alu:inst12\|result\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[2\] " "Warning: LATCH primitive \"alu:inst12\|result\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[3\] " "Warning: LATCH primitive \"alu:inst12\|result\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[4\] " "Warning: LATCH primitive \"alu:inst12\|result\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[5\] " "Warning: LATCH primitive \"alu:inst12\|result\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[6\] " "Warning: LATCH primitive \"alu:inst12\|result\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[7\] " "Warning: LATCH primitive \"alu:inst12\|result\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:inst12\|result\[8\] " "Warning: LATCH primitive \"alu:inst12\|result\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 20 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|main\|mo:inst19\|PRESENTSTATE 16 " "Info: State machine \"\|main\|mo:inst19\|PRESENTSTATE\" contains 16 states" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|main\|mo:inst19\|PRESENTSTATE " "Info: Selected Auto state machine encoding method for state machine \"\|main\|mo:inst19\|PRESENTSTATE\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|main\|mo:inst19\|PRESENTSTATE " "Info: Encoding result for state machine \"\|main\|mo:inst19\|PRESENTSTATE\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "16 " "Info: Completed encoding using 16 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s15 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s15\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s14 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s14\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s13 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s13\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s12 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s12\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s11 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s11\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s10 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s10\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s9 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s9\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s8 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s8\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s7 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s7\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s6 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s6\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s5 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s5\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s4 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s4\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s3 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s3\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s2 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s2\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s1 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s1\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "mo:inst19\|PRESENTSTATE.s0 " "Info: Encoded state bit \"mo:inst19\|PRESENTSTATE.s0\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s0 0000000000000000 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s0\" uses code string \"0000000000000000\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s1 0000000000000011 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s1\" uses code string \"0000000000000011\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s2 0000000000000101 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s2\" uses code string \"0000000000000101\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s3 0000000000001001 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s3\" uses code string \"0000000000001001\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s4 0000000000010001 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s4\" uses code string \"0000000000010001\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s5 0000000000100001 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s5\" uses code string \"0000000000100001\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s6 0000000001000001 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s6\" uses code string \"0000000001000001\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s7 0000000010000001 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s7\" uses code string \"0000000010000001\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s8 0000000100000001 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s8\" uses code string \"0000000100000001\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s9 0000001000000001 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s9\" uses code string \"0000001000000001\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s10 0000010000000001 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s10\" uses code string \"0000010000000001\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s11 0000100000000001 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s11\" uses code string \"0000100000000001\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s12 0001000000000001 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s12\" uses code string \"0001000000000001\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s13 0010000000000001 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s13\" uses code string \"0010000000000001\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s14 0100000000000001 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s14\" uses code string \"0100000000000001\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main\|mo:inst19\|PRESENTSTATE.s15 1000000000000001 " "Info: State \"\|main\|mo:inst19\|PRESENTSTATE.s15\" uses code string \"1000000000000001\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Sel_Q:inst15\|output\[0\]~65 " "Warning: Removed always-enabled tri-state buffer Sel_Q:inst15\|output\[0\]~65 feeding logic, open-drain buffer, or output pin" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Sel_Q:inst15\|output\[1\]~66 " "Warning: Removed always-enabled tri-state buffer Sel_Q:inst15\|output\[1\]~66 feeding logic, open-drain buffer, or output pin" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Sel_Q:inst15\|output\[2\]~67 " "Warning: Removed always-enabled tri-state buffer Sel_Q:inst15\|output\[2\]~67 feeding logic, open-drain buffer, or output pin" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Sel_Q:inst15\|output\[3\]~68 " "Warning: Removed always-enabled tri-state buffer Sel_Q:inst15\|output\[3\]~68 feeding logic, open-drain buffer, or output pin" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Sel_Q:inst15\|output\[4\]~69 " "Warning: Removed always-enabled tri-state buffer Sel_Q:inst15\|output\[4\]~69 feeding logic, open-drain buffer, or output pin" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Sel_Q:inst15\|output\[5\]~70 " "Warning: Removed always-enabled tri-state buffer Sel_Q:inst15\|output\[5\]~70 feeding logic, open-drain buffer, or output pin" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Sel_Q:inst15\|output\[6\]~71 " "Warning: Removed always-enabled tri-state buffer Sel_Q:inst15\|output\[6\]~71 feeding logic, open-drain buffer, or output pin" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Sel_Q:inst15\|output\[7\]~72 " "Warning: Removed always-enabled tri-state buffer Sel_Q:inst15\|output\[7\]~72 feeding logic, open-drain buffer, or output pin" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[7\]~57 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[7\]~57 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[7\]~58 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[7\]~58 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[6\]~59 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[6\]~59 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[6\]~60 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[6\]~60 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[5\]~61 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[5\]~61 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[5\]~62 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[5\]~62 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[4\]~63 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[4\]~63 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[4\]~64 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[4\]~64 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[3\]~65 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[3\]~65 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[3\]~66 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[3\]~66 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[2\]~67 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[2\]~67 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[2\]~68 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[2\]~68 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[1\]~69 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[1\]~69 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[1\]~70 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[1\]~70 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[0\]~71 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[0\]~71 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst12\|cout\[0\]~72 " "Warning: Removed always-enabled tri-state buffer alu:inst12\|cout\[0\]~72 feeding logic, open-drain buffer, or output pin" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[0\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[0\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[1\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[1\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[2\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[2\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[3\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[3\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[4\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[4\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[5\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[5\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[6\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[6\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_Q:inst15\|output\[7\] " "Warning: Converting TRI node \"Sel_Q:inst15\|output\[7\]\" that feeds logic to an OR gate" {  } { { "SEL_q.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/SEL_q.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[7\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[7\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[6\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[6\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[5\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[5\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[4\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[4\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[3\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[3\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[2\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[2\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[1\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[1\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_ACC:inst11\|output\[0\] " "Warning: Converting TRI node \"Sel_ACC:inst11\|output\[0\]\" that feeds logic to an OR gate" {  } { { "Sel_ACC .vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_ACC .vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[7\] " "Warning: Converting TRI node \"alu:inst12\|cout\[7\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[6\] " "Warning: Converting TRI node \"alu:inst12\|cout\[6\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[5\] " "Warning: Converting TRI node \"alu:inst12\|cout\[5\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[4\] " "Warning: Converting TRI node \"alu:inst12\|cout\[4\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[3\] " "Warning: Converting TRI node \"alu:inst12\|cout\[3\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[2\] " "Warning: Converting TRI node \"alu:inst12\|cout\[2\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[1\] " "Warning: Converting TRI node \"alu:inst12\|cout\[1\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu:inst12\|cout\[0\] " "Warning: Converting TRI node \"alu:inst12\|cout\[0\]\" that feeds logic to an OR gate" {  } { { "ALU.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/ALU.vhd" 9 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[7\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[7\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[6\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[6\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[5\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[5\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[4\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[4\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[3\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[3\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[2\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[2\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[1\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[1\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Sel_C:inst14\|output\[0\] " "Warning: Converting TRI node \"Sel_C:inst14\|output\[0\]\" that feeds logic to an OR gate" {  } { { "Sel_C.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/Sel_C.vhd" 7 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "mo:inst19\|ALUOP\[0\] mo:inst19\|ALUOP\[1\] " "Info: Duplicate LATCH primitive \"mo:inst19\|ALUOP\[0\]\" merged with LATCH primitive \"mo:inst19\|ALUOP\[1\]\"" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|ALUOP\[1\] " "Warning: Latch mo:inst19\|ALUOP\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s13 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s13" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|SEL_Q\[1\] " "Warning: Latch mo:inst19\|SEL_Q\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s13 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s13" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[7\] " "Warning: Latch zongxian:inst1\|data\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s6 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s6" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[6\] " "Warning: Latch zongxian:inst1\|data\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s6 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s6" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[5\] " "Warning: Latch zongxian:inst1\|data\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s6 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s6" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[4\] " "Warning: Latch zongxian:inst1\|data\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s3 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s3" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[3\] " "Warning: Latch zongxian:inst1\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s3 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s3" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[2\] " "Warning: Latch zongxian:inst1\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s3 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s3" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[1\] " "Warning: Latch zongxian:inst1\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s3 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s3" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zongxian:inst1\|data\[0\] " "Warning: Latch zongxian:inst1\|data\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s3 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s3" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zongxian.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zongxian.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|SEL_DATA\[1\] " "Warning: Latch mo:inst19\|SEL_DATA\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s10 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s10" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|SEL_DATA\[0\] " "Warning: Latch mo:inst19\|SEL_DATA\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s10 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s10" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|NEXTSTATE.s3_928 " "Warning: Latch mo:inst19\|NEXTSTATE.s3_928 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s2 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s2" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|NEXTSTATE.s6_844 " "Warning: Latch mo:inst19\|NEXTSTATE.s6_844 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s2 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s2" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|NEXTSTATE.s14_620 " "Warning: Latch mo:inst19\|NEXTSTATE.s14_620 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ir:inst9\|command\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ir:inst9\|command\[2\]" {  } { { "IR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/IR.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|NEXTSTATE.s7_816 " "Warning: Latch mo:inst19\|NEXTSTATE.s7_816 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s14 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s14" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|NEXTSTATE.s8_788 " "Warning: Latch mo:inst19\|NEXTSTATE.s8_788 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s14 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s14" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|NEXTSTATE.s10_732 " "Warning: Latch mo:inst19\|NEXTSTATE.s10_732 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ir:inst9\|command\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ir:inst9\|command\[2\]" {  } { { "IR.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/IR.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|NEXTSTATE.s5_872 " "Warning: Latch mo:inst19\|NEXTSTATE.s5_872 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s14 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s14" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|NEXTSTATE.s13_648 " "Warning: Latch mo:inst19\|NEXTSTATE.s13_648 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s2 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s2" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|NEXTSTATE.s12_676 " "Warning: Latch mo:inst19\|NEXTSTATE.s12_676 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s2 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s2" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|NEXTSTATE.s4_900 " "Warning: Latch mo:inst19\|NEXTSTATE.s4_900 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s14 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s14" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|SEL_ACC\[1\] " "Warning: Latch mo:inst19\|SEL_ACC\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s8 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s8" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|SEL_ACC\[0\] " "Warning: Latch mo:inst19\|SEL_ACC\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s8 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s8" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|SEL_C\[1\] " "Warning: Latch mo:inst19\|SEL_C\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s13 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s13" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mo:inst19\|SEL_C\[0\] " "Warning: Latch mo:inst19\|SEL_C\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mo:inst19\|PRESENTSTATE.s13 " "Warning: Ports D and ENA on the latch are fed by the same signal mo:inst19\|PRESENTSTATE.s13" {  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "zuheluoji.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/zuheluoji.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "con\[0\] VCC " "Warning (13410): Pin \"con\[0\]\" stuck at VCC" {  } { { "main.bdf" "" { Schematic "F:/OneDrive/2019组成原理实验/模型机/BX/main.bdf" { { 832 1184 1360 848 "con\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } } { "M.vhd" "" { Text "F:/OneDrive/2019组成原理实验/模型机/BX/M.vhd" 47 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mainStore:inst\|reg\[7\]\[0\]~en " "Info: Register \"mainStore:inst\|reg\[7\]\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mainStore:inst\|reg\[7\]\[1\]~en " "Info: Register \"mainStore:inst\|reg\[7\]\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mainStore:inst\|reg\[7\]\[2\]~en " "Info: Register \"mainStore:inst\|reg\[7\]\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mainStore:inst\|reg\[7\]\[3\]~en " "Info: Register \"mainStore:inst\|reg\[7\]\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mainStore:inst\|reg\[7\]\[4\]~en " "Info: Register \"mainStore:inst\|reg\[7\]\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1125 " "Info: Implemented 1125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "141 " "Info: Implemented 141 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "982 " "Info: Implemented 982 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Allocated 236 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 22:39:59 2019 " "Info: Processing ended: Tue Dec 03 22:39:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
