{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2001.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "174.75"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "25", "@dc": "25", "@oc": "25", "@id": "40547732", "text": ":facetid:toc:db/conf/fpga/fpga2001.bht"}}, "hits": {"@total": "25", "@computed": "25", "@sent": "25", "@first": "0", "hit": [{"@score": "1", "@id": "5984751", "info": {"authors": {"author": [{"@pid": "61/5965", "text": "Jorge E. Carrillo"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "The effect of reconfigurable units in superscalar processors.", "venue": "FPGA", "pages": "141-150", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CarrilloC01", "doi": "10.1145/360276.360328", "ee": "https://doi.org/10.1145/360276.360328", "url": "https://dblp.org/rec/conf/fpga/CarrilloC01"}, "url": "URL#5984751"}, {"@score": "1", "@id": "5984752", "info": {"authors": {"author": [{"@pid": "67/6383-20", "text": "Gang Chen 0020"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Simultaneous logic decomposition with technology mapping in FPGA designs.", "venue": "FPGA", "pages": "48-55", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenC01", "doi": "10.1145/360276.360298", "ee": "https://doi.org/10.1145/360276.360298", "url": "https://dblp.org/rec/conf/fpga/ChenC01"}, "url": "URL#5984752"}, {"@score": "1", "@id": "5984753", "info": {"authors": {"author": [{"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "e/MDErcegovac", "text": "Milos D. Ercegovac"}, {"@pid": "83/6766", "text": "Zhijun Huang"}]}, "title": "Performance-driven mapping for CPLD architectures.", "venue": "FPGA", "pages": "39-47", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenCEH01", "doi": "10.1145/360276.360296", "ee": "https://doi.org/10.1145/360276.360296", "url": "https://dblp.org/rec/conf/fpga/ChenCEH01"}, "url": "URL#5984753"}, {"@score": "1", "@id": "5984754", "info": {"authors": {"author": [{"@pid": "00/3504", "text": "Pawel Chodowiec"}, {"@pid": "49/722", "text": "Po Khuon"}, {"@pid": "02/1286", "text": "Kris Gaj"}]}, "title": "Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining.", "venue": "FPGA", "pages": "94-102", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChodowiecKG01", "doi": "10.1145/360276.360309", "ee": "https://doi.org/10.1145/360276.360309", "url": "https://dblp.org/rec/conf/fpga/ChodowiecKG01"}, "url": "URL#5984754"}, {"@score": "1", "@id": "5984755", "info": {"authors": {"author": [{"@pid": "79/5896", "text": "Andreas Dandalis"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "Configuration compression for FPGA-based embedded systems.", "venue": "FPGA", "pages": "173-182", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DandalisP01", "doi": "10.1145/360276.360342", "ee": "https://doi.org/10.1145/360276.360342", "url": "https://dblp.org/rec/conf/fpga/DandalisP01"}, "url": "URL#5984755"}, {"@score": "1", "@id": "5984756", "info": {"authors": {"author": [{"@pid": "00/3194", "text": "Mike Estlick"}, {"@pid": "l/MiriamLeeser", "text": "Miriam Leeser"}, {"@pid": "73/5072", "text": "James Theiler"}, {"@pid": "94/1556", "text": "John J. Szymanski"}]}, "title": "Algorithmic transformations in the implementation of K- means clustering on reconfigurable hardware.", "venue": "FPGA", "pages": "103-110", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/EstlickLTS01", "doi": "10.1145/360276.360311", "ee": "https://doi.org/10.1145/360276.360311", "url": "https://dblp.org/rec/conf/fpga/EstlickLTS01"}, "url": "URL#5984756"}, {"@score": "1", "@id": "5984757", "info": {"authors": {"author": [{"@pid": "01/5505", "text": "Janette Frigo"}, {"@pid": "75/273", "text": "Maya B. Gokhale"}, {"@pid": "79/1435", "text": "Dominique Lavenier"}]}, "title": "Evaluation of the streams-C C-to-FPGA compiler: an applications perspective.", "venue": "FPGA", "pages": "134-140", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FrigoGL01", "doi": "10.1145/360276.360326", "ee": "https://doi.org/10.1145/360276.360326", "url": "https://dblp.org/rec/conf/fpga/FrigoGL01"}, "url": "URL#5984757"}, {"@score": "1", "@id": "5984758", "info": {"authors": {"author": [{"@pid": "96/3703", "text": "Peter Hallschmid"}, {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}]}, "title": "Detailed routing architectures for embedded programmable logic IP cores.", "venue": "FPGA", "pages": "69-74", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HallschmidW01", "doi": "10.1145/360276.360300", "ee": "https://doi.org/10.1145/360276.360300", "url": "https://dblp.org/rec/conf/fpga/HallschmidW01"}, "url": "URL#5984758"}, {"@score": "1", "@id": "5984759", "info": {"authors": {"author": [{"@pid": "71/5294", "text": "Wei-Je Huang"}, {"@pid": "m/EdwardJMcCluskey", "text": "Edward J. McCluskey"}]}, "title": "A memory coherence technique for online transient error recovery of FPGA configurations.", "venue": "FPGA", "pages": "183-192", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HuangM01", "doi": "10.1145/360276.360344", "ee": "https://doi.org/10.1145/360276.360344", "url": "https://dblp.org/rec/conf/fpga/HuangM01"}, "url": "URL#5984759"}, {"@score": "1", "@id": "5984760", "info": {"authors": {"author": [{"@pid": "19/3074", "text": "Sinan Kaptanoglu"}, {"@pid": "70/550", "text": "John East"}, {"@pid": "59/1698", "text": "Tim Garverick"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}, {"@pid": "67/2426", "text": "Tavana Tavana"}, {"@pid": "98/1488", "text": "Steven Trimberger"}, {"@pid": "63/2806", "text": "Ronnie Vasishta"}]}, "title": "Is marriage in the cards for programmable logic, microprocessors and ASICs?", "venue": "FPGA", "pages": "111", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KaptanogluEGHTTV01", "doi": "10.1145/360276.360313", "ee": "https://doi.org/10.1145/360276.360313", "url": "https://dblp.org/rec/conf/fpga/KaptanogluEGHTTV01"}, "url": "URL#5984760"}, {"@score": "1", "@id": "5984761", "info": {"authors": {"author": [{"@pid": "51/856", "text": "K. K. Lee"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "LRoute: a delay minimal router for hierarchical CPLDs.", "venue": "FPGA", "pages": "12-20", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LeeW01", "doi": "10.1145/360276.360290", "ee": "https://doi.org/10.1145/360276.360290", "url": "https://dblp.org/rec/conf/fpga/LeeW01"}, "url": "URL#5984761"}, {"@score": "1", "@id": "5984762", "info": {"authors": {"author": [{"@pid": "93/6343", "text": "Guy G. Lemieux"}, {"@pid": "57/1113", "text": "David M. Lewis"}]}, "title": "Using sparse crossbars within LUT.", "venue": "FPGA", "pages": "59-68", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LemieuxL01", "doi": "10.1145/360276.360299", "ee": "https://doi.org/10.1145/360276.360299", "url": "https://dblp.org/rec/conf/fpga/LemieuxL01"}, "url": "URL#5984762"}, {"@score": "1", "@id": "5984763", "info": {"authors": {"author": [{"@pid": "40/1812", "text": "Gerhard Lienhart"}, {"@pid": "m/RManner", "text": "Reinhard M\u00e4nner"}, {"@pid": "95/1135", "text": "Klaus-Henning Noffz"}, {"@pid": "27/4309", "text": "Ralf Lay"}]}, "title": "An FPGA-based video compressor for H.263 compatible bit streams.", "venue": "FPGA", "pages": "207-212", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LienhartMNL01", "doi": "10.1145/360276.360356", "ee": "https://doi.org/10.1145/360276.360356", "url": "https://dblp.org/rec/conf/fpga/LienhartMNL01"}, "url": "URL#5984763"}, {"@score": "1", "@id": "5984764", "info": {"authors": {"author": [{"@pid": "31/1714", "text": "John W. Lockwood"}, {"@pid": "20/909", "text": "Naji Naufel"}, {"@pid": "t/JonathanSTurner", "text": "Jonathan S. Turner"}, {"@pid": "59/6398", "text": "David E. Taylor"}]}, "title": "Reprogrammable network packet processing on the field programmable port extender (FPX).", "venue": "FPGA", "pages": "87-93", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LockwoodNTT01", "doi": "10.1145/360276.360304", "ee": "https://doi.org/10.1145/360276.360304", "url": "https://dblp.org/rec/conf/fpga/LockwoodNTT01"}, "url": "URL#5984764"}, {"@score": "1", "@id": "5984765", "info": {"authors": {"author": [{"@pid": "68/2277", "text": "Pablo Moisset"}, {"@pid": "d/PedroCDiniz", "text": "Pedro C. Diniz"}, {"@pid": "66/7043", "text": "Joonseok Park"}]}, "title": "Matching and searching analysis for parallel hardware implementation on FPGAs.", "venue": "FPGA", "pages": "125-133", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MoissetDP01", "doi": "10.1145/360276.360324", "ee": "https://doi.org/10.1145/360276.360324", "url": "https://dblp.org/rec/conf/fpga/MoissetDP01"}, "url": "URL#5984765"}, {"@score": "1", "@id": "5984766", "info": {"authors": {"author": [{"@pid": "84/5209", "text": "Chandra Mulpuri"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "Runtime and quality tradeoffs in FPGA placement and routing.", "venue": "FPGA", "pages": "29-36", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MulpuriH01", "doi": "10.1145/360276.360294", "ee": "https://doi.org/10.1145/360276.360294", "url": "https://dblp.org/rec/conf/fpga/MulpuriH01"}, "url": "URL#5984766"}, {"@score": "1", "@id": "5984767", "info": {"authors": {"author": [{"@pid": "168/6797", "text": "Seetharaman Ramachandran"}, {"@pid": "06/6098-1", "text": "S. Srinivasan 0001"}]}, "title": "FPGA implementation of a novel, fast motion estimation algorithm for real-time video compression.", "venue": "FPGA", "pages": "213-219", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RamachandranS01", "doi": "10.1145/360276.360358", "ee": "https://doi.org/10.1145/360276.360358", "url": "https://dblp.org/rec/conf/fpga/RamachandranS01"}, "url": "URL#5984767"}, {"@score": "1", "@id": "5984768", "info": {"authors": {"author": [{"@pid": "66/1738-2", "text": "J\u00f6rg Ritter 0002"}, {"@pid": "m/PMolitor", "text": "Paul Molitor"}]}, "title": "A pipelined architecture for partitioned DWT based lossy image compression using FPGA&apos;s.", "venue": "FPGA", "pages": "201-206", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RitterM01", "doi": "10.1145/360276.360350", "ee": "https://doi.org/10.1145/360276.360350", "url": "https://dblp.org/rec/conf/fpga/RitterM01"}, "url": "URL#5984768"}, {"@score": "1", "@id": "5984769", "info": {"authors": {"author": [{"@pid": "08/3130", "text": "Mike Sheng"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Mixing buffers and pass transistors in FPGA routing architectures.", "venue": "FPGA", "pages": "75-84", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShengR01", "doi": "10.1145/360276.360302", "ee": "https://doi.org/10.1145/360276.360302", "url": "https://dblp.org/rec/conf/fpga/ShengR01"}, "url": "URL#5984769"}, {"@score": "1", "@id": "5984770", "info": {"authors": {"author": [{"@pid": "74/3215", "text": "Deshanand P. Singh"}, {"@pid": "b/StephenDeanBrown", "text": "Stephen Dean Brown"}]}, "title": "The case for registered routing switches in field programmable gate arrays.", "venue": "FPGA", "pages": "161-169", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SinghB01", "doi": "10.1145/360276.360331", "ee": "https://doi.org/10.1145/360276.360331", "url": "https://dblp.org/rec/conf/fpga/SinghB01"}, "url": "URL#5984770"}, {"@score": "1", "@id": "5984771", "info": {"authors": {"author": [{"@pid": "39/4980-1", "text": "Amit Singh 0001"}, {"@pid": "93/5356-1", "text": "Arindam Mukherjee 0001"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "Interconnect pipelining in a throughput-intensive FPGA architecture.", "venue": "FPGA", "pages": "153-160", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SinghMM01", "doi": "10.1145/360276.360323", "ee": "https://doi.org/10.1145/360276.360323", "url": "https://dblp.org/rec/conf/fpga/SinghMM01"}, "url": "URL#5984771"}, {"@score": "1", "@id": "5984772", "info": {"authors": {"author": [{"@pid": "45/3092", "text": "Greg Snider"}, {"@pid": "39/2524", "text": "Barry Shackleford"}, {"@pid": "02/1166", "text": "Richard J. Carter"}]}, "title": "Attacking the semantic gap between application programming languages and configurable hardware.", "venue": "FPGA", "pages": "115-124", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SniderSC01", "doi": "10.1145/360276.360322", "ee": "https://doi.org/10.1145/360276.360322", "url": "https://dblp.org/rec/conf/fpga/SniderSC01"}, "url": "URL#5984772"}, {"@score": "1", "@id": "5984773", "info": {"authors": {"author": [{"@pid": "92/2525", "text": "Prasanna Sundararajan"}, {"@pid": "g/StevenAGuccione", "text": "Steve Guccione"}]}, "title": "Run-Time defect tolerance using JBits.", "venue": "FPGA", "pages": "193-198", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SundararajanG01", "doi": "10.1145/360276.360346", "ee": "https://doi.org/10.1145/360276.360346", "url": "https://dblp.org/rec/conf/fpga/SundararajanG01"}, "url": "URL#5984773"}, {"@score": "1", "@id": "5984774", "info": {"authors": {"author": {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}}, "title": "A crosstalk-aware timing-driven router for FPGAs.", "venue": "FPGA", "pages": "21-28", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Wilton01", "doi": "10.1145/360276.360292", "ee": "https://doi.org/10.1145/360276.360292", "url": "https://dblp.org/rec/conf/fpga/Wilton01"}, "url": "URL#5984774"}, {"@score": "1", "@id": "6018575", "info": {"authors": {"author": [{"@pid": "h/ScottHauck", "text": "Scott Hauck"}, {"@pid": "s/MartineDFSchlag", "text": "Martine D. F. Schlag"}, {"@pid": "23/2353", "text": "Russell Tessier"}]}, "title": "Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2001, Monterey, CA, USA, February 11-13, 2001", "venue": "FPGA", "publisher": "ACM", "year": "2001", "type": "Editorship", "key": "conf/fpga/2001", "doi": "10.1145/360276", "ee": "https://doi.org/10.1145/360276", "url": "https://dblp.org/rec/conf/fpga/2001"}, "url": "URL#6018575"}]}}}