INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/display_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_tb'
