{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 15:02:16 2012 " "Info: Processing started: Tue Jul 03 15:02:16 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off quartus -c MainController --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off quartus -c MainController --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_j\[3\] " "Warning: Node \"si_addr_j\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_i\[3\] " "Warning: Node \"si_addr_i\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_j\[2\] " "Warning: Node \"si_addr_j\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_i\[2\] " "Warning: Node \"si_addr_i\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[15\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|Equal0~247 " "Info: Detected gated clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|Equal0~247\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|Equal0~247" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|Equal0~246 " "Info: Detected gated clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|Equal0~246\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|Equal0~246" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[1\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[1\]\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[0\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[0\]\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[3\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[3\]\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[2\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[2\]\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_i\[4\] " "Info: Detected ripple clock \"sig_count_i\[4\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 96 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_i\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "prewitt~1 " "Info: Detected gated clock \"prewitt~1\" as buffer" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "prewitt~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "prewitt~26 " "Info: Detected gated clock \"prewitt~26\" as buffer" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "prewitt~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count\[2\] " "Info: Detected ripple clock \"sig_count\[2\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 85 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count\[0\] " "Info: Detected ripple clock \"sig_count\[0\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 85 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count\[1\] " "Info: Detected ripple clock \"sig_count\[1\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 85 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count\[3\] " "Info: Detected ripple clock \"sig_count\[3\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 85 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal2~28 " "Info: Detected gated clock \"Equal2~28\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 109 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register si_addr_i\[3\] register MemImgROM:imgROM\|q\[0\]\[1\]\[4\] 64.99 MHz 15.386 ns Internal " "Info: Clock \"clk\" has Internal fmax of 64.99 MHz between source register \"si_addr_i\[3\]\" and destination register \"MemImgROM:imgROM\|q\[0\]\[1\]\[4\]\" (period= 15.386 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.039 ns + Longest register register " "Info: + Longest register to register delay is 3.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns si_addr_i\[3\] 1 REG LCCOMB_X43_Y16_N0 99 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X43_Y16_N0; Fanout = 99; REG Node = 'si_addr_i\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { si_addr_i[3] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.393 ns) 0.726 ns MemImgROM:imgROM\|Mux427~73 2 COMB LCCOMB_X43_Y16_N22 15 " "Info: 2: + IC(0.333 ns) + CELL(0.393 ns) = 0.726 ns; Loc. = LCCOMB_X43_Y16_N22; Fanout = 15; COMB Node = 'MemImgROM:imgROM\|Mux427~73'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { si_addr_i[3] MemImgROM:imgROM|Mux427~73 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.420 ns) 1.918 ns MemImgROM:imgROM\|q\[1\]\[0\]\[1\]~2 3 COMB LCCOMB_X42_Y19_N14 2 " "Info: 3: + IC(0.772 ns) + CELL(0.420 ns) = 1.918 ns; Loc. = LCCOMB_X42_Y19_N14; Fanout = 2; COMB Node = 'MemImgROM:imgROM\|q\[1\]\[0\]\[1\]~2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { MemImgROM:imgROM|Mux427~73 MemImgROM:imgROM|q[1][0][1]~2 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.366 ns) 3.039 ns MemImgROM:imgROM\|q\[0\]\[1\]\[4\] 4 REG LCFF_X42_Y16_N11 1 " "Info: 4: + IC(0.755 ns) + CELL(0.366 ns) = 3.039 ns; Loc. = LCFF_X42_Y16_N11; Fanout = 1; REG Node = 'MemImgROM:imgROM\|q\[0\]\[1\]\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { MemImgROM:imgROM|q[1][0][1]~2 MemImgROM:imgROM|q[0][1][4] } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.179 ns ( 38.80 % ) " "Info: Total cell delay = 1.179 ns ( 38.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.860 ns ( 61.20 % ) " "Info: Total interconnect delay = 1.860 ns ( 61.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { si_addr_i[3] MemImgROM:imgROM|Mux427~73 MemImgROM:imgROM|q[1][0][1]~2 MemImgROM:imgROM|q[0][1][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.039 ns" { si_addr_i[3] {} MemImgROM:imgROM|Mux427~73 {} MemImgROM:imgROM|q[1][0][1]~2 {} MemImgROM:imgROM|q[0][1][4] {} } { 0.000ns 0.333ns 0.772ns 0.755ns } { 0.000ns 0.393ns 0.420ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.690 ns - Smallest " "Info: - Smallest clock skew is -4.690 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.667 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_M1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 367 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 367; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.537 ns) 2.667 ns MemImgROM:imgROM\|q\[0\]\[1\]\[4\] 3 REG LCFF_X42_Y16_N11 1 " "Info: 3: + IC(0.923 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X42_Y16_N11; Fanout = 1; REG Node = 'MemImgROM:imgROM\|q\[0\]\[1\]\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { clk~clkctrl MemImgROM:imgROM|q[0][1][4] } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.22 % ) " "Info: Total cell delay = 1.526 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl MemImgROM:imgROM|q[0][1][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[0][1][4] {} } { 0.000ns 0.000ns 0.218ns 0.923ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.357 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_M1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.787 ns) 3.140 ns sig_count\[0\] 2 REG LCFF_X27_Y13_N15 7 " "Info: 2: + IC(1.364 ns) + CELL(0.787 ns) = 3.140 ns; Loc. = LCFF_X27_Y13_N15; Fanout = 7; REG Node = 'sig_count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { clk sig_count[0] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.271 ns) 3.732 ns prewitt~26 3 COMB LCCOMB_X27_Y13_N2 2 " "Info: 3: + IC(0.321 ns) + CELL(0.271 ns) = 3.732 ns; Loc. = LCCOMB_X27_Y13_N2; Fanout = 2; COMB Node = 'prewitt~26'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { sig_count[0] prewitt~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.275 ns) 4.451 ns prewitt~1 4 COMB LCCOMB_X27_Y13_N4 1 " "Info: 4: + IC(0.444 ns) + CELL(0.275 ns) = 4.451 ns; Loc. = LCCOMB_X27_Y13_N4; Fanout = 1; COMB Node = 'prewitt~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { prewitt~26 prewitt~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.000 ns) 5.957 ns prewitt~1clkctrl 5 COMB CLKCTRL_G2 4 " "Info: 5: + IC(1.506 ns) + CELL(0.000 ns) = 5.957 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'prewitt~1clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { prewitt~1 prewitt~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.150 ns) 7.357 ns si_addr_i\[3\] 6 REG LCCOMB_X43_Y16_N0 99 " "Info: 6: + IC(1.250 ns) + CELL(0.150 ns) = 7.357 ns; Loc. = LCCOMB_X43_Y16_N0; Fanout = 99; REG Node = 'si_addr_i\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { prewitt~1clkctrl si_addr_i[3] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.472 ns ( 33.60 % ) " "Info: Total cell delay = 2.472 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.885 ns ( 66.40 % ) " "Info: Total interconnect delay = 4.885 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { clk sig_count[0] prewitt~26 prewitt~1 prewitt~1clkctrl si_addr_i[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { clk {} clk~combout {} sig_count[0] {} prewitt~26 {} prewitt~1 {} prewitt~1clkctrl {} si_addr_i[3] {} } { 0.000ns 0.000ns 1.364ns 0.321ns 0.444ns 1.506ns 1.250ns } { 0.000ns 0.989ns 0.787ns 0.271ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl MemImgROM:imgROM|q[0][1][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[0][1][4] {} } { 0.000ns 0.000ns 0.218ns 0.923ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { clk sig_count[0] prewitt~26 prewitt~1 prewitt~1clkctrl si_addr_i[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { clk {} clk~combout {} sig_count[0] {} prewitt~26 {} prewitt~1 {} prewitt~1clkctrl {} si_addr_i[3] {} } { 0.000ns 0.000ns 1.364ns 0.321ns 0.444ns 1.506ns 1.250ns } { 0.000ns 0.989ns 0.787ns 0.271ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { si_addr_i[3] MemImgROM:imgROM|Mux427~73 MemImgROM:imgROM|q[1][0][1]~2 MemImgROM:imgROM|q[0][1][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.039 ns" { si_addr_i[3] {} MemImgROM:imgROM|Mux427~73 {} MemImgROM:imgROM|q[1][0][1]~2 {} MemImgROM:imgROM|q[0][1][4] {} } { 0.000ns 0.333ns 0.772ns 0.755ns } { 0.000ns 0.393ns 0.420ns 0.366ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl MemImgROM:imgROM|q[0][1][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[0][1][4] {} } { 0.000ns 0.000ns 0.218ns 0.923ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { clk sig_count[0] prewitt~26 prewitt~1 prewitt~1clkctrl si_addr_i[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { clk {} clk~combout {} sig_count[0] {} prewitt~26 {} prewitt~1 {} prewitt~1clkctrl {} si_addr_i[3] {} } { 0.000ns 0.000ns 1.364ns 0.321ns 0.444ns 1.506ns 1.250ns } { 0.000ns 0.989ns 0.787ns 0.271ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MemImgROM:imgROM\|q\[3\]\[2\]\[7\] sc_img_in\[3\]\[2\]\[7\] clk 3.6 ns " "Info: Found hold time violation between source  pin or register \"MemImgROM:imgROM\|q\[3\]\[2\]\[7\]\" and destination pin or register \"sc_img_in\[3\]\[2\]\[7\]\" for clock \"clk\" (Hold time is 3.6 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.173 ns + Largest " "Info: + Largest clock skew is 4.173 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.836 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_M1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.787 ns) 3.140 ns sig_count\[3\] 2 REG LCFF_X27_Y13_N17 5 " "Info: 2: + IC(1.364 ns) + CELL(0.787 ns) = 3.140 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 5; REG Node = 'sig_count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { clk sig_count[3] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.408 ns) 3.912 ns Equal2~28 3 COMB LCCOMB_X27_Y13_N8 2 " "Info: 3: + IC(0.364 ns) + CELL(0.408 ns) = 3.912 ns; Loc. = LCCOMB_X27_Y13_N8; Fanout = 2; COMB Node = 'Equal2~28'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { sig_count[3] Equal2~28 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.000 ns) 5.462 ns Equal2~28clkctrl 4 COMB CLKCTRL_G6 117 " "Info: 4: + IC(1.550 ns) + CELL(0.000 ns) = 5.462 ns; Loc. = CLKCTRL_G6; Fanout = 117; COMB Node = 'Equal2~28clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { Equal2~28 Equal2~28clkctrl } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.150 ns) 6.836 ns sc_img_in\[3\]\[2\]\[7\] 5 REG LCCOMB_X45_Y18_N16 3 " "Info: 5: + IC(1.224 ns) + CELL(0.150 ns) = 6.836 ns; Loc. = LCCOMB_X45_Y18_N16; Fanout = 3; REG Node = 'sc_img_in\[3\]\[2\]\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { Equal2~28clkctrl sc_img_in[3][2][7] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.334 ns ( 34.14 % ) " "Info: Total cell delay = 2.334 ns ( 34.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.502 ns ( 65.86 % ) " "Info: Total interconnect delay = 4.502 ns ( 65.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { clk sig_count[3] Equal2~28 Equal2~28clkctrl sc_img_in[3][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.836 ns" { clk {} clk~combout {} sig_count[3] {} Equal2~28 {} Equal2~28clkctrl {} sc_img_in[3][2][7] {} } { 0.000ns 0.000ns 1.364ns 0.364ns 1.550ns 1.224ns } { 0.000ns 0.989ns 0.787ns 0.408ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.663 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_M1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 367 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 367; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.537 ns) 2.663 ns MemImgROM:imgROM\|q\[3\]\[2\]\[7\] 3 REG LCFF_X45_Y18_N17 1 " "Info: 3: + IC(0.919 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X45_Y18_N17; Fanout = 1; REG Node = 'MemImgROM:imgROM\|q\[3\]\[2\]\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk~clkctrl MemImgROM:imgROM|q[3][2][7] } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.30 % ) " "Info: Total cell delay = 1.526 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { clk clk~clkctrl MemImgROM:imgROM|q[3][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[3][2][7] {} } { 0.000ns 0.000ns 0.218ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { clk sig_count[3] Equal2~28 Equal2~28clkctrl sc_img_in[3][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.836 ns" { clk {} clk~combout {} sig_count[3] {} Equal2~28 {} Equal2~28clkctrl {} sc_img_in[3][2][7] {} } { 0.000ns 0.000ns 1.364ns 0.364ns 1.550ns 1.224ns } { 0.000ns 0.989ns 0.787ns 0.408ns 0.000ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { clk clk~clkctrl MemImgROM:imgROM|q[3][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[3][2][7] {} } { 0.000ns 0.000ns 0.218ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.323 ns - Shortest register register " "Info: - Shortest register to register delay is 0.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MemImgROM:imgROM\|q\[3\]\[2\]\[7\] 1 REG LCFF_X45_Y18_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y18_N17; Fanout = 1; REG Node = 'MemImgROM:imgROM\|q\[3\]\[2\]\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemImgROM:imgROM|q[3][2][7] } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sc_img_in\[3\]\[2\]\[7\] 2 REG LCCOMB_X45_Y18_N16 3 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X45_Y18_N16; Fanout = 3; REG Node = 'sc_img_in\[3\]\[2\]\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { MemImgROM:imgROM|q[3][2][7] sc_img_in[3][2][7] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.323 ns ( 100.00 % ) " "Info: Total cell delay = 0.323 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { MemImgROM:imgROM|q[3][2][7] sc_img_in[3][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { MemImgROM:imgROM|q[3][2][7] {} sc_img_in[3][2][7] {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 13 -1 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { clk sig_count[3] Equal2~28 Equal2~28clkctrl sc_img_in[3][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.836 ns" { clk {} clk~combout {} sig_count[3] {} Equal2~28 {} Equal2~28clkctrl {} sc_img_in[3][2][7] {} } { 0.000ns 0.000ns 1.364ns 0.364ns 1.550ns 1.224ns } { 0.000ns 0.989ns 0.787ns 0.408ns 0.000ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { clk clk~clkctrl MemImgROM:imgROM|q[3][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[3][2][7] {} } { 0.000ns 0.000ns 0.218ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { MemImgROM:imgROM|q[3][2][7] sc_img_in[3][2][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { MemImgROM:imgROM|q[3][2][7] {} sc_img_in[3][2][7] {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "sig_count_i\[3\] init clk 1.540 ns register " "Info: tsu for register \"sig_count_i\[3\]\" (data pin = \"init\", clock pin = \"clk\") is 1.540 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.239 ns + Longest pin register " "Info: + Longest pin to register delay is 4.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns init 1 PIN PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L2; Fanout = 4; PIN Node = 'init'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.150 ns) 2.470 ns sig_count_i\[2\]~136 2 COMB LCCOMB_X27_Y13_N28 3 " "Info: 2: + IC(1.331 ns) + CELL(0.150 ns) = 2.470 ns; Loc. = LCCOMB_X27_Y13_N28; Fanout = 3; COMB Node = 'sig_count_i\[2\]~136'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { init sig_count_i[2]~136 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.419 ns) 4.155 ns sig_count_i\[3\]~138 3 COMB LCCOMB_X27_Y13_N10 1 " "Info: 3: + IC(1.266 ns) + CELL(0.419 ns) = 4.155 ns; Loc. = LCCOMB_X27_Y13_N10; Fanout = 1; COMB Node = 'sig_count_i\[3\]~138'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { sig_count_i[2]~136 sig_count_i[3]~138 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.239 ns sig_count_i\[3\] 4 REG LCFF_X27_Y13_N11 4 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.239 ns; Loc. = LCFF_X27_Y13_N11; Fanout = 4; REG Node = 'sig_count_i\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sig_count_i[3]~138 sig_count_i[3] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.642 ns ( 38.74 % ) " "Info: Total cell delay = 1.642 ns ( 38.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.597 ns ( 61.26 % ) " "Info: Total interconnect delay = 2.597 ns ( 61.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { init sig_count_i[2]~136 sig_count_i[3]~138 sig_count_i[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { init {} init~combout {} sig_count_i[2]~136 {} sig_count_i[3]~138 {} sig_count_i[3] {} } { 0.000ns 0.000ns 1.331ns 1.266ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 96 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.663 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_M1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 367 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 367; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.537 ns) 2.663 ns sig_count_i\[3\] 3 REG LCFF_X27_Y13_N11 4 " "Info: 3: + IC(0.919 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X27_Y13_N11; Fanout = 4; REG Node = 'sig_count_i\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk~clkctrl sig_count_i[3] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.30 % ) " "Info: Total cell delay = 1.526 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { clk clk~clkctrl sig_count_i[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { clk {} clk~combout {} clk~clkctrl {} sig_count_i[3] {} } { 0.000ns 0.000ns 0.218ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { init sig_count_i[2]~136 sig_count_i[3]~138 sig_count_i[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { init {} init~combout {} sig_count_i[2]~136 {} sig_count_i[3]~138 {} sig_count_i[3] {} } { 0.000ns 0.000ns 1.331ns 1.266ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.419ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { clk clk~clkctrl sig_count_i[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { clk {} clk~combout {} clk~clkctrl {} sig_count_i[3] {} } { 0.000ns 0.000ns 0.218ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk m\[0\]\[0\]\[4\] sc_img_in\[0\]\[0\]\[4\] 13.132 ns register " "Info: tco from clock \"clk\" to destination pin \"m\[0\]\[0\]\[4\]\" through register \"sc_img_in\[0\]\[0\]\[4\]\" is 13.132 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.840 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_M1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.787 ns) 3.140 ns sig_count\[3\] 2 REG LCFF_X27_Y13_N17 5 " "Info: 2: + IC(1.364 ns) + CELL(0.787 ns) = 3.140 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 5; REG Node = 'sig_count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { clk sig_count[3] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.408 ns) 3.912 ns Equal2~28 3 COMB LCCOMB_X27_Y13_N8 2 " "Info: 3: + IC(0.364 ns) + CELL(0.408 ns) = 3.912 ns; Loc. = LCCOMB_X27_Y13_N8; Fanout = 2; COMB Node = 'Equal2~28'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { sig_count[3] Equal2~28 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.000 ns) 5.462 ns Equal2~28clkctrl 4 COMB CLKCTRL_G6 117 " "Info: 4: + IC(1.550 ns) + CELL(0.000 ns) = 5.462 ns; Loc. = CLKCTRL_G6; Fanout = 117; COMB Node = 'Equal2~28clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { Equal2~28 Equal2~28clkctrl } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.150 ns) 6.840 ns sc_img_in\[0\]\[0\]\[4\] 5 REG LCCOMB_X45_Y17_N16 2 " "Info: 5: + IC(1.228 ns) + CELL(0.150 ns) = 6.840 ns; Loc. = LCCOMB_X45_Y17_N16; Fanout = 2; REG Node = 'sc_img_in\[0\]\[0\]\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { Equal2~28clkctrl sc_img_in[0][0][4] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.334 ns ( 34.12 % ) " "Info: Total cell delay = 2.334 ns ( 34.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.506 ns ( 65.88 % ) " "Info: Total interconnect delay = 4.506 ns ( 65.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.840 ns" { clk sig_count[3] Equal2~28 Equal2~28clkctrl sc_img_in[0][0][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.840 ns" { clk {} clk~combout {} sig_count[3] {} Equal2~28 {} Equal2~28clkctrl {} sc_img_in[0][0][4] {} } { 0.000ns 0.000ns 1.364ns 0.364ns 1.550ns 1.228ns } { 0.000ns 0.989ns 0.787ns 0.408ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.292 ns + Longest register pin " "Info: + Longest register to pin delay is 6.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sc_img_in\[0\]\[0\]\[4\] 1 REG LCCOMB_X45_Y17_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y17_N16; Fanout = 2; REG Node = 'sc_img_in\[0\]\[0\]\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sc_img_in[0][0][4] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.690 ns) + CELL(2.602 ns) 6.292 ns m\[0\]\[0\]\[4\] 2 PIN PIN_M5 0 " "Info: 2: + IC(3.690 ns) + CELL(2.602 ns) = 6.292 ns; Loc. = PIN_M5; Fanout = 0; PIN Node = 'm\[0\]\[0\]\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { sc_img_in[0][0][4] m[0][0][4] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.602 ns ( 41.35 % ) " "Info: Total cell delay = 2.602 ns ( 41.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.690 ns ( 58.65 % ) " "Info: Total interconnect delay = 3.690 ns ( 58.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { sc_img_in[0][0][4] m[0][0][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { sc_img_in[0][0][4] {} m[0][0][4] {} } { 0.000ns 3.690ns } { 0.000ns 2.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.840 ns" { clk sig_count[3] Equal2~28 Equal2~28clkctrl sc_img_in[0][0][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.840 ns" { clk {} clk~combout {} sig_count[3] {} Equal2~28 {} Equal2~28clkctrl {} sc_img_in[0][0][4] {} } { 0.000ns 0.000ns 1.364ns 0.364ns 1.550ns 1.228ns } { 0.000ns 0.989ns 0.787ns 0.408ns 0.000ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { sc_img_in[0][0][4] m[0][0][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { sc_img_in[0][0][4] {} m[0][0][4] {} } { 0.000ns 3.690ns } { 0.000ns 2.602ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sig_count_j\[3\] init clk 0.375 ns register " "Info: th for register \"sig_count_j\[3\]\" (data pin = \"init\", clock pin = \"clk\") is 0.375 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.663 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_M1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 367 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 367; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.537 ns) 2.663 ns sig_count_j\[3\] 3 REG LCFF_X27_Y13_N13 4 " "Info: 3: + IC(0.919 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X27_Y13_N13; Fanout = 4; REG Node = 'sig_count_j\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk~clkctrl sig_count_j[3] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.30 % ) " "Info: Total cell delay = 1.526 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { clk clk~clkctrl sig_count_j[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { clk {} clk~combout {} clk~clkctrl {} sig_count_j[3] {} } { 0.000ns 0.000ns 0.218ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 96 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.554 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns init 1 PIN PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L2; Fanout = 4; PIN Node = 'init'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.150 ns) 2.470 ns sig_count_j\[3\]~88 2 COMB LCCOMB_X27_Y13_N12 1 " "Info: 2: + IC(1.331 ns) + CELL(0.150 ns) = 2.470 ns; Loc. = LCCOMB_X27_Y13_N12; Fanout = 1; COMB Node = 'sig_count_j\[3\]~88'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { init sig_count_j[3]~88 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.554 ns sig_count_j\[3\] 3 REG LCFF_X27_Y13_N13 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.554 ns; Loc. = LCFF_X27_Y13_N13; Fanout = 4; REG Node = 'sig_count_j\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sig_count_j[3]~88 sig_count_j[3] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.223 ns ( 47.89 % ) " "Info: Total cell delay = 1.223 ns ( 47.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 52.11 % ) " "Info: Total interconnect delay = 1.331 ns ( 52.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.554 ns" { init sig_count_j[3]~88 sig_count_j[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.554 ns" { init {} init~combout {} sig_count_j[3]~88 {} sig_count_j[3] {} } { 0.000ns 0.000ns 1.331ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { clk clk~clkctrl sig_count_j[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { clk {} clk~combout {} clk~clkctrl {} sig_count_j[3] {} } { 0.000ns 0.000ns 0.218ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.554 ns" { init sig_count_j[3]~88 sig_count_j[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.554 ns" { init {} init~combout {} sig_count_j[3]~88 {} sig_count_j[3] {} } { 0.000ns 0.000ns 1.331ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 221 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 221 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Allocated 166 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 15:02:16 2012 " "Info: Processing ended: Tue Jul 03 15:02:16 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
