\hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}{}\doxysection{LL\+\_\+\+UTILS\+\_\+\+PLLInit\+Type\+Def Struct Reference}
\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}


UTILS PLL structure definition.  




{\ttfamily \#include $<$stm32f1xx\+\_\+ll\+\_\+utils.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a1e7c22497d52fbfcd240d98c6a0ba7df}{PLLMul}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ad1b63b2eb36e28612c093044511dab54}{Prediv}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UTILS PLL structure definition. 

Definition at line 90 of file stm32f1xx\+\_\+ll\+\_\+utils.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a1e7c22497d52fbfcd240d98c6a0ba7df}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a1e7c22497d52fbfcd240d98c6a0ba7df}} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLMul@{PLLMul}}
\index{PLLMul@{PLLMul}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLMul}{PLLMul}}
{\footnotesize\ttfamily uint32\+\_\+t PLLMul}

Multiplication factor for PLL VCO input clock. This parameter can be a value of RCC\+\_\+\+LL\+\_\+\+EC\+\_\+\+PLL\+\_\+\+MUL

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+Config\+Domain\+\_\+\+SYS(). 

Definition at line 92 of file stm32f1xx\+\_\+ll\+\_\+utils.\+h.

\mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ad1b63b2eb36e28612c093044511dab54}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ad1b63b2eb36e28612c093044511dab54}} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!Prediv@{Prediv}}
\index{Prediv@{Prediv}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Prediv}{Prediv}}
{\footnotesize\ttfamily uint32\+\_\+t Prediv}

Division factor for HSE used as PLL clock source. This parameter can be a value of RCC\+\_\+\+LL\+\_\+\+EC\+\_\+\+PREDIV\+\_\+\+DIV

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+Config\+Domain\+\_\+\+SYS(). 

Definition at line 98 of file stm32f1xx\+\_\+ll\+\_\+utils.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+F1xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f1xx__ll__utils_8h}{stm32f1xx\+\_\+ll\+\_\+utils.\+h}}\end{DoxyCompactItemize}
