// Seed: 1662378176
module module_0 ();
  integer id_2 (
      .id_0(1),
      .id_1(id_1),
      .id_2(1'b0),
      .id_3(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_6 = id_6;
  always @(posedge 1 or id_6) begin : LABEL_0
    id_3 <= 1;
    id_2 = 1;
  end
  module_0 modCall_1 ();
  assign id_3 = id_5;
endmodule
