{
  "DESIGN_NAME": "alu",
  "VERILOG_FILES": "dir::rtl/alu.sv",
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 10.0,
  
  "FP_SIZING": "relative",  
  "FP_CORE_UTIL": 40,   
  
  "FP_PDN_VPITCH": 25,
  "FP_PDN_HPITCH": 25,
  
  "PL_TARGET_DENSITY": 0.5,
  
  "pdk::sky130*": {
    "scl::sky130_fd_sc_hd": {
      "CLOCK_PERIOD": 10.0
    }
  }
}