/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Sep 23 09:50:34 2013
 *                 Full Compile MD5 Checksum fcccce298b546dd6a1f4cbad288478da
 *                   (minus title and desc)  
 *                 MD5 Checksum              211556602e37a33262598b3d5eeba81c
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_DCD_PIPE_CTL_2_H__
#define BCHP_DCD_PIPE_CTL_2_H__

/***************************************************************************
 *DCD_PIPE_CTL_2
 ***************************************************************************/
#define BCHP_DCD_PIPE_CTL_2_CORE_CONFIG          0x00226000 /* Decoder Core configuration information */
#define BCHP_DCD_PIPE_CTL_2_AVD_CLK_GATE         0x00226004 /* pipe clock gating */
#define BCHP_DCD_PIPE_CTL_2_SW_RESET_REG         0x00226008 /* Software reset register */
#define BCHP_DCD_PIPE_CTL_2_BLD_CLK_GATE         0x0022600c /* BLD pipe clock gating */
#define BCHP_DCD_PIPE_CTL_2_OUTPUT_CLIENT_SEL    0x00226010 /* Output SCB Client Selection */
#define BCHP_DCD_PIPE_CTL_2_MULTIPIPE_PFRI_ARB_CTL 0x00226014 /* Multipipe PFRI Arbiter Controls */
#define BCHP_DCD_PIPE_CTL_2_IL_RM2_ARB_TIMEOUT   0x00226024 /* RM2 ARBITER TIMEOUT Register */
#define BCHP_DCD_PIPE_CTL_2_IL_RM2_ARB_TIMEOUT_SEEN 0x00226028 /* Arbiter timeout detected */
#define BCHP_DCD_PIPE_CTL_2_IPCOMM_L2R_TRANSMIT  0x00226030 /* Inter-CPU L2R Transmit Data Register */
#define BCHP_DCD_PIPE_CTL_2_IPCOMM_L2R_RECEIVE   0x00226034 /* Inter-CPU L2R Receive Data Register */
#define BCHP_DCD_PIPE_CTL_2_IPCOMM_L2R_STATUS    0x00226038 /* Inter-CPU L2R Status Register */
#define BCHP_DCD_PIPE_CTL_2_IPCOMM_R2L_TRANSMIT  0x0022603c /* Inter-CPU R2L Transmit Data Register */
#define BCHP_DCD_PIPE_CTL_2_IPCOMM_R2L_RECEIVE   0x00226040 /* Inter-CPU R2L Receive Data Register */
#define BCHP_DCD_PIPE_CTL_2_IPCOMM_R2L_STATUS    0x00226044 /* Inter-CPU R2L Status Register */
#define BCHP_DCD_PIPE_CTL_2_RECON_DEBUG_REG      0x00226080 /* Reconstructor debug register */
#define BCHP_DCD_PIPE_CTL_2_IXFORM_DEBUG_REG     0x00226084 /* Ixform debug register */
#define BCHP_DCD_PIPE_CTL_2_ILSI_DEBUG_REG       0x00226088 /* ILSI debug register */
#define BCHP_DCD_PIPE_CTL_2_SHIM_DEBUG_CTL       0x0022608c /* SCB Shim debug register */
#define BCHP_DCD_PIPE_CTL_2_SHIM_DEBUG_READ      0x00226090 /* SCB Shim debug register */
#define BCHP_DCD_PIPE_CTL_2_SHIM_ERROR_REG       0x00226094 /* SCB Shim error register */
#define BCHP_DCD_PIPE_CTL_2_DBLK_STRIPE_HEIGHT   0x00226100 /* Legacy deblock stripe height */
#define BCHP_DCD_PIPE_CTL_2_DBLK_STRIPE_WIDTH    0x00226180 /* Legacy deblock stripe width */
#define BCHP_DCD_PIPE_CTL_2_DBLK_PICT_BASE_LUMA  0x00226400 /* Legacy deblock luma picture base */
#define BCHP_DCD_PIPE_CTL_2_DBLK_PICT_BASE_CHROMA 0x00226404 /* Legacy deblock chroma picture base */

#endif /* #ifndef BCHP_DCD_PIPE_CTL_2_H__ */

/* End of File */
