\hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status}{}\doxysection{Peripheral Clock Enable Disable Status}
\label{group___r_c_c_ex___peripheral___clock___enable___disable___status}\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}


Get the enable or disable status of the AHB/\+APB peripheral clock.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga71189681029c9b592e24f61de213ff29}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB1 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacb9b2ee99a11b3e0c4ef39bcf1d07600}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCMRAMEN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160a2468b3403338891a8ae47be43a98}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DTCMRAMEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad0ccdaf669ea327e80c455db4dc36177}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gafdd0ec36a385956cd1985a6595e366d8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d15ea68876f7a42ee7350074b05f4}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga512dfe593947d251c924b586c9fc59fb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784be313f54862d3670723f2334fa51f}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad1edbd9407c814110f04c1a609a214e4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga528029c120a0154dfd7cfd6159e8debe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7a8a0e334d69163b25692f0450dc569a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2c0dd8ae5cf2026dab691c05f55fa384}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa8e0fbecedb4167a4d7ef51e2a48b5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3770796716f63a656285dcfedf8c0651}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5304e897036391c916ef82258919a08b}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8e182ed43301e2586bc198a729b50436}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga00e483b835f0fb709a98aefa63bf5b44}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee44347a6a62429ee74753fe1dea5d7}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga87b77dc5cf8c1ead0609710cdd07e1b4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga176be7a655dcbdc84be1155758ce8e3a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCMRAMEN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160a2468b3403338891a8ae47be43a98}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DTCMRAMEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga725d2a38d8519867922438d48a5885cf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5f60d9108d0ac35b86d18119f3370bcd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d15ea68876f7a42ee7350074b05f4}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga22ba871dc6c91cf2f44de1ac4d2727eb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784be313f54862d3670723f2334fa51f}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2d73b007700fe1576c7965ce677148bd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9b9353035473ac5f144f6e5385c4bebb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5e939d98ecca025c028bd1d837b84c81}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga01c2b4166bbcf59a529cd3c5f8b93d76}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga04deb9fe7c5fad8f1644682c1114613f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga843a7fcc2441b978cadacbea548dff93}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa8e0fbecedb4167a4d7ef51e2a48b5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga56838183bdecd8b53c8b23bfcad5b28f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5304e897036391c916ef82258919a08b}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9c405e3a8e5219c98d0262e18bd0eed9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga46d368ee1021d0e9e3939bc714fc5c2b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee44347a6a62429ee74753fe1dea5d7}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabb083459b7bbd56c9b89db59bb75fdc2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaa4b2148406841d5459e86a25c277e0a3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9b17b31dc3e560ead96b7d8a74c8c679}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaba93147e1e153d37a4a82e979de6d53e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+IS\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga93863872b8bedab2b9714ad82f672f3d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fdd9380ad0ec9a3625ccd2383371da}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB3 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga041cb673a0d3d614577723362110f81b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f25e0d1a24e53f53405dd9b67b84c7}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaa10a685a46de1822cc3004073ff47f65}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fdd9380ad0ec9a3625ccd2383371da}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8b55c72b44466fa1ddcd9681b6cbd61f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f25e0d1a24e53f53405dd9b67b84c7}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadee5016adb1c8b62a5bb05f055859de0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB1 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf6090239db6a8a6917b3f3accea15ed0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga62bee605d886067f86f890ee3af68eb5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga76f0a16fed0812fbab8bf15621939c8b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabb273361eaae66c857b5db26b639ff45}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5642c4226ce18792efeca9d39cb0c5e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7afed5bd30e0175ae5e46e78173b112f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd88b56485ee4ee3e406b1d6c062081}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaeb7cf0d708375a807c690fbb070298dd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a95079e68e7c76584ef0b3de371288a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf40a1f6a134b09aaa211ad159e613d1a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca040bd66d4a54d4d9e9b261c8102799}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9c3c0f83528521d1122fe9436271ec70}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96545470b7558c4d833f1811b683f5fd}{RCC\+\_\+\+APB1\+ENR\+\_\+\+LPTIM1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga282522dda9557cf715be3ee13c031a5b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3de049f8b2ad6c2d4561863021f9e2f9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad3bbe0639658ed2cc56f8328b26373ea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5addec8b6604857d81c1386cad21c391}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga76b47e85a8669651c01256ec11ebdc3f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b0fe571aa29ed30389f87bdbf37b46}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabb2b7e20045558372779949fb841ae00}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a9eea153892405f53007f521efee2e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7570e5654fd61b44dabe0546e524c906}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2ae540056d72f4230da38c082b6c34c1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gae291bd8b020dff7ea7f52fec61aa3f9d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga33330d380c0f0c7b3122e86aa3a1ae2c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga22c9af6855a6f9f9c947497908adcc9f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf6beaa399462e32b4052ff3428f17710}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7a022fda0cc030a4450f16243711eb}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART7\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gab3b6d673061453f062ba13bf6a28742a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c2f21176461a0d7c96fc6d80bee4b02}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART8\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacaaa75c78c8ef4cf85f30fb20d522054}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga50f8e043a42eaf534c1efa2477078c0a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga30913be6e4b95cf2ebdf79647af18f34}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacbe7ae446991adf3d9d6102549a3faac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga70e84a0b11a0dab64a048f8dd6bbafb2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac230813514cd9ee769f8f46b83d83f23}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga211c8274b7043802f9c746ac4f18e0fd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd88b56485ee4ee3e406b1d6c062081}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3b40e8e614be95d4a667a3f924ac1bb7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a95079e68e7c76584ef0b3de371288a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga89072bbdf8efacb3d243c50711f60766}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca040bd66d4a54d4d9e9b261c8102799}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga82602c2897dd670f007aea02f3a36dc8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96545470b7558c4d833f1811b683f5fd}{RCC\+\_\+\+APB1\+ENR\+\_\+\+LPTIM1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaab213cf8807d6e7e8b3867ffb404d763}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga625e04cf32d6c74d418ba29368f680d4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga61e4b1f3e82831cdc7508d4c38312eab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9c6b66352f998564a6492d3e5d6aa536}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga1384af5e720a24c083a2154c22e60391}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b0fe571aa29ed30389f87bdbf37b46}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga1e5611011911ef745b5e9d2c8d3160f6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a9eea153892405f53007f521efee2e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8868ab331b4bb14a1d5cc55c9133e4de}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gae051ecb26de5c5b44f1827923c9837a5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8b791b360bab639782613994e9ef0aa6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga817f67e1c99ce380a0e399efd8d32db0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadb2c1ec9bfcc21993094506a39e08f33}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga347b2b22378634cdeeef11daa132aa84}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7a022fda0cc030a4450f16243711eb}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART7\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3db2e9bae86ff5f5e376ce47599673c7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c2f21176461a0d7c96fc6d80bee4b02}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART8\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadbc388ef3676e37b227320df83e9d1f2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3669393b3538bc4543184d4bccd0b292}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga59bd3cd20df76f885695fcdad1edce27}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga639ccb1e63662b309fc875bc608aa7e6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga66eb89f7d856d9107e814efc751e8996}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga15b3a60ca51c76fa9da900d5cbcd4234}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga57679c13a42654a4c1d73fb3ec347d13}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df23f931ddad97274ce7e2050b90a5a}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga146964bf211aad404f4fd87b1a1efd60}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf5931f3fbc74823e1071fb07ef1ae6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SDMMC1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gab1787d7cdf591c099b8d96848aee835e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga875c081e76f456494d5e06dae3581281}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gafab635405d33757b42a3df0d89416e8a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7a4890d9368f8ea8c87c64d48f09686d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7db5f2ab1e44c7ebd59a56d3bdd2a517}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8a762d7f473a98f820faa57284626b28}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ceeb67bbc312dedb16ca516e0d1ea}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac972718836d2c4e0d3bc477ee2c8a6fc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI6\+EN)) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga64dcc05f8484e6a139d0f6f4e1531fff}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31543bbdce9d1385c43dedde182f6aa9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadaadbe8243cce3a024b50c710314af58}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7796959448ad30aa9f02a49a24a20c59}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7116893adbb7fc144102af49de55350b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gae8d9acd515c3fa3a3607c4d527d431c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3669393b3538bc4543184d4bccd0b292}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga22c9d59ac6062298a71eed0d6a4a9afd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga0c3fd42d5fb38243e195ed04d7390672}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac9f006a3c1b75c06270f0ae5a2c3ed07}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga0768b7e93fe5c5d335e4da3cac2218b6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga671297f1622638efa2acc4951639a95b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df23f931ddad97274ce7e2050b90a5a}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga4f1420c6464c2c914b150c52ce7e551d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf5931f3fbc74823e1071fb07ef1ae6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SDMMC1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabd506be27916f029d2214e88bc48f6df}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac16a7c0d1778ba7cee83c45143f81c9b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga83b7ae4eea41d7c7914716157b4072f4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf9ec8a421c88ea172a5f3cb13c220672}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacee7220c840db84ec10d0b89ab20fa1e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga01d92a5d361dde16cf9b69e93d93f94c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ceeb67bbc312dedb16ca516e0d1ea}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf1478d44aef81f3e94f06eb3790cb94c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI6\+EN)) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga6ab9ff98419017940fdd2c608e2f4db0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31543bbdce9d1385c43dedde182f6aa9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac15c475c402488b4244e0cb18814708f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7796959448ad30aa9f02a49a24a20c59}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Get the enable or disable status of the AHB/\+APB peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac9f006a3c1b75c06270f0ae5a2c3ed07}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac9f006a3c1b75c06270f0ae5a2c3ed07}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01692}{1692}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga66eb89f7d856d9107e814efc751e8996}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga66eb89f7d856d9107e814efc751e8996}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01657}{1657}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga0768b7e93fe5c5d335e4da3cac2218b6}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga0768b7e93fe5c5d335e4da3cac2218b6}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01693}{1693}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga15b3a60ca51c76fa9da900d5cbcd4234}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga15b3a60ca51c76fa9da900d5cbcd4234}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01658}{1658}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga671297f1622638efa2acc4951639a95b}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga671297f1622638efa2acc4951639a95b}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df23f931ddad97274ce7e2050b90a5a}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01694}{1694}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga57679c13a42654a4c1d73fb3ec347d13}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga57679c13a42654a4c1d73fb3ec347d13}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df23f931ddad97274ce7e2050b90a5a}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01659}{1659}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga87b77dc5cf8c1ead0609710cdd07e1b4}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga87b77dc5cf8c1ead0609710cdd07e1b4}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01474}{1474}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga71189681029c9b592e24f61de213ff29}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga71189681029c9b592e24f61de213ff29}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Get the enable or disable status of the AHB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01452}{1452}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga817f67e1c99ce380a0e399efd8d32db0}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga817f67e1c99ce380a0e399efd8d32db0}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01622}{1622}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga33330d380c0f0c7b3122e86aa3a1ae2c}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga33330d380c0f0c7b3122e86aa3a1ae2c}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01595}{1595}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadb2c1ec9bfcc21993094506a39e08f33}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadb2c1ec9bfcc21993094506a39e08f33}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01623}{1623}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga22c9af6855a6f9f9c947497908adcc9f}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga22c9af6855a6f9f9c947497908adcc9f}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01596}{1596}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga725d2a38d8519867922438d48a5885cf}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga725d2a38d8519867922438d48a5885cf}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01476}{1476}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad0ccdaf669ea327e80c455db4dc36177}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad0ccdaf669ea327e80c455db4dc36177}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01454}{1454}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga176be7a655dcbdc84be1155758ce8e3a}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga176be7a655dcbdc84be1155758ce8e3a}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DTCMRAMEN\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DTCMRAMEN\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_DTCMRAMEN\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DTCMRAMEN\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DTCMRAMEN\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_DTCMRAMEN\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCMRAMEN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160a2468b3403338891a8ae47be43a98}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DTCMRAMEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01475}{1475}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacb9b2ee99a11b3e0c4ef39bcf1d07600}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacb9b2ee99a11b3e0c4ef39bcf1d07600}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DTCMRAMEN\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DTCMRAMEN\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DTCMRAMEN\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DTCMRAMEN\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DTCMRAMEN\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DTCMRAMEN\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCMRAMEN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160a2468b3403338891a8ae47be43a98}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DTCMRAMEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01453}{1453}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaa10a685a46de1822cc3004073ff47f65}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaa10a685a46de1822cc3004073ff47f65}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fdd9380ad0ec9a3625ccd2383371da}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01565}{1565}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga93863872b8bedab2b9714ad82f672f3d}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga93863872b8bedab2b9714ad82f672f3d}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fdd9380ad0ec9a3625ccd2383371da}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Get the enable or disable status of the AHB3 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01562}{1562}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2d73b007700fe1576c7965ce677148bd}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2d73b007700fe1576c7965ce677148bd}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01479}{1479}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad1edbd9407c814110f04c1a609a214e4}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad1edbd9407c814110f04c1a609a214e4}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01457}{1457}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9b9353035473ac5f144f6e5385c4bebb}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9b9353035473ac5f144f6e5385c4bebb}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01480}{1480}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01458}{1458}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5e939d98ecca025c028bd1d837b84c81}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5e939d98ecca025c028bd1d837b84c81}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01481}{1481}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga528029c120a0154dfd7cfd6159e8debe}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga528029c120a0154dfd7cfd6159e8debe}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01459}{1459}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga01c2b4166bbcf59a529cd3c5f8b93d76}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga01c2b4166bbcf59a529cd3c5f8b93d76}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01482}{1482}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7a8a0e334d69163b25692f0450dc569a}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7a8a0e334d69163b25692f0450dc569a}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01460}{1460}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga04deb9fe7c5fad8f1644682c1114613f}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga04deb9fe7c5fad8f1644682c1114613f}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01483}{1483}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2c0dd8ae5cf2026dab691c05f55fa384}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2c0dd8ae5cf2026dab691c05f55fa384}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01461}{1461}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga843a7fcc2441b978cadacbea548dff93}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga843a7fcc2441b978cadacbea548dff93}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa8e0fbecedb4167a4d7ef51e2a48b5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01484}{1484}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa8e0fbecedb4167a4d7ef51e2a48b5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01462}{1462}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga56838183bdecd8b53c8b23bfcad5b28f}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga56838183bdecd8b53c8b23bfcad5b28f}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5304e897036391c916ef82258919a08b}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01485}{1485}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3770796716f63a656285dcfedf8c0651}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3770796716f63a656285dcfedf8c0651}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5304e897036391c916ef82258919a08b}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01463}{1463}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9c405e3a8e5219c98d0262e18bd0eed9}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9c405e3a8e5219c98d0262e18bd0eed9}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01486}{1486}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8e182ed43301e2586bc198a729b50436}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8e182ed43301e2586bc198a729b50436}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01464}{1464}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga46d368ee1021d0e9e3939bc714fc5c2b}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga46d368ee1021d0e9e3939bc714fc5c2b}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee44347a6a62429ee74753fe1dea5d7}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01487}{1487}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga00e483b835f0fb709a98aefa63bf5b44}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga00e483b835f0fb709a98aefa63bf5b44}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee44347a6a62429ee74753fe1dea5d7}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01465}{1465}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8868ab331b4bb14a1d5cc55c9133e4de}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8868ab331b4bb14a1d5cc55c9133e4de}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01619}{1619}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7570e5654fd61b44dabe0546e524c906}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7570e5654fd61b44dabe0546e524c906}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01592}{1592}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gae051ecb26de5c5b44f1827923c9837a5}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gae051ecb26de5c5b44f1827923c9837a5}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01620}{1620}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2ae540056d72f4230da38c082b6c34c1}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2ae540056d72f4230da38c082b6c34c1}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01593}{1593}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8b791b360bab639782613994e9ef0aa6}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8b791b360bab639782613994e9ef0aa6}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01621}{1621}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gae291bd8b020dff7ea7f52fec61aa3f9d}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gae291bd8b020dff7ea7f52fec61aa3f9d}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01594}{1594}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga82602c2897dd670f007aea02f3a36dc8}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga82602c2897dd670f007aea02f3a36dc8}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96545470b7558c4d833f1811b683f5fd}{RCC\+\_\+\+APB1\+ENR\+\_\+\+LPTIM1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01609}{1609}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9c3c0f83528521d1122fe9436271ec70}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9c3c0f83528521d1122fe9436271ec70}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96545470b7558c4d833f1811b683f5fd}{RCC\+\_\+\+APB1\+ENR\+\_\+\+LPTIM1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01582}{1582}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8b55c72b44466fa1ddcd9681b6cbd61f}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8b55c72b44466fa1ddcd9681b6cbd61f}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f25e0d1a24e53f53405dd9b67b84c7}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01566}{1566}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga041cb673a0d3d614577723362110f81b}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga041cb673a0d3d614577723362110f81b}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f25e0d1a24e53f53405dd9b67b84c7}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01563}{1563}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9b17b31dc3e560ead96b7d8a74c8c679}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9b17b31dc3e560ead96b7d8a74c8c679}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01530}{1530}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabb083459b7bbd56c9b89db59bb75fdc2}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabb083459b7bbd56c9b89db59bb75fdc2}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Get the enable or disable status of the AHB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01527}{1527}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga6ab9ff98419017940fdd2c608e2f4db0}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga6ab9ff98419017940fdd2c608e2f4db0}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31543bbdce9d1385c43dedde182f6aa9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01703}{1703}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga64dcc05f8484e6a139d0f6f4e1531fff}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga64dcc05f8484e6a139d0f6f4e1531fff}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31543bbdce9d1385c43dedde182f6aa9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01668}{1668}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac15c475c402488b4244e0cb18814708f}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac15c475c402488b4244e0cb18814708f}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SAI2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7796959448ad30aa9f02a49a24a20c59}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01704}{1704}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadaadbe8243cce3a024b50c710314af58}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadaadbe8243cce3a024b50c710314af58}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SAI2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7796959448ad30aa9f02a49a24a20c59}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01669}{1669}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga4f1420c6464c2c914b150c52ce7e551d}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga4f1420c6464c2c914b150c52ce7e551d}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf5931f3fbc74823e1071fb07ef1ae6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SDMMC1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01695}{1695}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga146964bf211aad404f4fd87b1a1efd60}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga146964bf211aad404f4fd87b1a1efd60}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf5931f3fbc74823e1071fb07ef1ae6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SDMMC1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01660}{1660}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabd506be27916f029d2214e88bc48f6df}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabd506be27916f029d2214e88bc48f6df}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01696}{1696}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gab1787d7cdf591c099b8d96848aee835e}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gab1787d7cdf591c099b8d96848aee835e}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01661}{1661}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaab213cf8807d6e7e8b3867ffb404d763}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaab213cf8807d6e7e8b3867ffb404d763}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01613}{1613}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga282522dda9557cf715be3ee13c031a5b}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga282522dda9557cf715be3ee13c031a5b}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01586}{1586}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga625e04cf32d6c74d418ba29368f680d4}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga625e04cf32d6c74d418ba29368f680d4}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01614}{1614}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3de049f8b2ad6c2d4561863021f9e2f9}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3de049f8b2ad6c2d4561863021f9e2f9}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01587}{1587}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac16a7c0d1778ba7cee83c45143f81c9b}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac16a7c0d1778ba7cee83c45143f81c9b}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01697}{1697}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga875c081e76f456494d5e06dae3581281}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga875c081e76f456494d5e06dae3581281}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01662}{1662}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga01d92a5d361dde16cf9b69e93d93f94c}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga01d92a5d361dde16cf9b69e93d93f94c}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ceeb67bbc312dedb16ca516e0d1ea}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01701}{1701}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8a762d7f473a98f820faa57284626b28}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8a762d7f473a98f820faa57284626b28}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ceeb67bbc312dedb16ca516e0d1ea}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01666}{1666}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf1478d44aef81f3e94f06eb3790cb94c}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf1478d44aef81f3e94f06eb3790cb94c}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI6\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI6\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI6\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI6\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI6\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_SPI6\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI6\+EN)) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01702}{1702}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac972718836d2c4e0d3bc477ee2c8a6fc}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac972718836d2c4e0d3bc477ee2c8a6fc}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI6\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI6\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI6\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI6\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI6\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SPI6\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI6\+EN)) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01667}{1667}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf9ec8a421c88ea172a5f3cb13c220672}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf9ec8a421c88ea172a5f3cb13c220672}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01699}{1699}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7a4890d9368f8ea8c87c64d48f09686d}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7a4890d9368f8ea8c87c64d48f09686d}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01664}{1664}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacee7220c840db84ec10d0b89ab20fa1e}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacee7220c840db84ec10d0b89ab20fa1e}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM11\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01700}{1700}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7db5f2ab1e44c7ebd59a56d3bdd2a517}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7db5f2ab1e44c7ebd59a56d3bdd2a517}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM11\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01665}{1665}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga211c8274b7043802f9c746ac4f18e0fd}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga211c8274b7043802f9c746ac4f18e0fd}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd88b56485ee4ee3e406b1d6c062081}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01606}{1606}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7afed5bd30e0175ae5e46e78173b112f}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7afed5bd30e0175ae5e46e78173b112f}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd88b56485ee4ee3e406b1d6c062081}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01579}{1579}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3b40e8e614be95d4a667a3f924ac1bb7}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3b40e8e614be95d4a667a3f924ac1bb7}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a95079e68e7c76584ef0b3de371288a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01607}{1607}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaeb7cf0d708375a807c690fbb070298dd}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaeb7cf0d708375a807c690fbb070298dd}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a95079e68e7c76584ef0b3de371288a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01580}{1580}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga89072bbdf8efacb3d243c50711f60766}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga89072bbdf8efacb3d243c50711f60766}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca040bd66d4a54d4d9e9b261c8102799}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01608}{1608}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf40a1f6a134b09aaa211ad159e613d1a}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf40a1f6a134b09aaa211ad159e613d1a}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca040bd66d4a54d4d9e9b261c8102799}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01581}{1581}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7116893adbb7fc144102af49de55350b}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7116893adbb7fc144102af49de55350b}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01688}{1688}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Get the enable or disable status of the APB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01653}{1653}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacaaa75c78c8ef4cf85f30fb20d522054}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacaaa75c78c8ef4cf85f30fb20d522054}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01600}{1600}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadee5016adb1c8b62a5bb05f055859de0}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadee5016adb1c8b62a5bb05f055859de0}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Get the enable or disable status of the APB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01573}{1573}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga50f8e043a42eaf534c1efa2477078c0a}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga50f8e043a42eaf534c1efa2477078c0a}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01601}{1601}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf6090239db6a8a6917b3f3accea15ed0}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf6090239db6a8a6917b3f3accea15ed0}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01574}{1574}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga30913be6e4b95cf2ebdf79647af18f34}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga30913be6e4b95cf2ebdf79647af18f34}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01602}{1602}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga62bee605d886067f86f890ee3af68eb5}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga62bee605d886067f86f890ee3af68eb5}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01575}{1575}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacbe7ae446991adf3d9d6102549a3faac}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacbe7ae446991adf3d9d6102549a3faac}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01603}{1603}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga76f0a16fed0812fbab8bf15621939c8b}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga76f0a16fed0812fbab8bf15621939c8b}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01576}{1576}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga70e84a0b11a0dab64a048f8dd6bbafb2}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga70e84a0b11a0dab64a048f8dd6bbafb2}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01604}{1604}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabb273361eaae66c857b5db26b639ff45}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabb273361eaae66c857b5db26b639ff45}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01577}{1577}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac230813514cd9ee769f8f46b83d83f23}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac230813514cd9ee769f8f46b83d83f23}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01605}{1605}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5642c4226ce18792efeca9d39cb0c5e0}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5642c4226ce18792efeca9d39cb0c5e0}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01578}{1578}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gae8d9acd515c3fa3a3607c4d527d431c5}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gae8d9acd515c3fa3a3607c4d527d431c5}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3669393b3538bc4543184d4bccd0b292}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01689}{1689}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadbc388ef3676e37b227320df83e9d1f2}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadbc388ef3676e37b227320df83e9d1f2}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3669393b3538bc4543184d4bccd0b292}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01654}{1654}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga83b7ae4eea41d7c7914716157b4072f4}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga83b7ae4eea41d7c7914716157b4072f4}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM9\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01698}{1698}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gafab635405d33757b42a3df0d89416e8a}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gafab635405d33757b42a3df0d89416e8a}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM9\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01663}{1663}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga1384af5e720a24c083a2154c22e60391}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga1384af5e720a24c083a2154c22e60391}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b0fe571aa29ed30389f87bdbf37b46}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01617}{1617}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga76b47e85a8669651c01256ec11ebdc3f}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga76b47e85a8669651c01256ec11ebdc3f}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b0fe571aa29ed30389f87bdbf37b46}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01590}{1590}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga1e5611011911ef745b5e9d2c8d3160f6}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga1e5611011911ef745b5e9d2c8d3160f6}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a9eea153892405f53007f521efee2e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01618}{1618}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabb2b7e20045558372779949fb841ae00}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabb2b7e20045558372779949fb841ae00}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a9eea153892405f53007f521efee2e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01591}{1591}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga347b2b22378634cdeeef11daa132aa84}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga347b2b22378634cdeeef11daa132aa84}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_UART7\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_UART7\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_UART7\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_UART7\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART7\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_UART7\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7a022fda0cc030a4450f16243711eb}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART7\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01624}{1624}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf6beaa399462e32b4052ff3428f17710}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf6beaa399462e32b4052ff3428f17710}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_UART7\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_UART7\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_UART7\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_UART7\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART7\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_UART7\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7a022fda0cc030a4450f16243711eb}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART7\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01597}{1597}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3db2e9bae86ff5f5e376ce47599673c7}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3db2e9bae86ff5f5e376ce47599673c7}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_UART8\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_UART8\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_UART8\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_UART8\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART8\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_UART8\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c2f21176461a0d7c96fc6d80bee4b02}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART8\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01625}{1625}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gab3b6d673061453f062ba13bf6a28742a}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gab3b6d673061453f062ba13bf6a28742a}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_UART8\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_UART8\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_UART8\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_UART8\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART8\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_UART8\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c2f21176461a0d7c96fc6d80bee4b02}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART8\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01598}{1598}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga22c9d59ac6062298a71eed0d6a4a9afd}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga22c9d59ac6062298a71eed0d6a4a9afd}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01690}{1690}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga59bd3cd20df76f885695fcdad1edce27}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga59bd3cd20df76f885695fcdad1edce27}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01655}{1655}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga61e4b1f3e82831cdc7508d4c38312eab}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga61e4b1f3e82831cdc7508d4c38312eab}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01615}{1615}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad3bbe0639658ed2cc56f8328b26373ea}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad3bbe0639658ed2cc56f8328b26373ea}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01588}{1588}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9c6b66352f998564a6492d3e5d6aa536}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9c6b66352f998564a6492d3e5d6aa536}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01616}{1616}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5addec8b6604857d81c1386cad21c391}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5addec8b6604857d81c1386cad21c391}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01589}{1589}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga0c3fd42d5fb38243e195ed04d7390672}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga0c3fd42d5fb38243e195ed04d7390672}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01691}{1691}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga639ccb1e63662b309fc875bc608aa7e6}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga639ccb1e63662b309fc875bc608aa7e6}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01656}{1656}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaba93147e1e153d37a4a82e979de6d53e}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaba93147e1e153d37a4a82e979de6d53e}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USB\_IS\_OTG\_FS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USB\_IS\_OTG\_FS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USB\_IS\_OTG\_FS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USB\_IS\_OTG\_FS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_IS\_OTG\_FS\_CLK\_DISABLED}{\_\_HAL\_RCC\_USB\_IS\_OTG\_FS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+IS\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01531}{1531}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaa4b2148406841d5459e86a25c277e0a3}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaa4b2148406841d5459e86a25c277e0a3}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01528}{1528}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5f60d9108d0ac35b86d18119f3370bcd}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5f60d9108d0ac35b86d18119f3370bcd}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d15ea68876f7a42ee7350074b05f4}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01477}{1477}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_gafdd0ec36a385956cd1985a6595e366d8}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_gafdd0ec36a385956cd1985a6595e366d8}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d15ea68876f7a42ee7350074b05f4}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01455}{1455}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga22ba871dc6c91cf2f44de1ac4d2727eb}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga22ba871dc6c91cf2f44de1ac4d2727eb}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784be313f54862d3670723f2334fa51f}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01478}{1478}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga512dfe593947d251c924b586c9fc59fb}\label{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga512dfe593947d251c924b586c9fc59fb}} 
\index{Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED}!Peripheral Clock Enable Disable Status@{Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784be313f54862d3670723f2334fa51f}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01456}{1456}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

