// Seed: 3270536326
module module_0;
  wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output uwire id_3
    , id_6,
    output supply1 id_4
);
  assign id_6 = 1'b0;
  module_0();
  supply1 id_7;
  assign id_3 = id_7 * id_6;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    output tri id_3,
    input wor id_4,
    input wor id_5,
    input tri0 id_6,
    output wor id_7
);
  initial id_7 = 1;
  nor (id_2, id_4, id_5, id_6);
  module_0();
endmodule
