{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 22 21:09:25 2022 " "Info: Processing started: Thu Dec 22 21:09:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project -c project " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register OUT\[3\]~reg0 register Zero~reg0 125.0 MHz 8.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 125.0 MHz between source register \"OUT\[3\]~reg0\" and destination register \"Zero~reg0\" (period= 8.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.300 ns + Longest register register " "Info: + Longest register to register delay is 7.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OUT\[3\]~reg0 1 REG LC5_A4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_A4; Fanout = 3; REG Node = 'OUT\[3\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT[3]~reg0 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.800 ns) 1.200 ns Mux1~172 2 COMB LC7_A3 1 " "Info: 2: + IC(0.400 ns) + CELL(0.800 ns) = 1.200 ns; Loc. = LC7_A3; Fanout = 1; COMB Node = 'Mux1~172'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { OUT[3]~reg0 Mux1~172 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 2.300 ns Mux1~173 3 COMB LC1_A3 2 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 2.300 ns; Loc. = LC1_A3; Fanout = 2; COMB Node = 'Mux1~173'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Mux1~172 Mux1~173 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 3.800 ns Mux1~174 4 COMB LC7_A2 1 " "Info: 4: + IC(0.500 ns) + CELL(1.000 ns) = 3.800 ns; Loc. = LC7_A2; Fanout = 1; COMB Node = 'Mux1~174'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Mux1~173 Mux1~174 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 4.700 ns Equal0~76 5 COMB LC2_A2 1 " "Info: 5: + IC(0.100 ns) + CELL(0.800 ns) = 4.700 ns; Loc. = LC2_A2; Fanout = 1; COMB Node = 'Equal0~76'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux1~174 Equal0~76 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.700 ns) 5.800 ns Equal0~83 6 COMB LC6_A1 1 " "Info: 6: + IC(0.400 ns) + CELL(0.700 ns) = 5.800 ns; Loc. = LC6_A1; Fanout = 1; COMB Node = 'Equal0~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Equal0~76 Equal0~83 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 6.800 ns Equal0~79 7 COMB LC7_A1 1 " "Info: 7: + IC(0.000 ns) + CELL(1.000 ns) = 6.800 ns; Loc. = LC7_A1; Fanout = 1; COMB Node = 'Equal0~79'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Equal0~83 Equal0~79 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.400 ns) 7.300 ns Zero~reg0 8 REG LC4_A1 1 " "Info: 8: + IC(0.100 ns) + CELL(0.400 ns) = 7.300 ns; Loc. = LC4_A1; Fanout = 1; REG Node = 'Zero~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { Equal0~79 Zero~reg0 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 78.08 % ) " "Info: Total cell delay = 5.700 ns ( 78.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 21.92 % ) " "Info: Total interconnect delay = 1.600 ns ( 21.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { OUT[3]~reg0 Mux1~172 Mux1~173 Mux1~174 Equal0~76 Equal0~83 Equal0~79 Zero~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { OUT[3]~reg0 {} Mux1~172 {} Mux1~173 {} Mux1~174 {} Equal0~76 {} Equal0~83 {} Equal0~79 {} Zero~reg0 {} } { 0.000ns 0.400ns 0.100ns 0.500ns 0.100ns 0.400ns 0.000ns 0.100ns } { 0.000ns 0.800ns 1.000ns 1.000ns 0.800ns 0.700ns 1.000ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns Zero~reg0 2 REG LC4_A1 1 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC4_A1; Fanout = 1; REG Node = 'Zero~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk Zero~reg0 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Zero~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Zero~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns OUT\[3\]~reg0 2 REG LC5_A4 3 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC5_A4; Fanout = 3; REG Node = 'OUT\[3\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk OUT[3]~reg0 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk OUT[3]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} OUT[3]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Zero~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Zero~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk OUT[3]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} OUT[3]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { OUT[3]~reg0 Mux1~172 Mux1~173 Mux1~174 Equal0~76 Equal0~83 Equal0~79 Zero~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { OUT[3]~reg0 {} Mux1~172 {} Mux1~173 {} Mux1~174 {} Equal0~76 {} Equal0~83 {} Equal0~79 {} Zero~reg0 {} } { 0.000ns 0.400ns 0.100ns 0.500ns 0.100ns 0.400ns 0.000ns 0.100ns } { 0.000ns 0.800ns 1.000ns 1.000ns 0.800ns 0.700ns 1.000ns 0.400ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Zero~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Zero~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk OUT[3]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} OUT[3]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Zero~reg0 B\[0\] clk 12.300 ns register " "Info: tsu for register \"Zero~reg0\" (data pin = \"B\[0\]\", clock pin = \"clk\") is 12.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.400 ns + Longest pin register " "Info: + Longest pin to register delay is 13.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns B\[0\] 1 PIN PIN_8 5 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_8; Fanout = 5; PIN Node = 'B\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.400 ns) 5.100 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[0\] 2 COMB LC2_A3 2 " "Info: 2: + IC(1.900 ns) + CELL(0.400 ns) = 5.100 ns; Loc. = LC2_A3; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { B[0] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[0] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 5.200 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[1\] 3 COMB LC3_A3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 5.200 ns; Loc. = LC3_A3; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[0] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 5.300 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[2\] 4 COMB LC4_A3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 5.300 ns; Loc. = LC4_A3; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cout\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 6.200 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] 5 COMB LC5_A3 1 " "Info: 5: + IC(0.000 ns) + CELL(0.900 ns) = 6.200 ns; Loc. = LC5_A3; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 7.300 ns Mux1~172 6 COMB LC7_A3 1 " "Info: 6: + IC(0.100 ns) + CELL(1.000 ns) = 7.300 ns; Loc. = LC7_A3; Fanout = 1; COMB Node = 'Mux1~172'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] Mux1~172 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 8.400 ns Mux1~173 7 COMB LC1_A3 2 " "Info: 7: + IC(0.100 ns) + CELL(1.000 ns) = 8.400 ns; Loc. = LC1_A3; Fanout = 2; COMB Node = 'Mux1~173'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Mux1~172 Mux1~173 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 9.900 ns Mux1~174 8 COMB LC7_A2 1 " "Info: 8: + IC(0.500 ns) + CELL(1.000 ns) = 9.900 ns; Loc. = LC7_A2; Fanout = 1; COMB Node = 'Mux1~174'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Mux1~173 Mux1~174 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 10.800 ns Equal0~76 9 COMB LC2_A2 1 " "Info: 9: + IC(0.100 ns) + CELL(0.800 ns) = 10.800 ns; Loc. = LC2_A2; Fanout = 1; COMB Node = 'Equal0~76'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux1~174 Equal0~76 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.700 ns) 11.900 ns Equal0~83 10 COMB LC6_A1 1 " "Info: 10: + IC(0.400 ns) + CELL(0.700 ns) = 11.900 ns; Loc. = LC6_A1; Fanout = 1; COMB Node = 'Equal0~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Equal0~76 Equal0~83 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 12.900 ns Equal0~79 11 COMB LC7_A1 1 " "Info: 11: + IC(0.000 ns) + CELL(1.000 ns) = 12.900 ns; Loc. = LC7_A1; Fanout = 1; COMB Node = 'Equal0~79'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Equal0~83 Equal0~79 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.400 ns) 13.400 ns Zero~reg0 12 REG LC4_A1 1 " "Info: 12: + IC(0.100 ns) + CELL(0.400 ns) = 13.400 ns; Loc. = LC4_A1; Fanout = 1; REG Node = 'Zero~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { Equal0~79 Zero~reg0 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.200 ns ( 76.12 % ) " "Info: Total cell delay = 10.200 ns ( 76.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 23.88 % ) " "Info: Total interconnect delay = 3.200 ns ( 23.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.400 ns" { B[0] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[0] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] Mux1~172 Mux1~173 Mux1~174 Equal0~76 Equal0~83 Equal0~79 Zero~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.400 ns" { B[0] {} B[0]~out {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[0] {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1] {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2] {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] {} Mux1~172 {} Mux1~173 {} Mux1~174 {} Equal0~76 {} Equal0~83 {} Equal0~79 {} Zero~reg0 {} } { 0.000ns 0.000ns 1.900ns 0.000ns 0.000ns 0.000ns 0.100ns 0.100ns 0.500ns 0.100ns 0.400ns 0.000ns 0.100ns } { 0.000ns 2.800ns 0.400ns 0.100ns 0.100ns 0.900ns 1.000ns 1.000ns 1.000ns 0.800ns 0.700ns 1.000ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns Zero~reg0 2 REG LC4_A1 1 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC4_A1; Fanout = 1; REG Node = 'Zero~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk Zero~reg0 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Zero~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Zero~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.400 ns" { B[0] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[0] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] Mux1~172 Mux1~173 Mux1~174 Equal0~76 Equal0~83 Equal0~79 Zero~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.400 ns" { B[0] {} B[0]~out {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[0] {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1] {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2] {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] {} Mux1~172 {} Mux1~173 {} Mux1~174 {} Equal0~76 {} Equal0~83 {} Equal0~79 {} Zero~reg0 {} } { 0.000ns 0.000ns 1.900ns 0.000ns 0.000ns 0.000ns 0.100ns 0.100ns 0.500ns 0.100ns 0.400ns 0.000ns 0.100ns } { 0.000ns 2.800ns 0.400ns 0.100ns 0.100ns 0.900ns 1.000ns 1.000ns 1.000ns 0.800ns 0.700ns 1.000ns 0.400ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Zero~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Zero~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Carry Carry~reg0 6.800 ns register " "Info: tco from clock \"clk\" to destination pin \"Carry\" through register \"Carry~reg0\" is 6.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns Carry~reg0 2 REG LC1_A7 1 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC1_A7; Fanout = 1; REG Node = 'Carry~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk Carry~reg0 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Carry~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Carry~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.000 ns + Longest register pin " "Info: + Longest register to pin delay is 5.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Carry~reg0 1 REG LC1_A7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A7; Fanout = 1; REG Node = 'Carry~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry~reg0 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(3.800 ns) 5.000 ns Carry 2 PIN PIN_82 0 " "Info: 2: + IC(1.200 ns) + CELL(3.800 ns) = 5.000 ns; Loc. = PIN_82; Fanout = 0; PIN Node = 'Carry'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Carry~reg0 Carry } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 76.00 % ) " "Info: Total cell delay = 3.800 ns ( 76.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 24.00 % ) " "Info: Total interconnect delay = 1.200 ns ( 24.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Carry~reg0 Carry } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { Carry~reg0 {} Carry {} } { 0.000ns 1.200ns } { 0.000ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Carry~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Carry~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Carry~reg0 Carry } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { Carry~reg0 {} Carry {} } { 0.000ns 1.200ns } { 0.000ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "OUT\[1\]~reg0 Code\[2\] clk 0.500 ns register " "Info: th for register \"OUT\[1\]~reg0\" (data pin = \"Code\[2\]\", clock pin = \"clk\") is 0.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns OUT\[1\]~reg0 2 REG LC5_A1 3 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC5_A1; Fanout = 3; REG Node = 'OUT\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk OUT[1]~reg0 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk OUT[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} OUT[1]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.700 ns + " "Info: + Micro hold delay of destination is 0.700 ns" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 8 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns Code\[2\] 1 PIN PIN_54 12 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_54; Fanout = 12; PIN Node = 'Code\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Code[2] } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 1.700 ns OUT\[1\]~reg0 2 REG LC5_A1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.400 ns) = 1.700 ns; Loc. = LC5_A1; Fanout = 3; REG Node = 'OUT\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Code[2] OUT[1]~reg0 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 100.00 % ) " "Info: Total cell delay = 1.700 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { Code[2] OUT[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.700 ns" { Code[2] {} Code[2]~out {} OUT[1]~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk OUT[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} OUT[1]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { Code[2] OUT[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.700 ns" { Code[2] {} Code[2]~out {} OUT[1]~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 22 21:09:25 2022 " "Info: Processing ended: Thu Dec 22 21:09:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
