
*** Running vivado
    with args -log gain_only_wrapper_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gain_only_wrapper_processing_system7_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source gain_only_wrapper_processing_system7_0_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1122.055 ; gain = 190.867 ; free physical = 1012 ; free virtual = 11431
INFO: [Synth 8-638] synthesizing module 'gain_only_wrapper_processing_system7_0_0' [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ip/gain_only_wrapper_processing_system7_0_0/synth/gain_only_wrapper_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ip/gain_only_wrapper_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ip/gain_only_wrapper_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'gain_only_wrapper_processing_system7_0_0' (5#1) [/home/bma/git/fpga_design/redpitaya/gain_only/gain_only.srcs/sources_1/bd/gain_only_wrapper/ip/gain_only_wrapper_processing_system7_0_0/synth/gain_only_wrapper_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1162.523 ; gain = 231.336 ; free physical = 936 ; free virtual = 11356
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1162.523 ; gain = 231.336 ; free physical = 930 ; free virtual = 11351
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1426.219 ; gain = 0.000 ; free physical = 1041 ; free virtual = 11463
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1426.219 ; gain = 495.031 ; free physical = 915 ; free virtual = 11336
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1426.219 ; gain = 495.031 ; free physical = 915 ; free virtual = 11336
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 1426.219 ; gain = 495.031 ; free physical = 834 ; free virtual = 11255
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1426.219 ; gain = 495.031 ; free physical = 767 ; free virtual = 11184
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 1434.227 ; gain = 503.039 ; free physical = 730 ; free virtual = 11152
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:44 . Memory (MB): peak = 1625.227 ; gain = 694.039 ; free physical = 574 ; free virtual = 10997
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:44 . Memory (MB): peak = 1646.234 ; gain = 715.047 ; free physical = 553 ; free virtual = 10977
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:49 . Memory (MB): peak = 1654.242 ; gain = 723.055 ; free physical = 486 ; free virtual = 10908
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:01:54 . Memory (MB): peak = 1654.242 ; gain = 723.055 ; free physical = 328 ; free virtual = 10754
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:01:54 . Memory (MB): peak = 1654.242 ; gain = 723.055 ; free physical = 327 ; free virtual = 10754
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:38 ; elapsed = 00:01:54 . Memory (MB): peak = 1654.242 ; gain = 723.055 ; free physical = 327 ; free virtual = 10749
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:54 . Memory (MB): peak = 1654.242 ; gain = 723.055 ; free physical = 327 ; free virtual = 10749
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:55 . Memory (MB): peak = 1654.242 ; gain = 723.055 ; free physical = 327 ; free virtual = 10749
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:55 . Memory (MB): peak = 1654.242 ; gain = 723.055 ; free physical = 327 ; free virtual = 10749

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     4|
|3     |LUT1  |   352|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:55 . Memory (MB): peak = 1654.242 ; gain = 723.055 ; free physical = 327 ; free virtual = 10749
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:50 . Memory (MB): peak = 1666.242 ; gain = 629.770 ; free physical = 203 ; free virtual = 10626
