/**
 * @file gen5_inv.c
 *
 * @brief This source file was generated by cantools version 41.0.2 Sat Jan 10 22:28:57 2026.
 *
 * @copyright Copyright (c) 2018-2019 Erik Moqvist
 *
 * @par License
 * The MIT License (MIT)
 *
 * Permission is hereby granted, free of charge, to any person
 * obtaining a copy of this software and associated documentation
 * files (the "Software"), to deal in the Software without
 * restriction, including without limitation the rights to use, copy,
 * modify, merge, publish, distribute, sublicense, and/or sell copies
 * of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be
 * included in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

#include <string.h>

#include "gen5_inv.h"

static inline uint8_t pack_left_shift_u8(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
    return (uint8_t)((uint8_t)(value << shift) & mask);
}

static inline uint8_t pack_left_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
    return (uint8_t)((uint8_t)(value << shift) & mask);
}

static inline uint8_t pack_left_shift_u32(
    uint32_t value,
    uint8_t shift,
    uint8_t mask)
{
    return (uint8_t)((uint8_t)(value << shift) & mask);
}

static inline uint8_t pack_right_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
    return (uint8_t)((uint8_t)(value >> shift) & mask);
}

static inline uint8_t pack_right_shift_u32(
    uint32_t value,
    uint8_t shift,
    uint8_t mask)
{
    return (uint8_t)((uint8_t)(value >> shift) & mask);
}

static inline uint16_t unpack_left_shift_u16(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
    return (uint16_t)((uint16_t)(value & mask) << shift);
}

static inline uint32_t unpack_left_shift_u32(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
    return (uint32_t)((uint32_t)(value & mask) << shift);
}

static inline uint8_t unpack_right_shift_u8(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
    return (uint8_t)((uint8_t)(value & mask) >> shift);
}

static inline uint16_t unpack_right_shift_u16(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
    return (uint16_t)((uint16_t)(value & mask) >> shift);
}

static inline uint32_t unpack_right_shift_u32(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
    return (uint32_t)((uint32_t)(value & mask) >> shift);
}

int gen5_inv_m173_modulation_and_flux_info_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m173_modulation_and_flux_info_t *src_p,
    size_t size)
{
    uint16_t inv_flux_weakening_output;
    uint16_t inv_id_command;
    uint16_t inv_iq_command;
    uint16_t inv_modulation_index;

    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    inv_modulation_index = (uint16_t)src_p->inv_modulation_index;
    dst_p[0] |= pack_left_shift_u16(inv_modulation_index, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(inv_modulation_index, 8u, 0xffu);
    inv_flux_weakening_output = (uint16_t)src_p->inv_flux_weakening_output;
    dst_p[2] |= pack_left_shift_u16(inv_flux_weakening_output, 0u, 0xffu);
    dst_p[3] |= pack_right_shift_u16(inv_flux_weakening_output, 8u, 0xffu);
    inv_id_command = (uint16_t)src_p->inv_id_command;
    dst_p[4] |= pack_left_shift_u16(inv_id_command, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u16(inv_id_command, 8u, 0xffu);
    inv_iq_command = (uint16_t)src_p->inv_iq_command;
    dst_p[6] |= pack_left_shift_u16(inv_iq_command, 0u, 0xffu);
    dst_p[7] |= pack_right_shift_u16(inv_iq_command, 8u, 0xffu);

    return (8);
}

int gen5_inv_m173_modulation_and_flux_info_unpack(
    struct gen5_inv_m173_modulation_and_flux_info_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    uint16_t inv_flux_weakening_output;
    uint16_t inv_id_command;
    uint16_t inv_iq_command;
    uint16_t inv_modulation_index;

    if (size < 8u) {
        return (-EINVAL);
    }

    inv_modulation_index = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    inv_modulation_index |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    dst_p->inv_modulation_index = (int16_t)inv_modulation_index;
    inv_flux_weakening_output = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
    inv_flux_weakening_output |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
    dst_p->inv_flux_weakening_output = (int16_t)inv_flux_weakening_output;
    inv_id_command = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
    inv_id_command |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
    dst_p->inv_id_command = (int16_t)inv_id_command;
    inv_iq_command = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
    inv_iq_command |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
    dst_p->inv_iq_command = (int16_t)inv_iq_command;

    return (0);
}

int gen5_inv_m173_modulation_and_flux_info_init(struct gen5_inv_m173_modulation_and_flux_info_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m173_modulation_and_flux_info_t));

    return 0;
}

int16_t gen5_inv_m173_modulation_and_flux_info_inv_modulation_index_encode(double value)
{
    return (int16_t)(value / 0.0001);
}

double gen5_inv_m173_modulation_and_flux_info_inv_modulation_index_decode(int16_t value)
{
    return ((double)value * 0.0001);
}

bool gen5_inv_m173_modulation_and_flux_info_inv_modulation_index_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m173_modulation_and_flux_info_inv_flux_weakening_output_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m173_modulation_and_flux_info_inv_flux_weakening_output_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m173_modulation_and_flux_info_inv_flux_weakening_output_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m173_modulation_and_flux_info_inv_id_command_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m173_modulation_and_flux_info_inv_id_command_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m173_modulation_and_flux_info_inv_id_command_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m173_modulation_and_flux_info_inv_iq_command_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m173_modulation_and_flux_info_inv_iq_command_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m173_modulation_and_flux_info_inv_iq_command_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int gen5_inv_m172_torque_and_timer_info_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m172_torque_and_timer_info_t *src_p,
    size_t size)
{
    uint16_t inv_commanded_torque;
    uint16_t inv_torque_feedback;

    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    inv_commanded_torque = (uint16_t)src_p->inv_commanded_torque;
    dst_p[0] |= pack_left_shift_u16(inv_commanded_torque, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(inv_commanded_torque, 8u, 0xffu);
    inv_torque_feedback = (uint16_t)src_p->inv_torque_feedback;
    dst_p[2] |= pack_left_shift_u16(inv_torque_feedback, 0u, 0xffu);
    dst_p[3] |= pack_right_shift_u16(inv_torque_feedback, 8u, 0xffu);
    dst_p[4] |= pack_left_shift_u32(src_p->inv_power_on_timer, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u32(src_p->inv_power_on_timer, 8u, 0xffu);
    dst_p[6] |= pack_right_shift_u32(src_p->inv_power_on_timer, 16u, 0xffu);
    dst_p[7] |= pack_right_shift_u32(src_p->inv_power_on_timer, 24u, 0xffu);

    return (8);
}

int gen5_inv_m172_torque_and_timer_info_unpack(
    struct gen5_inv_m172_torque_and_timer_info_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    uint16_t inv_commanded_torque;
    uint16_t inv_torque_feedback;

    if (size < 8u) {
        return (-EINVAL);
    }

    inv_commanded_torque = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    inv_commanded_torque |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    dst_p->inv_commanded_torque = (int16_t)inv_commanded_torque;
    inv_torque_feedback = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
    inv_torque_feedback |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
    dst_p->inv_torque_feedback = (int16_t)inv_torque_feedback;
    dst_p->inv_power_on_timer = unpack_right_shift_u32(src_p[4], 0u, 0xffu);
    dst_p->inv_power_on_timer |= unpack_left_shift_u32(src_p[5], 8u, 0xffu);
    dst_p->inv_power_on_timer |= unpack_left_shift_u32(src_p[6], 16u, 0xffu);
    dst_p->inv_power_on_timer |= unpack_left_shift_u32(src_p[7], 24u, 0xffu);

    return (0);
}

int gen5_inv_m172_torque_and_timer_info_init(struct gen5_inv_m172_torque_and_timer_info_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m172_torque_and_timer_info_t));

    return 0;
}

int16_t gen5_inv_m172_torque_and_timer_info_inv_commanded_torque_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m172_torque_and_timer_info_inv_commanded_torque_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m172_torque_and_timer_info_inv_commanded_torque_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m172_torque_and_timer_info_inv_torque_feedback_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m172_torque_and_timer_info_inv_torque_feedback_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m172_torque_and_timer_info_inv_torque_feedback_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

uint32_t gen5_inv_m172_torque_and_timer_info_inv_power_on_timer_encode(double value)
{
    return (uint32_t)(value / 0.003);
}

double gen5_inv_m172_torque_and_timer_info_inv_power_on_timer_decode(uint32_t value)
{
    return ((double)value * 0.003);
}

bool gen5_inv_m172_torque_and_timer_info_inv_power_on_timer_is_in_range(uint32_t value)
{
    return (value <= 4294933333u);
}

int gen5_inv_m194_read_write_param_response_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m194_read_write_param_response_t *src_p,
    size_t size)
{
    uint16_t inv_parameter_response_data;

    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    dst_p[0] |= pack_left_shift_u16(src_p->inv_parameter_response_addr, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(src_p->inv_parameter_response_addr, 8u, 0xffu);
    dst_p[2] |= pack_left_shift_u8(src_p->inv_parameter_response_write_ok, 0u, 0x01u);
    inv_parameter_response_data = (uint16_t)src_p->inv_parameter_response_data;
    dst_p[4] |= pack_left_shift_u16(inv_parameter_response_data, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u16(inv_parameter_response_data, 8u, 0xffu);

    return (8);
}

int gen5_inv_m194_read_write_param_response_unpack(
    struct gen5_inv_m194_read_write_param_response_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    uint16_t inv_parameter_response_data;

    if (size < 8u) {
        return (-EINVAL);
    }

    dst_p->inv_parameter_response_addr = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    dst_p->inv_parameter_response_addr |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    dst_p->inv_parameter_response_write_ok = unpack_right_shift_u8(src_p[2], 0u, 0x01u);
    inv_parameter_response_data = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
    inv_parameter_response_data |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
    dst_p->inv_parameter_response_data = (int16_t)inv_parameter_response_data;

    return (0);
}

int gen5_inv_m194_read_write_param_response_init(struct gen5_inv_m194_read_write_param_response_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m194_read_write_param_response_t));

    return 0;
}

uint16_t gen5_inv_m194_read_write_param_response_inv_parameter_response_addr_encode(double value)
{
    return (uint16_t)(value);
}

double gen5_inv_m194_read_write_param_response_inv_parameter_response_addr_decode(uint16_t value)
{
    return ((double)value);
}

bool gen5_inv_m194_read_write_param_response_inv_parameter_response_addr_is_in_range(uint16_t value)
{
    (void)value;

    return (true);
}

uint8_t gen5_inv_m194_read_write_param_response_inv_parameter_response_write_ok_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m194_read_write_param_response_inv_parameter_response_write_ok_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m194_read_write_param_response_inv_parameter_response_write_ok_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

int16_t gen5_inv_m194_read_write_param_response_inv_parameter_response_data_encode(double value)
{
    return (int16_t)(value);
}

double gen5_inv_m194_read_write_param_response_inv_parameter_response_data_decode(int16_t value)
{
    return ((double)value);
}

bool gen5_inv_m194_read_write_param_response_inv_parameter_response_data_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int gen5_inv_m193_read_write_param_command_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m193_read_write_param_command_t *src_p,
    size_t size)
{
    uint16_t vcu_inv_parameter_data;

    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    dst_p[0] |= pack_left_shift_u16(src_p->vcu_inv_parameter_address, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(src_p->vcu_inv_parameter_address, 8u, 0xffu);
    dst_p[2] |= pack_left_shift_u8(src_p->vcu_inv_parameter_rw_command, 0u, 0x01u);
    vcu_inv_parameter_data = (uint16_t)src_p->vcu_inv_parameter_data;
    dst_p[4] |= pack_left_shift_u16(vcu_inv_parameter_data, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u16(vcu_inv_parameter_data, 8u, 0xffu);

    return (8);
}

int gen5_inv_m193_read_write_param_command_unpack(
    struct gen5_inv_m193_read_write_param_command_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    uint16_t vcu_inv_parameter_data;

    if (size < 8u) {
        return (-EINVAL);
    }

    dst_p->vcu_inv_parameter_address = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    dst_p->vcu_inv_parameter_address |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    dst_p->vcu_inv_parameter_rw_command = unpack_right_shift_u8(src_p[2], 0u, 0x01u);
    vcu_inv_parameter_data = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
    vcu_inv_parameter_data |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
    dst_p->vcu_inv_parameter_data = (int16_t)vcu_inv_parameter_data;

    return (0);
}

int gen5_inv_m193_read_write_param_command_init(struct gen5_inv_m193_read_write_param_command_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m193_read_write_param_command_t));

    return 0;
}

uint16_t gen5_inv_m193_read_write_param_command_vcu_inv_parameter_address_encode(double value)
{
    return (uint16_t)(value);
}

double gen5_inv_m193_read_write_param_command_vcu_inv_parameter_address_decode(uint16_t value)
{
    return ((double)value);
}

bool gen5_inv_m193_read_write_param_command_vcu_inv_parameter_address_is_in_range(uint16_t value)
{
    (void)value;

    return (true);
}

uint8_t gen5_inv_m193_read_write_param_command_vcu_inv_parameter_rw_command_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m193_read_write_param_command_vcu_inv_parameter_rw_command_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m193_read_write_param_command_vcu_inv_parameter_rw_command_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

int16_t gen5_inv_m193_read_write_param_command_vcu_inv_parameter_data_encode(double value)
{
    return (int16_t)(value);
}

double gen5_inv_m193_read_write_param_command_vcu_inv_parameter_data_decode(int16_t value)
{
    return ((double)value);
}

bool gen5_inv_m193_read_write_param_command_vcu_inv_parameter_data_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int gen5_inv_m171_fault_codes_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m171_fault_codes_t *src_p,
    size_t size)
{
    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    dst_p[0] |= pack_left_shift_u16(src_p->inv_post_fault_lo, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(src_p->inv_post_fault_lo, 8u, 0xffu);
    dst_p[2] |= pack_left_shift_u16(src_p->inv_post_fault_hi, 0u, 0xffu);
    dst_p[3] |= pack_right_shift_u16(src_p->inv_post_fault_hi, 8u, 0xffu);
    dst_p[4] |= pack_left_shift_u16(src_p->inv_run_fault_lo, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u16(src_p->inv_run_fault_lo, 8u, 0xffu);
    dst_p[6] |= pack_left_shift_u16(src_p->inv_run_fault_hi, 0u, 0xffu);
    dst_p[7] |= pack_right_shift_u16(src_p->inv_run_fault_hi, 8u, 0xffu);

    return (8);
}

int gen5_inv_m171_fault_codes_unpack(
    struct gen5_inv_m171_fault_codes_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    if (size < 8u) {
        return (-EINVAL);
    }

    dst_p->inv_post_fault_lo = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    dst_p->inv_post_fault_lo |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    dst_p->inv_post_fault_hi = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
    dst_p->inv_post_fault_hi |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
    dst_p->inv_run_fault_lo = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
    dst_p->inv_run_fault_lo |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
    dst_p->inv_run_fault_hi = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
    dst_p->inv_run_fault_hi |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);

    return (0);
}

int gen5_inv_m171_fault_codes_init(struct gen5_inv_m171_fault_codes_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m171_fault_codes_t));

    return 0;
}

uint16_t gen5_inv_m171_fault_codes_inv_post_fault_lo_encode(double value)
{
    return (uint16_t)(value);
}

double gen5_inv_m171_fault_codes_inv_post_fault_lo_decode(uint16_t value)
{
    return ((double)value);
}

bool gen5_inv_m171_fault_codes_inv_post_fault_lo_is_in_range(uint16_t value)
{
    (void)value;

    return (true);
}

uint16_t gen5_inv_m171_fault_codes_inv_post_fault_hi_encode(double value)
{
    return (uint16_t)(value);
}

double gen5_inv_m171_fault_codes_inv_post_fault_hi_decode(uint16_t value)
{
    return ((double)value);
}

bool gen5_inv_m171_fault_codes_inv_post_fault_hi_is_in_range(uint16_t value)
{
    (void)value;

    return (true);
}

uint16_t gen5_inv_m171_fault_codes_inv_run_fault_lo_encode(double value)
{
    return (uint16_t)(value);
}

double gen5_inv_m171_fault_codes_inv_run_fault_lo_decode(uint16_t value)
{
    return ((double)value);
}

bool gen5_inv_m171_fault_codes_inv_run_fault_lo_is_in_range(uint16_t value)
{
    (void)value;

    return (true);
}

uint16_t gen5_inv_m171_fault_codes_inv_run_fault_hi_encode(double value)
{
    return (uint16_t)(value);
}

double gen5_inv_m171_fault_codes_inv_run_fault_hi_decode(uint16_t value)
{
    return ((double)value);
}

bool gen5_inv_m171_fault_codes_inv_run_fault_hi_is_in_range(uint16_t value)
{
    (void)value;

    return (true);
}

int gen5_inv_m170_internal_states_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m170_internal_states_t *src_p,
    size_t size)
{
    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    dst_p[0] |= pack_left_shift_u8(src_p->inv_vsm_state, 0u, 0xffu);
    dst_p[1] |= pack_left_shift_u8(src_p->inv_pwm_frequency, 0u, 0xffu);
    dst_p[2] |= pack_left_shift_u8(src_p->inv_inverter_state, 0u, 0xffu);
    dst_p[3] |= pack_left_shift_u8(src_p->inv_relay_1_status, 0u, 0x01u);
    dst_p[3] |= pack_left_shift_u8(src_p->inv_relay_2_status, 1u, 0x02u);
    dst_p[3] |= pack_left_shift_u8(src_p->inv_relay_3_status, 2u, 0x04u);
    dst_p[3] |= pack_left_shift_u8(src_p->inv_relay_4_status, 3u, 0x08u);
    dst_p[3] |= pack_left_shift_u8(src_p->inv_relay_5_status, 4u, 0x10u);
    dst_p[3] |= pack_left_shift_u8(src_p->inv_relay_6_status, 5u, 0x20u);
    dst_p[4] |= pack_left_shift_u8(src_p->inv_inverter_run_mode, 0u, 0x01u);
    dst_p[4] |= pack_left_shift_u8(src_p->inv_self_sensing_assist_enable, 1u, 0x02u);
    dst_p[4] |= pack_left_shift_u8(src_p->inv_inverter_discharge_state, 5u, 0xe0u);
    dst_p[5] |= pack_left_shift_u8(src_p->inv_inverter_command_mode, 0u, 0x01u);
    dst_p[5] |= pack_left_shift_u8(src_p->inv_rolling_counter, 4u, 0xf0u);
    dst_p[6] |= pack_left_shift_u8(src_p->inv_inverter_enable_state, 0u, 0x01u);
    dst_p[6] |= pack_left_shift_u8(src_p->inv_burst_model_mode, 1u, 0x02u);
    dst_p[6] |= pack_left_shift_u8(src_p->inv_key_switch_start_status, 6u, 0x40u);
    dst_p[6] |= pack_left_shift_u8(src_p->inv_inverter_enable_lockout, 7u, 0x80u);
    dst_p[7] |= pack_left_shift_u8(src_p->inv_direction_command, 0u, 0x01u);
    dst_p[7] |= pack_left_shift_u8(src_p->inv_bms_active, 1u, 0x02u);
    dst_p[7] |= pack_left_shift_u8(src_p->inv_bms_torque_limiting, 2u, 0x04u);
    dst_p[7] |= pack_left_shift_u8(src_p->inv_limit_max_speed, 3u, 0x08u);
    dst_p[7] |= pack_left_shift_u8(src_p->inv_limit_hot_spot, 4u, 0x10u);
    dst_p[7] |= pack_left_shift_u8(src_p->inv_low_speed_limiting, 5u, 0x20u);
    dst_p[7] |= pack_left_shift_u8(src_p->inv_limit_coolant_derating, 6u, 0x40u);
    dst_p[7] |= pack_left_shift_u8(src_p->inv_limit_stall_burst_model, 7u, 0x80u);

    return (8);
}

int gen5_inv_m170_internal_states_unpack(
    struct gen5_inv_m170_internal_states_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    if (size < 8u) {
        return (-EINVAL);
    }

    dst_p->inv_vsm_state = unpack_right_shift_u8(src_p[0], 0u, 0xffu);
    dst_p->inv_pwm_frequency = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
    dst_p->inv_inverter_state = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
    dst_p->inv_relay_1_status = unpack_right_shift_u8(src_p[3], 0u, 0x01u);
    dst_p->inv_relay_2_status = unpack_right_shift_u8(src_p[3], 1u, 0x02u);
    dst_p->inv_relay_3_status = unpack_right_shift_u8(src_p[3], 2u, 0x04u);
    dst_p->inv_relay_4_status = unpack_right_shift_u8(src_p[3], 3u, 0x08u);
    dst_p->inv_relay_5_status = unpack_right_shift_u8(src_p[3], 4u, 0x10u);
    dst_p->inv_relay_6_status = unpack_right_shift_u8(src_p[3], 5u, 0x20u);
    dst_p->inv_inverter_run_mode = unpack_right_shift_u8(src_p[4], 0u, 0x01u);
    dst_p->inv_self_sensing_assist_enable = unpack_right_shift_u8(src_p[4], 1u, 0x02u);
    dst_p->inv_inverter_discharge_state = unpack_right_shift_u8(src_p[4], 5u, 0xe0u);
    dst_p->inv_inverter_command_mode = unpack_right_shift_u8(src_p[5], 0u, 0x01u);
    dst_p->inv_rolling_counter = unpack_right_shift_u8(src_p[5], 4u, 0xf0u);
    dst_p->inv_inverter_enable_state = unpack_right_shift_u8(src_p[6], 0u, 0x01u);
    dst_p->inv_burst_model_mode = unpack_right_shift_u8(src_p[6], 1u, 0x02u);
    dst_p->inv_key_switch_start_status = unpack_right_shift_u8(src_p[6], 6u, 0x40u);
    dst_p->inv_inverter_enable_lockout = unpack_right_shift_u8(src_p[6], 7u, 0x80u);
    dst_p->inv_direction_command = unpack_right_shift_u8(src_p[7], 0u, 0x01u);
    dst_p->inv_bms_active = unpack_right_shift_u8(src_p[7], 1u, 0x02u);
    dst_p->inv_bms_torque_limiting = unpack_right_shift_u8(src_p[7], 2u, 0x04u);
    dst_p->inv_limit_max_speed = unpack_right_shift_u8(src_p[7], 3u, 0x08u);
    dst_p->inv_limit_hot_spot = unpack_right_shift_u8(src_p[7], 4u, 0x10u);
    dst_p->inv_low_speed_limiting = unpack_right_shift_u8(src_p[7], 5u, 0x20u);
    dst_p->inv_limit_coolant_derating = unpack_right_shift_u8(src_p[7], 6u, 0x40u);
    dst_p->inv_limit_stall_burst_model = unpack_right_shift_u8(src_p[7], 7u, 0x80u);

    return (0);
}

int gen5_inv_m170_internal_states_init(struct gen5_inv_m170_internal_states_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m170_internal_states_t));

    return 0;
}

uint8_t gen5_inv_m170_internal_states_inv_vsm_state_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_vsm_state_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_vsm_state_is_in_range(uint8_t value)
{
    return (value <= 15u);
}

uint8_t gen5_inv_m170_internal_states_inv_pwm_frequency_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_pwm_frequency_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_pwm_frequency_is_in_range(uint8_t value)
{
    (void)value;

    return (true);
}

uint8_t gen5_inv_m170_internal_states_inv_inverter_state_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_inverter_state_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_inverter_state_is_in_range(uint8_t value)
{
    (void)value;

    return (true);
}

uint8_t gen5_inv_m170_internal_states_inv_relay_1_status_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_relay_1_status_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_relay_1_status_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_relay_2_status_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_relay_2_status_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_relay_2_status_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_relay_3_status_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_relay_3_status_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_relay_3_status_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_relay_4_status_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_relay_4_status_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_relay_4_status_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_relay_5_status_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_relay_5_status_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_relay_5_status_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_relay_6_status_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_relay_6_status_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_relay_6_status_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_inverter_run_mode_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_inverter_run_mode_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_inverter_run_mode_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_self_sensing_assist_enable_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_self_sensing_assist_enable_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_self_sensing_assist_enable_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_inverter_discharge_state_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_inverter_discharge_state_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_inverter_discharge_state_is_in_range(uint8_t value)
{
    return (value <= 7u);
}

uint8_t gen5_inv_m170_internal_states_inv_inverter_command_mode_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_inverter_command_mode_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_inverter_command_mode_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_rolling_counter_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_rolling_counter_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_rolling_counter_is_in_range(uint8_t value)
{
    return (value <= 15u);
}

uint8_t gen5_inv_m170_internal_states_inv_inverter_enable_state_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_inverter_enable_state_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_inverter_enable_state_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_burst_model_mode_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_burst_model_mode_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_burst_model_mode_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_key_switch_start_status_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_key_switch_start_status_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_key_switch_start_status_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_inverter_enable_lockout_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_inverter_enable_lockout_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_inverter_enable_lockout_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_direction_command_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_direction_command_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_direction_command_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_bms_active_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_bms_active_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_bms_active_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_bms_torque_limiting_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_bms_torque_limiting_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_bms_torque_limiting_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_limit_max_speed_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_limit_max_speed_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_limit_max_speed_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_limit_hot_spot_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_limit_hot_spot_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_limit_hot_spot_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_low_speed_limiting_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_low_speed_limiting_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_low_speed_limiting_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_limit_coolant_derating_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_limit_coolant_derating_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_limit_coolant_derating_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m170_internal_states_inv_limit_stall_burst_model_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m170_internal_states_inv_limit_stall_burst_model_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m170_internal_states_inv_limit_stall_burst_model_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

int gen5_inv_m169_internal_voltages_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m169_internal_voltages_t *src_p,
    size_t size)
{
    uint16_t inv_ref_voltage_12_0;
    uint16_t inv_ref_voltage_1_5;
    uint16_t inv_ref_voltage_2_5;
    uint16_t inv_ref_voltage_5_0;

    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    inv_ref_voltage_1_5 = (uint16_t)src_p->inv_ref_voltage_1_5;
    dst_p[0] |= pack_left_shift_u16(inv_ref_voltage_1_5, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(inv_ref_voltage_1_5, 8u, 0xffu);
    inv_ref_voltage_2_5 = (uint16_t)src_p->inv_ref_voltage_2_5;
    dst_p[2] |= pack_left_shift_u16(inv_ref_voltage_2_5, 0u, 0xffu);
    dst_p[3] |= pack_right_shift_u16(inv_ref_voltage_2_5, 8u, 0xffu);
    inv_ref_voltage_5_0 = (uint16_t)src_p->inv_ref_voltage_5_0;
    dst_p[4] |= pack_left_shift_u16(inv_ref_voltage_5_0, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u16(inv_ref_voltage_5_0, 8u, 0xffu);
    inv_ref_voltage_12_0 = (uint16_t)src_p->inv_ref_voltage_12_0;
    dst_p[6] |= pack_left_shift_u16(inv_ref_voltage_12_0, 0u, 0xffu);
    dst_p[7] |= pack_right_shift_u16(inv_ref_voltage_12_0, 8u, 0xffu);

    return (8);
}

int gen5_inv_m169_internal_voltages_unpack(
    struct gen5_inv_m169_internal_voltages_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    uint16_t inv_ref_voltage_12_0;
    uint16_t inv_ref_voltage_1_5;
    uint16_t inv_ref_voltage_2_5;
    uint16_t inv_ref_voltage_5_0;

    if (size < 8u) {
        return (-EINVAL);
    }

    inv_ref_voltage_1_5 = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    inv_ref_voltage_1_5 |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    dst_p->inv_ref_voltage_1_5 = (int16_t)inv_ref_voltage_1_5;
    inv_ref_voltage_2_5 = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
    inv_ref_voltage_2_5 |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
    dst_p->inv_ref_voltage_2_5 = (int16_t)inv_ref_voltage_2_5;
    inv_ref_voltage_5_0 = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
    inv_ref_voltage_5_0 |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
    dst_p->inv_ref_voltage_5_0 = (int16_t)inv_ref_voltage_5_0;
    inv_ref_voltage_12_0 = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
    inv_ref_voltage_12_0 |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
    dst_p->inv_ref_voltage_12_0 = (int16_t)inv_ref_voltage_12_0;

    return (0);
}

int gen5_inv_m169_internal_voltages_init(struct gen5_inv_m169_internal_voltages_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m169_internal_voltages_t));

    return 0;
}

int16_t gen5_inv_m169_internal_voltages_inv_ref_voltage_1_5_encode(double value)
{
    return (int16_t)(value / 0.01);
}

double gen5_inv_m169_internal_voltages_inv_ref_voltage_1_5_decode(int16_t value)
{
    return ((double)value * 0.01);
}

bool gen5_inv_m169_internal_voltages_inv_ref_voltage_1_5_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m169_internal_voltages_inv_ref_voltage_2_5_encode(double value)
{
    return (int16_t)(value / 0.01);
}

double gen5_inv_m169_internal_voltages_inv_ref_voltage_2_5_decode(int16_t value)
{
    return ((double)value * 0.01);
}

bool gen5_inv_m169_internal_voltages_inv_ref_voltage_2_5_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m169_internal_voltages_inv_ref_voltage_5_0_encode(double value)
{
    return (int16_t)(value / 0.01);
}

double gen5_inv_m169_internal_voltages_inv_ref_voltage_5_0_decode(int16_t value)
{
    return ((double)value * 0.01);
}

bool gen5_inv_m169_internal_voltages_inv_ref_voltage_5_0_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m169_internal_voltages_inv_ref_voltage_12_0_encode(double value)
{
    return (int16_t)(value / 0.01);
}

double gen5_inv_m169_internal_voltages_inv_ref_voltage_12_0_decode(int16_t value)
{
    return ((double)value * 0.01);
}

bool gen5_inv_m169_internal_voltages_inv_ref_voltage_12_0_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int gen5_inv_m168_flux_id_iq_info_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m168_flux_id_iq_info_t *src_p,
    size_t size)
{
    uint16_t inv_id;
    uint16_t inv_iq;
    uint16_t inv_vd_ff;
    uint16_t inv_vq_ff;

    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    inv_vd_ff = (uint16_t)src_p->inv_vd_ff;
    dst_p[0] |= pack_left_shift_u16(inv_vd_ff, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(inv_vd_ff, 8u, 0xffu);
    inv_vq_ff = (uint16_t)src_p->inv_vq_ff;
    dst_p[2] |= pack_left_shift_u16(inv_vq_ff, 0u, 0xffu);
    dst_p[3] |= pack_right_shift_u16(inv_vq_ff, 8u, 0xffu);
    inv_id = (uint16_t)src_p->inv_id;
    dst_p[4] |= pack_left_shift_u16(inv_id, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u16(inv_id, 8u, 0xffu);
    inv_iq = (uint16_t)src_p->inv_iq;
    dst_p[6] |= pack_left_shift_u16(inv_iq, 0u, 0xffu);
    dst_p[7] |= pack_right_shift_u16(inv_iq, 8u, 0xffu);

    return (8);
}

int gen5_inv_m168_flux_id_iq_info_unpack(
    struct gen5_inv_m168_flux_id_iq_info_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    uint16_t inv_id;
    uint16_t inv_iq;
    uint16_t inv_vd_ff;
    uint16_t inv_vq_ff;

    if (size < 8u) {
        return (-EINVAL);
    }

    inv_vd_ff = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    inv_vd_ff |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    dst_p->inv_vd_ff = (int16_t)inv_vd_ff;
    inv_vq_ff = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
    inv_vq_ff |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
    dst_p->inv_vq_ff = (int16_t)inv_vq_ff;
    inv_id = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
    inv_id |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
    dst_p->inv_id = (int16_t)inv_id;
    inv_iq = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
    inv_iq |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
    dst_p->inv_iq = (int16_t)inv_iq;

    return (0);
}

int gen5_inv_m168_flux_id_iq_info_init(struct gen5_inv_m168_flux_id_iq_info_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m168_flux_id_iq_info_t));

    return 0;
}

int16_t gen5_inv_m168_flux_id_iq_info_inv_vd_ff_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m168_flux_id_iq_info_inv_vd_ff_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m168_flux_id_iq_info_inv_vd_ff_is_in_range(int16_t value)
{
    return (value >= -32767);
}

int16_t gen5_inv_m168_flux_id_iq_info_inv_vq_ff_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m168_flux_id_iq_info_inv_vq_ff_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m168_flux_id_iq_info_inv_vq_ff_is_in_range(int16_t value)
{
    return (value >= -32767);
}

int16_t gen5_inv_m168_flux_id_iq_info_inv_id_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m168_flux_id_iq_info_inv_id_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m168_flux_id_iq_info_inv_id_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m168_flux_id_iq_info_inv_iq_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m168_flux_id_iq_info_inv_iq_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m168_flux_id_iq_info_inv_iq_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int gen5_inv_m167_voltage_info_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m167_voltage_info_t *src_p,
    size_t size)
{
    uint16_t inv_dc_bus_voltage;
    uint16_t inv_output_voltage;
    uint16_t inv_vab_vd_voltage;
    uint16_t inv_vbc_vq_voltage;

    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    inv_dc_bus_voltage = (uint16_t)src_p->inv_dc_bus_voltage;
    dst_p[0] |= pack_left_shift_u16(inv_dc_bus_voltage, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(inv_dc_bus_voltage, 8u, 0xffu);
    inv_output_voltage = (uint16_t)src_p->inv_output_voltage;
    dst_p[2] |= pack_left_shift_u16(inv_output_voltage, 0u, 0xffu);
    dst_p[3] |= pack_right_shift_u16(inv_output_voltage, 8u, 0xffu);
    inv_vab_vd_voltage = (uint16_t)src_p->inv_vab_vd_voltage;
    dst_p[4] |= pack_left_shift_u16(inv_vab_vd_voltage, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u16(inv_vab_vd_voltage, 8u, 0xffu);
    inv_vbc_vq_voltage = (uint16_t)src_p->inv_vbc_vq_voltage;
    dst_p[6] |= pack_left_shift_u16(inv_vbc_vq_voltage, 0u, 0xffu);
    dst_p[7] |= pack_right_shift_u16(inv_vbc_vq_voltage, 8u, 0xffu);

    return (8);
}

int gen5_inv_m167_voltage_info_unpack(
    struct gen5_inv_m167_voltage_info_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    uint16_t inv_dc_bus_voltage;
    uint16_t inv_output_voltage;
    uint16_t inv_vab_vd_voltage;
    uint16_t inv_vbc_vq_voltage;

    if (size < 8u) {
        return (-EINVAL);
    }

    inv_dc_bus_voltage = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    inv_dc_bus_voltage |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    dst_p->inv_dc_bus_voltage = (int16_t)inv_dc_bus_voltage;
    inv_output_voltage = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
    inv_output_voltage |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
    dst_p->inv_output_voltage = (int16_t)inv_output_voltage;
    inv_vab_vd_voltage = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
    inv_vab_vd_voltage |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
    dst_p->inv_vab_vd_voltage = (int16_t)inv_vab_vd_voltage;
    inv_vbc_vq_voltage = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
    inv_vbc_vq_voltage |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
    dst_p->inv_vbc_vq_voltage = (int16_t)inv_vbc_vq_voltage;

    return (0);
}

int gen5_inv_m167_voltage_info_init(struct gen5_inv_m167_voltage_info_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m167_voltage_info_t));

    return 0;
}

int16_t gen5_inv_m167_voltage_info_inv_dc_bus_voltage_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m167_voltage_info_inv_dc_bus_voltage_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m167_voltage_info_inv_dc_bus_voltage_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m167_voltage_info_inv_output_voltage_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m167_voltage_info_inv_output_voltage_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m167_voltage_info_inv_output_voltage_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m167_voltage_info_inv_vab_vd_voltage_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m167_voltage_info_inv_vab_vd_voltage_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m167_voltage_info_inv_vab_vd_voltage_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m167_voltage_info_inv_vbc_vq_voltage_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m167_voltage_info_inv_vbc_vq_voltage_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m167_voltage_info_inv_vbc_vq_voltage_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int gen5_inv_m166_current_info_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m166_current_info_t *src_p,
    size_t size)
{
    uint16_t inv_dc_bus_current;
    uint16_t inv_phase_a_current;
    uint16_t inv_phase_b_current;
    uint16_t inv_phase_c_current;

    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    inv_phase_a_current = (uint16_t)src_p->inv_phase_a_current;
    dst_p[0] |= pack_left_shift_u16(inv_phase_a_current, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(inv_phase_a_current, 8u, 0xffu);
    inv_phase_b_current = (uint16_t)src_p->inv_phase_b_current;
    dst_p[2] |= pack_left_shift_u16(inv_phase_b_current, 0u, 0xffu);
    dst_p[3] |= pack_right_shift_u16(inv_phase_b_current, 8u, 0xffu);
    inv_phase_c_current = (uint16_t)src_p->inv_phase_c_current;
    dst_p[4] |= pack_left_shift_u16(inv_phase_c_current, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u16(inv_phase_c_current, 8u, 0xffu);
    inv_dc_bus_current = (uint16_t)src_p->inv_dc_bus_current;
    dst_p[6] |= pack_left_shift_u16(inv_dc_bus_current, 0u, 0xffu);
    dst_p[7] |= pack_right_shift_u16(inv_dc_bus_current, 8u, 0xffu);

    return (8);
}

int gen5_inv_m166_current_info_unpack(
    struct gen5_inv_m166_current_info_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    uint16_t inv_dc_bus_current;
    uint16_t inv_phase_a_current;
    uint16_t inv_phase_b_current;
    uint16_t inv_phase_c_current;

    if (size < 8u) {
        return (-EINVAL);
    }

    inv_phase_a_current = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    inv_phase_a_current |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    dst_p->inv_phase_a_current = (int16_t)inv_phase_a_current;
    inv_phase_b_current = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
    inv_phase_b_current |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
    dst_p->inv_phase_b_current = (int16_t)inv_phase_b_current;
    inv_phase_c_current = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
    inv_phase_c_current |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
    dst_p->inv_phase_c_current = (int16_t)inv_phase_c_current;
    inv_dc_bus_current = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
    inv_dc_bus_current |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
    dst_p->inv_dc_bus_current = (int16_t)inv_dc_bus_current;

    return (0);
}

int gen5_inv_m166_current_info_init(struct gen5_inv_m166_current_info_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m166_current_info_t));

    return 0;
}

int16_t gen5_inv_m166_current_info_inv_phase_a_current_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m166_current_info_inv_phase_a_current_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m166_current_info_inv_phase_a_current_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m166_current_info_inv_phase_b_current_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m166_current_info_inv_phase_b_current_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m166_current_info_inv_phase_b_current_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m166_current_info_inv_phase_c_current_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m166_current_info_inv_phase_c_current_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m166_current_info_inv_phase_c_current_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m166_current_info_inv_dc_bus_current_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m166_current_info_inv_dc_bus_current_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m166_current_info_inv_dc_bus_current_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int gen5_inv_m165_motor_position_info_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m165_motor_position_info_t *src_p,
    size_t size)
{
    uint16_t inv_delta_resolver_filtered;
    uint16_t inv_electrical_output_frequency;
    uint16_t inv_motor_speed;

    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    dst_p[0] |= pack_left_shift_u16(src_p->inv_motor_angle_electrical, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(src_p->inv_motor_angle_electrical, 8u, 0xffu);
    inv_motor_speed = (uint16_t)src_p->inv_motor_speed;
    dst_p[2] |= pack_left_shift_u16(inv_motor_speed, 0u, 0xffu);
    dst_p[3] |= pack_right_shift_u16(inv_motor_speed, 8u, 0xffu);
    inv_electrical_output_frequency = (uint16_t)src_p->inv_electrical_output_frequency;
    dst_p[4] |= pack_left_shift_u16(inv_electrical_output_frequency, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u16(inv_electrical_output_frequency, 8u, 0xffu);
    inv_delta_resolver_filtered = (uint16_t)src_p->inv_delta_resolver_filtered;
    dst_p[6] |= pack_left_shift_u16(inv_delta_resolver_filtered, 0u, 0xffu);
    dst_p[7] |= pack_right_shift_u16(inv_delta_resolver_filtered, 8u, 0xffu);

    return (8);
}

int gen5_inv_m165_motor_position_info_unpack(
    struct gen5_inv_m165_motor_position_info_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    uint16_t inv_delta_resolver_filtered;
    uint16_t inv_electrical_output_frequency;
    uint16_t inv_motor_speed;

    if (size < 8u) {
        return (-EINVAL);
    }

    dst_p->inv_motor_angle_electrical = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    dst_p->inv_motor_angle_electrical |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    inv_motor_speed = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
    inv_motor_speed |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
    dst_p->inv_motor_speed = (int16_t)inv_motor_speed;
    inv_electrical_output_frequency = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
    inv_electrical_output_frequency |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
    dst_p->inv_electrical_output_frequency = (int16_t)inv_electrical_output_frequency;
    inv_delta_resolver_filtered = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
    inv_delta_resolver_filtered |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
    dst_p->inv_delta_resolver_filtered = (int16_t)inv_delta_resolver_filtered;

    return (0);
}

int gen5_inv_m165_motor_position_info_init(struct gen5_inv_m165_motor_position_info_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m165_motor_position_info_t));

    return 0;
}

uint16_t gen5_inv_m165_motor_position_info_inv_motor_angle_electrical_encode(double value)
{
    return (uint16_t)(value / 0.1);
}

double gen5_inv_m165_motor_position_info_inv_motor_angle_electrical_decode(uint16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m165_motor_position_info_inv_motor_angle_electrical_is_in_range(uint16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m165_motor_position_info_inv_motor_speed_encode(double value)
{
    return (int16_t)(value);
}

double gen5_inv_m165_motor_position_info_inv_motor_speed_decode(int16_t value)
{
    return ((double)value);
}

bool gen5_inv_m165_motor_position_info_inv_motor_speed_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m165_motor_position_info_inv_electrical_output_frequency_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m165_motor_position_info_inv_electrical_output_frequency_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m165_motor_position_info_inv_electrical_output_frequency_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m165_motor_position_info_inv_delta_resolver_filtered_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m165_motor_position_info_inv_delta_resolver_filtered_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m165_motor_position_info_inv_delta_resolver_filtered_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int gen5_inv_m164_digital_input_status_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m164_digital_input_status_t *src_p,
    size_t size)
{
    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    dst_p[0] |= pack_left_shift_u8(src_p->inv_digital_input_1, 0u, 0x01u);
    dst_p[1] |= pack_left_shift_u8(src_p->inv_digital_input_2, 0u, 0x01u);
    dst_p[2] |= pack_left_shift_u8(src_p->inv_digital_input_3, 0u, 0x01u);
    dst_p[3] |= pack_left_shift_u8(src_p->inv_digital_input_4, 0u, 0x01u);
    dst_p[4] |= pack_left_shift_u8(src_p->inv_digital_input_5, 0u, 0x01u);
    dst_p[5] |= pack_left_shift_u8(src_p->inv_digital_input_6, 0u, 0x01u);
    dst_p[6] |= pack_left_shift_u8(src_p->inv_digital_input_7, 0u, 0x01u);
    dst_p[7] |= pack_left_shift_u8(src_p->inv_digital_input_8, 0u, 0x01u);

    return (8);
}

int gen5_inv_m164_digital_input_status_unpack(
    struct gen5_inv_m164_digital_input_status_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    if (size < 8u) {
        return (-EINVAL);
    }

    dst_p->inv_digital_input_1 = unpack_right_shift_u8(src_p[0], 0u, 0x01u);
    dst_p->inv_digital_input_2 = unpack_right_shift_u8(src_p[1], 0u, 0x01u);
    dst_p->inv_digital_input_3 = unpack_right_shift_u8(src_p[2], 0u, 0x01u);
    dst_p->inv_digital_input_4 = unpack_right_shift_u8(src_p[3], 0u, 0x01u);
    dst_p->inv_digital_input_5 = unpack_right_shift_u8(src_p[4], 0u, 0x01u);
    dst_p->inv_digital_input_6 = unpack_right_shift_u8(src_p[5], 0u, 0x01u);
    dst_p->inv_digital_input_7 = unpack_right_shift_u8(src_p[6], 0u, 0x01u);
    dst_p->inv_digital_input_8 = unpack_right_shift_u8(src_p[7], 0u, 0x01u);

    return (0);
}

int gen5_inv_m164_digital_input_status_init(struct gen5_inv_m164_digital_input_status_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m164_digital_input_status_t));

    return 0;
}

uint8_t gen5_inv_m164_digital_input_status_inv_digital_input_1_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m164_digital_input_status_inv_digital_input_1_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m164_digital_input_status_inv_digital_input_1_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m164_digital_input_status_inv_digital_input_2_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m164_digital_input_status_inv_digital_input_2_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m164_digital_input_status_inv_digital_input_2_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m164_digital_input_status_inv_digital_input_3_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m164_digital_input_status_inv_digital_input_3_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m164_digital_input_status_inv_digital_input_3_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m164_digital_input_status_inv_digital_input_4_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m164_digital_input_status_inv_digital_input_4_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m164_digital_input_status_inv_digital_input_4_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m164_digital_input_status_inv_digital_input_5_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m164_digital_input_status_inv_digital_input_5_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m164_digital_input_status_inv_digital_input_5_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m164_digital_input_status_inv_digital_input_6_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m164_digital_input_status_inv_digital_input_6_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m164_digital_input_status_inv_digital_input_6_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m164_digital_input_status_inv_digital_input_7_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m164_digital_input_status_inv_digital_input_7_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m164_digital_input_status_inv_digital_input_7_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

uint8_t gen5_inv_m164_digital_input_status_inv_digital_input_8_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m164_digital_input_status_inv_digital_input_8_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m164_digital_input_status_inv_digital_input_8_is_in_range(uint8_t value)
{
    return (value <= 1u);
}

int gen5_inv_m163_analog_input_voltages_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m163_analog_input_voltages_t *src_p,
    size_t size)
{
    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    dst_p[0] |= pack_left_shift_u16(src_p->inv_analog_input_1, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(src_p->inv_analog_input_1, 8u, 0x03u);
    dst_p[1] |= pack_left_shift_u16(src_p->inv_analog_input_2, 2u, 0xfcu);
    dst_p[2] |= pack_right_shift_u16(src_p->inv_analog_input_2, 6u, 0x0fu);
    dst_p[2] |= pack_left_shift_u16(src_p->inv_analog_input_3, 4u, 0xf0u);
    dst_p[3] |= pack_right_shift_u16(src_p->inv_analog_input_3, 4u, 0x3fu);
    dst_p[4] |= pack_left_shift_u16(src_p->inv_analog_input_4, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u16(src_p->inv_analog_input_4, 8u, 0x03u);
    dst_p[5] |= pack_left_shift_u16(src_p->inv_analog_input_5, 2u, 0xfcu);
    dst_p[6] |= pack_right_shift_u16(src_p->inv_analog_input_5, 6u, 0x0fu);
    dst_p[6] |= pack_left_shift_u16(src_p->inv_analog_input_6, 4u, 0xf0u);
    dst_p[7] |= pack_right_shift_u16(src_p->inv_analog_input_6, 4u, 0x3fu);

    return (8);
}

int gen5_inv_m163_analog_input_voltages_unpack(
    struct gen5_inv_m163_analog_input_voltages_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    if (size < 8u) {
        return (-EINVAL);
    }

    dst_p->inv_analog_input_1 = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    dst_p->inv_analog_input_1 |= unpack_left_shift_u16(src_p[1], 8u, 0x03u);
    dst_p->inv_analog_input_2 = unpack_right_shift_u16(src_p[1], 2u, 0xfcu);
    dst_p->inv_analog_input_2 |= unpack_left_shift_u16(src_p[2], 6u, 0x0fu);
    dst_p->inv_analog_input_3 = unpack_right_shift_u16(src_p[2], 4u, 0xf0u);
    dst_p->inv_analog_input_3 |= unpack_left_shift_u16(src_p[3], 4u, 0x3fu);
    dst_p->inv_analog_input_4 = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
    dst_p->inv_analog_input_4 |= unpack_left_shift_u16(src_p[5], 8u, 0x03u);
    dst_p->inv_analog_input_5 = unpack_right_shift_u16(src_p[5], 2u, 0xfcu);
    dst_p->inv_analog_input_5 |= unpack_left_shift_u16(src_p[6], 6u, 0x0fu);
    dst_p->inv_analog_input_6 = unpack_right_shift_u16(src_p[6], 4u, 0xf0u);
    dst_p->inv_analog_input_6 |= unpack_left_shift_u16(src_p[7], 4u, 0x3fu);

    return (0);
}

int gen5_inv_m163_analog_input_voltages_init(struct gen5_inv_m163_analog_input_voltages_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m163_analog_input_voltages_t));

    return 0;
}

uint16_t gen5_inv_m163_analog_input_voltages_inv_analog_input_1_encode(double value)
{
    return (uint16_t)(value / 0.01);
}

double gen5_inv_m163_analog_input_voltages_inv_analog_input_1_decode(uint16_t value)
{
    return ((double)value * 0.01);
}

bool gen5_inv_m163_analog_input_voltages_inv_analog_input_1_is_in_range(uint16_t value)
{
    return (value <= 1023u);
}

uint16_t gen5_inv_m163_analog_input_voltages_inv_analog_input_2_encode(double value)
{
    return (uint16_t)(value / 0.01);
}

double gen5_inv_m163_analog_input_voltages_inv_analog_input_2_decode(uint16_t value)
{
    return ((double)value * 0.01);
}

bool gen5_inv_m163_analog_input_voltages_inv_analog_input_2_is_in_range(uint16_t value)
{
    return (value <= 1023u);
}

uint16_t gen5_inv_m163_analog_input_voltages_inv_analog_input_3_encode(double value)
{
    return (uint16_t)(value / 0.01);
}

double gen5_inv_m163_analog_input_voltages_inv_analog_input_3_decode(uint16_t value)
{
    return ((double)value * 0.01);
}

bool gen5_inv_m163_analog_input_voltages_inv_analog_input_3_is_in_range(uint16_t value)
{
    return (value <= 1023u);
}

uint16_t gen5_inv_m163_analog_input_voltages_inv_analog_input_4_encode(double value)
{
    return (uint16_t)(value / 0.01);
}

double gen5_inv_m163_analog_input_voltages_inv_analog_input_4_decode(uint16_t value)
{
    return ((double)value * 0.01);
}

bool gen5_inv_m163_analog_input_voltages_inv_analog_input_4_is_in_range(uint16_t value)
{
    return (value <= 1023u);
}

uint16_t gen5_inv_m163_analog_input_voltages_inv_analog_input_5_encode(double value)
{
    return (uint16_t)(value / 0.01);
}

double gen5_inv_m163_analog_input_voltages_inv_analog_input_5_decode(uint16_t value)
{
    return ((double)value * 0.01);
}

bool gen5_inv_m163_analog_input_voltages_inv_analog_input_5_is_in_range(uint16_t value)
{
    return (value <= 1023u);
}

uint16_t gen5_inv_m163_analog_input_voltages_inv_analog_input_6_encode(double value)
{
    return (uint16_t)(value / 0.01);
}

double gen5_inv_m163_analog_input_voltages_inv_analog_input_6_decode(uint16_t value)
{
    return ((double)value * 0.01);
}

bool gen5_inv_m163_analog_input_voltages_inv_analog_input_6_is_in_range(uint16_t value)
{
    return (value <= 1023u);
}

int gen5_inv_m162_temperature_set_3_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m162_temperature_set_3_t *src_p,
    size_t size)
{
    uint16_t inv_coolant_temp;
    uint16_t inv_hot_spot_temp;
    uint16_t inv_motor_temp;
    uint16_t inv_torque_shudder;

    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    inv_coolant_temp = (uint16_t)src_p->inv_coolant_temp;
    dst_p[0] |= pack_left_shift_u16(inv_coolant_temp, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(inv_coolant_temp, 8u, 0xffu);
    inv_hot_spot_temp = (uint16_t)src_p->inv_hot_spot_temp;
    dst_p[2] |= pack_left_shift_u16(inv_hot_spot_temp, 0u, 0xffu);
    dst_p[3] |= pack_right_shift_u16(inv_hot_spot_temp, 8u, 0xffu);
    inv_motor_temp = (uint16_t)src_p->inv_motor_temp;
    dst_p[4] |= pack_left_shift_u16(inv_motor_temp, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u16(inv_motor_temp, 8u, 0xffu);
    inv_torque_shudder = (uint16_t)src_p->inv_torque_shudder;
    dst_p[6] |= pack_left_shift_u16(inv_torque_shudder, 0u, 0xffu);
    dst_p[7] |= pack_right_shift_u16(inv_torque_shudder, 8u, 0xffu);

    return (8);
}

int gen5_inv_m162_temperature_set_3_unpack(
    struct gen5_inv_m162_temperature_set_3_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    uint16_t inv_coolant_temp;
    uint16_t inv_hot_spot_temp;
    uint16_t inv_motor_temp;
    uint16_t inv_torque_shudder;

    if (size < 8u) {
        return (-EINVAL);
    }

    inv_coolant_temp = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    inv_coolant_temp |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    dst_p->inv_coolant_temp = (int16_t)inv_coolant_temp;
    inv_hot_spot_temp = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
    inv_hot_spot_temp |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
    dst_p->inv_hot_spot_temp = (int16_t)inv_hot_spot_temp;
    inv_motor_temp = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
    inv_motor_temp |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
    dst_p->inv_motor_temp = (int16_t)inv_motor_temp;
    inv_torque_shudder = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
    inv_torque_shudder |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
    dst_p->inv_torque_shudder = (int16_t)inv_torque_shudder;

    return (0);
}

int gen5_inv_m162_temperature_set_3_init(struct gen5_inv_m162_temperature_set_3_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m162_temperature_set_3_t));

    return 0;
}

int16_t gen5_inv_m162_temperature_set_3_inv_coolant_temp_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m162_temperature_set_3_inv_coolant_temp_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m162_temperature_set_3_inv_coolant_temp_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m162_temperature_set_3_inv_hot_spot_temp_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m162_temperature_set_3_inv_hot_spot_temp_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m162_temperature_set_3_inv_hot_spot_temp_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m162_temperature_set_3_inv_motor_temp_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m162_temperature_set_3_inv_motor_temp_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m162_temperature_set_3_inv_motor_temp_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m162_temperature_set_3_inv_torque_shudder_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m162_temperature_set_3_inv_torque_shudder_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m162_temperature_set_3_inv_torque_shudder_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int gen5_inv_m161_temperature_set_2_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m161_temperature_set_2_t *src_p,
    size_t size)
{
    uint16_t inv_control_board_temp;
    uint16_t inv_rtd1_temperature;
    uint16_t inv_rtd2_temperature;
    uint16_t inv_stall_burst_model_temp;

    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    inv_control_board_temp = (uint16_t)src_p->inv_control_board_temp;
    dst_p[0] |= pack_left_shift_u16(inv_control_board_temp, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(inv_control_board_temp, 8u, 0xffu);
    inv_rtd1_temperature = (uint16_t)src_p->inv_rtd1_temperature;
    dst_p[2] |= pack_left_shift_u16(inv_rtd1_temperature, 0u, 0xffu);
    dst_p[3] |= pack_right_shift_u16(inv_rtd1_temperature, 8u, 0xffu);
    inv_rtd2_temperature = (uint16_t)src_p->inv_rtd2_temperature;
    dst_p[4] |= pack_left_shift_u16(inv_rtd2_temperature, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u16(inv_rtd2_temperature, 8u, 0xffu);
    inv_stall_burst_model_temp = (uint16_t)src_p->inv_stall_burst_model_temp;
    dst_p[6] |= pack_left_shift_u16(inv_stall_burst_model_temp, 0u, 0xffu);
    dst_p[7] |= pack_right_shift_u16(inv_stall_burst_model_temp, 8u, 0xffu);

    return (8);
}

int gen5_inv_m161_temperature_set_2_unpack(
    struct gen5_inv_m161_temperature_set_2_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    uint16_t inv_control_board_temp;
    uint16_t inv_rtd1_temperature;
    uint16_t inv_rtd2_temperature;
    uint16_t inv_stall_burst_model_temp;

    if (size < 8u) {
        return (-EINVAL);
    }

    inv_control_board_temp = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    inv_control_board_temp |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    dst_p->inv_control_board_temp = (int16_t)inv_control_board_temp;
    inv_rtd1_temperature = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
    inv_rtd1_temperature |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
    dst_p->inv_rtd1_temperature = (int16_t)inv_rtd1_temperature;
    inv_rtd2_temperature = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
    inv_rtd2_temperature |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
    dst_p->inv_rtd2_temperature = (int16_t)inv_rtd2_temperature;
    inv_stall_burst_model_temp = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
    inv_stall_burst_model_temp |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
    dst_p->inv_stall_burst_model_temp = (int16_t)inv_stall_burst_model_temp;

    return (0);
}

int gen5_inv_m161_temperature_set_2_init(struct gen5_inv_m161_temperature_set_2_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m161_temperature_set_2_t));

    return 0;
}

int16_t gen5_inv_m161_temperature_set_2_inv_control_board_temp_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m161_temperature_set_2_inv_control_board_temp_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m161_temperature_set_2_inv_control_board_temp_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m161_temperature_set_2_inv_rtd1_temperature_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m161_temperature_set_2_inv_rtd1_temperature_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m161_temperature_set_2_inv_rtd1_temperature_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m161_temperature_set_2_inv_rtd2_temperature_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m161_temperature_set_2_inv_rtd2_temperature_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m161_temperature_set_2_inv_rtd2_temperature_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m161_temperature_set_2_inv_stall_burst_model_temp_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m161_temperature_set_2_inv_stall_burst_model_temp_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m161_temperature_set_2_inv_stall_burst_model_temp_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int gen5_inv_m160_temperature_set_1_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m160_temperature_set_1_t *src_p,
    size_t size)
{
    uint16_t inv_gate_driver_board_temp;
    uint16_t inv_module_a_temp;
    uint16_t inv_module_b_temp;
    uint16_t inv_module_c_temp;

    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    inv_module_a_temp = (uint16_t)src_p->inv_module_a_temp;
    dst_p[0] |= pack_left_shift_u16(inv_module_a_temp, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(inv_module_a_temp, 8u, 0xffu);
    inv_module_b_temp = (uint16_t)src_p->inv_module_b_temp;
    dst_p[2] |= pack_left_shift_u16(inv_module_b_temp, 0u, 0xffu);
    dst_p[3] |= pack_right_shift_u16(inv_module_b_temp, 8u, 0xffu);
    inv_module_c_temp = (uint16_t)src_p->inv_module_c_temp;
    dst_p[4] |= pack_left_shift_u16(inv_module_c_temp, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u16(inv_module_c_temp, 8u, 0xffu);
    inv_gate_driver_board_temp = (uint16_t)src_p->inv_gate_driver_board_temp;
    dst_p[6] |= pack_left_shift_u16(inv_gate_driver_board_temp, 0u, 0xffu);
    dst_p[7] |= pack_right_shift_u16(inv_gate_driver_board_temp, 8u, 0xffu);

    return (8);
}

int gen5_inv_m160_temperature_set_1_unpack(
    struct gen5_inv_m160_temperature_set_1_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    uint16_t inv_gate_driver_board_temp;
    uint16_t inv_module_a_temp;
    uint16_t inv_module_b_temp;
    uint16_t inv_module_c_temp;

    if (size < 8u) {
        return (-EINVAL);
    }

    inv_module_a_temp = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    inv_module_a_temp |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    dst_p->inv_module_a_temp = (int16_t)inv_module_a_temp;
    inv_module_b_temp = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
    inv_module_b_temp |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
    dst_p->inv_module_b_temp = (int16_t)inv_module_b_temp;
    inv_module_c_temp = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
    inv_module_c_temp |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
    dst_p->inv_module_c_temp = (int16_t)inv_module_c_temp;
    inv_gate_driver_board_temp = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
    inv_gate_driver_board_temp |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
    dst_p->inv_gate_driver_board_temp = (int16_t)inv_gate_driver_board_temp;

    return (0);
}

int gen5_inv_m160_temperature_set_1_init(struct gen5_inv_m160_temperature_set_1_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m160_temperature_set_1_t));

    return 0;
}

int16_t gen5_inv_m160_temperature_set_1_inv_module_a_temp_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m160_temperature_set_1_inv_module_a_temp_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m160_temperature_set_1_inv_module_a_temp_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m160_temperature_set_1_inv_module_b_temp_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m160_temperature_set_1_inv_module_b_temp_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m160_temperature_set_1_inv_module_b_temp_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m160_temperature_set_1_inv_module_c_temp_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m160_temperature_set_1_inv_module_c_temp_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m160_temperature_set_1_inv_module_c_temp_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m160_temperature_set_1_inv_gate_driver_board_temp_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m160_temperature_set_1_inv_gate_driver_board_temp_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m160_temperature_set_1_inv_gate_driver_board_temp_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int gen5_inv_m174_firmware_info_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m174_firmware_info_t *src_p,
    size_t size)
{
    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    dst_p[0] |= pack_left_shift_u16(src_p->inv_project_code_eep_ver, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(src_p->inv_project_code_eep_ver, 8u, 0xffu);
    dst_p[2] |= pack_left_shift_u16(src_p->inv_sw_version, 0u, 0xffu);
    dst_p[3] |= pack_right_shift_u16(src_p->inv_sw_version, 8u, 0xffu);
    dst_p[4] |= pack_left_shift_u16(src_p->inv_date_code_mmdd, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u16(src_p->inv_date_code_mmdd, 8u, 0xffu);
    dst_p[6] |= pack_left_shift_u16(src_p->inv_date_code_yyyy, 0u, 0xffu);
    dst_p[7] |= pack_right_shift_u16(src_p->inv_date_code_yyyy, 8u, 0xffu);

    return (8);
}

int gen5_inv_m174_firmware_info_unpack(
    struct gen5_inv_m174_firmware_info_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    if (size < 8u) {
        return (-EINVAL);
    }

    dst_p->inv_project_code_eep_ver = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    dst_p->inv_project_code_eep_ver |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    dst_p->inv_sw_version = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
    dst_p->inv_sw_version |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
    dst_p->inv_date_code_mmdd = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
    dst_p->inv_date_code_mmdd |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
    dst_p->inv_date_code_yyyy = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
    dst_p->inv_date_code_yyyy |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);

    return (0);
}

int gen5_inv_m174_firmware_info_init(struct gen5_inv_m174_firmware_info_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m174_firmware_info_t));

    return 0;
}

uint16_t gen5_inv_m174_firmware_info_inv_project_code_eep_ver_encode(double value)
{
    return (uint16_t)(value);
}

double gen5_inv_m174_firmware_info_inv_project_code_eep_ver_decode(uint16_t value)
{
    return ((double)value);
}

bool gen5_inv_m174_firmware_info_inv_project_code_eep_ver_is_in_range(uint16_t value)
{
    (void)value;

    return (true);
}

uint16_t gen5_inv_m174_firmware_info_inv_sw_version_encode(double value)
{
    return (uint16_t)(value);
}

double gen5_inv_m174_firmware_info_inv_sw_version_decode(uint16_t value)
{
    return ((double)value);
}

bool gen5_inv_m174_firmware_info_inv_sw_version_is_in_range(uint16_t value)
{
    (void)value;

    return (true);
}

uint16_t gen5_inv_m174_firmware_info_inv_date_code_mmdd_encode(double value)
{
    return (uint16_t)(value);
}

double gen5_inv_m174_firmware_info_inv_date_code_mmdd_decode(uint16_t value)
{
    return ((double)value);
}

bool gen5_inv_m174_firmware_info_inv_date_code_mmdd_is_in_range(uint16_t value)
{
    (void)value;

    return (true);
}

uint16_t gen5_inv_m174_firmware_info_inv_date_code_yyyy_encode(double value)
{
    return (uint16_t)(value);
}

double gen5_inv_m174_firmware_info_inv_date_code_yyyy_decode(uint16_t value)
{
    return ((double)value);
}

bool gen5_inv_m174_firmware_info_inv_date_code_yyyy_is_in_range(uint16_t value)
{
    (void)value;

    return (true);
}

int gen5_inv_m175_diag_data_message_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m175_diag_data_message_t *src_p,
    size_t size)
{
    uint16_t inv_diag_cos_used;
    uint16_t inv_diag_fw_output;
    uint16_t inv_diag_gamma_observer;
    uint16_t inv_diag_gamma_resolver;
    uint16_t inv_diag_ia;
    uint16_t inv_diag_ib;
    uint16_t inv_diag_ic;
    uint16_t inv_diag_id_cmd;
    uint16_t inv_diag_iq_cmd;
    uint16_t inv_diag_mod_index;
    uint16_t inv_diag_sin_used;
    uint16_t inv_diag_vd_cmd;
    uint16_t inv_diag_vdc;
    uint16_t inv_diag_vq_cmd;
    uint16_t inv_diag_vqs_cmd;

    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    dst_p[0] |= pack_left_shift_u8(src_p->inv_diag_record, 0u, 0xffu);
    dst_p[1] |= pack_left_shift_u8(src_p->inv_diag_segment, 0u, 0xffu);

    switch (src_p->inv_diag_segment) {

    case 0:
        inv_diag_gamma_resolver = (uint16_t)src_p->inv_diag_gamma_resolver;
        dst_p[2] |= pack_left_shift_u16(inv_diag_gamma_resolver, 0u, 0xffu);
        dst_p[3] |= pack_right_shift_u16(inv_diag_gamma_resolver, 8u, 0xffu);
        inv_diag_gamma_observer = (uint16_t)src_p->inv_diag_gamma_observer;
        dst_p[4] |= pack_left_shift_u16(inv_diag_gamma_observer, 0u, 0xffu);
        dst_p[5] |= pack_right_shift_u16(inv_diag_gamma_observer, 8u, 0xffu);
        inv_diag_sin_used = (uint16_t)src_p->inv_diag_sin_used;
        dst_p[6] |= pack_left_shift_u16(inv_diag_sin_used, 0u, 0xffu);
        dst_p[7] |= pack_right_shift_u16(inv_diag_sin_used, 8u, 0xffu);
        break;

    case 1:
        inv_diag_cos_used = (uint16_t)src_p->inv_diag_cos_used;
        dst_p[2] |= pack_left_shift_u16(inv_diag_cos_used, 0u, 0xffu);
        dst_p[3] |= pack_right_shift_u16(inv_diag_cos_used, 8u, 0xffu);
        inv_diag_ia = (uint16_t)src_p->inv_diag_ia;
        dst_p[4] |= pack_left_shift_u16(inv_diag_ia, 0u, 0xffu);
        dst_p[5] |= pack_right_shift_u16(inv_diag_ia, 8u, 0xffu);
        inv_diag_ib = (uint16_t)src_p->inv_diag_ib;
        dst_p[6] |= pack_left_shift_u16(inv_diag_ib, 0u, 0xffu);
        dst_p[7] |= pack_right_shift_u16(inv_diag_ib, 8u, 0xffu);
        break;

    case 2:
        inv_diag_ic = (uint16_t)src_p->inv_diag_ic;
        dst_p[2] |= pack_left_shift_u16(inv_diag_ic, 0u, 0xffu);
        dst_p[3] |= pack_right_shift_u16(inv_diag_ic, 8u, 0xffu);
        inv_diag_vdc = (uint16_t)src_p->inv_diag_vdc;
        dst_p[4] |= pack_left_shift_u16(inv_diag_vdc, 0u, 0xffu);
        dst_p[5] |= pack_right_shift_u16(inv_diag_vdc, 8u, 0xffu);
        inv_diag_iq_cmd = (uint16_t)src_p->inv_diag_iq_cmd;
        dst_p[6] |= pack_left_shift_u16(inv_diag_iq_cmd, 0u, 0xffu);
        dst_p[7] |= pack_right_shift_u16(inv_diag_iq_cmd, 8u, 0xffu);
        break;

    case 3:
        inv_diag_id_cmd = (uint16_t)src_p->inv_diag_id_cmd;
        dst_p[2] |= pack_left_shift_u16(inv_diag_id_cmd, 0u, 0xffu);
        dst_p[3] |= pack_right_shift_u16(inv_diag_id_cmd, 8u, 0xffu);
        inv_diag_mod_index = (uint16_t)src_p->inv_diag_mod_index;
        dst_p[4] |= pack_left_shift_u16(inv_diag_mod_index, 0u, 0xffu);
        dst_p[5] |= pack_right_shift_u16(inv_diag_mod_index, 8u, 0xffu);
        inv_diag_fw_output = (uint16_t)src_p->inv_diag_fw_output;
        dst_p[6] |= pack_left_shift_u16(inv_diag_fw_output, 0u, 0xffu);
        dst_p[7] |= pack_right_shift_u16(inv_diag_fw_output, 8u, 0xffu);
        break;

    case 4:
        inv_diag_vq_cmd = (uint16_t)src_p->inv_diag_vq_cmd;
        dst_p[2] |= pack_left_shift_u16(inv_diag_vq_cmd, 0u, 0xffu);
        dst_p[3] |= pack_right_shift_u16(inv_diag_vq_cmd, 8u, 0xffu);
        inv_diag_vd_cmd = (uint16_t)src_p->inv_diag_vd_cmd;
        dst_p[4] |= pack_left_shift_u16(inv_diag_vd_cmd, 0u, 0xffu);
        dst_p[5] |= pack_right_shift_u16(inv_diag_vd_cmd, 8u, 0xffu);
        inv_diag_vqs_cmd = (uint16_t)src_p->inv_diag_vqs_cmd;
        dst_p[6] |= pack_left_shift_u16(inv_diag_vqs_cmd, 0u, 0xffu);
        dst_p[7] |= pack_right_shift_u16(inv_diag_vqs_cmd, 8u, 0xffu);
        break;

    case 5:
        dst_p[2] |= pack_left_shift_u16(src_p->inv_diag_pwm_freq, 0u, 0xffu);
        dst_p[3] |= pack_right_shift_u16(src_p->inv_diag_pwm_freq, 8u, 0xffu);
        dst_p[4] |= pack_left_shift_u16(src_p->inv_diag_run_faults_lo, 0u, 0xffu);
        dst_p[5] |= pack_right_shift_u16(src_p->inv_diag_run_faults_lo, 8u, 0xffu);
        dst_p[6] |= pack_left_shift_u16(src_p->inv_diag_run_faults_hi, 0u, 0xffu);
        dst_p[7] |= pack_right_shift_u16(src_p->inv_diag_run_faults_hi, 8u, 0xffu);
        break;

    default:
        break;
    }

    return (8);
}

int gen5_inv_m175_diag_data_message_unpack(
    struct gen5_inv_m175_diag_data_message_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    uint16_t inv_diag_cos_used;
    uint16_t inv_diag_fw_output;
    uint16_t inv_diag_gamma_observer;
    uint16_t inv_diag_gamma_resolver;
    uint16_t inv_diag_ia;
    uint16_t inv_diag_ib;
    uint16_t inv_diag_ic;
    uint16_t inv_diag_id_cmd;
    uint16_t inv_diag_iq_cmd;
    uint16_t inv_diag_mod_index;
    uint16_t inv_diag_sin_used;
    uint16_t inv_diag_vd_cmd;
    uint16_t inv_diag_vdc;
    uint16_t inv_diag_vq_cmd;
    uint16_t inv_diag_vqs_cmd;

    if (size < 8u) {
        return (-EINVAL);
    }

    dst_p->inv_diag_record = unpack_right_shift_u8(src_p[0], 0u, 0xffu);
    dst_p->inv_diag_segment = unpack_right_shift_u8(src_p[1], 0u, 0xffu);

    switch (dst_p->inv_diag_segment) {

    case 0:
        inv_diag_gamma_resolver = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
        inv_diag_gamma_resolver |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
        dst_p->inv_diag_gamma_resolver = (int16_t)inv_diag_gamma_resolver;
        inv_diag_gamma_observer = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
        inv_diag_gamma_observer |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
        dst_p->inv_diag_gamma_observer = (int16_t)inv_diag_gamma_observer;
        inv_diag_sin_used = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
        inv_diag_sin_used |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
        dst_p->inv_diag_sin_used = (int16_t)inv_diag_sin_used;
        break;

    case 1:
        inv_diag_cos_used = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
        inv_diag_cos_used |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
        dst_p->inv_diag_cos_used = (int16_t)inv_diag_cos_used;
        inv_diag_ia = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
        inv_diag_ia |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
        dst_p->inv_diag_ia = (int16_t)inv_diag_ia;
        inv_diag_ib = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
        inv_diag_ib |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
        dst_p->inv_diag_ib = (int16_t)inv_diag_ib;
        break;

    case 2:
        inv_diag_ic = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
        inv_diag_ic |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
        dst_p->inv_diag_ic = (int16_t)inv_diag_ic;
        inv_diag_vdc = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
        inv_diag_vdc |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
        dst_p->inv_diag_vdc = (int16_t)inv_diag_vdc;
        inv_diag_iq_cmd = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
        inv_diag_iq_cmd |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
        dst_p->inv_diag_iq_cmd = (int16_t)inv_diag_iq_cmd;
        break;

    case 3:
        inv_diag_id_cmd = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
        inv_diag_id_cmd |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
        dst_p->inv_diag_id_cmd = (int16_t)inv_diag_id_cmd;
        inv_diag_mod_index = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
        inv_diag_mod_index |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
        dst_p->inv_diag_mod_index = (int16_t)inv_diag_mod_index;
        inv_diag_fw_output = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
        inv_diag_fw_output |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
        dst_p->inv_diag_fw_output = (int16_t)inv_diag_fw_output;
        break;

    case 4:
        inv_diag_vq_cmd = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
        inv_diag_vq_cmd |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
        dst_p->inv_diag_vq_cmd = (int16_t)inv_diag_vq_cmd;
        inv_diag_vd_cmd = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
        inv_diag_vd_cmd |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
        dst_p->inv_diag_vd_cmd = (int16_t)inv_diag_vd_cmd;
        inv_diag_vqs_cmd = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
        inv_diag_vqs_cmd |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
        dst_p->inv_diag_vqs_cmd = (int16_t)inv_diag_vqs_cmd;
        break;

    case 5:
        dst_p->inv_diag_pwm_freq = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
        dst_p->inv_diag_pwm_freq |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
        dst_p->inv_diag_run_faults_lo = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
        dst_p->inv_diag_run_faults_lo |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
        dst_p->inv_diag_run_faults_hi = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
        dst_p->inv_diag_run_faults_hi |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
        break;

    default:
        break;
    }

    return (0);
}

int gen5_inv_m175_diag_data_message_init(struct gen5_inv_m175_diag_data_message_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m175_diag_data_message_t));

    return 0;
}

uint8_t gen5_inv_m175_diag_data_message_inv_diag_record_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m175_diag_data_message_inv_diag_record_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m175_diag_data_message_inv_diag_record_is_in_range(uint8_t value)
{
    return (value <= 160u);
}

uint8_t gen5_inv_m175_diag_data_message_inv_diag_segment_encode(double value)
{
    return (uint8_t)(value);
}

double gen5_inv_m175_diag_data_message_inv_diag_segment_decode(uint8_t value)
{
    return ((double)value);
}

bool gen5_inv_m175_diag_data_message_inv_diag_segment_is_in_range(uint8_t value)
{
    return (value <= 5u);
}

int16_t gen5_inv_m175_diag_data_message_inv_diag_gamma_resolver_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m175_diag_data_message_inv_diag_gamma_resolver_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m175_diag_data_message_inv_diag_gamma_resolver_is_in_range(int16_t value)
{
    return ((value >= 0) && (value <= 3600));
}

int16_t gen5_inv_m175_diag_data_message_inv_diag_cos_used_encode(double value)
{
    return (int16_t)(value);
}

double gen5_inv_m175_diag_data_message_inv_diag_cos_used_decode(int16_t value)
{
    return ((double)value);
}

bool gen5_inv_m175_diag_data_message_inv_diag_cos_used_is_in_range(int16_t value)
{
    return ((value >= -5) && (value <= 5));
}

int16_t gen5_inv_m175_diag_data_message_inv_diag_ic_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m175_diag_data_message_inv_diag_ic_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m175_diag_data_message_inv_diag_ic_is_in_range(int16_t value)
{
    return ((value >= -20000) && (value <= 20000));
}

int16_t gen5_inv_m175_diag_data_message_inv_diag_id_cmd_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m175_diag_data_message_inv_diag_id_cmd_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m175_diag_data_message_inv_diag_id_cmd_is_in_range(int16_t value)
{
    return ((value >= -20000) && (value <= 20000));
}

int16_t gen5_inv_m175_diag_data_message_inv_diag_vq_cmd_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m175_diag_data_message_inv_diag_vq_cmd_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m175_diag_data_message_inv_diag_vq_cmd_is_in_range(int16_t value)
{
    return ((value >= -10000) && (value <= 10000));
}

uint16_t gen5_inv_m175_diag_data_message_inv_diag_pwm_freq_encode(double value)
{
    return (uint16_t)(value);
}

double gen5_inv_m175_diag_data_message_inv_diag_pwm_freq_decode(uint16_t value)
{
    return ((double)value);
}

bool gen5_inv_m175_diag_data_message_inv_diag_pwm_freq_is_in_range(uint16_t value)
{
    return (value <= 24u);
}

int16_t gen5_inv_m175_diag_data_message_inv_diag_gamma_observer_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m175_diag_data_message_inv_diag_gamma_observer_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m175_diag_data_message_inv_diag_gamma_observer_is_in_range(int16_t value)
{
    return ((value >= 0) && (value <= 3600));
}

int16_t gen5_inv_m175_diag_data_message_inv_diag_ia_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m175_diag_data_message_inv_diag_ia_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m175_diag_data_message_inv_diag_ia_is_in_range(int16_t value)
{
    return ((value >= -20000) && (value <= 20000));
}

int16_t gen5_inv_m175_diag_data_message_inv_diag_vdc_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m175_diag_data_message_inv_diag_vdc_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m175_diag_data_message_inv_diag_vdc_is_in_range(int16_t value)
{
    return ((value >= 0) && (value <= 10000));
}

int16_t gen5_inv_m175_diag_data_message_inv_diag_mod_index_encode(double value)
{
    return (int16_t)(value / 0.0001);
}

double gen5_inv_m175_diag_data_message_inv_diag_mod_index_decode(int16_t value)
{
    return ((double)value * 0.0001);
}

bool gen5_inv_m175_diag_data_message_inv_diag_mod_index_is_in_range(int16_t value)
{
    return ((value >= 0) && (value <= 20000));
}

int16_t gen5_inv_m175_diag_data_message_inv_diag_vd_cmd_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m175_diag_data_message_inv_diag_vd_cmd_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m175_diag_data_message_inv_diag_vd_cmd_is_in_range(int16_t value)
{
    return ((value >= -10000) && (value <= 10000));
}

uint16_t gen5_inv_m175_diag_data_message_inv_diag_run_faults_lo_encode(double value)
{
    return (uint16_t)(value);
}

double gen5_inv_m175_diag_data_message_inv_diag_run_faults_lo_decode(uint16_t value)
{
    return ((double)value);
}

bool gen5_inv_m175_diag_data_message_inv_diag_run_faults_lo_is_in_range(uint16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m175_diag_data_message_inv_diag_sin_used_encode(double value)
{
    return (int16_t)(value);
}

double gen5_inv_m175_diag_data_message_inv_diag_sin_used_decode(int16_t value)
{
    return ((double)value);
}

bool gen5_inv_m175_diag_data_message_inv_diag_sin_used_is_in_range(int16_t value)
{
    return ((value >= -5) && (value <= 5));
}

int16_t gen5_inv_m175_diag_data_message_inv_diag_ib_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m175_diag_data_message_inv_diag_ib_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m175_diag_data_message_inv_diag_ib_is_in_range(int16_t value)
{
    return ((value >= -20000) && (value <= 20000));
}

int16_t gen5_inv_m175_diag_data_message_inv_diag_iq_cmd_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m175_diag_data_message_inv_diag_iq_cmd_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m175_diag_data_message_inv_diag_iq_cmd_is_in_range(int16_t value)
{
    return ((value >= -20000) && (value <= 20000));
}

int16_t gen5_inv_m175_diag_data_message_inv_diag_fw_output_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m175_diag_data_message_inv_diag_fw_output_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m175_diag_data_message_inv_diag_fw_output_is_in_range(int16_t value)
{
    return ((value >= -20000) && (value <= 20000));
}

int16_t gen5_inv_m175_diag_data_message_inv_diag_vqs_cmd_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m175_diag_data_message_inv_diag_vqs_cmd_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m175_diag_data_message_inv_diag_vqs_cmd_is_in_range(int16_t value)
{
    return ((value >= -10000) && (value <= 10000));
}

uint16_t gen5_inv_m175_diag_data_message_inv_diag_run_faults_hi_encode(double value)
{
    return (uint16_t)(value);
}

double gen5_inv_m175_diag_data_message_inv_diag_run_faults_hi_decode(uint16_t value)
{
    return ((double)value);
}

bool gen5_inv_m175_diag_data_message_inv_diag_run_faults_hi_is_in_range(uint16_t value)
{
    (void)value;

    return (true);
}

int gen5_inv_bms_current_limit_pack(
    uint8_t *dst_p,
    const struct gen5_inv_bms_current_limit_t *src_p,
    size_t size)
{
    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    dst_p[0] |= pack_left_shift_u16(src_p->bms_max_discharge_current, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(src_p->bms_max_discharge_current, 8u, 0xffu);
    dst_p[2] |= pack_left_shift_u16(src_p->bms_max_charge_current, 0u, 0xffu);
    dst_p[3] |= pack_right_shift_u16(src_p->bms_max_charge_current, 8u, 0xffu);

    return (8);
}

int gen5_inv_bms_current_limit_unpack(
    struct gen5_inv_bms_current_limit_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    if (size < 8u) {
        return (-EINVAL);
    }

    dst_p->bms_max_discharge_current = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    dst_p->bms_max_discharge_current |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    dst_p->bms_max_charge_current = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
    dst_p->bms_max_charge_current |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);

    return (0);
}

int gen5_inv_bms_current_limit_init(struct gen5_inv_bms_current_limit_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_bms_current_limit_t));

    return 0;
}

uint16_t gen5_inv_bms_current_limit_bms_max_discharge_current_encode(double value)
{
    return (uint16_t)(value);
}

double gen5_inv_bms_current_limit_bms_max_discharge_current_decode(uint16_t value)
{
    return ((double)value);
}

bool gen5_inv_bms_current_limit_bms_max_discharge_current_is_in_range(uint16_t value)
{
    return (value <= 1000u);
}

uint16_t gen5_inv_bms_current_limit_bms_max_charge_current_encode(double value)
{
    return (uint16_t)(value);
}

double gen5_inv_bms_current_limit_bms_max_charge_current_decode(uint16_t value)
{
    return ((double)value);
}

bool gen5_inv_bms_current_limit_bms_max_charge_current_is_in_range(uint16_t value)
{
    return (value <= 1000u);
}

int gen5_inv_m176_fast_info_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m176_fast_info_t *src_p,
    size_t size)
{
    uint16_t inv_fast_dc_bus_voltage;
    uint16_t inv_fast_motor_speed;
    uint16_t inv_fast_torque_command;
    uint16_t inv_fast_torque_feedback;

    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    inv_fast_torque_command = (uint16_t)src_p->inv_fast_torque_command;
    dst_p[0] |= pack_left_shift_u16(inv_fast_torque_command, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(inv_fast_torque_command, 8u, 0xffu);
    inv_fast_torque_feedback = (uint16_t)src_p->inv_fast_torque_feedback;
    dst_p[2] |= pack_left_shift_u16(inv_fast_torque_feedback, 0u, 0xffu);
    dst_p[3] |= pack_right_shift_u16(inv_fast_torque_feedback, 8u, 0xffu);
    inv_fast_motor_speed = (uint16_t)src_p->inv_fast_motor_speed;
    dst_p[4] |= pack_left_shift_u16(inv_fast_motor_speed, 0u, 0xffu);
    dst_p[5] |= pack_right_shift_u16(inv_fast_motor_speed, 8u, 0xffu);
    inv_fast_dc_bus_voltage = (uint16_t)src_p->inv_fast_dc_bus_voltage;
    dst_p[6] |= pack_left_shift_u16(inv_fast_dc_bus_voltage, 0u, 0xffu);
    dst_p[7] |= pack_right_shift_u16(inv_fast_dc_bus_voltage, 8u, 0xffu);

    return (8);
}

int gen5_inv_m176_fast_info_unpack(
    struct gen5_inv_m176_fast_info_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    uint16_t inv_fast_dc_bus_voltage;
    uint16_t inv_fast_motor_speed;
    uint16_t inv_fast_torque_command;
    uint16_t inv_fast_torque_feedback;

    if (size < 8u) {
        return (-EINVAL);
    }

    inv_fast_torque_command = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    inv_fast_torque_command |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);
    dst_p->inv_fast_torque_command = (int16_t)inv_fast_torque_command;
    inv_fast_torque_feedback = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
    inv_fast_torque_feedback |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
    dst_p->inv_fast_torque_feedback = (int16_t)inv_fast_torque_feedback;
    inv_fast_motor_speed = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
    inv_fast_motor_speed |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
    dst_p->inv_fast_motor_speed = (int16_t)inv_fast_motor_speed;
    inv_fast_dc_bus_voltage = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
    inv_fast_dc_bus_voltage |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
    dst_p->inv_fast_dc_bus_voltage = (int16_t)inv_fast_dc_bus_voltage;

    return (0);
}

int gen5_inv_m176_fast_info_init(struct gen5_inv_m176_fast_info_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m176_fast_info_t));

    return 0;
}

int16_t gen5_inv_m176_fast_info_inv_fast_torque_command_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m176_fast_info_inv_fast_torque_command_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m176_fast_info_inv_fast_torque_command_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m176_fast_info_inv_fast_torque_feedback_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m176_fast_info_inv_fast_torque_feedback_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m176_fast_info_inv_fast_torque_feedback_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m176_fast_info_inv_fast_motor_speed_encode(double value)
{
    return (int16_t)(value);
}

double gen5_inv_m176_fast_info_inv_fast_motor_speed_decode(int16_t value)
{
    return ((double)value);
}

bool gen5_inv_m176_fast_info_inv_fast_motor_speed_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int16_t gen5_inv_m176_fast_info_inv_fast_dc_bus_voltage_encode(double value)
{
    return (int16_t)(value / 0.1);
}

double gen5_inv_m176_fast_info_inv_fast_dc_bus_voltage_decode(int16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m176_fast_info_inv_fast_dc_bus_voltage_is_in_range(int16_t value)
{
    (void)value;

    return (true);
}

int gen5_inv_m177_torque_capability_pack(
    uint8_t *dst_p,
    const struct gen5_inv_m177_torque_capability_t *src_p,
    size_t size)
{
    if (size < 8u) {
        return (-EINVAL);
    }

    memset(&dst_p[0], 0, 8);

    dst_p[0] |= pack_left_shift_u16(src_p->inv_torque_capability, 0u, 0xffu);
    dst_p[1] |= pack_right_shift_u16(src_p->inv_torque_capability, 8u, 0xffu);

    return (8);
}

int gen5_inv_m177_torque_capability_unpack(
    struct gen5_inv_m177_torque_capability_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
    if (size < 8u) {
        return (-EINVAL);
    }

    dst_p->inv_torque_capability = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
    dst_p->inv_torque_capability |= unpack_left_shift_u16(src_p[1], 8u, 0xffu);

    return (0);
}

int gen5_inv_m177_torque_capability_init(struct gen5_inv_m177_torque_capability_t *msg_p)
{
    if (msg_p == NULL) return -1;

    memset(msg_p, 0, sizeof(struct gen5_inv_m177_torque_capability_t));

    return 0;
}

uint16_t gen5_inv_m177_torque_capability_inv_torque_capability_encode(double value)
{
    return (uint16_t)(value / 0.1);
}

double gen5_inv_m177_torque_capability_inv_torque_capability_decode(uint16_t value)
{
    return ((double)value * 0.1);
}

bool gen5_inv_m177_torque_capability_inv_torque_capability_is_in_range(uint16_t value)
{
    (void)value;

    return (true);
}
