# Digital Logic Lab 07 - Registers

## References:
- [FPGA Prototyping By Verilog Examples: Xilinx Spartan-3 Version](https://www.amazon.com/FPGA-Prototyping-Verilog-Examples-Spartan-3/dp/0470185325/)
- [Quick Reference Guide](http://sutherland-hdl.com/pdfs/verilog_2001_ref_guide.pdf)

## What we covered last time
- [Operators](http://sutherland-hdl.com/pdfs/verilog_2001_ref_guide.pdf#page=33)
  - ```verilog w = {m, n}``` is concatenating ```m``` and ```n``` into ```w```
  - ```verilog {m, n} = w``` is splitting ```w``` into ```m``` and ```n```
  - ```verilog {N{m}}``` is duplicating ```m``` ```N``` times. ```N``` must be a constant.
- [Module Definition](http://sutherland-hdl.com/pdfs/verilog_2001_ref_guide.pdf#page=12)
- [Module Instances](http://sutherland-hdl.com/pdfs/verilog_2001_ref_guide.pdf#page=21)
- [Primitive Instances](http://sutherland-hdl.com/pdfs/verilog_2001_ref_guide.pdf#page=23)
- [Vector Bit Select and Part Selects](http://sutherland-hdl.com/pdfs/verilog_2001_ref_guide.pdf#page=20)
- [Blocking vs non-blocking assignment](http://sutherland-hdl.com/pdfs/verilog_2001_ref_guide.pdf#page=29)
- [Generate Block](http://sutherland-hdl.com/pdfs/verilog_2001_ref_guide.pdf#page=25)
- [Array of Instances](http://sutherland-hdl.com/pdfs/verilog_2001_ref_guide.pdf#page=22)
- [Parameter](http://sutherland-hdl.com/pdfs/verilog_2001_ref_guide.pdf#page=19)

## Topics for this lab

- Implement and test a nand gate SR latch
  
  ![SR Latch](pics/sr_latch.png)

- Implement and test a controlled SR

  ![Controlled SR Latch](pics/controlled_sr_latch.png)

- Implement and test a D-latch using nand gate SR latch

  ![D-Latch](pics/D-latch.png)

- Implement and test a D-type master-slave Flip-flops using two D-latches

  ![Master-slave D-Flipflop](pics/D_FF_master_slave.png)

- Implement and test a clock generator

  ![Oscillator signal](pics/oscillator.png)

- Implement and test a simple counter

  ![Simple Counter](pics/simple-counter.png)
