

================================================================
== Vitis HLS Report for 'conv1d_relu'
================================================================
* Date:           Thu Dec 11 00:00:09 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.000 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    40000|    40000|  0.400 ms|  0.400 ms|  39991|  39991|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CONV1_F_CONV1_X  |    39998|    39998|        22|          7|          1|  5712|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    7|       -|      -|    -|
|Expression       |        -|    -|       0|    784|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     33|    -|
|Memory           |        7|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    174|    -|
|Register         |        -|    -|     767|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        7|    7|     767|   1023|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_9_1_1_U1  |sparsemux_17_3_9_1_1  |        0|   0|  0|  33|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |Total                    |                      |        0|   0|  0|  33|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_12s_10s_21ns_21_4_1_U3  |mac_muladd_12s_10s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_10s_21ns_21_4_1_U4  |mac_muladd_12s_10s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_10s_21ns_21_4_1_U5  |mac_muladd_12s_10s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_10s_21ns_21_4_1_U7  |mac_muladd_12s_10s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_11s_18s_21_4_1_U2   |mac_muladd_12s_11s_18s_21_4_1   |  i0 + i1 * i2|
    |mac_muladd_12s_11s_21ns_21_4_1_U8  |mac_muladd_12s_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_9s_21ns_21_4_1_U6   |mac_muladd_12s_9s_21ns_21_4_1   |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                  Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w_local_0_U  |conv1d_relu_w_local_0_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|     8|   11|     1|           88|
    |w_local_1_U  |conv1d_relu_w_local_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|     8|   10|     1|           80|
    |w_local_2_U  |conv1d_relu_w_local_2_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|     8|   10|     1|           80|
    |w_local_3_U  |conv1d_relu_w_local_3_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|     8|   10|     1|           80|
    |w_local_4_U  |conv1d_relu_w_local_4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|     8|    9|     1|           72|
    |w_local_5_U  |conv1d_relu_w_local_5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|     8|   10|     1|           80|
    |w_local_6_U  |conv1d_relu_w_local_6_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|     8|   11|     1|           88|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                         |        7|  0|   0|    0|    56|   71|     7|          568|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_1_fu_339_p2             |         +|   0|  0|  20|          13|           1|
    |add_ln35_fu_622_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln41_10_fu_492_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln41_12_fu_517_p2            |         +|   0|  0|  18|          11|           4|
    |add_ln41_13_fu_526_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln41_15_fu_551_p2            |         +|   0|  0|  18|          11|           4|
    |add_ln41_16_fu_560_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln41_18_fu_585_p2            |         +|   0|  0|  18|          11|           4|
    |add_ln41_19_fu_594_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln41_2_fu_404_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln41_3_fu_415_p2             |         +|   0|  0|  18|          11|           2|
    |add_ln41_4_fu_424_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln41_6_fu_449_p2             |         +|   0|  0|  18|          11|           3|
    |add_ln41_7_fu_458_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln41_9_fu_483_p2             |         +|   0|  0|  18|          11|           3|
    |add_ln41_fu_379_p2               |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_11001_grp12  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp6   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp13  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp7   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001_grp1   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001_grp14  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp2   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp8   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001_grp3   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001_grp9   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001_grp10  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001_grp4   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001_grp11  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001_grp5   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io_grp1          |       and|   0|  0|   2|           1|           1|
    |ap_condition_430                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_333_p2              |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln36_fu_353_p2              |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln43_fu_908_p2              |      icmp|   0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_11001        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001        |        or|   0|  0|   2|           1|           1|
    |select_ln35_1_fu_628_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln35_fu_359_p3            |    select|   0|  0|  10|           1|           1|
    |select_ln43_fu_914_p3            |    select|   0|  0|  11|           1|          11|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 784|         603|         536|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |INPUT_r_blk_n_AR                      |   9|          2|    1|          2|
    |INPUT_r_blk_n_R                       |   9|          2|    1|          2|
    |ap_NS_fsm                             |  33|          8|    1|          8|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |f_fu_172                              |   9|          2|    4|          8|
    |i_fu_168                              |   9|          2|   10|         20|
    |indvar_flatten_fu_176                 |   9|          2|   13|         26|
    |m_axi_INPUT_r_0_ARADDR                |  33|          8|   64|        512|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 174|         40|  113|        616|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |INPUT_r_addr_1_reg_1060                     |  64|   0|   64|          0|
    |INPUT_r_addr_2_reg_1066                     |  64|   0|   64|          0|
    |INPUT_r_addr_3_reg_1072                     |  64|   0|   64|          0|
    |INPUT_r_addr_4_reg_1078                     |  64|   0|   64|          0|
    |INPUT_r_addr_5_reg_1084                     |  64|   0|   64|          0|
    |INPUT_r_addr_6_reg_1090                     |  64|   0|   64|          0|
    |INPUT_r_addr_reg_1054                       |  64|   0|   64|          0|
    |ap_CS_fsm                                   |   7|   0|    7|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp12_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp6_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp13_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp7_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp14_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp1_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp2_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp8_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp3_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp9_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp10_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp4_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage6_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage6_subdone_grp11_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage6_subdone_grp5_done_reg   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |f_fu_172                                    |   4|   0|    4|          0|
    |i_fu_168                                    |  10|   0|   10|          0|
    |icmp_ln35_reg_1030                          |   1|   0|    1|          0|
    |icmp_ln35_reg_1030_pp0_iter1_reg            |   1|   0|    1|          0|
    |icmp_ln36_reg_1034                          |   1|   0|    1|          0|
    |indvar_flatten_fu_176                       |  13|   0|   13|          0|
    |lshr_ln_reg_1132                            |   2|   0|    2|          0|
    |lshr_ln_reg_1132_pp0_iter2_reg              |   2|   0|    2|          0|
    |select_ln35_reg_1039                        |  10|   0|   10|          0|
    |select_ln43_reg_1322                        |  11|   0|   11|          0|
    |shl_ln_reg_1044                             |  10|   0|   11|          1|
    |trunc_ln35_1_reg_1128                       |   1|   0|    1|          0|
    |trunc_ln35_1_reg_1128_pp0_iter2_reg         |   1|   0|    1|          0|
    |trunc_ln35_reg_1123                         |   3|   0|    3|          0|
    |trunc_ln41_10_reg_1272                      |  12|   0|   12|          0|
    |trunc_ln41_12_reg_1292                      |  12|   0|   12|          0|
    |trunc_ln41_2_reg_1172                       |  12|   0|   12|          0|
    |trunc_ln41_4_reg_1187                       |  12|   0|   12|          0|
    |trunc_ln41_6_reg_1207                       |  12|   0|   12|          0|
    |trunc_ln41_8_reg_1242                       |  12|   0|   12|          0|
    |trunc_ln41_reg_1157                         |  12|   0|   12|          0|
    |w_local_0_load_reg_1137                     |  11|   0|   11|          0|
    |w_local_1_load_reg_1142                     |  10|   0|   10|          0|
    |w_local_2_load_reg_1147                     |  10|   0|   10|          0|
    |w_local_3_load_reg_1152                     |  10|   0|   10|          0|
    |w_local_5_load_reg_1252                     |  10|   0|   10|          0|
    |w_local_6_load_reg_1257                     |  11|   0|   11|          0|
    |zext_ln35_reg_1096                          |   4|   0|   64|         60|
    |select_ln35_reg_1039                        |  64|  32|   10|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 767|  32|  774|         61|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|   conv1d_relu|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|   conv1d_relu|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|   conv1d_relu|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|   conv1d_relu|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|   conv1d_relu|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|   conv1d_relu|  return value|
|m_axi_INPUT_r_0_AWVALID   |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_AWREADY   |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_AWADDR    |  out|   64|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_AWID      |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_AWLEN     |  out|   32|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_AWSIZE    |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_AWBURST   |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_AWLOCK    |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_AWCACHE   |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_AWPROT    |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_AWQOS     |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_AWREGION  |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_AWUSER    |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_WVALID    |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_WREADY    |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_WDATA     |  out|   16|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_WSTRB     |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_WLAST     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_WID       |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_WUSER     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_ARVALID   |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_ARREADY   |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_ARADDR    |  out|   64|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_ARID      |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_ARLEN     |  out|   32|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_ARSIZE    |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_ARBURST   |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_ARLOCK    |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_ARCACHE   |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_ARPROT    |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_ARQOS     |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_ARREGION  |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_ARUSER    |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_RVALID    |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_RREADY    |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_RDATA     |   in|   16|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_RLAST     |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_RID       |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_RFIFONUM  |   in|   10|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_RUSER     |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_RRESP     |   in|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_BVALID    |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_BREADY    |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_BRESP     |   in|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_BID       |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_0_BUSER     |   in|    1|       m_axi|       INPUT_r|       pointer|
|input_r_r                 |   in|   64|     ap_none|     input_r_r|        scalar|
|output_0_address0         |  out|   12|   ap_memory|      output_0|         array|
|output_0_ce0              |  out|    1|   ap_memory|      output_0|         array|
|output_0_we0              |  out|    1|   ap_memory|      output_0|         array|
|output_0_d0               |  out|   11|   ap_memory|      output_0|         array|
|output_1_address0         |  out|   12|   ap_memory|      output_1|         array|
|output_1_ce0              |  out|    1|   ap_memory|      output_1|         array|
|output_1_we0              |  out|    1|   ap_memory|      output_1|         array|
|output_1_d0               |  out|   11|   ap_memory|      output_1|         array|
+--------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 7, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.35>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../ecg_cnn.cpp:36]   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%f = alloca i32 1" [../ecg_cnn.cpp:35]   --->   Operation 26 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %INPUT_r, void @empty_6, i32 0, i32 0, void @empty_5, i32 0, i32 720, void @empty_0, void @empty_13, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r_r" [../ecg_cnn.cpp:14]   --->   Operation 31 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i11 %w_local_6, i64 666, i64 30, i64 18446744073709551615" [../ecg_cnn.cpp:21]   --->   Operation 32 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i10 %w_local_5, i64 666, i64 30, i64 18446744073709551615" [../ecg_cnn.cpp:21]   --->   Operation 33 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i9 %w_local_4, i64 666, i64 30, i64 18446744073709551615" [../ecg_cnn.cpp:21]   --->   Operation 34 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i10 %w_local_3, i64 666, i64 30, i64 18446744073709551615" [../ecg_cnn.cpp:21]   --->   Operation 35 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i10 %w_local_2, i64 666, i64 30, i64 18446744073709551615" [../ecg_cnn.cpp:21]   --->   Operation 36 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i10 %w_local_1, i64 666, i64 30, i64 18446744073709551615" [../ecg_cnn.cpp:21]   --->   Operation 37 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i11 %w_local_0, i64 666, i64 30, i64 18446744073709551615" [../ecg_cnn.cpp:21]   --->   Operation 38 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 40 [1/1] (1.61ns)   --->   "%store_ln35 = store i4 0, i4 %f" [../ecg_cnn.cpp:35]   --->   Operation 40 'store' 'store_ln35' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln36 = store i10 0, i10 %i" [../ecg_cnn.cpp:36]   --->   Operation 41 'store' 'store_ln36' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln35 = br void %VITIS_LOOP_39_2" [../ecg_cnn.cpp:35]   --->   Operation 42 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [../ecg_cnn.cpp:35]   --->   Operation 43 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln35 = icmp_eq  i13 %indvar_flatten_load, i13 5712" [../ecg_cnn.cpp:35]   --->   Operation 44 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%add_ln35_1 = add i13 %indvar_flatten_load, i13 1" [../ecg_cnn.cpp:35]   --->   Operation 45 'add' 'add_ln35_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc55, void %for.end57" [../ecg_cnn.cpp:35]   --->   Operation 46 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln35 = store i13 %add_ln35_1, i13 %indvar_flatten" [../ecg_cnn.cpp:35]   --->   Operation 47 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.98>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [../ecg_cnn.cpp:36]   --->   Operation 48 'load' 'i_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.12ns)   --->   "%icmp_ln36 = icmp_eq  i10 %i_load, i10 714" [../ecg_cnn.cpp:36]   --->   Operation 49 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.12ns)   --->   "%select_ln35 = select i1 %icmp_ln36, i10 0, i10 %i_load" [../ecg_cnn.cpp:35]   --->   Operation 50 'select' 'select_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %select_ln35, i1 0" [../ecg_cnn.cpp:41]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i11 %shl_ln" [../ecg_cnn.cpp:41]   --->   Operation 52 'zext' 'zext_ln41' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.56ns)   --->   "%add_ln41 = add i64 %zext_ln41, i64 %input_read" [../ecg_cnn.cpp:41]   --->   Operation 53 'add' 'add_ln41' <Predicate = (!icmp_ln35)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln41, i32 1, i32 63" [../ecg_cnn.cpp:41]   --->   Operation 54 'partselect' 'trunc_ln41_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln41_6 = sext i63 %trunc_ln41_1" [../ecg_cnn.cpp:41]   --->   Operation 55 'sext' 'sext_ln41_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%INPUT_r_addr = getelementptr i16 %INPUT_r, i64 %sext_ln41_6" [../ecg_cnn.cpp:41]   --->   Operation 56 'getelementptr' 'INPUT_r_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.12ns)   --->   "%add_ln41_2 = add i10 %select_ln35, i10 1" [../ecg_cnn.cpp:41]   --->   Operation 57 'add' 'add_ln41_2' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.61ns)   --->   "%store_ln36 = store i10 %add_ln41_2, i10 %i" [../ecg_cnn.cpp:36]   --->   Operation 58 'store' 'store_ln36' <Predicate = (!icmp_ln35)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 8.00>
ST_3 : Operation 59 [8/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 59 'readreq' 'INPUT_r_load_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 60 [1/1] (2.12ns)   --->   "%add_ln41_3 = add i11 %shl_ln, i11 2" [../ecg_cnn.cpp:41]   --->   Operation 60 'add' 'add_ln41_3' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i11 %add_ln41_3" [../ecg_cnn.cpp:41]   --->   Operation 61 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (3.56ns)   --->   "%add_ln41_4 = add i64 %zext_ln41_1, i64 %input_read" [../ecg_cnn.cpp:41]   --->   Operation 62 'add' 'add_ln41_4' <Predicate = (!icmp_ln35)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln41_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln41_4, i32 1, i32 63" [../ecg_cnn.cpp:41]   --->   Operation 63 'partselect' 'trunc_ln41_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln41_8 = sext i63 %trunc_ln41_5" [../ecg_cnn.cpp:41]   --->   Operation 64 'sext' 'sext_ln41_8' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%INPUT_r_addr_1 = getelementptr i16 %INPUT_r, i64 %sext_ln41_8" [../ecg_cnn.cpp:41]   --->   Operation 65 'getelementptr' 'INPUT_r_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.00>
ST_4 : Operation 66 [7/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 66 'readreq' 'INPUT_r_load_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 67 [8/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 67 'readreq' 'INPUT_r_load_1_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 68 [1/1] (2.12ns)   --->   "%add_ln41_6 = add i11 %shl_ln, i11 4" [../ecg_cnn.cpp:41]   --->   Operation 68 'add' 'add_ln41_6' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i11 %add_ln41_6" [../ecg_cnn.cpp:41]   --->   Operation 69 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (3.56ns)   --->   "%add_ln41_7 = add i64 %zext_ln41_2, i64 %input_read" [../ecg_cnn.cpp:41]   --->   Operation 70 'add' 'add_ln41_7' <Predicate = (!icmp_ln35)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln41_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln41_7, i32 1, i32 63" [../ecg_cnn.cpp:41]   --->   Operation 71 'partselect' 'trunc_ln41_9' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln41_10 = sext i63 %trunc_ln41_9" [../ecg_cnn.cpp:41]   --->   Operation 72 'sext' 'sext_ln41_10' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%INPUT_r_addr_2 = getelementptr i16 %INPUT_r, i64 %sext_ln41_10" [../ecg_cnn.cpp:41]   --->   Operation 73 'getelementptr' 'INPUT_r_addr_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.00>
ST_5 : Operation 74 [6/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 74 'readreq' 'INPUT_r_load_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 75 [7/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 75 'readreq' 'INPUT_r_load_1_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 76 [8/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 76 'readreq' 'INPUT_r_load_2_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 77 [1/1] (2.12ns)   --->   "%add_ln41_9 = add i11 %shl_ln, i11 6" [../ecg_cnn.cpp:41]   --->   Operation 77 'add' 'add_ln41_9' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i11 %add_ln41_9" [../ecg_cnn.cpp:41]   --->   Operation 78 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (3.56ns)   --->   "%add_ln41_10 = add i64 %zext_ln41_3, i64 %input_read" [../ecg_cnn.cpp:41]   --->   Operation 79 'add' 'add_ln41_10' <Predicate = (!icmp_ln35)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln41_s = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln41_10, i32 1, i32 63" [../ecg_cnn.cpp:41]   --->   Operation 80 'partselect' 'trunc_ln41_s' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln41_12 = sext i63 %trunc_ln41_s" [../ecg_cnn.cpp:41]   --->   Operation 81 'sext' 'sext_ln41_12' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%INPUT_r_addr_3 = getelementptr i16 %INPUT_r, i64 %sext_ln41_12" [../ecg_cnn.cpp:41]   --->   Operation 82 'getelementptr' 'INPUT_r_addr_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.00>
ST_6 : Operation 83 [5/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 83 'readreq' 'INPUT_r_load_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 84 [6/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 84 'readreq' 'INPUT_r_load_1_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 85 [7/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 85 'readreq' 'INPUT_r_load_2_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 86 [8/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 86 'readreq' 'INPUT_r_load_3_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 87 [1/1] (2.12ns)   --->   "%add_ln41_12 = add i11 %shl_ln, i11 8" [../ecg_cnn.cpp:41]   --->   Operation 87 'add' 'add_ln41_12' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i11 %add_ln41_12" [../ecg_cnn.cpp:41]   --->   Operation 88 'zext' 'zext_ln41_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (3.56ns)   --->   "%add_ln41_13 = add i64 %zext_ln41_4, i64 %input_read" [../ecg_cnn.cpp:41]   --->   Operation 89 'add' 'add_ln41_13' <Predicate = (!icmp_ln35)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln41_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln41_13, i32 1, i32 63" [../ecg_cnn.cpp:41]   --->   Operation 90 'partselect' 'trunc_ln41_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln41_14 = sext i63 %trunc_ln41_3" [../ecg_cnn.cpp:41]   --->   Operation 91 'sext' 'sext_ln41_14' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%INPUT_r_addr_4 = getelementptr i16 %INPUT_r, i64 %sext_ln41_14" [../ecg_cnn.cpp:41]   --->   Operation 92 'getelementptr' 'INPUT_r_addr_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 93 [4/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 93 'readreq' 'INPUT_r_load_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 94 [5/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 94 'readreq' 'INPUT_r_load_1_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 95 [6/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 95 'readreq' 'INPUT_r_load_2_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 96 [7/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 96 'readreq' 'INPUT_r_load_3_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 97 [8/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 97 'readreq' 'INPUT_r_load_4_req' <Predicate = (!icmp_ln35)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 98 [1/1] (2.12ns)   --->   "%add_ln41_15 = add i11 %shl_ln, i11 10" [../ecg_cnn.cpp:41]   --->   Operation 98 'add' 'add_ln41_15' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i11 %add_ln41_15" [../ecg_cnn.cpp:41]   --->   Operation 99 'zext' 'zext_ln41_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (3.56ns)   --->   "%add_ln41_16 = add i64 %zext_ln41_5, i64 %input_read" [../ecg_cnn.cpp:41]   --->   Operation 100 'add' 'add_ln41_16' <Predicate = (!icmp_ln35)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln41_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln41_16, i32 1, i32 63" [../ecg_cnn.cpp:41]   --->   Operation 101 'partselect' 'trunc_ln41_7' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln41_16 = sext i63 %trunc_ln41_7" [../ecg_cnn.cpp:41]   --->   Operation 102 'sext' 'sext_ln41_16' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%INPUT_r_addr_5 = getelementptr i16 %INPUT_r, i64 %sext_ln41_16" [../ecg_cnn.cpp:41]   --->   Operation 103 'getelementptr' 'INPUT_r_addr_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (2.12ns)   --->   "%add_ln41_18 = add i11 %shl_ln, i11 12" [../ecg_cnn.cpp:41]   --->   Operation 104 'add' 'add_ln41_18' <Predicate = (!icmp_ln35)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i11 %add_ln41_18" [../ecg_cnn.cpp:41]   --->   Operation 105 'zext' 'zext_ln41_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (3.56ns)   --->   "%add_ln41_19 = add i64 %zext_ln41_6, i64 %input_read" [../ecg_cnn.cpp:41]   --->   Operation 106 'add' 'add_ln41_19' <Predicate = (!icmp_ln35)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln41_11 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln41_19, i32 1, i32 63" [../ecg_cnn.cpp:41]   --->   Operation 107 'partselect' 'trunc_ln41_11' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln41_18 = sext i63 %trunc_ln41_11" [../ecg_cnn.cpp:41]   --->   Operation 108 'sext' 'sext_ln41_18' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%INPUT_r_addr_6 = getelementptr i16 %INPUT_r, i64 %sext_ln41_18" [../ecg_cnn.cpp:41]   --->   Operation 109 'getelementptr' 'INPUT_r_addr_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%f_load = load i4 %f" [../ecg_cnn.cpp:35]   --->   Operation 110 'load' 'f_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.77ns)   --->   "%add_ln35 = add i4 %f_load, i4 1" [../ecg_cnn.cpp:35]   --->   Operation 111 'add' 'add_ln35' <Predicate = (icmp_ln36)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.99ns)   --->   "%select_ln35_1 = select i1 %icmp_ln36, i4 %add_ln35, i4 %f_load" [../ecg_cnn.cpp:35]   --->   Operation 112 'select' 'select_ln35_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln35_1" [../ecg_cnn.cpp:35]   --->   Operation 113 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%w_local_0_addr = getelementptr i11 %w_local_0, i64 0, i64 %zext_ln35" [../ecg_cnn.cpp:35]   --->   Operation 114 'getelementptr' 'w_local_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%w_local_1_addr = getelementptr i10 %w_local_1, i64 0, i64 %zext_ln35" [../ecg_cnn.cpp:35]   --->   Operation 115 'getelementptr' 'w_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%w_local_2_addr = getelementptr i10 %w_local_2, i64 0, i64 %zext_ln35" [../ecg_cnn.cpp:35]   --->   Operation 116 'getelementptr' 'w_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%w_local_3_addr = getelementptr i10 %w_local_3, i64 0, i64 %zext_ln35" [../ecg_cnn.cpp:35]   --->   Operation 117 'getelementptr' 'w_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i4 %select_ln35_1" [../ecg_cnn.cpp:35]   --->   Operation 118 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i4 %select_ln35_1" [../ecg_cnn.cpp:35]   --->   Operation 119 'trunc' 'trunc_ln35_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln35_1, i32 1, i32 2" [../ecg_cnn.cpp:35]   --->   Operation 120 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [2/2] (3.25ns)   --->   "%w_local_0_load = load i3 %w_local_0_addr" [../ecg_cnn.cpp:35]   --->   Operation 121 'load' 'w_local_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_8 : Operation 122 [2/2] (3.25ns)   --->   "%w_local_1_load = load i3 %w_local_1_addr" [../ecg_cnn.cpp:35]   --->   Operation 122 'load' 'w_local_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_8 : Operation 123 [2/2] (3.25ns)   --->   "%w_local_2_load = load i3 %w_local_2_addr" [../ecg_cnn.cpp:35]   --->   Operation 123 'load' 'w_local_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_8 : Operation 124 [2/2] (3.25ns)   --->   "%w_local_3_load = load i3 %w_local_3_addr" [../ecg_cnn.cpp:35]   --->   Operation 124 'load' 'w_local_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_8 : Operation 125 [3/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 125 'readreq' 'INPUT_r_load_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 126 [4/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 126 'readreq' 'INPUT_r_load_1_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 127 [5/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 127 'readreq' 'INPUT_r_load_2_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 128 [6/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 128 'readreq' 'INPUT_r_load_3_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 129 [7/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 129 'readreq' 'INPUT_r_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 130 [8/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 130 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %trunc_ln35_1, void %arrayidx5118.case.0, void %arrayidx5118.case.1" [../ecg_cnn.cpp:43]   --->   Operation 131 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (1.61ns)   --->   "%store_ln35 = store i4 %select_ln35_1, i4 %f" [../ecg_cnn.cpp:35]   --->   Operation 132 'store' 'store_ln35' <Predicate = true> <Delay = 1.61>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln36 = br void %VITIS_LOOP_39_2" [../ecg_cnn.cpp:36]   --->   Operation 133 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 134 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_local_0_load = load i3 %w_local_0_addr" [../ecg_cnn.cpp:35]   --->   Operation 134 'load' 'w_local_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_9 : Operation 135 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_local_1_load = load i3 %w_local_1_addr" [../ecg_cnn.cpp:35]   --->   Operation 135 'load' 'w_local_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_9 : Operation 136 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_local_2_load = load i3 %w_local_2_addr" [../ecg_cnn.cpp:35]   --->   Operation 136 'load' 'w_local_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_9 : Operation 137 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_local_3_load = load i3 %w_local_3_addr" [../ecg_cnn.cpp:35]   --->   Operation 137 'load' 'w_local_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_9 : Operation 138 [2/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 138 'readreq' 'INPUT_r_load_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 139 [3/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 139 'readreq' 'INPUT_r_load_1_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 140 [4/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 140 'readreq' 'INPUT_r_load_2_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 141 [5/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 141 'readreq' 'INPUT_r_load_3_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 142 [6/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 142 'readreq' 'INPUT_r_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 143 [7/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 143 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 144 [8/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 144 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.00>
ST_10 : Operation 145 [1/8] (8.00ns)   --->   "%INPUT_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 145 'readreq' 'INPUT_r_load_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 146 [2/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 146 'readreq' 'INPUT_r_load_1_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 147 [3/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 147 'readreq' 'INPUT_r_load_2_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 148 [4/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 148 'readreq' 'INPUT_r_load_3_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 149 [5/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 149 'readreq' 'INPUT_r_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 150 [6/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 150 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 151 [7/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 151 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.00>
ST_11 : Operation 152 [1/1] (8.00ns)   --->   "%INPUT_r_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %INPUT_r_addr" [../ecg_cnn.cpp:41]   --->   Operation 152 'read' 'INPUT_r_addr_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i16 %INPUT_r_addr_read" [../ecg_cnn.cpp:41]   --->   Operation 153 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/8] (8.00ns)   --->   "%INPUT_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_1, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 154 'readreq' 'INPUT_r_load_1_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 155 [2/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 155 'readreq' 'INPUT_r_load_2_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 156 [3/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 156 'readreq' 'INPUT_r_load_3_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 157 [4/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 157 'readreq' 'INPUT_r_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 158 [5/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 158 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 159 [6/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 159 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i11 %w_local_0_load" [../ecg_cnn.cpp:41]   --->   Operation 160 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln41_7 = sext i12 %trunc_ln41" [../ecg_cnn.cpp:41]   --->   Operation 161 'sext' 'sext_ln41_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_1)   --->   "%mul_ln41 = mul i21 %sext_ln41_7, i21 %sext_ln41" [../ecg_cnn.cpp:41]   --->   Operation 162 'mul' 'mul_ln41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 163 [1/1] (8.00ns)   --->   "%INPUT_r_addr_1_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %INPUT_r_addr_1" [../ecg_cnn.cpp:41]   --->   Operation 163 'read' 'INPUT_r_addr_1_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = trunc i16 %INPUT_r_addr_1_read" [../ecg_cnn.cpp:41]   --->   Operation 164 'trunc' 'trunc_ln41_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/8] (8.00ns)   --->   "%INPUT_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_2, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 165 'readreq' 'INPUT_r_load_2_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 166 [2/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 166 'readreq' 'INPUT_r_load_3_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 167 [3/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 167 'readreq' 'INPUT_r_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 168 [4/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 168 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 169 [5/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 169 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i10 %w_local_1_load" [../ecg_cnn.cpp:41]   --->   Operation 170 'sext' 'sext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_1)   --->   "%mul_ln41 = mul i21 %sext_ln41_7, i21 %sext_ln41" [../ecg_cnn.cpp:41]   --->   Operation 171 'mul' 'mul_ln41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln41_9 = sext i12 %trunc_ln41_2" [../ecg_cnn.cpp:41]   --->   Operation 172 'sext' 'sext_ln41_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_5)   --->   "%mul_ln41_1 = mul i21 %sext_ln41_9, i21 %sext_ln41_1" [../ecg_cnn.cpp:41]   --->   Operation 173 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 174 [1/1] (8.00ns)   --->   "%INPUT_r_addr_2_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %INPUT_r_addr_2" [../ecg_cnn.cpp:41]   --->   Operation 174 'read' 'INPUT_r_addr_2_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln41_4 = trunc i16 %INPUT_r_addr_2_read" [../ecg_cnn.cpp:41]   --->   Operation 175 'trunc' 'trunc_ln41_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/8] (8.00ns)   --->   "%INPUT_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_3, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 176 'readreq' 'INPUT_r_load_3_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 177 [2/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 177 'readreq' 'INPUT_r_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 178 [3/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 178 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 179 [4/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 179 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.00>
ST_14 : Operation 180 [1/1] (1.80ns)   --->   "%acc = sparsemux i9 @_ssdm_op_SparseMux.ap_auto.8i9.i9.i3, i3 0, i9 359, i3 1, i9 458, i3 2, i9 163, i3 3, i9 473, i3 4, i9 334, i3 5, i9 37, i3 6, i9 246, i3 7, i9 137, i9 0, i3 %trunc_ln35" [../ecg_cnn.cpp:35]   --->   Operation 180 'sparsemux' 'acc' <Predicate = true> <Delay = 1.80> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%shl_i_i29_i_i = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %acc, i9 0" [../ecg_cnn.cpp:35]   --->   Operation 181 'bitconcatenate' 'shl_i_i29_i_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%shl_i_i29_i_i_cast = sext i18 %shl_i_i29_i_i" [../ecg_cnn.cpp:35]   --->   Operation 182 'sext' 'shl_i_i29_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln41_2 = sext i10 %w_local_2_load" [../ecg_cnn.cpp:41]   --->   Operation 183 'sext' 'sext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_1)   --->   "%mul_ln41 = mul i21 %sext_ln41_7, i21 %sext_ln41" [../ecg_cnn.cpp:41]   --->   Operation 184 'mul' 'mul_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 185 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_1 = add i21 %shl_i_i29_i_i_cast, i21 %mul_ln41" [../ecg_cnn.cpp:41]   --->   Operation 185 'add' 'add_ln41_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 186 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_5)   --->   "%mul_ln41_1 = mul i21 %sext_ln41_9, i21 %sext_ln41_1" [../ecg_cnn.cpp:41]   --->   Operation 186 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln41_11 = sext i12 %trunc_ln41_4" [../ecg_cnn.cpp:41]   --->   Operation 187 'sext' 'sext_ln41_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_8)   --->   "%mul_ln41_2 = mul i21 %sext_ln41_11, i21 %sext_ln41_2" [../ecg_cnn.cpp:41]   --->   Operation 188 'mul' 'mul_ln41_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 189 [1/1] (8.00ns)   --->   "%INPUT_r_addr_3_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %INPUT_r_addr_3" [../ecg_cnn.cpp:41]   --->   Operation 189 'read' 'INPUT_r_addr_3_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln41_6 = trunc i16 %INPUT_r_addr_3_read" [../ecg_cnn.cpp:41]   --->   Operation 190 'trunc' 'trunc_ln41_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 191 [1/8] (8.00ns)   --->   "%INPUT_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_4, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 191 'readreq' 'INPUT_r_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 192 [2/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 192 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 193 [3/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 193 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%w_local_4_addr = getelementptr i9 %w_local_4, i64 0, i64 %zext_ln35" [../ecg_cnn.cpp:35]   --->   Operation 194 'getelementptr' 'w_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%w_local_5_addr = getelementptr i10 %w_local_5, i64 0, i64 %zext_ln35" [../ecg_cnn.cpp:35]   --->   Operation 195 'getelementptr' 'w_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%w_local_6_addr = getelementptr i11 %w_local_6, i64 0, i64 %zext_ln35" [../ecg_cnn.cpp:35]   --->   Operation 196 'getelementptr' 'w_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln41_3 = sext i10 %w_local_3_load" [../ecg_cnn.cpp:41]   --->   Operation 197 'sext' 'sext_ln41_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [2/2] (3.25ns)   --->   "%w_local_4_load = load i3 %w_local_4_addr" [../ecg_cnn.cpp:35]   --->   Operation 198 'load' 'w_local_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_15 : Operation 199 [2/2] (3.25ns)   --->   "%w_local_5_load = load i3 %w_local_5_addr" [../ecg_cnn.cpp:35]   --->   Operation 199 'load' 'w_local_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_15 : Operation 200 [2/2] (3.25ns)   --->   "%w_local_6_load = load i3 %w_local_6_addr" [../ecg_cnn.cpp:35]   --->   Operation 200 'load' 'w_local_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_15 : Operation 201 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_1 = add i21 %shl_i_i29_i_i_cast, i21 %mul_ln41" [../ecg_cnn.cpp:41]   --->   Operation 201 'add' 'add_ln41_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 202 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_5)   --->   "%mul_ln41_1 = mul i21 %sext_ln41_9, i21 %sext_ln41_1" [../ecg_cnn.cpp:41]   --->   Operation 202 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln41_1, i32 9, i32 20" [../ecg_cnn.cpp:41]   --->   Operation 203 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln41_1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i12.i9, i12 %tmp_s, i9 0" [../ecg_cnn.cpp:41]   --->   Operation 204 'bitconcatenate' 'shl_ln41_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_5 = add i21 %shl_ln41_1, i21 %mul_ln41_1" [../ecg_cnn.cpp:41]   --->   Operation 205 'add' 'add_ln41_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 206 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_8)   --->   "%mul_ln41_2 = mul i21 %sext_ln41_11, i21 %sext_ln41_2" [../ecg_cnn.cpp:41]   --->   Operation 206 'mul' 'mul_ln41_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln41_13 = sext i12 %trunc_ln41_6" [../ecg_cnn.cpp:41]   --->   Operation 207 'sext' 'sext_ln41_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_11)   --->   "%mul_ln41_3 = mul i21 %sext_ln41_13, i21 %sext_ln41_3" [../ecg_cnn.cpp:41]   --->   Operation 208 'mul' 'mul_ln41_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 209 [1/1] (8.00ns)   --->   "%INPUT_r_addr_4_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %INPUT_r_addr_4" [../ecg_cnn.cpp:41]   --->   Operation 209 'read' 'INPUT_r_addr_4_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln41_8 = trunc i16 %INPUT_r_addr_4_read" [../ecg_cnn.cpp:41]   --->   Operation 210 'trunc' 'trunc_ln41_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/8] (8.00ns)   --->   "%INPUT_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_5, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 211 'readreq' 'INPUT_r_load_5_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 212 [2/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 212 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 275 [1/1] (1.61ns)   --->   "%ret_ln46 = ret" [../ecg_cnn.cpp:46]   --->   Operation 275 'ret' 'ret_ln46' <Predicate = (icmp_ln35)> <Delay = 1.61>

State 16 <SV = 15> <Delay = 8.00>
ST_16 : Operation 213 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_local_4_load = load i3 %w_local_4_addr" [../ecg_cnn.cpp:35]   --->   Operation 213 'load' 'w_local_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%w_local_4_load_cast = sext i9 %w_local_4_load" [../ecg_cnn.cpp:35]   --->   Operation 214 'sext' 'w_local_4_load_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_local_5_load = load i3 %w_local_5_addr" [../ecg_cnn.cpp:35]   --->   Operation 215 'load' 'w_local_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 8> <RAM>
ST_16 : Operation 216 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_local_6_load = load i3 %w_local_6_addr" [../ecg_cnn.cpp:35]   --->   Operation 216 'load' 'w_local_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_16 : Operation 217 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_5 = add i21 %shl_ln41_1, i21 %mul_ln41_1" [../ecg_cnn.cpp:41]   --->   Operation 217 'add' 'add_ln41_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 218 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_8)   --->   "%mul_ln41_2 = mul i21 %sext_ln41_11, i21 %sext_ln41_2" [../ecg_cnn.cpp:41]   --->   Operation 218 'mul' 'mul_ln41_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln41_5, i32 9, i32 20" [../ecg_cnn.cpp:41]   --->   Operation 219 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln41_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i12.i9, i12 %tmp_62, i9 0" [../ecg_cnn.cpp:41]   --->   Operation 220 'bitconcatenate' 'shl_ln41_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_8 = add i21 %shl_ln41_2, i21 %mul_ln41_2" [../ecg_cnn.cpp:41]   --->   Operation 221 'add' 'add_ln41_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 222 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_11)   --->   "%mul_ln41_3 = mul i21 %sext_ln41_13, i21 %sext_ln41_3" [../ecg_cnn.cpp:41]   --->   Operation 222 'mul' 'mul_ln41_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln41_15 = sext i12 %trunc_ln41_8" [../ecg_cnn.cpp:41]   --->   Operation 223 'sext' 'sext_ln41_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_14)   --->   "%mul_ln41_4 = mul i21 %sext_ln41_15, i21 %w_local_4_load_cast" [../ecg_cnn.cpp:41]   --->   Operation 224 'mul' 'mul_ln41_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 225 [1/1] (8.00ns)   --->   "%INPUT_r_addr_5_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %INPUT_r_addr_5" [../ecg_cnn.cpp:41]   --->   Operation 225 'read' 'INPUT_r_addr_5_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln41_10 = trunc i16 %INPUT_r_addr_5_read" [../ecg_cnn.cpp:41]   --->   Operation 226 'trunc' 'trunc_ln41_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/8] (8.00ns)   --->   "%INPUT_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %INPUT_r_addr_6, i64 1" [../ecg_cnn.cpp:41]   --->   Operation 227 'readreq' 'INPUT_r_load_6_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln41_4 = sext i10 %w_local_5_load" [../ecg_cnn.cpp:41]   --->   Operation 228 'sext' 'sext_ln41_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_8 = add i21 %shl_ln41_2, i21 %mul_ln41_2" [../ecg_cnn.cpp:41]   --->   Operation 229 'add' 'add_ln41_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 230 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_11)   --->   "%mul_ln41_3 = mul i21 %sext_ln41_13, i21 %sext_ln41_3" [../ecg_cnn.cpp:41]   --->   Operation 230 'mul' 'mul_ln41_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln41_8, i32 9, i32 20" [../ecg_cnn.cpp:41]   --->   Operation 231 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln41_3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i12.i9, i12 %tmp_63, i9 0" [../ecg_cnn.cpp:41]   --->   Operation 232 'bitconcatenate' 'shl_ln41_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_11 = add i21 %shl_ln41_3, i21 %mul_ln41_3" [../ecg_cnn.cpp:41]   --->   Operation 233 'add' 'add_ln41_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 234 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_14)   --->   "%mul_ln41_4 = mul i21 %sext_ln41_15, i21 %w_local_4_load_cast" [../ecg_cnn.cpp:41]   --->   Operation 234 'mul' 'mul_ln41_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln41_17 = sext i12 %trunc_ln41_10" [../ecg_cnn.cpp:41]   --->   Operation 235 'sext' 'sext_ln41_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_17)   --->   "%mul_ln41_5 = mul i21 %sext_ln41_17, i21 %sext_ln41_4" [../ecg_cnn.cpp:41]   --->   Operation 236 'mul' 'mul_ln41_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 237 [1/1] (8.00ns)   --->   "%INPUT_r_addr_6_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %INPUT_r_addr_6" [../ecg_cnn.cpp:41]   --->   Operation 237 'read' 'INPUT_r_addr_6_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln41_12 = trunc i16 %INPUT_r_addr_6_read" [../ecg_cnn.cpp:41]   --->   Operation 238 'trunc' 'trunc_ln41_12' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 4.20>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln41_5 = sext i11 %w_local_6_load" [../ecg_cnn.cpp:41]   --->   Operation 239 'sext' 'sext_ln41_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_11 = add i21 %shl_ln41_3, i21 %mul_ln41_3" [../ecg_cnn.cpp:41]   --->   Operation 240 'add' 'add_ln41_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 241 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_14)   --->   "%mul_ln41_4 = mul i21 %sext_ln41_15, i21 %w_local_4_load_cast" [../ecg_cnn.cpp:41]   --->   Operation 241 'mul' 'mul_ln41_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln41_11, i32 9, i32 20" [../ecg_cnn.cpp:41]   --->   Operation 242 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln41_4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i12.i9, i12 %tmp_64, i9 0" [../ecg_cnn.cpp:41]   --->   Operation 243 'bitconcatenate' 'shl_ln41_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 244 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_14 = add i21 %shl_ln41_4, i21 %mul_ln41_4" [../ecg_cnn.cpp:41]   --->   Operation 244 'add' 'add_ln41_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 245 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_17)   --->   "%mul_ln41_5 = mul i21 %sext_ln41_17, i21 %sext_ln41_4" [../ecg_cnn.cpp:41]   --->   Operation 245 'mul' 'mul_ln41_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln41_19 = sext i12 %trunc_ln41_12" [../ecg_cnn.cpp:41]   --->   Operation 246 'sext' 'sext_ln41_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_20)   --->   "%mul_ln41_6 = mul i21 %sext_ln41_19, i21 %sext_ln41_5" [../ecg_cnn.cpp:41]   --->   Operation 247 'mul' 'mul_ln41_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 4.20>
ST_19 : Operation 248 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_14 = add i21 %shl_ln41_4, i21 %mul_ln41_4" [../ecg_cnn.cpp:41]   --->   Operation 248 'add' 'add_ln41_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 249 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_17)   --->   "%mul_ln41_5 = mul i21 %sext_ln41_17, i21 %sext_ln41_4" [../ecg_cnn.cpp:41]   --->   Operation 249 'mul' 'mul_ln41_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln41_14, i32 9, i32 20" [../ecg_cnn.cpp:41]   --->   Operation 250 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln41_5 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i12.i9, i12 %tmp_65, i9 0" [../ecg_cnn.cpp:41]   --->   Operation 251 'bitconcatenate' 'shl_ln41_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 252 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_17 = add i21 %shl_ln41_5, i21 %mul_ln41_5" [../ecg_cnn.cpp:41]   --->   Operation 252 'add' 'add_ln41_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 253 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_20)   --->   "%mul_ln41_6 = mul i21 %sext_ln41_19, i21 %sext_ln41_5" [../ecg_cnn.cpp:41]   --->   Operation 253 'mul' 'mul_ln41_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 4.20>
ST_20 : Operation 254 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_17 = add i21 %shl_ln41_5, i21 %mul_ln41_5" [../ecg_cnn.cpp:41]   --->   Operation 254 'add' 'add_ln41_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 255 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_20)   --->   "%mul_ln41_6 = mul i21 %sext_ln41_19, i21 %sext_ln41_5" [../ecg_cnn.cpp:41]   --->   Operation 255 'mul' 'mul_ln41_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln41_17, i32 9, i32 20" [../ecg_cnn.cpp:41]   --->   Operation 256 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln41_6 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i12.i9, i12 %tmp_66, i9 0" [../ecg_cnn.cpp:41]   --->   Operation 257 'bitconcatenate' 'shl_ln41_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_20 = add i21 %shl_ln41_6, i21 %mul_ln41_6" [../ecg_cnn.cpp:41]   --->   Operation 258 'add' 'add_ln41_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 5.13>
ST_21 : Operation 259 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_20 = add i21 %shl_ln41_6, i21 %mul_ln41_6" [../ecg_cnn.cpp:41]   --->   Operation 259 'add' 'add_ln41_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln41_13 = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln41_20, i32 9, i32 20" [../ecg_cnn.cpp:41]   --->   Operation 260 'partselect' 'trunc_ln41_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %add_ln41_20, i32 9, i32 19" [../ecg_cnn.cpp:43]   --->   Operation 261 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 262 [1/1] (2.13ns)   --->   "%icmp_ln43 = icmp_sgt  i12 %trunc_ln41_13, i12 0" [../ecg_cnn.cpp:43]   --->   Operation 262 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 263 [1/1] (0.90ns)   --->   "%select_ln43 = select i1 %icmp_ln43, i11 %trunc_ln6, i11 0" [../ecg_cnn.cpp:43]   --->   Operation 263 'select' 'select_ln43' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 264 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CONV1_F_CONV1_X_str"   --->   Operation 264 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 265 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5712, i64 5712, i64 5712"   --->   Operation 265 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln35, i2 %lshr_ln" [../ecg_cnn.cpp:43]   --->   Operation 266 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i12 %tmp" [../ecg_cnn.cpp:43]   --->   Operation 267 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i11 %output_0, i64 0, i64 %zext_ln43" [../ecg_cnn.cpp:43]   --->   Operation 268 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i11 %output_1, i64 0, i64 %zext_ln43" [../ecg_cnn.cpp:43]   --->   Operation 269 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [../ecg_cnn.cpp:37]   --->   Operation 270 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 271 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln43 = store i11 %select_ln43, i12 %output_0_addr" [../ecg_cnn.cpp:43]   --->   Operation 271 'store' 'store_ln43' <Predicate = (!trunc_ln35_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx5118.exit" [../ecg_cnn.cpp:43]   --->   Operation 272 'br' 'br_ln43' <Predicate = (!trunc_ln35_1)> <Delay = 0.00>
ST_22 : Operation 273 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln43 = store i11 %select_ln43, i12 %output_1_addr" [../ecg_cnn.cpp:43]   --->   Operation 273 'store' 'store_ln43' <Predicate = (trunc_ln35_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_22 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx5118.exit" [../ecg_cnn.cpp:43]   --->   Operation 274 'br' 'br_ln43' <Predicate = (trunc_ln35_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_local_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_local_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_local_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_local_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_local_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_local_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_local_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01100000000000000000000]
f                     (alloca           ) [ 01111111100000000000000]
indvar_flatten        (alloca           ) [ 01000000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000]
input_read            (read             ) [ 00111111000000000000000]
specmemcore_ln21      (specmemcore      ) [ 00000000000000000000000]
specmemcore_ln21      (specmemcore      ) [ 00000000000000000000000]
specmemcore_ln21      (specmemcore      ) [ 00000000000000000000000]
specmemcore_ln21      (specmemcore      ) [ 00000000000000000000000]
specmemcore_ln21      (specmemcore      ) [ 00000000000000000000000]
specmemcore_ln21      (specmemcore      ) [ 00000000000000000000000]
specmemcore_ln21      (specmemcore      ) [ 00000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
store_ln35            (store            ) [ 00000000000000000000000]
store_ln36            (store            ) [ 00000000000000000000000]
br_ln35               (br               ) [ 00000000000000000000000]
indvar_flatten_load   (load             ) [ 00000000000000000000000]
icmp_ln35             (icmp             ) [ 01111111111111110000000]
add_ln35_1            (add              ) [ 00000000000000000000000]
br_ln35               (br               ) [ 00000000000000000000000]
store_ln35            (store            ) [ 00000000000000000000000]
i_load                (load             ) [ 00000000000000000000000]
icmp_ln36             (icmp             ) [ 01011111100000000000000]
select_ln35           (select           ) [ 01111111111111111111111]
shl_ln                (bitconcatenate   ) [ 00011111000000000000000]
zext_ln41             (zext             ) [ 00000000000000000000000]
add_ln41              (add              ) [ 00000000000000000000000]
trunc_ln41_1          (partselect       ) [ 00000000000000000000000]
sext_ln41_6           (sext             ) [ 00000000000000000000000]
INPUT_r_addr          (getelementptr    ) [ 01111111111100000000000]
add_ln41_2            (add              ) [ 00000000000000000000000]
store_ln36            (store            ) [ 00000000000000000000000]
add_ln41_3            (add              ) [ 00000000000000000000000]
zext_ln41_1           (zext             ) [ 00000000000000000000000]
add_ln41_4            (add              ) [ 00000000000000000000000]
trunc_ln41_5          (partselect       ) [ 00000000000000000000000]
sext_ln41_8           (sext             ) [ 00000000000000000000000]
INPUT_r_addr_1        (getelementptr    ) [ 01111111111110000000000]
add_ln41_6            (add              ) [ 00000000000000000000000]
zext_ln41_2           (zext             ) [ 00000000000000000000000]
add_ln41_7            (add              ) [ 00000000000000000000000]
trunc_ln41_9          (partselect       ) [ 00000000000000000000000]
sext_ln41_10          (sext             ) [ 00000000000000000000000]
INPUT_r_addr_2        (getelementptr    ) [ 01111111111111000000000]
add_ln41_9            (add              ) [ 00000000000000000000000]
zext_ln41_3           (zext             ) [ 00000000000000000000000]
add_ln41_10           (add              ) [ 00000000000000000000000]
trunc_ln41_s          (partselect       ) [ 00000000000000000000000]
sext_ln41_12          (sext             ) [ 00000000000000000000000]
INPUT_r_addr_3        (getelementptr    ) [ 01111111111111100000000]
add_ln41_12           (add              ) [ 00000000000000000000000]
zext_ln41_4           (zext             ) [ 00000000000000000000000]
add_ln41_13           (add              ) [ 00000000000000000000000]
trunc_ln41_3          (partselect       ) [ 00000000000000000000000]
sext_ln41_14          (sext             ) [ 00000000000000000000000]
INPUT_r_addr_4        (getelementptr    ) [ 01111111111111110000000]
add_ln41_15           (add              ) [ 00000000000000000000000]
zext_ln41_5           (zext             ) [ 00000000000000000000000]
add_ln41_16           (add              ) [ 00000000000000000000000]
trunc_ln41_7          (partselect       ) [ 00000000000000000000000]
sext_ln41_16          (sext             ) [ 00000000000000000000000]
INPUT_r_addr_5        (getelementptr    ) [ 01111111111111111000000]
add_ln41_18           (add              ) [ 00000000000000000000000]
zext_ln41_6           (zext             ) [ 00000000000000000000000]
add_ln41_19           (add              ) [ 00000000000000000000000]
trunc_ln41_11         (partselect       ) [ 00000000000000000000000]
sext_ln41_18          (sext             ) [ 00000000000000000000000]
INPUT_r_addr_6        (getelementptr    ) [ 01111111111111111100000]
f_load                (load             ) [ 00000000000000000000000]
add_ln35              (add              ) [ 00000000000000000000000]
select_ln35_1         (select           ) [ 00000000000000000000000]
zext_ln35             (zext             ) [ 01111111011111110000000]
w_local_0_addr        (getelementptr    ) [ 00100000010000000000000]
w_local_1_addr        (getelementptr    ) [ 00100000010000000000000]
w_local_2_addr        (getelementptr    ) [ 00100000010000000000000]
w_local_3_addr        (getelementptr    ) [ 00100000010000000000000]
trunc_ln35            (trunc            ) [ 00111111011111100000000]
trunc_ln35_1          (trunc            ) [ 01111111011111111111111]
lshr_ln               (partselect       ) [ 01111111011111111111111]
br_ln43               (br               ) [ 00000000000000000000000]
store_ln35            (store            ) [ 00000000000000000000000]
br_ln36               (br               ) [ 00000000000000000000000]
w_local_0_load        (load             ) [ 00011100001110000000000]
w_local_1_load        (load             ) [ 00011110001111000000000]
w_local_2_load        (load             ) [ 00011111001111100000000]
w_local_3_load        (load             ) [ 01011111001111110000000]
INPUT_r_load_req      (readreq          ) [ 00000000000000000000000]
INPUT_r_addr_read     (read             ) [ 00000000000000000000000]
trunc_ln41            (trunc            ) [ 00000100000010000000000]
INPUT_r_load_1_req    (readreq          ) [ 00000000000000000000000]
sext_ln41             (sext             ) [ 00000011000001100000000]
sext_ln41_7           (sext             ) [ 00000011000001100000000]
INPUT_r_addr_1_read   (read             ) [ 00000000000000000000000]
trunc_ln41_2          (trunc            ) [ 00000010000001000000000]
INPUT_r_load_2_req    (readreq          ) [ 00000000000000000000000]
sext_ln41_1           (sext             ) [ 01000001000000110000000]
sext_ln41_9           (sext             ) [ 01000001000000110000000]
INPUT_r_addr_2_read   (read             ) [ 00000000000000000000000]
trunc_ln41_4          (trunc            ) [ 00000001000000100000000]
INPUT_r_load_3_req    (readreq          ) [ 00000000000000000000000]
acc                   (sparsemux        ) [ 00000000000000000000000]
shl_i_i29_i_i         (bitconcatenate   ) [ 00000000000000000000000]
shl_i_i29_i_i_cast    (sext             ) [ 01000000000000010000000]
sext_ln41_2           (sext             ) [ 01100000000000011000000]
mul_ln41              (mul              ) [ 01000000000000010000000]
sext_ln41_11          (sext             ) [ 01100000000000011000000]
INPUT_r_addr_3_read   (read             ) [ 00000000000000000000000]
trunc_ln41_6          (trunc            ) [ 01000000000000010000000]
INPUT_r_load_4_req    (readreq          ) [ 00000000000000000000000]
w_local_4_addr        (getelementptr    ) [ 00100000000000001000000]
w_local_5_addr        (getelementptr    ) [ 00100000000000001000000]
w_local_6_addr        (getelementptr    ) [ 00100000000000001000000]
sext_ln41_3           (sext             ) [ 00110000000000001100000]
add_ln41_1            (add              ) [ 00000000000000000000000]
mul_ln41_1            (mul              ) [ 00100000000000001000000]
tmp_s                 (partselect       ) [ 00000000000000000000000]
shl_ln41_1            (bitconcatenate   ) [ 00100000000000001000000]
sext_ln41_13          (sext             ) [ 00110000000000001100000]
INPUT_r_addr_4_read   (read             ) [ 00000000000000000000000]
trunc_ln41_8          (trunc            ) [ 00100000000000001000000]
INPUT_r_load_5_req    (readreq          ) [ 00000000000000000000000]
w_local_4_load        (load             ) [ 00000000000000000000000]
w_local_4_load_cast   (sext             ) [ 00011000000000000110000]
w_local_5_load        (load             ) [ 00010000000000000100000]
w_local_6_load        (load             ) [ 00011000000000000110000]
add_ln41_5            (add              ) [ 00000000000000000000000]
mul_ln41_2            (mul              ) [ 00010000000000000100000]
tmp_62                (partselect       ) [ 00000000000000000000000]
shl_ln41_2            (bitconcatenate   ) [ 00010000000000000100000]
sext_ln41_15          (sext             ) [ 00011000000000000110000]
INPUT_r_addr_5_read   (read             ) [ 00000000000000000000000]
trunc_ln41_10         (trunc            ) [ 00010000000000000100000]
INPUT_r_load_6_req    (readreq          ) [ 00000000000000000000000]
sext_ln41_4           (sext             ) [ 00001100000000000011000]
add_ln41_8            (add              ) [ 00000000000000000000000]
mul_ln41_3            (mul              ) [ 00001000000000000010000]
tmp_63                (partselect       ) [ 00000000000000000000000]
shl_ln41_3            (bitconcatenate   ) [ 00001000000000000010000]
sext_ln41_17          (sext             ) [ 00001100000000000011000]
INPUT_r_addr_6_read   (read             ) [ 00000000000000000000000]
trunc_ln41_12         (trunc            ) [ 00001000000000000010000]
sext_ln41_5           (sext             ) [ 00000110000000000001100]
add_ln41_11           (add              ) [ 00000000000000000000000]
mul_ln41_4            (mul              ) [ 00000100000000000001000]
tmp_64                (partselect       ) [ 00000000000000000000000]
shl_ln41_4            (bitconcatenate   ) [ 00000100000000000001000]
sext_ln41_19          (sext             ) [ 00000110000000000001100]
add_ln41_14           (add              ) [ 00000000000000000000000]
mul_ln41_5            (mul              ) [ 00000010000000000000100]
tmp_65                (partselect       ) [ 00000000000000000000000]
shl_ln41_5            (bitconcatenate   ) [ 00000010000000000000100]
add_ln41_17           (add              ) [ 00000000000000000000000]
mul_ln41_6            (mul              ) [ 00000001000000000000010]
tmp_66                (partselect       ) [ 00000000000000000000000]
shl_ln41_6            (bitconcatenate   ) [ 00000001000000000000010]
add_ln41_20           (add              ) [ 00000000000000000000000]
trunc_ln41_13         (partselect       ) [ 00000000000000000000000]
trunc_ln6             (partselect       ) [ 00000000000000000000000]
icmp_ln43             (icmp             ) [ 00000000000000000000000]
select_ln43           (select           ) [ 01000000000000000000001]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000]
tmp                   (bitconcatenate   ) [ 00000000000000000000000]
zext_ln43             (zext             ) [ 00000000000000000000000]
output_0_addr         (getelementptr    ) [ 00000000000000000000000]
output_1_addr         (getelementptr    ) [ 00000000000000000000000]
specpipeline_ln37     (specpipeline     ) [ 00000000000000000000000]
store_ln43            (store            ) [ 00000000000000000000000]
br_ln43               (br               ) [ 00000000000000000000000]
store_ln43            (store            ) [ 00000000000000000000000]
br_ln43               (br               ) [ 00000000000000000000000]
ret_ln46              (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_local_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_local_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_local_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_local_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w_local_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_local_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_local_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_local_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w_local_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_local_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w_local_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_local_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w_local_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_local_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i9.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i12.i9"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV1_F_CONV1_X_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="i_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="f_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvar_flatten_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="w_local_0_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_local_0_addr/8 "/>
</bind>
</comp>

<comp id="193" class="1004" name="w_local_1_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_local_1_addr/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="w_local_2_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_local_2_addr/8 "/>
</bind>
</comp>

<comp id="207" class="1004" name="w_local_3_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="4" slack="0"/>
<pin id="211" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_local_3_addr/8 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_local_0_load/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_local_1_load/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_local_2_load/8 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_local_3_load/8 "/>
</bind>
</comp>

<comp id="238" class="1004" name="w_local_4_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="7"/>
<pin id="242" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_local_4_addr/15 "/>
</bind>
</comp>

<comp id="245" class="1004" name="w_local_5_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="7"/>
<pin id="249" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_local_5_addr/15 "/>
</bind>
</comp>

<comp id="252" class="1004" name="w_local_6_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="7"/>
<pin id="256" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_local_6_addr/15 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_local_4_load/15 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_local_5_load/15 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_local_6_load/15 "/>
</bind>
</comp>

<comp id="277" class="1004" name="output_0_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="12" slack="0"/>
<pin id="281" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/22 "/>
</bind>
</comp>

<comp id="284" class="1004" name="output_1_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="12" slack="0"/>
<pin id="288" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_addr/22 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln43_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="11" slack="1"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/22 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln43_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="0"/>
<pin id="299" dir="0" index="1" bw="11" slack="1"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/22 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_readreq_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="1"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="INPUT_r_load_req/3 INPUT_r_load_1_req/4 INPUT_r_load_2_req/5 INPUT_r_load_3_req/6 INPUT_r_load_4_req/7 INPUT_r_load_5_req/8 INPUT_r_load_6_req/9 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="9"/>
<pin id="313" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="INPUT_r_addr_read/11 INPUT_r_addr_1_read/12 INPUT_r_addr_2_read/13 INPUT_r_addr_3_read/14 INPUT_r_addr_4_read/15 INPUT_r_addr_5_read/16 INPUT_r_addr_6_read/17 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln0_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="13" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln35_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln36_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="10" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="indvar_flatten_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="13" slack="0"/>
<pin id="332" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln35_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="13" slack="0"/>
<pin id="335" dir="0" index="1" bw="13" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln35_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="13" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln35_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="13" slack="0"/>
<pin id="347" dir="0" index="1" bw="13" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="i_load_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="1"/>
<pin id="352" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln36_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="0" index="1" bw="10" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln35_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="10" slack="0"/>
<pin id="362" dir="0" index="2" bw="10" slack="0"/>
<pin id="363" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="shl_ln_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="0" index="1" bw="10" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln41_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln41_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="1"/>
<pin id="382" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln41_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="63" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="0" index="3" bw="7" slack="0"/>
<pin id="389" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_1/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln41_6_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="63" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_6/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="INPUT_r_addr_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_r_addr/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln41_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_2/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln36_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="0" index="1" bw="10" slack="1"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln41_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="1"/>
<pin id="417" dir="0" index="1" bw="3" slack="0"/>
<pin id="418" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_3/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln41_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln41_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="2"/>
<pin id="427" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_4/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln41_5_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="63" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="0" index="3" bw="7" slack="0"/>
<pin id="434" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_5/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sext_ln41_8_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="63" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_8/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="INPUT_r_addr_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="0"/>
<pin id="445" dir="0" index="1" bw="64" slack="0"/>
<pin id="446" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_r_addr_1/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln41_6_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="11" slack="2"/>
<pin id="451" dir="0" index="1" bw="4" slack="0"/>
<pin id="452" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_6/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln41_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_2/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln41_7_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="0"/>
<pin id="460" dir="0" index="1" bw="64" slack="3"/>
<pin id="461" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_7/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln41_9_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="63" slack="0"/>
<pin id="465" dir="0" index="1" bw="64" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="0" index="3" bw="7" slack="0"/>
<pin id="468" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_9/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sext_ln41_10_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="63" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_10/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="INPUT_r_addr_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="0" index="1" bw="64" slack="0"/>
<pin id="480" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_r_addr_2/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln41_9_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="11" slack="3"/>
<pin id="485" dir="0" index="1" bw="4" slack="0"/>
<pin id="486" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_9/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln41_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="11" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_3/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln41_10_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="0"/>
<pin id="494" dir="0" index="1" bw="64" slack="4"/>
<pin id="495" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_10/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln41_s_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="63" slack="0"/>
<pin id="499" dir="0" index="1" bw="64" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="0" index="3" bw="7" slack="0"/>
<pin id="502" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_s/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sext_ln41_12_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="63" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_12/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="INPUT_r_addr_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="0"/>
<pin id="514" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_r_addr_3/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln41_12_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="4"/>
<pin id="519" dir="0" index="1" bw="5" slack="0"/>
<pin id="520" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_12/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln41_4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="11" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_4/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln41_13_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="11" slack="0"/>
<pin id="528" dir="0" index="1" bw="64" slack="5"/>
<pin id="529" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_13/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln41_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="63" slack="0"/>
<pin id="533" dir="0" index="1" bw="64" slack="0"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="0" index="3" bw="7" slack="0"/>
<pin id="536" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_3/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sext_ln41_14_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="63" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_14/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="INPUT_r_addr_4_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="0"/>
<pin id="547" dir="0" index="1" bw="64" slack="0"/>
<pin id="548" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_r_addr_4/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln41_15_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="11" slack="5"/>
<pin id="553" dir="0" index="1" bw="5" slack="0"/>
<pin id="554" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_15/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln41_5_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="11" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_5/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln41_16_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="11" slack="0"/>
<pin id="562" dir="0" index="1" bw="64" slack="6"/>
<pin id="563" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_16/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="trunc_ln41_7_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="63" slack="0"/>
<pin id="567" dir="0" index="1" bw="64" slack="0"/>
<pin id="568" dir="0" index="2" bw="1" slack="0"/>
<pin id="569" dir="0" index="3" bw="7" slack="0"/>
<pin id="570" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_7/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sext_ln41_16_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="63" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_16/7 "/>
</bind>
</comp>

<comp id="579" class="1004" name="INPUT_r_addr_5_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="0"/>
<pin id="582" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_r_addr_5/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln41_18_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="11" slack="5"/>
<pin id="587" dir="0" index="1" bw="5" slack="0"/>
<pin id="588" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_18/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln41_6_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_6/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln41_19_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="0"/>
<pin id="596" dir="0" index="1" bw="64" slack="6"/>
<pin id="597" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_19/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="trunc_ln41_11_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="63" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="0" index="3" bw="7" slack="0"/>
<pin id="604" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_11/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="sext_ln41_18_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="63" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_18/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="INPUT_r_addr_6_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="0"/>
<pin id="615" dir="0" index="1" bw="64" slack="0"/>
<pin id="616" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_r_addr_6/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="f_load_load_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="7"/>
<pin id="621" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_load/8 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln35_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/8 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln35_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="6"/>
<pin id="630" dir="0" index="1" bw="4" slack="0"/>
<pin id="631" dir="0" index="2" bw="4" slack="0"/>
<pin id="632" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/8 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln35_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/8 "/>
</bind>
</comp>

<comp id="643" class="1004" name="trunc_ln35_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="0"/>
<pin id="645" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/8 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln35_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_1/8 "/>
</bind>
</comp>

<comp id="651" class="1004" name="lshr_ln_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="0"/>
<pin id="653" dir="0" index="1" bw="4" slack="0"/>
<pin id="654" dir="0" index="2" bw="1" slack="0"/>
<pin id="655" dir="0" index="3" bw="3" slack="0"/>
<pin id="656" dir="1" index="4" bw="2" slack="14"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/8 "/>
</bind>
</comp>

<comp id="661" class="1004" name="store_ln35_store_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="0"/>
<pin id="663" dir="0" index="1" bw="4" slack="7"/>
<pin id="664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="trunc_ln41_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="0"/>
<pin id="668" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/11 "/>
</bind>
</comp>

<comp id="670" class="1004" name="sext_ln41_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="3"/>
<pin id="672" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/12 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sext_ln41_7_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="12" slack="1"/>
<pin id="675" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_7/12 "/>
</bind>
</comp>

<comp id="676" class="1004" name="trunc_ln41_2_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="0"/>
<pin id="678" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_2/12 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sext_ln41_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="4"/>
<pin id="682" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_1/13 "/>
</bind>
</comp>

<comp id="683" class="1004" name="sext_ln41_9_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="12" slack="1"/>
<pin id="685" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_9/13 "/>
</bind>
</comp>

<comp id="686" class="1004" name="trunc_ln41_4_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="0"/>
<pin id="688" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_4/13 "/>
</bind>
</comp>

<comp id="690" class="1004" name="acc_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="0"/>
<pin id="692" dir="0" index="1" bw="3" slack="0"/>
<pin id="693" dir="0" index="2" bw="9" slack="0"/>
<pin id="694" dir="0" index="3" bw="3" slack="0"/>
<pin id="695" dir="0" index="4" bw="9" slack="0"/>
<pin id="696" dir="0" index="5" bw="3" slack="0"/>
<pin id="697" dir="0" index="6" bw="9" slack="0"/>
<pin id="698" dir="0" index="7" bw="3" slack="0"/>
<pin id="699" dir="0" index="8" bw="9" slack="0"/>
<pin id="700" dir="0" index="9" bw="3" slack="0"/>
<pin id="701" dir="0" index="10" bw="9" slack="0"/>
<pin id="702" dir="0" index="11" bw="3" slack="0"/>
<pin id="703" dir="0" index="12" bw="9" slack="0"/>
<pin id="704" dir="0" index="13" bw="3" slack="0"/>
<pin id="705" dir="0" index="14" bw="9" slack="0"/>
<pin id="706" dir="0" index="15" bw="3" slack="0"/>
<pin id="707" dir="0" index="16" bw="9" slack="0"/>
<pin id="708" dir="0" index="17" bw="9" slack="0"/>
<pin id="709" dir="0" index="18" bw="3" slack="6"/>
<pin id="710" dir="1" index="19" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="acc/14 "/>
</bind>
</comp>

<comp id="729" class="1004" name="shl_i_i29_i_i_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="18" slack="0"/>
<pin id="731" dir="0" index="1" bw="9" slack="0"/>
<pin id="732" dir="0" index="2" bw="1" slack="0"/>
<pin id="733" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_i_i29_i_i/14 "/>
</bind>
</comp>

<comp id="737" class="1004" name="shl_i_i29_i_i_cast_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="18" slack="0"/>
<pin id="739" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="shl_i_i29_i_i_cast/14 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sext_ln41_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="10" slack="5"/>
<pin id="743" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_2/14 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sext_ln41_11_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="12" slack="1"/>
<pin id="746" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_11/14 "/>
</bind>
</comp>

<comp id="747" class="1004" name="trunc_ln41_6_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="0"/>
<pin id="749" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_6/14 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln41_3_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="10" slack="6"/>
<pin id="753" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_3/15 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_s_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="12" slack="0"/>
<pin id="756" dir="0" index="1" bw="21" slack="0"/>
<pin id="757" dir="0" index="2" bw="5" slack="0"/>
<pin id="758" dir="0" index="3" bw="6" slack="0"/>
<pin id="759" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="763" class="1004" name="shl_ln41_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="21" slack="0"/>
<pin id="765" dir="0" index="1" bw="12" slack="0"/>
<pin id="766" dir="0" index="2" bw="1" slack="0"/>
<pin id="767" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln41_1/15 "/>
</bind>
</comp>

<comp id="771" class="1004" name="sext_ln41_13_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="12" slack="1"/>
<pin id="773" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_13/15 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln41_8_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="0"/>
<pin id="776" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_8/15 "/>
</bind>
</comp>

<comp id="778" class="1004" name="w_local_4_load_cast_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="9" slack="0"/>
<pin id="780" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="w_local_4_load_cast/16 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_62_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="12" slack="0"/>
<pin id="784" dir="0" index="1" bw="21" slack="0"/>
<pin id="785" dir="0" index="2" bw="5" slack="0"/>
<pin id="786" dir="0" index="3" bw="6" slack="0"/>
<pin id="787" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/16 "/>
</bind>
</comp>

<comp id="791" class="1004" name="shl_ln41_2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="21" slack="0"/>
<pin id="793" dir="0" index="1" bw="12" slack="0"/>
<pin id="794" dir="0" index="2" bw="1" slack="0"/>
<pin id="795" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln41_2/16 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sext_ln41_15_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="12" slack="1"/>
<pin id="801" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_15/16 "/>
</bind>
</comp>

<comp id="802" class="1004" name="trunc_ln41_10_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="0"/>
<pin id="804" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_10/16 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sext_ln41_4_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="10" slack="1"/>
<pin id="808" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_4/17 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_63_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="12" slack="0"/>
<pin id="811" dir="0" index="1" bw="21" slack="0"/>
<pin id="812" dir="0" index="2" bw="5" slack="0"/>
<pin id="813" dir="0" index="3" bw="6" slack="0"/>
<pin id="814" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_63/17 "/>
</bind>
</comp>

<comp id="818" class="1004" name="shl_ln41_3_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="21" slack="0"/>
<pin id="820" dir="0" index="1" bw="12" slack="0"/>
<pin id="821" dir="0" index="2" bw="1" slack="0"/>
<pin id="822" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln41_3/17 "/>
</bind>
</comp>

<comp id="826" class="1004" name="sext_ln41_17_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="12" slack="1"/>
<pin id="828" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_17/17 "/>
</bind>
</comp>

<comp id="829" class="1004" name="trunc_ln41_12_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="0"/>
<pin id="831" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_12/17 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sext_ln41_5_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="11" slack="2"/>
<pin id="835" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_5/18 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_64_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="12" slack="0"/>
<pin id="838" dir="0" index="1" bw="21" slack="0"/>
<pin id="839" dir="0" index="2" bw="5" slack="0"/>
<pin id="840" dir="0" index="3" bw="6" slack="0"/>
<pin id="841" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_64/18 "/>
</bind>
</comp>

<comp id="845" class="1004" name="shl_ln41_4_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="21" slack="0"/>
<pin id="847" dir="0" index="1" bw="12" slack="0"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln41_4/18 "/>
</bind>
</comp>

<comp id="853" class="1004" name="sext_ln41_19_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="12" slack="1"/>
<pin id="855" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_19/18 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_65_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="12" slack="0"/>
<pin id="858" dir="0" index="1" bw="21" slack="0"/>
<pin id="859" dir="0" index="2" bw="5" slack="0"/>
<pin id="860" dir="0" index="3" bw="6" slack="0"/>
<pin id="861" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_65/19 "/>
</bind>
</comp>

<comp id="865" class="1004" name="shl_ln41_5_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="21" slack="0"/>
<pin id="867" dir="0" index="1" bw="12" slack="0"/>
<pin id="868" dir="0" index="2" bw="1" slack="0"/>
<pin id="869" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln41_5/19 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_66_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="12" slack="0"/>
<pin id="875" dir="0" index="1" bw="21" slack="0"/>
<pin id="876" dir="0" index="2" bw="5" slack="0"/>
<pin id="877" dir="0" index="3" bw="6" slack="0"/>
<pin id="878" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/20 "/>
</bind>
</comp>

<comp id="882" class="1004" name="shl_ln41_6_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="21" slack="0"/>
<pin id="884" dir="0" index="1" bw="12" slack="0"/>
<pin id="885" dir="0" index="2" bw="1" slack="0"/>
<pin id="886" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln41_6/20 "/>
</bind>
</comp>

<comp id="890" class="1004" name="trunc_ln41_13_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="12" slack="0"/>
<pin id="892" dir="0" index="1" bw="21" slack="0"/>
<pin id="893" dir="0" index="2" bw="5" slack="0"/>
<pin id="894" dir="0" index="3" bw="6" slack="0"/>
<pin id="895" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_13/21 "/>
</bind>
</comp>

<comp id="899" class="1004" name="trunc_ln6_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="11" slack="0"/>
<pin id="901" dir="0" index="1" bw="21" slack="0"/>
<pin id="902" dir="0" index="2" bw="5" slack="0"/>
<pin id="903" dir="0" index="3" bw="6" slack="0"/>
<pin id="904" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/21 "/>
</bind>
</comp>

<comp id="908" class="1004" name="icmp_ln43_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="12" slack="0"/>
<pin id="910" dir="0" index="1" bw="12" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/21 "/>
</bind>
</comp>

<comp id="914" class="1004" name="select_ln43_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="11" slack="0"/>
<pin id="917" dir="0" index="2" bw="11" slack="0"/>
<pin id="918" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/21 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="12" slack="0"/>
<pin id="924" dir="0" index="1" bw="10" slack="20"/>
<pin id="925" dir="0" index="2" bw="2" slack="14"/>
<pin id="926" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/22 "/>
</bind>
</comp>

<comp id="928" class="1004" name="zext_ln43_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="12" slack="0"/>
<pin id="930" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/22 "/>
</bind>
</comp>

<comp id="934" class="1007" name="grp_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="12" slack="0"/>
<pin id="936" dir="0" index="1" bw="11" slack="0"/>
<pin id="937" dir="0" index="2" bw="18" slack="0"/>
<pin id="938" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln41/12 add_ln41_1/14 "/>
</bind>
</comp>

<comp id="943" class="1007" name="grp_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="12" slack="0"/>
<pin id="945" dir="0" index="1" bw="10" slack="0"/>
<pin id="946" dir="0" index="2" bw="21" slack="0"/>
<pin id="947" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln41_1/13 add_ln41_5/15 "/>
</bind>
</comp>

<comp id="952" class="1007" name="grp_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="12" slack="0"/>
<pin id="954" dir="0" index="1" bw="10" slack="0"/>
<pin id="955" dir="0" index="2" bw="21" slack="0"/>
<pin id="956" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln41_2/14 add_ln41_8/16 "/>
</bind>
</comp>

<comp id="961" class="1007" name="grp_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="12" slack="0"/>
<pin id="963" dir="0" index="1" bw="10" slack="0"/>
<pin id="964" dir="0" index="2" bw="21" slack="0"/>
<pin id="965" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln41_3/15 add_ln41_11/17 "/>
</bind>
</comp>

<comp id="970" class="1007" name="grp_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="12" slack="0"/>
<pin id="972" dir="0" index="1" bw="9" slack="0"/>
<pin id="973" dir="0" index="2" bw="21" slack="0"/>
<pin id="974" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln41_4/16 add_ln41_14/18 "/>
</bind>
</comp>

<comp id="979" class="1007" name="grp_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="12" slack="0"/>
<pin id="981" dir="0" index="1" bw="10" slack="0"/>
<pin id="982" dir="0" index="2" bw="21" slack="0"/>
<pin id="983" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln41_5/17 add_ln41_17/19 "/>
</bind>
</comp>

<comp id="988" class="1007" name="grp_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="12" slack="0"/>
<pin id="990" dir="0" index="1" bw="11" slack="0"/>
<pin id="991" dir="0" index="2" bw="21" slack="0"/>
<pin id="992" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln41_6/18 add_ln41_20/20 "/>
</bind>
</comp>

<comp id="998" class="1005" name="i_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="10" slack="0"/>
<pin id="1000" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1005" class="1005" name="f_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="4" slack="0"/>
<pin id="1007" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1012" class="1005" name="indvar_flatten_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="13" slack="0"/>
<pin id="1014" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1019" class="1005" name="input_read_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="64" slack="1"/>
<pin id="1021" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="1030" class="1005" name="icmp_ln35_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="1"/>
<pin id="1032" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="icmp_ln36_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="6"/>
<pin id="1036" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="select_ln35_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="10" slack="20"/>
<pin id="1041" dir="1" index="1" bw="10" slack="20"/>
</pin_list>
<bind>
<opset="select_ln35 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="shl_ln_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="11" slack="1"/>
<pin id="1046" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1054" class="1005" name="INPUT_r_addr_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="16" slack="1"/>
<pin id="1056" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_r_addr "/>
</bind>
</comp>

<comp id="1060" class="1005" name="INPUT_r_addr_1_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="16" slack="1"/>
<pin id="1062" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_r_addr_1 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="INPUT_r_addr_2_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="16" slack="1"/>
<pin id="1068" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_r_addr_2 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="INPUT_r_addr_3_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="1"/>
<pin id="1074" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_r_addr_3 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="INPUT_r_addr_4_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="16" slack="1"/>
<pin id="1080" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_r_addr_4 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="INPUT_r_addr_5_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="16" slack="1"/>
<pin id="1086" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_r_addr_5 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="INPUT_r_addr_6_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="16" slack="2"/>
<pin id="1092" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="INPUT_r_addr_6 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="zext_ln35_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="64" slack="7"/>
<pin id="1098" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="w_local_0_addr_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="3" slack="1"/>
<pin id="1105" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_local_0_addr "/>
</bind>
</comp>

<comp id="1108" class="1005" name="w_local_1_addr_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="3" slack="1"/>
<pin id="1110" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_local_1_addr "/>
</bind>
</comp>

<comp id="1113" class="1005" name="w_local_2_addr_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="3" slack="1"/>
<pin id="1115" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_local_2_addr "/>
</bind>
</comp>

<comp id="1118" class="1005" name="w_local_3_addr_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="3" slack="1"/>
<pin id="1120" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_local_3_addr "/>
</bind>
</comp>

<comp id="1123" class="1005" name="trunc_ln35_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="3" slack="6"/>
<pin id="1125" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln35 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="trunc_ln35_1_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="14"/>
<pin id="1130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln35_1 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="lshr_ln_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="2" slack="14"/>
<pin id="1134" dir="1" index="1" bw="2" slack="14"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1137" class="1005" name="w_local_0_load_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="11" slack="3"/>
<pin id="1139" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="w_local_0_load "/>
</bind>
</comp>

<comp id="1142" class="1005" name="w_local_1_load_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="10" slack="4"/>
<pin id="1144" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="w_local_1_load "/>
</bind>
</comp>

<comp id="1147" class="1005" name="w_local_2_load_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="10" slack="5"/>
<pin id="1149" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="w_local_2_load "/>
</bind>
</comp>

<comp id="1152" class="1005" name="w_local_3_load_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="10" slack="6"/>
<pin id="1154" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="w_local_3_load "/>
</bind>
</comp>

<comp id="1157" class="1005" name="trunc_ln41_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="12" slack="1"/>
<pin id="1159" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="sext_ln41_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="21" slack="1"/>
<pin id="1164" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="sext_ln41_7_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="21" slack="1"/>
<pin id="1169" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41_7 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="trunc_ln41_2_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="12" slack="1"/>
<pin id="1174" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_2 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="sext_ln41_1_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="21" slack="1"/>
<pin id="1179" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41_1 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="sext_ln41_9_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="21" slack="1"/>
<pin id="1184" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41_9 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="trunc_ln41_4_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="12" slack="1"/>
<pin id="1189" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_4 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="shl_i_i29_i_i_cast_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="21" slack="1"/>
<pin id="1194" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="shl_i_i29_i_i_cast "/>
</bind>
</comp>

<comp id="1197" class="1005" name="sext_ln41_2_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="21" slack="1"/>
<pin id="1199" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41_2 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="sext_ln41_11_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="21" slack="1"/>
<pin id="1204" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41_11 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="trunc_ln41_6_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="12" slack="1"/>
<pin id="1209" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_6 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="w_local_4_addr_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="3" slack="1"/>
<pin id="1214" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_local_4_addr "/>
</bind>
</comp>

<comp id="1217" class="1005" name="w_local_5_addr_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="3" slack="1"/>
<pin id="1219" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_local_5_addr "/>
</bind>
</comp>

<comp id="1222" class="1005" name="w_local_6_addr_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="3" slack="1"/>
<pin id="1224" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_local_6_addr "/>
</bind>
</comp>

<comp id="1227" class="1005" name="sext_ln41_3_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="21" slack="1"/>
<pin id="1229" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41_3 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="shl_ln41_1_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="21" slack="1"/>
<pin id="1234" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln41_1 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="sext_ln41_13_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="21" slack="1"/>
<pin id="1239" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41_13 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="trunc_ln41_8_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="12" slack="1"/>
<pin id="1244" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_8 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="w_local_4_load_cast_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="21" slack="1"/>
<pin id="1249" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="w_local_4_load_cast "/>
</bind>
</comp>

<comp id="1252" class="1005" name="w_local_5_load_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="10" slack="1"/>
<pin id="1254" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_local_5_load "/>
</bind>
</comp>

<comp id="1257" class="1005" name="w_local_6_load_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="11" slack="2"/>
<pin id="1259" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="w_local_6_load "/>
</bind>
</comp>

<comp id="1262" class="1005" name="shl_ln41_2_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="21" slack="1"/>
<pin id="1264" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln41_2 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="sext_ln41_15_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="21" slack="1"/>
<pin id="1269" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41_15 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="trunc_ln41_10_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="12" slack="1"/>
<pin id="1274" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_10 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="sext_ln41_4_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="21" slack="1"/>
<pin id="1279" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41_4 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="shl_ln41_3_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="21" slack="1"/>
<pin id="1284" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln41_3 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="sext_ln41_17_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="21" slack="1"/>
<pin id="1289" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41_17 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="trunc_ln41_12_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="12" slack="1"/>
<pin id="1294" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_12 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="sext_ln41_5_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="21" slack="1"/>
<pin id="1299" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41_5 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="shl_ln41_4_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="21" slack="1"/>
<pin id="1304" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln41_4 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="sext_ln41_19_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="21" slack="1"/>
<pin id="1309" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41_19 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="shl_ln41_5_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="21" slack="1"/>
<pin id="1314" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln41_5 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="shl_ln41_6_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="21" slack="1"/>
<pin id="1319" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln41_6 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="select_ln43_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="11" slack="1"/>
<pin id="1324" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln43 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="171"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="92" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="92" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="92" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="92" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="186" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="193" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="200" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="207" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="92" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="18" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="92" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="92" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="238" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="245" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="252" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="4" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="92" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="6" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="92" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="277" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="284" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="74" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="76" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="98" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="58" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="330" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="60" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="56" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="350" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="64" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="359" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="390"><net_src comp="68" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="379" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="22" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="70" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="397"><net_src comp="384" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="0" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="359" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="72" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="78" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="435"><net_src comp="68" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="424" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="22" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="70" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="442"><net_src comp="429" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="0" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="80" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="449" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="469"><net_src comp="68" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="458" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="22" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="70" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="476"><net_src comp="463" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="0" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="82" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="483" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="503"><net_src comp="68" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="492" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="22" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="70" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="510"><net_src comp="497" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="0" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="84" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="537"><net_src comp="68" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="526" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="22" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="70" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="544"><net_src comp="531" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="0" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="541" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="86" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="551" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="571"><net_src comp="68" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="560" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="22" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="70" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="578"><net_src comp="565" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="0" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="88" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="585" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="605"><net_src comp="68" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="594" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="22" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="608"><net_src comp="70" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="612"><net_src comp="599" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="0" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="609" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="626"><net_src comp="619" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="90" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="622" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="634"><net_src comp="619" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="638"><net_src comp="628" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="642"><net_src comp="635" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="646"><net_src comp="628" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="628" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="657"><net_src comp="94" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="628" pin="3"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="22" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="96" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="665"><net_src comp="628" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="310" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="679"><net_src comp="310" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="689"><net_src comp="310" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="711"><net_src comp="100" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="712"><net_src comp="102" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="713"><net_src comp="104" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="714"><net_src comp="106" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="715"><net_src comp="108" pin="0"/><net_sink comp="690" pin=4"/></net>

<net id="716"><net_src comp="110" pin="0"/><net_sink comp="690" pin=5"/></net>

<net id="717"><net_src comp="112" pin="0"/><net_sink comp="690" pin=6"/></net>

<net id="718"><net_src comp="114" pin="0"/><net_sink comp="690" pin=7"/></net>

<net id="719"><net_src comp="116" pin="0"/><net_sink comp="690" pin=8"/></net>

<net id="720"><net_src comp="118" pin="0"/><net_sink comp="690" pin=9"/></net>

<net id="721"><net_src comp="120" pin="0"/><net_sink comp="690" pin=10"/></net>

<net id="722"><net_src comp="122" pin="0"/><net_sink comp="690" pin=11"/></net>

<net id="723"><net_src comp="124" pin="0"/><net_sink comp="690" pin=12"/></net>

<net id="724"><net_src comp="126" pin="0"/><net_sink comp="690" pin=13"/></net>

<net id="725"><net_src comp="128" pin="0"/><net_sink comp="690" pin=14"/></net>

<net id="726"><net_src comp="130" pin="0"/><net_sink comp="690" pin=15"/></net>

<net id="727"><net_src comp="132" pin="0"/><net_sink comp="690" pin=16"/></net>

<net id="728"><net_src comp="134" pin="0"/><net_sink comp="690" pin=17"/></net>

<net id="734"><net_src comp="136" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="690" pin="19"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="138" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="740"><net_src comp="729" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="750"><net_src comp="310" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="760"><net_src comp="140" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="142" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="762"><net_src comp="144" pin="0"/><net_sink comp="754" pin=3"/></net>

<net id="768"><net_src comp="146" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="754" pin="4"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="138" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="777"><net_src comp="310" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="259" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="788"><net_src comp="140" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="142" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="790"><net_src comp="144" pin="0"/><net_sink comp="782" pin=3"/></net>

<net id="796"><net_src comp="146" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="782" pin="4"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="138" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="805"><net_src comp="310" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="815"><net_src comp="140" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="142" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="817"><net_src comp="144" pin="0"/><net_sink comp="809" pin=3"/></net>

<net id="823"><net_src comp="146" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="809" pin="4"/><net_sink comp="818" pin=1"/></net>

<net id="825"><net_src comp="138" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="832"><net_src comp="310" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="842"><net_src comp="140" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="142" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="844"><net_src comp="144" pin="0"/><net_sink comp="836" pin=3"/></net>

<net id="850"><net_src comp="146" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="836" pin="4"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="138" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="862"><net_src comp="140" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="142" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="864"><net_src comp="144" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="870"><net_src comp="146" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="856" pin="4"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="138" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="879"><net_src comp="140" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="142" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="881"><net_src comp="144" pin="0"/><net_sink comp="873" pin=3"/></net>

<net id="887"><net_src comp="146" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="873" pin="4"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="138" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="896"><net_src comp="140" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="142" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="898"><net_src comp="144" pin="0"/><net_sink comp="890" pin=3"/></net>

<net id="905"><net_src comp="148" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="142" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="907"><net_src comp="150" pin="0"/><net_sink comp="899" pin=3"/></net>

<net id="912"><net_src comp="890" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="152" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="919"><net_src comp="908" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="899" pin="4"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="154" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="927"><net_src comp="164" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="931"><net_src comp="922" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="939"><net_src comp="673" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="670" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="737" pin="1"/><net_sink comp="934" pin=2"/></net>

<net id="942"><net_src comp="934" pin="3"/><net_sink comp="754" pin=1"/></net>

<net id="948"><net_src comp="683" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="680" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="950"><net_src comp="763" pin="3"/><net_sink comp="943" pin=2"/></net>

<net id="951"><net_src comp="943" pin="3"/><net_sink comp="782" pin=1"/></net>

<net id="957"><net_src comp="744" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="741" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="791" pin="3"/><net_sink comp="952" pin=2"/></net>

<net id="960"><net_src comp="952" pin="3"/><net_sink comp="809" pin=1"/></net>

<net id="966"><net_src comp="771" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="751" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="818" pin="3"/><net_sink comp="961" pin=2"/></net>

<net id="969"><net_src comp="961" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="975"><net_src comp="799" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="778" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="977"><net_src comp="845" pin="3"/><net_sink comp="970" pin=2"/></net>

<net id="978"><net_src comp="970" pin="3"/><net_sink comp="856" pin=1"/></net>

<net id="984"><net_src comp="826" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="985"><net_src comp="806" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="986"><net_src comp="865" pin="3"/><net_sink comp="979" pin=2"/></net>

<net id="987"><net_src comp="979" pin="3"/><net_sink comp="873" pin=1"/></net>

<net id="993"><net_src comp="853" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="994"><net_src comp="833" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="995"><net_src comp="882" pin="3"/><net_sink comp="988" pin=2"/></net>

<net id="996"><net_src comp="988" pin="3"/><net_sink comp="890" pin=1"/></net>

<net id="997"><net_src comp="988" pin="3"/><net_sink comp="899" pin=1"/></net>

<net id="1001"><net_src comp="168" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1004"><net_src comp="998" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1008"><net_src comp="172" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1011"><net_src comp="1005" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1015"><net_src comp="176" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1018"><net_src comp="1012" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1022"><net_src comp="180" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="1024"><net_src comp="1019" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="1025"><net_src comp="1019" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="1026"><net_src comp="1019" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="1027"><net_src comp="1019" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1028"><net_src comp="1019" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1029"><net_src comp="1019" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1033"><net_src comp="333" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="353" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1042"><net_src comp="359" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1047"><net_src comp="367" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1050"><net_src comp="1044" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1051"><net_src comp="1044" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1052"><net_src comp="1044" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1053"><net_src comp="1044" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1057"><net_src comp="398" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1063"><net_src comp="443" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1069"><net_src comp="477" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1075"><net_src comp="511" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1081"><net_src comp="545" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1087"><net_src comp="579" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1093"><net_src comp="613" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1099"><net_src comp="635" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1102"><net_src comp="1096" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1106"><net_src comp="186" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1111"><net_src comp="193" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1116"><net_src comp="200" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1121"><net_src comp="207" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1126"><net_src comp="643" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="690" pin=18"/></net>

<net id="1131"><net_src comp="647" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1135"><net_src comp="651" pin="4"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="922" pin=2"/></net>

<net id="1140"><net_src comp="214" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1145"><net_src comp="220" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1150"><net_src comp="226" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1155"><net_src comp="232" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1160"><net_src comp="666" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1165"><net_src comp="670" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1170"><net_src comp="673" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1175"><net_src comp="676" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1180"><net_src comp="680" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1185"><net_src comp="683" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1190"><net_src comp="686" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1195"><net_src comp="737" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1200"><net_src comp="741" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1205"><net_src comp="744" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1210"><net_src comp="747" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1215"><net_src comp="238" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1220"><net_src comp="245" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1225"><net_src comp="252" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1230"><net_src comp="751" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1235"><net_src comp="763" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1240"><net_src comp="771" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1245"><net_src comp="774" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1250"><net_src comp="778" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1255"><net_src comp="265" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1260"><net_src comp="271" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1265"><net_src comp="791" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1270"><net_src comp="799" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1275"><net_src comp="802" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1280"><net_src comp="806" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="1285"><net_src comp="818" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1290"><net_src comp="826" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1295"><net_src comp="829" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1300"><net_src comp="833" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1305"><net_src comp="845" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1310"><net_src comp="853" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1315"><net_src comp="865" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1320"><net_src comp="882" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1325"><net_src comp="914" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="297" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: INPUT_r | {}
	Port: output_0 | {22 }
	Port: output_1 | {22 }
	Port: w_local_0 | {}
	Port: w_local_1 | {}
	Port: w_local_2 | {}
	Port: w_local_3 | {}
	Port: w_local_4 | {}
	Port: w_local_5 | {}
	Port: w_local_6 | {}
 - Input state : 
	Port: conv1d_relu : INPUT_r | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: conv1d_relu : input_r_r | {1 }
	Port: conv1d_relu : w_local_0 | {8 9 }
	Port: conv1d_relu : w_local_1 | {8 9 }
	Port: conv1d_relu : w_local_2 | {8 9 }
	Port: conv1d_relu : w_local_3 | {8 9 }
	Port: conv1d_relu : w_local_4 | {15 16 }
	Port: conv1d_relu : w_local_5 | {15 16 }
	Port: conv1d_relu : w_local_6 | {15 16 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln35 : 1
		store_ln36 : 1
		indvar_flatten_load : 1
		icmp_ln35 : 2
		add_ln35_1 : 2
		br_ln35 : 3
		store_ln35 : 3
	State 2
		icmp_ln36 : 1
		select_ln35 : 2
		shl_ln : 3
		zext_ln41 : 4
		add_ln41 : 5
		trunc_ln41_1 : 6
		sext_ln41_6 : 7
		INPUT_r_addr : 8
		add_ln41_2 : 3
		store_ln36 : 4
	State 3
		zext_ln41_1 : 1
		add_ln41_4 : 2
		trunc_ln41_5 : 3
		sext_ln41_8 : 4
		INPUT_r_addr_1 : 5
	State 4
		zext_ln41_2 : 1
		add_ln41_7 : 2
		trunc_ln41_9 : 3
		sext_ln41_10 : 4
		INPUT_r_addr_2 : 5
	State 5
		zext_ln41_3 : 1
		add_ln41_10 : 2
		trunc_ln41_s : 3
		sext_ln41_12 : 4
		INPUT_r_addr_3 : 5
	State 6
		zext_ln41_4 : 1
		add_ln41_13 : 2
		trunc_ln41_3 : 3
		sext_ln41_14 : 4
		INPUT_r_addr_4 : 5
	State 7
		zext_ln41_5 : 1
		add_ln41_16 : 2
		trunc_ln41_7 : 3
		sext_ln41_16 : 4
		INPUT_r_addr_5 : 5
		zext_ln41_6 : 1
		add_ln41_19 : 2
		trunc_ln41_11 : 3
		sext_ln41_18 : 4
		INPUT_r_addr_6 : 5
	State 8
		add_ln35 : 1
		select_ln35_1 : 2
		zext_ln35 : 3
		w_local_0_addr : 4
		w_local_1_addr : 4
		w_local_2_addr : 4
		w_local_3_addr : 4
		trunc_ln35 : 3
		trunc_ln35_1 : 3
		lshr_ln : 3
		w_local_0_load : 5
		w_local_1_load : 5
		w_local_2_load : 5
		w_local_3_load : 5
		br_ln43 : 4
		store_ln35 : 3
	State 9
	State 10
	State 11
	State 12
		mul_ln41 : 1
	State 13
		mul_ln41_1 : 1
	State 14
		shl_i_i29_i_i : 1
		shl_i_i29_i_i_cast : 2
		add_ln41_1 : 3
		mul_ln41_2 : 1
	State 15
		w_local_4_load : 1
		w_local_5_load : 1
		w_local_6_load : 1
		tmp_s : 1
		shl_ln41_1 : 2
		add_ln41_5 : 3
		mul_ln41_3 : 1
	State 16
		w_local_4_load_cast : 1
		tmp_62 : 1
		shl_ln41_2 : 2
		add_ln41_8 : 3
		mul_ln41_4 : 2
	State 17
		tmp_63 : 1
		shl_ln41_3 : 2
		add_ln41_11 : 3
		mul_ln41_5 : 1
	State 18
		tmp_64 : 1
		shl_ln41_4 : 2
		add_ln41_14 : 3
		mul_ln41_6 : 1
	State 19
		tmp_65 : 1
		shl_ln41_5 : 2
		add_ln41_17 : 3
	State 20
		tmp_66 : 1
		shl_ln41_6 : 2
		add_ln41_20 : 3
	State 21
		trunc_ln41_13 : 1
		trunc_ln6 : 1
		icmp_ln43 : 2
		select_ln43 : 3
	State 22
		zext_ln43 : 1
		output_0_addr : 2
		output_1_addr : 2
		store_ln43 : 3
		store_ln43 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln35_1_fu_339     |    0    |    0    |    20   |
|          |       add_ln41_fu_379      |    0    |    0    |    71   |
|          |      add_ln41_2_fu_404     |    0    |    0    |    17   |
|          |      add_ln41_3_fu_415     |    0    |    0    |    18   |
|          |      add_ln41_4_fu_424     |    0    |    0    |    71   |
|          |      add_ln41_6_fu_449     |    0    |    0    |    18   |
|          |      add_ln41_7_fu_458     |    0    |    0    |    71   |
|    add   |      add_ln41_9_fu_483     |    0    |    0    |    18   |
|          |     add_ln41_10_fu_492     |    0    |    0    |    71   |
|          |     add_ln41_12_fu_517     |    0    |    0    |    18   |
|          |     add_ln41_13_fu_526     |    0    |    0    |    71   |
|          |     add_ln41_15_fu_551     |    0    |    0    |    18   |
|          |     add_ln41_16_fu_560     |    0    |    0    |    71   |
|          |     add_ln41_18_fu_585     |    0    |    0    |    18   |
|          |     add_ln41_19_fu_594     |    0    |    0    |    71   |
|          |       add_ln35_fu_622      |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln35_fu_333      |    0    |    0    |    20   |
|   icmp   |      icmp_ln36_fu_353      |    0    |    0    |    17   |
|          |      icmp_ln43_fu_908      |    0    |    0    |    19   |
|----------|----------------------------|---------|---------|---------|
| sparsemux|         acc_fu_690         |    0    |    0    |    33   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln35_fu_359     |    0    |    0    |    10   |
|  select  |    select_ln35_1_fu_628    |    0    |    0    |    4    |
|          |     select_ln43_fu_914     |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_934         |    1    |    0    |    0    |
|          |         grp_fu_943         |    1    |    0    |    0    |
|          |         grp_fu_952         |    1    |    0    |    0    |
|  muladd  |         grp_fu_961         |    1    |    0    |    0    |
|          |         grp_fu_970         |    1    |    0    |    0    |
|          |         grp_fu_979         |    1    |    0    |    0    |
|          |         grp_fu_988         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   |   input_read_read_fu_180   |    0    |    0    |    0    |
|          |       grp_read_fu_310      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  readreq |     grp_readreq_fu_303     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        shl_ln_fu_367       |    0    |    0    |    0    |
|          |    shl_i_i29_i_i_fu_729    |    0    |    0    |    0    |
|          |      shl_ln41_1_fu_763     |    0    |    0    |    0    |
|          |      shl_ln41_2_fu_791     |    0    |    0    |    0    |
|bitconcatenate|      shl_ln41_3_fu_818     |    0    |    0    |    0    |
|          |      shl_ln41_4_fu_845     |    0    |    0    |    0    |
|          |      shl_ln41_5_fu_865     |    0    |    0    |    0    |
|          |      shl_ln41_6_fu_882     |    0    |    0    |    0    |
|          |         tmp_fu_922         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln41_fu_375      |    0    |    0    |    0    |
|          |     zext_ln41_1_fu_420     |    0    |    0    |    0    |
|          |     zext_ln41_2_fu_454     |    0    |    0    |    0    |
|          |     zext_ln41_3_fu_488     |    0    |    0    |    0    |
|   zext   |     zext_ln41_4_fu_522     |    0    |    0    |    0    |
|          |     zext_ln41_5_fu_556     |    0    |    0    |    0    |
|          |     zext_ln41_6_fu_590     |    0    |    0    |    0    |
|          |      zext_ln35_fu_635      |    0    |    0    |    0    |
|          |      zext_ln43_fu_928      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     trunc_ln41_1_fu_384    |    0    |    0    |    0    |
|          |     trunc_ln41_5_fu_429    |    0    |    0    |    0    |
|          |     trunc_ln41_9_fu_463    |    0    |    0    |    0    |
|          |     trunc_ln41_s_fu_497    |    0    |    0    |    0    |
|          |     trunc_ln41_3_fu_531    |    0    |    0    |    0    |
|          |     trunc_ln41_7_fu_565    |    0    |    0    |    0    |
|          |    trunc_ln41_11_fu_599    |    0    |    0    |    0    |
|partselect|       lshr_ln_fu_651       |    0    |    0    |    0    |
|          |        tmp_s_fu_754        |    0    |    0    |    0    |
|          |        tmp_62_fu_782       |    0    |    0    |    0    |
|          |        tmp_63_fu_809       |    0    |    0    |    0    |
|          |        tmp_64_fu_836       |    0    |    0    |    0    |
|          |        tmp_65_fu_856       |    0    |    0    |    0    |
|          |        tmp_66_fu_873       |    0    |    0    |    0    |
|          |    trunc_ln41_13_fu_890    |    0    |    0    |    0    |
|          |      trunc_ln6_fu_899      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     sext_ln41_6_fu_394     |    0    |    0    |    0    |
|          |     sext_ln41_8_fu_439     |    0    |    0    |    0    |
|          |     sext_ln41_10_fu_473    |    0    |    0    |    0    |
|          |     sext_ln41_12_fu_507    |    0    |    0    |    0    |
|          |     sext_ln41_14_fu_541    |    0    |    0    |    0    |
|          |     sext_ln41_16_fu_575    |    0    |    0    |    0    |
|          |     sext_ln41_18_fu_609    |    0    |    0    |    0    |
|          |      sext_ln41_fu_670      |    0    |    0    |    0    |
|          |     sext_ln41_7_fu_673     |    0    |    0    |    0    |
|          |     sext_ln41_1_fu_680     |    0    |    0    |    0    |
|   sext   |     sext_ln41_9_fu_683     |    0    |    0    |    0    |
|          |  shl_i_i29_i_i_cast_fu_737 |    0    |    0    |    0    |
|          |     sext_ln41_2_fu_741     |    0    |    0    |    0    |
|          |     sext_ln41_11_fu_744    |    0    |    0    |    0    |
|          |     sext_ln41_3_fu_751     |    0    |    0    |    0    |
|          |     sext_ln41_13_fu_771    |    0    |    0    |    0    |
|          | w_local_4_load_cast_fu_778 |    0    |    0    |    0    |
|          |     sext_ln41_15_fu_799    |    0    |    0    |    0    |
|          |     sext_ln41_4_fu_806     |    0    |    0    |    0    |
|          |     sext_ln41_17_fu_826    |    0    |    0    |    0    |
|          |     sext_ln41_5_fu_833     |    0    |    0    |    0    |
|          |     sext_ln41_19_fu_853    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln35_fu_643     |    0    |    0    |    0    |
|          |     trunc_ln35_1_fu_647    |    0    |    0    |    0    |
|          |      trunc_ln41_fu_666     |    0    |    0    |    0    |
|          |     trunc_ln41_2_fu_676    |    0    |    0    |    0    |
|   trunc  |     trunc_ln41_4_fu_686    |    0    |    0    |    0    |
|          |     trunc_ln41_6_fu_747    |    0    |    0    |    0    |
|          |     trunc_ln41_8_fu_774    |    0    |    0    |    0    |
|          |    trunc_ln41_10_fu_802    |    0    |    0    |    0    |
|          |    trunc_ln41_12_fu_829    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    7    |    0    |   769   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   INPUT_r_addr_1_reg_1060  |   16   |
|   INPUT_r_addr_2_reg_1066  |   16   |
|   INPUT_r_addr_3_reg_1072  |   16   |
|   INPUT_r_addr_4_reg_1078  |   16   |
|   INPUT_r_addr_5_reg_1084  |   16   |
|   INPUT_r_addr_6_reg_1090  |   16   |
|    INPUT_r_addr_reg_1054   |   16   |
|         f_reg_1005         |    4   |
|          i_reg_998         |   10   |
|     icmp_ln35_reg_1030     |    1   |
|     icmp_ln36_reg_1034     |    1   |
|   indvar_flatten_reg_1012  |   13   |
|     input_read_reg_1019    |   64   |
|      lshr_ln_reg_1132      |    2   |
|    select_ln35_reg_1039    |   10   |
|    select_ln43_reg_1322    |   11   |
|    sext_ln41_11_reg_1202   |   21   |
|    sext_ln41_13_reg_1237   |   21   |
|    sext_ln41_15_reg_1267   |   21   |
|    sext_ln41_17_reg_1287   |   21   |
|    sext_ln41_19_reg_1307   |   21   |
|    sext_ln41_1_reg_1177    |   21   |
|    sext_ln41_2_reg_1197    |   21   |
|    sext_ln41_3_reg_1227    |   21   |
|    sext_ln41_4_reg_1277    |   21   |
|    sext_ln41_5_reg_1297    |   21   |
|    sext_ln41_7_reg_1167    |   21   |
|    sext_ln41_9_reg_1182    |   21   |
|     sext_ln41_reg_1162     |   21   |
| shl_i_i29_i_i_cast_reg_1192|   21   |
|     shl_ln41_1_reg_1232    |   21   |
|     shl_ln41_2_reg_1262    |   21   |
|     shl_ln41_3_reg_1282    |   21   |
|     shl_ln41_4_reg_1302    |   21   |
|     shl_ln41_5_reg_1312    |   21   |
|     shl_ln41_6_reg_1317    |   21   |
|       shl_ln_reg_1044      |   11   |
|    trunc_ln35_1_reg_1128   |    1   |
|     trunc_ln35_reg_1123    |    3   |
|   trunc_ln41_10_reg_1272   |   12   |
|   trunc_ln41_12_reg_1292   |   12   |
|    trunc_ln41_2_reg_1172   |   12   |
|    trunc_ln41_4_reg_1187   |   12   |
|    trunc_ln41_6_reg_1207   |   12   |
|    trunc_ln41_8_reg_1242   |   12   |
|     trunc_ln41_reg_1157    |   12   |
|   w_local_0_addr_reg_1103  |    3   |
|   w_local_0_load_reg_1137  |   11   |
|   w_local_1_addr_reg_1108  |    3   |
|   w_local_1_load_reg_1142  |   10   |
|   w_local_2_addr_reg_1113  |    3   |
|   w_local_2_load_reg_1147  |   10   |
|   w_local_3_addr_reg_1118  |    3   |
|   w_local_3_load_reg_1152  |   10   |
|   w_local_4_addr_reg_1212  |    3   |
|w_local_4_load_cast_reg_1247|   21   |
|   w_local_5_addr_reg_1217  |    3   |
|   w_local_5_load_reg_1252  |   10   |
|   w_local_6_addr_reg_1222  |    3   |
|   w_local_6_load_reg_1257  |   11   |
|     zext_ln35_reg_1096     |   64   |
+----------------------------+--------+
|            Total           |   915  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_214 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  grp_access_fu_220 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  grp_access_fu_226 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  grp_access_fu_232 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  grp_access_fu_259 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  grp_access_fu_265 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  grp_access_fu_271 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_readreq_fu_303 |  p1  |   7  |  16  |   112  ||    0    ||    29   |
|   grp_read_fu_310  |  p1  |   7  |  16  |   112  ||    0    ||    29   |
|     grp_fu_934     |  p0  |   3  |  12  |   36   ||    0    ||    13   |
|     grp_fu_934     |  p1  |   2  |  11  |   22   ||    0    ||    9    |
|     grp_fu_943     |  p0  |   3  |  12  |   36   ||    0    ||    13   |
|     grp_fu_943     |  p1  |   2  |  10  |   20   ||    0    ||    9    |
|     grp_fu_952     |  p0  |   3  |  12  |   36   ||    0    ||    13   |
|     grp_fu_952     |  p1  |   2  |  10  |   20   ||    0    ||    9    |
|     grp_fu_961     |  p0  |   3  |  12  |   36   ||    0    ||    13   |
|     grp_fu_961     |  p1  |   2  |  10  |   20   ||    0    ||    9    |
|     grp_fu_970     |  p0  |   3  |  12  |   36   ||    0    ||    13   |
|     grp_fu_970     |  p1  |   2  |   9  |   18   ||    0    ||    9    |
|     grp_fu_979     |  p0  |   3  |  12  |   36   ||    0    ||    13   |
|     grp_fu_979     |  p1  |   2  |  10  |   20   ||    0    ||    9    |
|     grp_fu_988     |  p0  |   3  |  12  |   36   ||    0    ||    13   |
|     grp_fu_988     |  p1  |   2  |  11  |   22   ||    0    ||    9    |
|--------------------|------|------|------|--------||---------||---------||---------|
|        Total       |      |      |      |   660  || 37.5813 ||    0    ||   275   |
|--------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |    0   |   769  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   37   |    0   |   275  |
|  Register |    -   |    -   |   915  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   37   |   915  |  1044  |
+-----------+--------+--------+--------+--------+
