<?xml version="1.0" encoding="UTF-8"?>
<components>
<component>
   <name>serial_rcvr</name>
   <variant>serial_rcvr</variant>

<parameters>
<parameter><name>WIDTH</name><default>8</default></parameter>
<parameter><name>SIZE</name><default>4</default></parameter>
<parameter><name>SAMPLE</name><default>4'b0111</default></parameter>
<parameter><name>RX_FIFO</name><default>0</default></parameter>
<parameter><name>RX_FIFO_SIZE</name><default>4</default></parameter>
<parameter><name>RX_FIFO_WORDS</name><default>16</default></parameter>
</parameters>
<interfaces>
<interface><direction>input</direction><type>wire</type><name>clk</name></interface>
<interface><direction>input</direction><type>wire</type><name>reset</name></interface>
<interface><direction>input</direction><type>wire</type><name>edge_enable</name></interface>
<interface><direction>input</direction><type>wire</type><name>parity_enable</name></interface>
<interface><direction>input</direction><type>wire</type><name>parity_type</name></interface>
<interface><direction>input</direction><type>wire</type><name>parity_force</name></interface>
<interface><direction>input</direction><type>wire</type><name>start_value</name></interface>
<interface><direction>input</direction><type>wire</type><name>stop_value</name></interface>
<interface><direction>input</direction><type>wire</type><name>pad_in</name></interface>
<interface><direction>input</direction><type>wire</type><name>rcv_stb</name></interface>
<interface><direction>output</direction><type>wire</type><width>[WIDTH-1:0]</width><name>data_out</name></interface>
<interface><direction>output</direction><type>wire</type><name>parity_error</name></interface>
<interface><direction>output</direction><type>wire</type><name>stop_error</name></interface>
<interface><direction>output</direction><type>wire</type><name>data_avail</name></interface>
</interfaces>






      <library>
          <child>
            <name>cde_sram</name>
            <parent>cde_sram</parent>
            <family>cde</family>
          </child>
          <child>
            <name>cde_fifo</name>
            <parent>cde_fifo</parent>
            <family>cde</family>
          </child>
          <child>
            <name>cde_sync_with_hysteresis</name>
            <parent>cde_synchronizers</parent>
            <family>cde</family>
          </child>
          <child>
            <name>cde_divider</name>
            <parent>cde_divider</parent>
            <family>cde</family>
          </child>

          <child>
            <name>cde_serial_rcvr</name>
            <parent>cde_serial_rcvr</parent>
            <family>cde</family>
          </child>




    </library>

<sims>
<sim>
<name>default</name>
</sim>
</sims>

</component>
</components>
