// Seed: 2046130325
module module_0 (
    output wor id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input uwire id_5
);
  assign id_0 = (id_5);
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input logic id_0,
    output supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    input tri1 id_4,
    output logic id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri id_8,
    input tri id_9,
    input tri0 id_10
);
  initial id_5 <= id_0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_9,
      id_7,
      id_6
  );
  assign modCall_1.id_4 = 0;
  assign id_2 = id_8;
  wor id_12 = id_7;
endmodule
