{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 16:44:33 2012 " "Info: Processing started: Sun Apr 15 16:44:33 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off selecionador_menor -c selecionador_menor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off selecionador_menor -c selecionador_menor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "selecionador_menor EP2C5T144C6 " "Info: Automatically selected device EP2C5T144C6 for design selecionador_menor" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Info: Device EP2C8T144C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "Warning: No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AmenorB " "Info: Pin AmenorB not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { AmenorB } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 968 784 800 1144 "AmenorB" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { AmenorB } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AigualB " "Info: Pin AigualB not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { AigualB } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 848 1008 1024 1024 "AigualB" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { AigualB } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AmaiorB " "Info: Pin AmaiorB not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { AmaiorB } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 968 864 880 1144 "AmaiorB" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { AmaiorB } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xor1 " "Info: Pin xor1 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { xor1 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 744 1464 1480 920 "xor1" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { xor1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xor2 " "Info: Pin xor2 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { xor2 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 744 1520 1536 920 "xor2" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { xor2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xor3 " "Info: Pin xor3 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { xor3 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 744 1576 1592 920 "xor3" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { xor3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xor4 " "Info: Pin xor4 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { xor4 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 744 1632 1648 920 "xor4" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { xor4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Complementa0 " "Info: Pin Complementa0 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Complementa0 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 736 472 488 912 "Complementa0" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Complementa0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Complementa1 " "Info: Pin Complementa1 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Complementa1 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 736 528 544 912 "Complementa1" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Complementa1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Complementa2 " "Info: Pin Complementa2 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Complementa2 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 736 584 600 912 "Complementa2" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Complementa2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Complementa3 " "Info: Pin Complementa3 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Complementa3 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 736 640 656 912 "Complementa3" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Complementa3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Complementa4 " "Info: Pin Complementa4 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Complementa4 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 736 696 712 912 "Complementa4" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Complementa4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xor0 " "Info: Pin xor0 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { xor0 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 744 1688 1704 920 "xor0" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { xor0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AandB0 " "Info: Pin AandB0 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { AandB0 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 728 1376 1392 904 "AandB0" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { AandB0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AandB1 " "Info: Pin AandB1 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { AandB1 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 728 1152 1168 904 "AandB1" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { AandB1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AandB2 " "Info: Pin AandB2 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { AandB2 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 728 1208 1224 904 "AandB2" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { AandB2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AandB3 " "Info: Pin AandB3 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { AandB3 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 728 1264 1280 904 "AandB3" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { AandB3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AandB4 " "Info: Pin AandB4 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { AandB4 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 728 1320 1336 904 "AandB4" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { AandB4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[0] } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { -456 -16 152 -440 "B\[0..4\]" "" } { -448 344 360 -263 "B\[1\]" "" } { -448 360 376 -263 "B\[2\]" "" } { -448 376 392 -263 "B\[3\]" "" } { -448 392 408 -263 "B\[4\]" "" } { -448 624 640 -277 "B\[1..4\]" "" } { -440 1464 1480 -239 "B\[1\]" "" } { -440 1496 1512 -239 "B\[2\]" "" } { -440 1528 1544 -239 "B\[3\]" "" } { -440 1560 1576 -239 "B\[4\]" "" } { -448 1256 1272 -255 "B\[4\]" "" } { -448 1160 1176 -255 "B\[1\]" "" } { -448 1192 1208 -255 "B\[2\]" "" } { -448 1224 1240 -255 "B\[3\]" "" } { -448 1688 1704 376 "B\[0\]" "" } { -448 1376 1392 392 "B\[0\]" "" } { -448 952 968 -247 "B\[1\]" "" } { -448 984 1000 -247 "B\[2\]" "" } { -448 1016 1032 -247 "B\[3\]" "" } { -448 1048 1064 -247 "B\[4\]" "" } { -448 776 792 48 "B\[0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[0] } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { -480 -16 152 -464 "A\[0..4\]" "" } { -472 280 296 -263 "A\[1\]" "" } { -472 296 312 -263 "A\[2\]" "" } { -472 312 328 -263 "A\[3\]" "" } { -472 328 344 -263 "A\[4\]" "" } { -464 1448 1464 -239 "A\[1\]" "" } { -464 1480 1496 -239 "A\[2\]" "" } { -464 1512 1528 -239 "A\[3\]" "" } { -464 1544 1560 -239 "A\[4\]" "" } { -472 1144 1160 -255 "A\[1\]" "" } { -472 1176 1192 -255 "A\[2\]" "" } { -472 1208 1224 -255 "A\[3\]" "" } { -472 1240 1256 -247 "A\[4\]" "" } { -472 1656 1672 376 "A\[0\]" "" } { -472 1344 1360 392 "A\[0\]" "" } { -472 936 952 -247 "A\[1\]" "" } { -472 968 984 -247 "A\[2\]" "" } { -472 1000 1016 -247 "A\[3\]" "" } { -472 1032 1048 -247 "A\[3\]" "" } { -472 760 776 48 "A\[0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[1] } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { -480 -16 152 -464 "A\[0..4\]" "" } { -472 280 296 -263 "A\[1\]" "" } { -472 296 312 -263 "A\[2\]" "" } { -472 312 328 -263 "A\[3\]" "" } { -472 328 344 -263 "A\[4\]" "" } { -464 1448 1464 -239 "A\[1\]" "" } { -464 1480 1496 -239 "A\[2\]" "" } { -464 1512 1528 -239 "A\[3\]" "" } { -464 1544 1560 -239 "A\[4\]" "" } { -472 1144 1160 -255 "A\[1\]" "" } { -472 1176 1192 -255 "A\[2\]" "" } { -472 1208 1224 -255 "A\[3\]" "" } { -472 1240 1256 -247 "A\[4\]" "" } { -472 1656 1672 376 "A\[0\]" "" } { -472 1344 1360 392 "A\[0\]" "" } { -472 936 952 -247 "A\[1\]" "" } { -472 968 984 -247 "A\[2\]" "" } { -472 1000 1016 -247 "A\[3\]" "" } { -472 1032 1048 -247 "A\[3\]" "" } { -472 760 776 48 "A\[0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[1] } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { -456 -16 152 -440 "B\[0..4\]" "" } { -448 344 360 -263 "B\[1\]" "" } { -448 360 376 -263 "B\[2\]" "" } { -448 376 392 -263 "B\[3\]" "" } { -448 392 408 -263 "B\[4\]" "" } { -448 624 640 -277 "B\[1..4\]" "" } { -440 1464 1480 -239 "B\[1\]" "" } { -440 1496 1512 -239 "B\[2\]" "" } { -440 1528 1544 -239 "B\[3\]" "" } { -440 1560 1576 -239 "B\[4\]" "" } { -448 1256 1272 -255 "B\[4\]" "" } { -448 1160 1176 -255 "B\[1\]" "" } { -448 1192 1208 -255 "B\[2\]" "" } { -448 1224 1240 -255 "B\[3\]" "" } { -448 1688 1704 376 "B\[0\]" "" } { -448 1376 1392 392 "B\[0\]" "" } { -448 952 968 -247 "B\[1\]" "" } { -448 984 1000 -247 "B\[2\]" "" } { -448 1016 1032 -247 "B\[3\]" "" } { -448 1048 1064 -247 "B\[4\]" "" } { -448 776 792 48 "B\[0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[2] } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { -480 -16 152 -464 "A\[0..4\]" "" } { -472 280 296 -263 "A\[1\]" "" } { -472 296 312 -263 "A\[2\]" "" } { -472 312 328 -263 "A\[3\]" "" } { -472 328 344 -263 "A\[4\]" "" } { -464 1448 1464 -239 "A\[1\]" "" } { -464 1480 1496 -239 "A\[2\]" "" } { -464 1512 1528 -239 "A\[3\]" "" } { -464 1544 1560 -239 "A\[4\]" "" } { -472 1144 1160 -255 "A\[1\]" "" } { -472 1176 1192 -255 "A\[2\]" "" } { -472 1208 1224 -255 "A\[3\]" "" } { -472 1240 1256 -247 "A\[4\]" "" } { -472 1656 1672 376 "A\[0\]" "" } { -472 1344 1360 392 "A\[0\]" "" } { -472 936 952 -247 "A\[1\]" "" } { -472 968 984 -247 "A\[2\]" "" } { -472 1000 1016 -247 "A\[3\]" "" } { -472 1032 1048 -247 "A\[3\]" "" } { -472 760 776 48 "A\[0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[2] } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { -456 -16 152 -440 "B\[0..4\]" "" } { -448 344 360 -263 "B\[1\]" "" } { -448 360 376 -263 "B\[2\]" "" } { -448 376 392 -263 "B\[3\]" "" } { -448 392 408 -263 "B\[4\]" "" } { -448 624 640 -277 "B\[1..4\]" "" } { -440 1464 1480 -239 "B\[1\]" "" } { -440 1496 1512 -239 "B\[2\]" "" } { -440 1528 1544 -239 "B\[3\]" "" } { -440 1560 1576 -239 "B\[4\]" "" } { -448 1256 1272 -255 "B\[4\]" "" } { -448 1160 1176 -255 "B\[1\]" "" } { -448 1192 1208 -255 "B\[2\]" "" } { -448 1224 1240 -255 "B\[3\]" "" } { -448 1688 1704 376 "B\[0\]" "" } { -448 1376 1392 392 "B\[0\]" "" } { -448 952 968 -247 "B\[1\]" "" } { -448 984 1000 -247 "B\[2\]" "" } { -448 1016 1032 -247 "B\[3\]" "" } { -448 1048 1064 -247 "B\[4\]" "" } { -448 776 792 48 "B\[0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2 " "Info: Pin s2 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { s2 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 280 -264 -96 296 "s2" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { s2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1 " "Info: Pin s1 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { s1 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 256 -264 -96 272 "s1" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[3] } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { -480 -16 152 -464 "A\[0..4\]" "" } { -472 280 296 -263 "A\[1\]" "" } { -472 296 312 -263 "A\[2\]" "" } { -472 312 328 -263 "A\[3\]" "" } { -472 328 344 -263 "A\[4\]" "" } { -464 1448 1464 -239 "A\[1\]" "" } { -464 1480 1496 -239 "A\[2\]" "" } { -464 1512 1528 -239 "A\[3\]" "" } { -464 1544 1560 -239 "A\[4\]" "" } { -472 1144 1160 -255 "A\[1\]" "" } { -472 1176 1192 -255 "A\[2\]" "" } { -472 1208 1224 -255 "A\[3\]" "" } { -472 1240 1256 -247 "A\[4\]" "" } { -472 1656 1672 376 "A\[0\]" "" } { -472 1344 1360 392 "A\[0\]" "" } { -472 936 952 -247 "A\[1\]" "" } { -472 968 984 -247 "A\[2\]" "" } { -472 1000 1016 -247 "A\[3\]" "" } { -472 1032 1048 -247 "A\[3\]" "" } { -472 760 776 48 "A\[0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[3] } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { -456 -16 152 -440 "B\[0..4\]" "" } { -448 344 360 -263 "B\[1\]" "" } { -448 360 376 -263 "B\[2\]" "" } { -448 376 392 -263 "B\[3\]" "" } { -448 392 408 -263 "B\[4\]" "" } { -448 624 640 -277 "B\[1..4\]" "" } { -440 1464 1480 -239 "B\[1\]" "" } { -440 1496 1512 -239 "B\[2\]" "" } { -440 1528 1544 -239 "B\[3\]" "" } { -440 1560 1576 -239 "B\[4\]" "" } { -448 1256 1272 -255 "B\[4\]" "" } { -448 1160 1176 -255 "B\[1\]" "" } { -448 1192 1208 -255 "B\[2\]" "" } { -448 1224 1240 -255 "B\[3\]" "" } { -448 1688 1704 376 "B\[0\]" "" } { -448 1376 1392 392 "B\[0\]" "" } { -448 952 968 -247 "B\[1\]" "" } { -448 984 1000 -247 "B\[2\]" "" } { -448 1016 1032 -247 "B\[3\]" "" } { -448 1048 1064 -247 "B\[4\]" "" } { -448 776 792 48 "B\[0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3 " "Info: Pin s3 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { s3 } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 304 -264 -96 320 "s3" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { s3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[4] } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { -456 -16 152 -440 "B\[0..4\]" "" } { -448 344 360 -263 "B\[1\]" "" } { -448 360 376 -263 "B\[2\]" "" } { -448 376 392 -263 "B\[3\]" "" } { -448 392 408 -263 "B\[4\]" "" } { -448 624 640 -277 "B\[1..4\]" "" } { -440 1464 1480 -239 "B\[1\]" "" } { -440 1496 1512 -239 "B\[2\]" "" } { -440 1528 1544 -239 "B\[3\]" "" } { -440 1560 1576 -239 "B\[4\]" "" } { -448 1256 1272 -255 "B\[4\]" "" } { -448 1160 1176 -255 "B\[1\]" "" } { -448 1192 1208 -255 "B\[2\]" "" } { -448 1224 1240 -255 "B\[3\]" "" } { -448 1688 1704 376 "B\[0\]" "" } { -448 1376 1392 392 "B\[0\]" "" } { -448 952 968 -247 "B\[1\]" "" } { -448 984 1000 -247 "B\[2\]" "" } { -448 1016 1032 -247 "B\[3\]" "" } { -448 1048 1064 -247 "B\[4\]" "" } { -448 776 792 48 "B\[0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[4] } } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { -480 -16 152 -464 "A\[0..4\]" "" } { -472 280 296 -263 "A\[1\]" "" } { -472 296 312 -263 "A\[2\]" "" } { -472 312 328 -263 "A\[3\]" "" } { -472 328 344 -263 "A\[4\]" "" } { -464 1448 1464 -239 "A\[1\]" "" } { -464 1480 1496 -239 "A\[2\]" "" } { -464 1512 1528 -239 "A\[3\]" "" } { -464 1544 1560 -239 "A\[4\]" "" } { -472 1144 1160 -255 "A\[1\]" "" } { -472 1176 1192 -255 "A\[2\]" "" } { -472 1208 1224 -255 "A\[3\]" "" } { -472 1240 1256 -247 "A\[4\]" "" } { -472 1656 1672 376 "A\[0\]" "" } { -472 1344 1360 392 "A\[0\]" "" } { -472 936 952 -247 "A\[1\]" "" } { -472 968 984 -247 "A\[2\]" "" } { -472 1000 1016 -247 "A\[3\]" "" } { -472 1032 1048 -247 "A\[3\]" "" } { -472 760 776 48 "A\[0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 3.3V 13 18 0 " "Info: Number of I/O pins in group: 31 (unused VREF, 3.3V VCCIO, 13 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Warning: Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AmenorB 0 " "Info: Pin \"AmenorB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AigualB 0 " "Info: Pin \"AigualB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AmaiorB 0 " "Info: Pin \"AmaiorB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xor1 0 " "Info: Pin \"xor1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xor2 0 " "Info: Pin \"xor2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xor3 0 " "Info: Pin \"xor3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xor4 0 " "Info: Pin \"xor4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Complementa0 0 " "Info: Pin \"Complementa0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Complementa1 0 " "Info: Pin \"Complementa1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Complementa2 0 " "Info: Pin \"Complementa2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Complementa3 0 " "Info: Pin \"Complementa3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Complementa4 0 " "Info: Pin \"Complementa4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xor0 0 " "Info: Pin \"xor0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AandB0 0 " "Info: Pin \"AandB0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AandB1 0 " "Info: Pin \"AandB1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AandB2 0 " "Info: Pin \"AandB2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AandB3 0 " "Info: Pin \"AandB3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AandB4 0 " "Info: Pin \"AandB4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jrla/Desktop/New folder/selecionador_menor.fit.smsg " "Info: Generated suppressed messages file C:/Users/jrla/Desktop/New folder/selecionador_menor.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 15 16:44:37 2012 " "Info: Processing ended: Sun Apr 15 16:44:37 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
