-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity find_max_bin is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    roi_seed_theta_V : IN STD_LOGIC_VECTOR (21 downto 0);
    roi_seed_r_V : IN STD_LOGIC_VECTOR (12 downto 0);
    max_bin_count_0_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_1_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_2_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_3_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_4_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_5_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_6_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_7_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_8_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_9_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_10_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_11_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_12_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_13_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_14_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_15_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_16_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_17_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_18_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_19_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_20_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_21_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_22_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_23_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_24_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_25_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_26_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_27_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_28_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_29_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_30_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_31_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_32_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_33_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_34_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_35_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_36_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_37_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_38_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_39_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_40_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_41_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_42_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_43_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_44_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_45_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_46_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_47_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_48_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_49_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_50_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_51_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_52_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_53_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_54_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_55_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_56_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_57_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_58_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_59_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_60_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_61_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_62_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_63_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_64_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_65_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_66_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_67_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_68_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_69_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_70_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_71_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_72_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_73_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_74_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_75_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_76_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_77_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_78_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_79_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_80_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_81_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_82_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_83_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_84_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_85_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_86_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_87_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_88_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_89_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_90_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_91_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_92_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_93_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_94_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_95_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_96_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_97_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_98_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_99_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_100_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_101_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_102_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_103_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_104_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_105_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_106_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_107_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_108_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_109_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_110_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_111_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_112_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_113_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_114_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_115_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_116_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_117_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_118_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_119_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_120_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_121_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_122_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_123_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_124_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_125_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_126_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_127_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_r_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_2_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_3_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_4_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_5_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_6_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_7_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_8_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_9_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_10_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_11_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_12_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_13_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_14_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_15_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_16_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_17_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_18_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_19_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_20_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_21_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_22_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_23_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_24_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_25_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_26_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_27_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_28_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_29_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_30_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_31_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_32_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_33_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_34_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_35_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_36_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_37_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_38_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_39_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_40_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_41_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_42_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_43_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_44_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_45_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_46_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_47_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_48_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_49_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_50_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_51_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_52_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_53_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_54_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_55_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_56_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_57_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_58_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_59_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_60_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_61_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_62_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_63_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_64_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_65_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_66_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_67_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_68_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_69_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_70_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_71_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_72_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_73_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_74_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_75_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_76_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_77_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_78_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_79_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_80_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_81_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_82_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_83_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_84_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_85_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_86_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_87_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_88_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_89_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_90_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_91_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_92_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_93_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_94_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_95_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_96_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_97_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_98_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_99_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_100_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_101_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_102_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_103_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_104_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_105_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_106_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_107_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_108_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_109_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_110_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_111_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_112_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_113_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_114_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_115_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_116_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_117_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_118_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_119_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_120_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_121_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_122_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_123_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_124_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_125_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_126_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_127_V : IN STD_LOGIC_VECTOR (6 downto 0);
    hls_LT_theta_global_V : OUT STD_LOGIC_VECTOR (14 downto 0);
    hls_LT_theta_global_V_ap_vld : OUT STD_LOGIC;
    hls_LT_r_global_V : OUT STD_LOGIC_VECTOR (12 downto 0);
    hls_LT_r_global_V_ap_vld : OUT STD_LOGIC;
    hls_LT_theta_V : OUT STD_LOGIC_VECTOR (14 downto 0);
    hls_LT_theta_V_ap_vld : OUT STD_LOGIC;
    hls_LT_r_V : OUT STD_LOGIC_VECTOR (12 downto 0);
    hls_LT_r_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_count_V : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_max_bin_count_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_theta_V : OUT STD_LOGIC_VECTOR (6 downto 0);
    res_max_bin_theta_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_r_V : OUT STD_LOGIC_VECTOR (6 downto 0);
    res_max_bin_r_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of find_max_bin is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "find_max_bin,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku15p-ffva1760-1LV-i,HLS_INPUT_CLOCK=2.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.274000,HLS_SYN_LAT=7,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=7184,HLS_SYN_LUT=6094,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_44 : STD_LOGIC_VECTOR (6 downto 0) := "1000100";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv7_45 : STD_LOGIC_VECTOR (6 downto 0) := "1000101";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_46 : STD_LOGIC_VECTOR (6 downto 0) := "1000110";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv7_47 : STD_LOGIC_VECTOR (6 downto 0) := "1000111";
    constant ap_const_lv7_C : STD_LOGIC_VECTOR (6 downto 0) := "0001100";
    constant ap_const_lv7_4C : STD_LOGIC_VECTOR (6 downto 0) := "1001100";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv7_4D : STD_LOGIC_VECTOR (6 downto 0) := "1001101";
    constant ap_const_lv7_E : STD_LOGIC_VECTOR (6 downto 0) := "0001110";
    constant ap_const_lv7_4E : STD_LOGIC_VECTOR (6 downto 0) := "1001110";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv7_4F : STD_LOGIC_VECTOR (6 downto 0) := "1001111";
    constant ap_const_lv7_14 : STD_LOGIC_VECTOR (6 downto 0) := "0010100";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv7_15 : STD_LOGIC_VECTOR (6 downto 0) := "0010101";
    constant ap_const_lv7_55 : STD_LOGIC_VECTOR (6 downto 0) := "1010101";
    constant ap_const_lv7_16 : STD_LOGIC_VECTOR (6 downto 0) := "0010110";
    constant ap_const_lv7_56 : STD_LOGIC_VECTOR (6 downto 0) := "1010110";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv7_57 : STD_LOGIC_VECTOR (6 downto 0) := "1010111";
    constant ap_const_lv7_1C : STD_LOGIC_VECTOR (6 downto 0) := "0011100";
    constant ap_const_lv7_5C : STD_LOGIC_VECTOR (6 downto 0) := "1011100";
    constant ap_const_lv7_1D : STD_LOGIC_VECTOR (6 downto 0) := "0011101";
    constant ap_const_lv7_5D : STD_LOGIC_VECTOR (6 downto 0) := "1011101";
    constant ap_const_lv7_1E : STD_LOGIC_VECTOR (6 downto 0) := "0011110";
    constant ap_const_lv7_5E : STD_LOGIC_VECTOR (6 downto 0) := "1011110";
    constant ap_const_lv7_1F : STD_LOGIC_VECTOR (6 downto 0) := "0011111";
    constant ap_const_lv7_5F : STD_LOGIC_VECTOR (6 downto 0) := "1011111";
    constant ap_const_lv7_24 : STD_LOGIC_VECTOR (6 downto 0) := "0100100";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_25 : STD_LOGIC_VECTOR (6 downto 0) := "0100101";
    constant ap_const_lv7_65 : STD_LOGIC_VECTOR (6 downto 0) := "1100101";
    constant ap_const_lv7_26 : STD_LOGIC_VECTOR (6 downto 0) := "0100110";
    constant ap_const_lv7_66 : STD_LOGIC_VECTOR (6 downto 0) := "1100110";
    constant ap_const_lv7_27 : STD_LOGIC_VECTOR (6 downto 0) := "0100111";
    constant ap_const_lv7_67 : STD_LOGIC_VECTOR (6 downto 0) := "1100111";
    constant ap_const_lv7_2C : STD_LOGIC_VECTOR (6 downto 0) := "0101100";
    constant ap_const_lv7_6C : STD_LOGIC_VECTOR (6 downto 0) := "1101100";
    constant ap_const_lv7_2D : STD_LOGIC_VECTOR (6 downto 0) := "0101101";
    constant ap_const_lv7_6D : STD_LOGIC_VECTOR (6 downto 0) := "1101101";
    constant ap_const_lv7_2E : STD_LOGIC_VECTOR (6 downto 0) := "0101110";
    constant ap_const_lv7_6E : STD_LOGIC_VECTOR (6 downto 0) := "1101110";
    constant ap_const_lv7_2F : STD_LOGIC_VECTOR (6 downto 0) := "0101111";
    constant ap_const_lv7_6F : STD_LOGIC_VECTOR (6 downto 0) := "1101111";
    constant ap_const_lv7_34 : STD_LOGIC_VECTOR (6 downto 0) := "0110100";
    constant ap_const_lv7_74 : STD_LOGIC_VECTOR (6 downto 0) := "1110100";
    constant ap_const_lv7_35 : STD_LOGIC_VECTOR (6 downto 0) := "0110101";
    constant ap_const_lv7_75 : STD_LOGIC_VECTOR (6 downto 0) := "1110101";
    constant ap_const_lv7_36 : STD_LOGIC_VECTOR (6 downto 0) := "0110110";
    constant ap_const_lv7_76 : STD_LOGIC_VECTOR (6 downto 0) := "1110110";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_lv7_77 : STD_LOGIC_VECTOR (6 downto 0) := "1110111";
    constant ap_const_lv7_3C : STD_LOGIC_VECTOR (6 downto 0) := "0111100";
    constant ap_const_lv7_7C : STD_LOGIC_VECTOR (6 downto 0) := "1111100";
    constant ap_const_lv7_3D : STD_LOGIC_VECTOR (6 downto 0) := "0111101";
    constant ap_const_lv7_7D : STD_LOGIC_VECTOR (6 downto 0) := "1111101";
    constant ap_const_lv7_3E : STD_LOGIC_VECTOR (6 downto 0) := "0111110";
    constant ap_const_lv7_7E : STD_LOGIC_VECTOR (6 downto 0) := "1111110";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_43 : STD_LOGIC_VECTOR (6 downto 0) := "1000011";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_48 : STD_LOGIC_VECTOR (6 downto 0) := "1001000";
    constant ap_const_lv7_9 : STD_LOGIC_VECTOR (6 downto 0) := "0001001";
    constant ap_const_lv7_49 : STD_LOGIC_VECTOR (6 downto 0) := "1001001";
    constant ap_const_lv7_A : STD_LOGIC_VECTOR (6 downto 0) := "0001010";
    constant ap_const_lv7_4A : STD_LOGIC_VECTOR (6 downto 0) := "1001010";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv7_11 : STD_LOGIC_VECTOR (6 downto 0) := "0010001";
    constant ap_const_lv7_51 : STD_LOGIC_VECTOR (6 downto 0) := "1010001";
    constant ap_const_lv7_12 : STD_LOGIC_VECTOR (6 downto 0) := "0010010";
    constant ap_const_lv7_52 : STD_LOGIC_VECTOR (6 downto 0) := "1010010";
    constant ap_const_lv7_13 : STD_LOGIC_VECTOR (6 downto 0) := "0010011";
    constant ap_const_lv7_53 : STD_LOGIC_VECTOR (6 downto 0) := "1010011";
    constant ap_const_lv7_18 : STD_LOGIC_VECTOR (6 downto 0) := "0011000";
    constant ap_const_lv7_58 : STD_LOGIC_VECTOR (6 downto 0) := "1011000";
    constant ap_const_lv7_19 : STD_LOGIC_VECTOR (6 downto 0) := "0011001";
    constant ap_const_lv7_59 : STD_LOGIC_VECTOR (6 downto 0) := "1011001";
    constant ap_const_lv7_1A : STD_LOGIC_VECTOR (6 downto 0) := "0011010";
    constant ap_const_lv7_5A : STD_LOGIC_VECTOR (6 downto 0) := "1011010";
    constant ap_const_lv7_1B : STD_LOGIC_VECTOR (6 downto 0) := "0011011";
    constant ap_const_lv7_5B : STD_LOGIC_VECTOR (6 downto 0) := "1011011";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_21 : STD_LOGIC_VECTOR (6 downto 0) := "0100001";
    constant ap_const_lv7_61 : STD_LOGIC_VECTOR (6 downto 0) := "1100001";
    constant ap_const_lv7_22 : STD_LOGIC_VECTOR (6 downto 0) := "0100010";
    constant ap_const_lv7_62 : STD_LOGIC_VECTOR (6 downto 0) := "1100010";
    constant ap_const_lv7_23 : STD_LOGIC_VECTOR (6 downto 0) := "0100011";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";
    constant ap_const_lv7_28 : STD_LOGIC_VECTOR (6 downto 0) := "0101000";
    constant ap_const_lv7_68 : STD_LOGIC_VECTOR (6 downto 0) := "1101000";
    constant ap_const_lv7_29 : STD_LOGIC_VECTOR (6 downto 0) := "0101001";
    constant ap_const_lv7_69 : STD_LOGIC_VECTOR (6 downto 0) := "1101001";
    constant ap_const_lv7_2A : STD_LOGIC_VECTOR (6 downto 0) := "0101010";
    constant ap_const_lv7_6A : STD_LOGIC_VECTOR (6 downto 0) := "1101010";
    constant ap_const_lv7_2B : STD_LOGIC_VECTOR (6 downto 0) := "0101011";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv7_70 : STD_LOGIC_VECTOR (6 downto 0) := "1110000";
    constant ap_const_lv7_31 : STD_LOGIC_VECTOR (6 downto 0) := "0110001";
    constant ap_const_lv7_71 : STD_LOGIC_VECTOR (6 downto 0) := "1110001";
    constant ap_const_lv7_32 : STD_LOGIC_VECTOR (6 downto 0) := "0110010";
    constant ap_const_lv7_72 : STD_LOGIC_VECTOR (6 downto 0) := "1110010";
    constant ap_const_lv7_33 : STD_LOGIC_VECTOR (6 downto 0) := "0110011";
    constant ap_const_lv7_73 : STD_LOGIC_VECTOR (6 downto 0) := "1110011";
    constant ap_const_lv7_38 : STD_LOGIC_VECTOR (6 downto 0) := "0111000";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv7_39 : STD_LOGIC_VECTOR (6 downto 0) := "0111001";
    constant ap_const_lv7_79 : STD_LOGIC_VECTOR (6 downto 0) := "1111001";
    constant ap_const_lv7_3A : STD_LOGIC_VECTOR (6 downto 0) := "0111010";
    constant ap_const_lv7_7A : STD_LOGIC_VECTOR (6 downto 0) := "1111010";
    constant ap_const_lv7_3B : STD_LOGIC_VECTOR (6 downto 0) := "0111011";
    constant ap_const_lv7_7B : STD_LOGIC_VECTOR (6 downto 0) := "1111011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal roi_seed_r_V_read_reg_5880 : STD_LOGIC_VECTOR (12 downto 0);
    signal roi_seed_r_V_read_reg_5880_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal roi_seed_r_V_read_reg_5880_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal roi_seed_r_V_read_reg_5880_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal roi_seed_r_V_read_reg_5880_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal roi_seed_r_V_read_reg_5880_pp0_iter5_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal roi_seed_r_V_read_reg_5880_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal roi_seed_theta_V_rea_reg_5885 : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_theta_V_rea_reg_5885_pp0_iter1_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_theta_V_rea_reg_5885_pp0_iter2_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_theta_V_rea_reg_5885_pp0_iter3_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_theta_V_rea_reg_5885_pp0_iter4_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_theta_V_rea_reg_5885_pp0_iter5_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_theta_V_rea_reg_5885_pp0_iter6_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal icmp_ln895_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_5890 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_5890_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_5890_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_5890_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_0_V_read_reg_5896 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_64_V_read_reg_5901 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_2_fu_3204_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_2_reg_5906 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_1_fu_2574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_reg_5912 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_reg_5912_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_reg_5912_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_reg_5912_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_1_V_read_reg_5918 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_65_V_read_reg_5923 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_5_fu_3212_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_5_reg_5928 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_2_fu_2580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_reg_5934 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_reg_5934_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_reg_5934_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_reg_5934_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_2_V_read_reg_5940 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_66_V_read_reg_5945 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_8_fu_3220_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_8_reg_5950 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_3_fu_2586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_reg_5956 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_reg_5956_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_reg_5956_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_reg_5956_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_3_V_read_reg_5962 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_67_V_read_reg_5967 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_11_fu_3228_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_11_reg_5972 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_4_fu_2592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_reg_5978 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_reg_5978_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_reg_5978_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_4_V_read_reg_5984 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_68_V_read_reg_5989 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_14_fu_3236_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_14_reg_5994 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_6_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_reg_6000 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_reg_6000_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_reg_6000_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_5_V_read_reg_6006 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_69_V_read_reg_6011 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_17_fu_3244_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_17_reg_6016 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_16_fu_2604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_reg_6022 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_reg_6022_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_reg_6022_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_6_V_read_reg_6028 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_70_V_read_reg_6033 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_20_fu_3252_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_20_reg_6038 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_7_fu_2610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_reg_6044 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_reg_6044_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_reg_6044_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_7_V_read_reg_6050 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_71_V_read_reg_6055 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_23_fu_3260_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_23_reg_6060 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_8_fu_2616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_reg_6066 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_reg_6066_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_reg_6066_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_reg_6066_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_8_V_read_reg_6072 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_72_V_read_reg_6077 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_26_fu_3268_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_26_reg_6082 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_9_fu_2622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_reg_6088 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_reg_6088_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_reg_6088_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_reg_6088_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_9_V_read_reg_6094 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_73_V_read_reg_6099 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_29_fu_3276_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_29_reg_6104 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_10_fu_2628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_reg_6110 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_reg_6110_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_reg_6110_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_reg_6110_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_10_V_read_reg_6116 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_74_V_read_reg_6121 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_32_fu_3284_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_32_reg_6126 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_11_fu_2634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_reg_6132 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_reg_6132_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_reg_6132_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_reg_6132_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_11_V_read_reg_6138 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_75_V_read_reg_6143 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_35_fu_3292_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_35_reg_6148 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_12_fu_2640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_12_reg_6154 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_12_reg_6154_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_12_reg_6154_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_12_V_read_reg_6160 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_76_V_read_reg_6165 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_38_fu_3300_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_38_reg_6170 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_13_fu_2646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_13_reg_6176 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_13_reg_6176_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_13_reg_6176_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_13_V_read_reg_6182 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_77_V_read_reg_6187 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_41_fu_3308_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_41_reg_6192 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_14_fu_2652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_14_reg_6198 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_14_reg_6198_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_14_reg_6198_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_14_V_read_reg_6204 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_78_V_read_reg_6209 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_44_fu_3316_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_44_reg_6214 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_15_fu_2658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_15_reg_6220 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_15_reg_6220_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_15_reg_6220_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_15_V_read_reg_6226 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_79_V_read_reg_6231 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_47_fu_3324_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_47_reg_6236 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_28_fu_2664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_reg_6242 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_reg_6242_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_reg_6242_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_reg_6242_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_16_V_read_reg_6248 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_80_V_read_reg_6253 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_50_fu_3332_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_50_reg_6258 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_17_fu_2670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_reg_6264 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_reg_6264_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_reg_6264_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_reg_6264_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_17_V_read_reg_6270 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_81_V_read_reg_6275 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_53_fu_3340_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_53_reg_6280 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_18_fu_2676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_reg_6286 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_reg_6286_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_reg_6286_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_reg_6286_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_18_V_read_reg_6292 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_82_V_read_reg_6297 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_56_fu_3348_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_56_reg_6302 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_19_fu_2682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_reg_6308 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_reg_6308_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_reg_6308_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_reg_6308_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_19_V_read_reg_6314 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_83_V_read_reg_6319 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_59_fu_3356_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_59_reg_6324 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_20_fu_2688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_20_reg_6330 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_20_reg_6330_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_20_reg_6330_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_20_V_read_reg_6336 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_84_V_read_reg_6341 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_62_fu_3364_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_62_reg_6346 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_21_fu_2694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_21_reg_6352 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_21_reg_6352_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_21_reg_6352_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_21_V_read_reg_6358 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_85_V_read_reg_6363 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_65_fu_3372_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_65_reg_6368 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_22_fu_2700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_22_reg_6374 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_22_reg_6374_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_22_reg_6374_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_22_V_read_reg_6380 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_86_V_read_reg_6385 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_68_fu_3380_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_68_reg_6390 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_23_fu_2706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_23_reg_6396 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_23_reg_6396_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_23_reg_6396_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_23_V_read_reg_6402 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_87_V_read_reg_6407 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_71_fu_3388_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_71_reg_6412 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_24_fu_2712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_reg_6418 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_reg_6418_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_reg_6418_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_reg_6418_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_24_V_read_reg_6424 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_88_V_read_reg_6429 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_74_fu_3396_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_74_reg_6434 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_25_fu_2718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_reg_6440 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_reg_6440_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_reg_6440_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_reg_6440_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_25_V_read_reg_6446 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_89_V_read_reg_6451 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_77_fu_3404_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_77_reg_6456 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_26_fu_2724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_reg_6462 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_reg_6462_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_reg_6462_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_reg_6462_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_26_V_read_reg_6468 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_90_V_read_reg_6473 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_80_fu_3412_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_80_reg_6478 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_27_fu_2730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_27_reg_6484 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_27_reg_6484_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_27_reg_6484_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_27_reg_6484_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_27_V_read_reg_6490 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_91_V_read_reg_6495 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_83_fu_3420_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_83_reg_6500 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_64_fu_2736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_64_reg_6506 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_64_reg_6506_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_64_reg_6506_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_28_V_read_reg_6512 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_92_V_read_reg_6517 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_86_fu_3428_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_86_reg_6522 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_29_fu_2742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_29_reg_6528 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_29_reg_6528_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_29_reg_6528_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_29_V_read_reg_6534 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_93_V_read_reg_6539 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_89_fu_3436_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_89_reg_6544 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_30_fu_2748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_30_reg_6550 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_30_reg_6550_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_30_reg_6550_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_30_V_read_reg_6556 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_94_V_read_reg_6561 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_92_fu_3444_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_92_reg_6566 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_31_fu_2754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_31_reg_6572 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_31_reg_6572_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_31_reg_6572_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bin_r_31_V_read_reg_6578 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_bin_r_95_V_read_reg_6583 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_95_fu_3452_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_95_reg_6588 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_32_fu_2760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_reg_6594 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_reg_6594_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_reg_6594_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_reg_6594_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_97_fu_3460_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_97_reg_6599 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_98_fu_3468_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_98_reg_6604 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_33_fu_2766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_reg_6610 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_reg_6610_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_reg_6610_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_reg_6610_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_100_fu_3476_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_100_reg_6615 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_101_fu_3484_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_101_reg_6620 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_34_fu_2772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_reg_6626 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_reg_6626_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_reg_6626_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_reg_6626_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_103_fu_3492_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_103_reg_6631 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_104_fu_3500_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_104_reg_6636 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_35_fu_2778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_reg_6642 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_reg_6642_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_reg_6642_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_reg_6642_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_106_fu_3508_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_106_reg_6647 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_107_fu_3516_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_107_reg_6652 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_36_fu_2784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_36_reg_6658 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_36_reg_6658_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_36_reg_6658_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_109_fu_3524_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_109_reg_6663 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_110_fu_3532_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_110_reg_6668 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_37_fu_2790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_37_reg_6674 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_37_reg_6674_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_37_reg_6674_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_112_fu_3540_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_112_reg_6679 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_113_fu_3548_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_113_reg_6684 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_38_fu_2796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_38_reg_6690 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_38_reg_6690_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_38_reg_6690_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_115_fu_3556_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_115_reg_6695 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_116_fu_3564_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_116_reg_6700 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_39_fu_2802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_39_reg_6706 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_39_reg_6706_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_39_reg_6706_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_118_fu_3572_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_118_reg_6711 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_119_fu_3580_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_119_reg_6716 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_40_fu_2808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_reg_6722 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_reg_6722_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_reg_6722_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_reg_6722_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_121_fu_3588_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_121_reg_6727 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_122_fu_3596_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_122_reg_6732 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_41_fu_2814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_reg_6738 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_reg_6738_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_reg_6738_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_reg_6738_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_124_fu_3604_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_124_reg_6743 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_125_fu_3612_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_125_reg_6748 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_42_fu_2820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_reg_6754 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_reg_6754_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_reg_6754_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_reg_6754_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_127_fu_3620_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_127_reg_6759 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_128_fu_3628_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_128_reg_6764 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_43_fu_2826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_reg_6770 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_reg_6770_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_reg_6770_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_reg_6770_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_130_fu_3636_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_130_reg_6775 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_131_fu_3644_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_131_reg_6780 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_44_fu_2832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_44_reg_6786 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_44_reg_6786_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_44_reg_6786_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_133_fu_3652_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_133_reg_6791 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_134_fu_3660_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_134_reg_6796 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_45_fu_2838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_45_reg_6802 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_45_reg_6802_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_45_reg_6802_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_136_fu_3668_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_136_reg_6807 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_137_fu_3676_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_137_reg_6812 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_46_fu_2844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_46_reg_6818 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_46_reg_6818_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_46_reg_6818_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_139_fu_3684_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_139_reg_6823 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_140_fu_3692_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_140_reg_6828 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_47_fu_2850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_47_reg_6834 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_47_reg_6834_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_47_reg_6834_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_142_fu_3700_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_142_reg_6839 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_143_fu_3708_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_143_reg_6844 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_48_fu_2856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_reg_6850 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_reg_6850_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_reg_6850_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_reg_6850_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_145_fu_3716_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_145_reg_6855 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_146_fu_3724_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_146_reg_6860 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_49_fu_2862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_reg_6866 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_reg_6866_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_reg_6866_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_reg_6866_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_148_fu_3732_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_148_reg_6871 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_149_fu_3740_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_149_reg_6876 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_50_fu_2868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_reg_6882 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_reg_6882_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_reg_6882_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_reg_6882_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_151_fu_3748_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_151_reg_6887 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_152_fu_3756_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_152_reg_6892 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_51_fu_2874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_reg_6898 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_reg_6898_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_reg_6898_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_reg_6898_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_154_fu_3764_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_154_reg_6903 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_155_fu_3772_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_155_reg_6908 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_52_fu_2880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_52_reg_6914 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_52_reg_6914_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_52_reg_6914_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_157_fu_3780_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_157_reg_6919 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_158_fu_3788_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_158_reg_6924 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_53_fu_2886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_53_reg_6930 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_53_reg_6930_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_53_reg_6930_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_160_fu_3796_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_160_reg_6935 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_161_fu_3804_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_161_reg_6940 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_54_fu_2892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_54_reg_6946 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_54_reg_6946_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_54_reg_6946_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_163_fu_3812_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_163_reg_6951 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_164_fu_3820_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_164_reg_6956 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_55_fu_2898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_55_reg_6962 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_55_reg_6962_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_55_reg_6962_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_166_fu_3828_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_166_reg_6967 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_167_fu_3836_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_167_reg_6972 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_56_fu_2904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_reg_6978 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_reg_6978_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_reg_6978_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_reg_6978_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_169_fu_3844_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_169_reg_6983 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_170_fu_3852_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_170_reg_6988 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_57_fu_2910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_reg_6994 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_reg_6994_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_reg_6994_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_reg_6994_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_172_fu_3860_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_172_reg_6999 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_173_fu_3868_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_173_reg_7004 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_58_fu_2916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_reg_7010 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_reg_7010_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_reg_7010_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_reg_7010_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_175_fu_3876_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_175_reg_7015 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_176_fu_3884_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_176_reg_7020 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_59_fu_2922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_reg_7026 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_reg_7026_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_reg_7026_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_reg_7026_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_178_fu_3892_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_178_reg_7031 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_179_fu_3900_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_179_reg_7036 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_60_fu_2928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_60_reg_7042 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_60_reg_7042_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_60_reg_7042_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_181_fu_3908_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_181_reg_7047 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_182_fu_3916_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_182_reg_7052 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_61_fu_2934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_61_reg_7058 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_61_reg_7058_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_61_reg_7058_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_184_fu_3924_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_184_reg_7063 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_185_fu_3932_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_185_reg_7068 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_62_fu_2940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_62_reg_7074 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_62_reg_7074_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_62_reg_7074_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_187_fu_3940_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_187_reg_7079 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_188_fu_3948_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_188_reg_7084 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_63_fu_2946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_63_reg_7090 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_63_reg_7090_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_63_reg_7090_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln895_190_fu_3956_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_190_reg_7095 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_191_fu_3964_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_191_reg_7100 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_65_fu_2952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_65_reg_7106 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_65_reg_7106_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_65_reg_7106_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_1_fu_4132_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_1_reg_7111 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_1_reg_7111_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_2_fu_4139_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_2_reg_7116 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_66_fu_2956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_66_reg_7122 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_66_reg_7122_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_66_reg_7122_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_4_fu_4145_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_4_reg_7127 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_4_reg_7127_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_5_fu_4152_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_5_reg_7132 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_67_fu_2960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_67_reg_7138 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_67_reg_7138_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_67_reg_7138_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_7_fu_4158_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_7_reg_7143 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_7_reg_7143_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_8_fu_4165_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_8_reg_7148 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_68_fu_2964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_68_reg_7154 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_68_reg_7154_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_68_reg_7154_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_10_fu_4171_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_10_reg_7159 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_10_reg_7159_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_11_fu_4178_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_11_reg_7164 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_69_fu_2968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_69_reg_7170 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_69_reg_7170_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_13_fu_4184_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_13_reg_7175 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_13_reg_7175_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_14_fu_4191_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_14_reg_7180 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_70_fu_2972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_70_reg_7186 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_70_reg_7186_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_16_fu_4197_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_16_reg_7191 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_16_reg_7191_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_17_fu_4204_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_17_reg_7196 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_71_fu_2976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_71_reg_7202 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_71_reg_7202_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_19_fu_4210_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_19_reg_7207 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_19_reg_7207_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_20_fu_4217_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_20_reg_7212 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_72_fu_2980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_72_reg_7218 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_72_reg_7218_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_22_fu_4223_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_22_reg_7223 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_22_reg_7223_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_23_fu_4230_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_23_reg_7228 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_73_fu_2984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_73_reg_7234 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_73_reg_7234_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_73_reg_7234_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_25_fu_4236_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_25_reg_7239 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_26_fu_4243_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_26_reg_7244 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_74_fu_2988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_74_reg_7250 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_74_reg_7250_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_74_reg_7250_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_28_fu_4249_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_28_reg_7255 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_29_fu_4256_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_29_reg_7260 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_75_fu_2992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_75_reg_7266 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_75_reg_7266_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_75_reg_7266_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_31_fu_4262_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_31_reg_7271 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_32_fu_4269_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_32_reg_7276 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_76_fu_2996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_76_reg_7282 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_76_reg_7282_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_76_reg_7282_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_34_fu_4275_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_34_reg_7287 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_35_fu_4282_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_35_reg_7292 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_77_fu_3000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_77_reg_7298 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_77_reg_7298_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_37_fu_4288_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_37_reg_7303 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_38_fu_4295_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_38_reg_7308 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_78_fu_3004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_78_reg_7314 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_78_reg_7314_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_40_fu_4301_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_40_reg_7319 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_41_fu_4308_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_41_reg_7324 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_79_fu_3008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_79_reg_7330 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_79_reg_7330_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_43_fu_4314_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_43_reg_7335 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_44_fu_4321_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_44_reg_7340 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_80_fu_3012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_80_reg_7346 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_80_reg_7346_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_46_fu_4327_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_46_reg_7351 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_47_fu_4334_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_47_reg_7356 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_81_fu_3016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_81_reg_7362 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_81_reg_7362_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_81_reg_7362_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_49_fu_4340_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_49_reg_7367 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_49_reg_7367_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_50_fu_4347_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_50_reg_7372 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_82_fu_3020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_82_reg_7378 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_82_reg_7378_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_82_reg_7378_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_52_fu_4353_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_52_reg_7383 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_52_reg_7383_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_53_fu_4360_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_53_reg_7388 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_83_fu_3024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_83_reg_7394 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_83_reg_7394_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_83_reg_7394_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_55_fu_4366_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_55_reg_7399 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_55_reg_7399_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_56_fu_4373_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_56_reg_7404 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_84_fu_3028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_84_reg_7410 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_84_reg_7410_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_84_reg_7410_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_58_fu_4379_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_58_reg_7415 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_58_reg_7415_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_59_fu_4386_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_59_reg_7420 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_85_fu_3032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_85_reg_7426 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_85_reg_7426_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_61_fu_4392_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_61_reg_7431 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_61_reg_7431_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_62_fu_4399_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_62_reg_7436 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_86_fu_3036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_86_reg_7442 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_86_reg_7442_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_64_fu_4405_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_64_reg_7447 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_64_reg_7447_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_65_fu_4412_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_65_reg_7452 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_87_fu_3040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_87_reg_7458 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_87_reg_7458_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_67_fu_4418_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_67_reg_7463 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_67_reg_7463_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_68_fu_4425_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_68_reg_7468 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_88_fu_3044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_88_reg_7474 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_88_reg_7474_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_70_fu_4431_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_70_reg_7479 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_70_reg_7479_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_71_fu_4438_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_71_reg_7484 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_89_fu_3048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_89_reg_7490 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_89_reg_7490_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_89_reg_7490_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_73_fu_4444_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_73_reg_7495 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_74_fu_4451_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_74_reg_7500 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_90_fu_3052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_90_reg_7506 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_90_reg_7506_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_90_reg_7506_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_76_fu_4457_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_76_reg_7511 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_77_fu_4464_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_77_reg_7516 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_91_fu_3056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_91_reg_7522 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_91_reg_7522_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_91_reg_7522_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_79_fu_4470_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_79_reg_7527 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_80_fu_4477_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_80_reg_7532 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_92_fu_3060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_92_reg_7538 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_92_reg_7538_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_92_reg_7538_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_82_fu_4483_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_82_reg_7543 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_83_fu_4490_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_83_reg_7548 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_93_fu_3064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_93_reg_7554 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_93_reg_7554_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_85_fu_4496_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_85_reg_7559 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_86_fu_4503_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_86_reg_7564 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_94_fu_3068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_94_reg_7570 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_94_reg_7570_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_88_fu_4509_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_88_reg_7575 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_89_fu_4516_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_89_reg_7580 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_95_fu_3072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_95_reg_7586 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_95_reg_7586_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_91_fu_4522_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_91_reg_7591 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_92_fu_4529_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_92_reg_7596 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_96_fu_3076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_96_reg_7602 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_96_reg_7602_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln280_94_fu_4535_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_94_reg_7607 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_95_fu_4542_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln280_95_reg_7612 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_97_fu_3080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_97_reg_7618 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_97_reg_7618_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_2_fu_4548_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_2_reg_7624 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_98_fu_3084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_98_reg_7630 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_98_reg_7630_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_5_fu_4554_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_5_reg_7636 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_99_fu_3088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_99_reg_7642 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_99_reg_7642_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_8_fu_4560_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_8_reg_7648 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_100_fu_3092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_100_reg_7654 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_100_reg_7654_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_11_fu_4566_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_11_reg_7660 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_101_fu_3096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_101_reg_7666 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_14_fu_4572_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_14_reg_7672 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_102_fu_3100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_102_reg_7678 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_17_fu_4578_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_17_reg_7684 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_103_fu_3104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_103_reg_7690 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_20_fu_4584_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_20_reg_7696 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_104_fu_3108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_104_reg_7702 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_23_fu_4590_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_23_reg_7708 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_105_fu_3112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_105_reg_7714 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_105_reg_7714_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_25_fu_4596_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_25_reg_7719 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_26_fu_4602_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_26_reg_7724 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_106_fu_3116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_106_reg_7730 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_106_reg_7730_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_28_fu_4608_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_28_reg_7735 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_29_fu_4614_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_29_reg_7740 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_107_fu_3120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_107_reg_7746 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_107_reg_7746_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_31_fu_4620_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_31_reg_7751 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_32_fu_4626_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_32_reg_7756 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_108_fu_3124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_108_reg_7762 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_108_reg_7762_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_34_fu_4632_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_34_reg_7767 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_35_fu_4638_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_35_reg_7772 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_109_fu_3128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_109_reg_7778 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_37_fu_4644_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_37_reg_7783 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_38_fu_4650_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_38_reg_7788 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_110_fu_3132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_110_reg_7794 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_40_fu_4656_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_40_reg_7799 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_41_fu_4662_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_41_reg_7804 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_111_fu_3136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_111_reg_7810 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_43_fu_4668_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_43_reg_7815 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_44_fu_4674_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_44_reg_7820 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_112_fu_3140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_112_reg_7826 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_46_fu_4680_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_46_reg_7831 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_47_fu_4686_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln294_47_reg_7836 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_113_fu_3144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_113_reg_7842 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln308_1_fu_5124_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_1_reg_7847 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_1_reg_7847_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_2_fu_5131_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln308_2_reg_7852 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_114_fu_3148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_114_reg_7858 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln308_4_fu_5137_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_4_reg_7863 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_4_reg_7863_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_5_fu_5144_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln308_5_reg_7868 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_115_fu_3152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_115_reg_7874 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln308_7_fu_5150_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_7_reg_7879 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_8_fu_5157_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln308_8_reg_7884 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_116_fu_3156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_116_reg_7890 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln308_10_fu_5163_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_10_reg_7895 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_11_fu_5170_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln308_11_reg_7900 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln308_12_fu_5176_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_12_reg_7906 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_13_fu_5184_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_13_reg_7911 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_13_reg_7911_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_14_fu_5191_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln308_14_reg_7916 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln308_15_fu_5197_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_15_reg_7922 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_16_fu_5205_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_16_reg_7927 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_16_reg_7927_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_17_fu_5212_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln308_17_reg_7932 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln308_18_fu_5218_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_18_reg_7938 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_19_fu_5226_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_19_reg_7943 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_20_fu_5233_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln308_20_reg_7948 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln308_21_fu_5239_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_21_reg_7954 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_22_fu_5247_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_22_reg_7959 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_23_fu_5254_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln308_23_reg_7964 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_121_fu_3176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_121_reg_7970 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln322_fu_5680_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln322_reg_7975 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln322_reg_7975_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln322_2_fu_5687_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln322_2_reg_7980 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_122_fu_3180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_122_reg_7986 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln322_3_fu_5693_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln322_3_reg_7991 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln322_5_fu_5700_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln322_5_reg_7996 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln322_6_fu_5706_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln322_6_reg_8002 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln322_6_reg_8002_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln322_7_fu_5713_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln322_7_reg_8007 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln322_8_fu_5719_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln322_8_reg_8012 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln322_9_fu_5725_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln322_9_reg_8018 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln322_10_fu_5732_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln322_10_reg_8023 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln322_11_fu_5738_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln322_11_reg_8028 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_125_fu_3192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_125_reg_8034 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_max_bin_r_t_V_fu_5754_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_reg_8039 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_count_t_s_fu_5761_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_s_reg_8044 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_theta_t_1_fu_5767_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_theta_t_1_reg_8050 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_1_fu_5773_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_1_reg_8055 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_count_t_1_fu_5780_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_1_reg_8060 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_r_t_V_3_fu_5791_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_3_reg_8066 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_theta_t_2_fu_5797_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_theta_t_2_reg_8072 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_count_t_2_fu_5804_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_2_reg_8078 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln708_1_fu_5841_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal select_ln895_1_fu_3972_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_4_fu_3977_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_7_fu_3982_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_10_fu_3987_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_13_fu_3992_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_16_fu_3997_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_19_fu_4002_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_22_fu_4007_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_25_fu_4012_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_28_fu_4017_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_31_fu_4022_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_34_fu_4027_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_37_fu_4032_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_40_fu_4037_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_43_fu_4042_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_46_fu_4047_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_49_fu_4052_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_52_fu_4057_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_55_fu_4062_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_58_fu_4067_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_61_fu_4072_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_64_fu_4077_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_67_fu_4082_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_70_fu_4087_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_73_fu_4092_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_76_fu_4097_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_79_fu_4102_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_82_fu_4107_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_85_fu_4112_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_88_fu_4117_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_91_fu_4122_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_94_fu_4127_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_12_fu_4692_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_108_fu_4804_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_15_fu_4699_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_111_fu_4811_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_18_fu_4706_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_114_fu_4818_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_21_fu_4713_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_117_fu_4825_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_36_fu_4720_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_132_fu_4832_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_39_fu_4727_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_135_fu_4839_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_42_fu_4734_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_138_fu_4846_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_45_fu_4741_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_141_fu_4853_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_60_fu_4748_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_156_fu_4860_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_63_fu_4755_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_159_fu_4867_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_66_fu_4762_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_162_fu_4874_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_69_fu_4769_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_165_fu_4881_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_84_fu_4776_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_180_fu_4888_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_87_fu_4783_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_183_fu_4895_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_90_fu_4790_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_186_fu_4902_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_93_fu_4797_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_189_fu_4909_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_12_fu_4916_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_60_fu_4972_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_15_fu_4923_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_63_fu_4979_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_18_fu_4930_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_66_fu_4986_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_21_fu_4937_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_69_fu_4993_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_36_fu_4944_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_84_fu_5000_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_39_fu_4951_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_87_fu_5007_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_42_fu_4958_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_90_fu_5014_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_45_fu_4965_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_93_fu_5021_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_1_fu_5028_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_4_fu_5033_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_7_fu_5038_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_10_fu_5043_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_117_fu_3160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_12_fu_5048_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_36_fu_5096_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_13_fu_5055_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_118_fu_3164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_15_fu_5060_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_39_fu_5103_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_16_fu_5067_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_119_fu_3168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_18_fu_5072_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_42_fu_5110_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_19_fu_5079_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_120_fu_3172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_21_fu_5084_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_45_fu_5117_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_22_fu_5091_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_fu_5260_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_96_fu_5372_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_3_fu_5267_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_99_fu_5379_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_6_fu_5274_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_102_fu_5386_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_9_fu_5281_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_105_fu_5393_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_24_fu_5288_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_120_fu_5400_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_27_fu_5295_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_123_fu_5407_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_30_fu_5302_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_126_fu_5414_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_33_fu_5309_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_129_fu_5421_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_48_fu_5316_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_144_fu_5428_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_51_fu_5323_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_147_fu_5435_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_54_fu_5330_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_150_fu_5442_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_57_fu_5337_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_153_fu_5449_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_72_fu_5344_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_168_fu_5456_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_75_fu_5351_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_171_fu_5463_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_78_fu_5358_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_174_fu_5470_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_81_fu_5365_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_177_fu_5477_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_fu_5484_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_48_fu_5540_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_3_fu_5491_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_51_fu_5547_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_6_fu_5498_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_54_fu_5554_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_9_fu_5505_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_57_fu_5561_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_24_fu_5512_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_72_fu_5568_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_27_fu_5519_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_75_fu_5575_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_30_fu_5526_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_78_fu_5582_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_33_fu_5533_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln280_81_fu_5589_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_fu_5596_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_24_fu_5624_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_3_fu_5603_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_27_fu_5631_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_6_fu_5610_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_30_fu_5638_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_9_fu_5617_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln294_33_fu_5645_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_fu_5652_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln308_3_fu_5659_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_123_fu_3184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln308_6_fu_5666_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_124_fu_3188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln308_9_fu_5673_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln322_1_fu_5744_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_126_fu_3196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln322_4_fu_5749_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_5_fu_3200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_max_bin_theta_t_s_fu_5786_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal t0_V_fu_5810_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_fu_5817_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_fu_5828_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_5_fu_5835_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_fu_5846_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_fu_5854_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_fu_5858_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to6 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln895_100_reg_7654 <= icmp_ln895_100_fu_3092_p2;
                icmp_ln895_100_reg_7654_pp0_iter3_reg <= icmp_ln895_100_reg_7654;
                icmp_ln895_101_reg_7666 <= icmp_ln895_101_fu_3096_p2;
                icmp_ln895_102_reg_7678 <= icmp_ln895_102_fu_3100_p2;
                icmp_ln895_103_reg_7690 <= icmp_ln895_103_fu_3104_p2;
                icmp_ln895_104_reg_7702 <= icmp_ln895_104_fu_3108_p2;
                icmp_ln895_105_reg_7714 <= icmp_ln895_105_fu_3112_p2;
                icmp_ln895_105_reg_7714_pp0_iter3_reg <= icmp_ln895_105_reg_7714;
                icmp_ln895_106_reg_7730 <= icmp_ln895_106_fu_3116_p2;
                icmp_ln895_106_reg_7730_pp0_iter3_reg <= icmp_ln895_106_reg_7730;
                icmp_ln895_107_reg_7746 <= icmp_ln895_107_fu_3120_p2;
                icmp_ln895_107_reg_7746_pp0_iter3_reg <= icmp_ln895_107_reg_7746;
                icmp_ln895_108_reg_7762 <= icmp_ln895_108_fu_3124_p2;
                icmp_ln895_108_reg_7762_pp0_iter3_reg <= icmp_ln895_108_reg_7762;
                icmp_ln895_109_reg_7778 <= icmp_ln895_109_fu_3128_p2;
                icmp_ln895_10_reg_6110_pp0_iter2_reg <= icmp_ln895_10_reg_6110_pp0_iter1_reg;
                icmp_ln895_10_reg_6110_pp0_iter3_reg <= icmp_ln895_10_reg_6110_pp0_iter2_reg;
                icmp_ln895_110_reg_7794 <= icmp_ln895_110_fu_3132_p2;
                icmp_ln895_111_reg_7810 <= icmp_ln895_111_fu_3136_p2;
                icmp_ln895_112_reg_7826 <= icmp_ln895_112_fu_3140_p2;
                icmp_ln895_113_reg_7842 <= icmp_ln895_113_fu_3144_p2;
                icmp_ln895_114_reg_7858 <= icmp_ln895_114_fu_3148_p2;
                icmp_ln895_115_reg_7874 <= icmp_ln895_115_fu_3152_p2;
                icmp_ln895_116_reg_7890 <= icmp_ln895_116_fu_3156_p2;
                icmp_ln895_11_reg_6132_pp0_iter2_reg <= icmp_ln895_11_reg_6132_pp0_iter1_reg;
                icmp_ln895_11_reg_6132_pp0_iter3_reg <= icmp_ln895_11_reg_6132_pp0_iter2_reg;
                icmp_ln895_121_reg_7970 <= icmp_ln895_121_fu_3176_p2;
                icmp_ln895_122_reg_7986 <= icmp_ln895_122_fu_3180_p2;
                icmp_ln895_125_reg_8034 <= icmp_ln895_125_fu_3192_p2;
                icmp_ln895_12_reg_6154_pp0_iter2_reg <= icmp_ln895_12_reg_6154_pp0_iter1_reg;
                icmp_ln895_13_reg_6176_pp0_iter2_reg <= icmp_ln895_13_reg_6176_pp0_iter1_reg;
                icmp_ln895_14_reg_6198_pp0_iter2_reg <= icmp_ln895_14_reg_6198_pp0_iter1_reg;
                icmp_ln895_15_reg_6220_pp0_iter2_reg <= icmp_ln895_15_reg_6220_pp0_iter1_reg;
                icmp_ln895_16_reg_6022_pp0_iter2_reg <= icmp_ln895_16_reg_6022_pp0_iter1_reg;
                icmp_ln895_17_reg_6264_pp0_iter2_reg <= icmp_ln895_17_reg_6264_pp0_iter1_reg;
                icmp_ln895_17_reg_6264_pp0_iter3_reg <= icmp_ln895_17_reg_6264_pp0_iter2_reg;
                icmp_ln895_18_reg_6286_pp0_iter2_reg <= icmp_ln895_18_reg_6286_pp0_iter1_reg;
                icmp_ln895_18_reg_6286_pp0_iter3_reg <= icmp_ln895_18_reg_6286_pp0_iter2_reg;
                icmp_ln895_19_reg_6308_pp0_iter2_reg <= icmp_ln895_19_reg_6308_pp0_iter1_reg;
                icmp_ln895_19_reg_6308_pp0_iter3_reg <= icmp_ln895_19_reg_6308_pp0_iter2_reg;
                icmp_ln895_1_reg_5912_pp0_iter2_reg <= icmp_ln895_1_reg_5912_pp0_iter1_reg;
                icmp_ln895_1_reg_5912_pp0_iter3_reg <= icmp_ln895_1_reg_5912_pp0_iter2_reg;
                icmp_ln895_20_reg_6330_pp0_iter2_reg <= icmp_ln895_20_reg_6330_pp0_iter1_reg;
                icmp_ln895_21_reg_6352_pp0_iter2_reg <= icmp_ln895_21_reg_6352_pp0_iter1_reg;
                icmp_ln895_22_reg_6374_pp0_iter2_reg <= icmp_ln895_22_reg_6374_pp0_iter1_reg;
                icmp_ln895_23_reg_6396_pp0_iter2_reg <= icmp_ln895_23_reg_6396_pp0_iter1_reg;
                icmp_ln895_24_reg_6418_pp0_iter2_reg <= icmp_ln895_24_reg_6418_pp0_iter1_reg;
                icmp_ln895_24_reg_6418_pp0_iter3_reg <= icmp_ln895_24_reg_6418_pp0_iter2_reg;
                icmp_ln895_25_reg_6440_pp0_iter2_reg <= icmp_ln895_25_reg_6440_pp0_iter1_reg;
                icmp_ln895_25_reg_6440_pp0_iter3_reg <= icmp_ln895_25_reg_6440_pp0_iter2_reg;
                icmp_ln895_26_reg_6462_pp0_iter2_reg <= icmp_ln895_26_reg_6462_pp0_iter1_reg;
                icmp_ln895_26_reg_6462_pp0_iter3_reg <= icmp_ln895_26_reg_6462_pp0_iter2_reg;
                icmp_ln895_27_reg_6484_pp0_iter2_reg <= icmp_ln895_27_reg_6484_pp0_iter1_reg;
                icmp_ln895_27_reg_6484_pp0_iter3_reg <= icmp_ln895_27_reg_6484_pp0_iter2_reg;
                icmp_ln895_28_reg_6242_pp0_iter2_reg <= icmp_ln895_28_reg_6242_pp0_iter1_reg;
                icmp_ln895_28_reg_6242_pp0_iter3_reg <= icmp_ln895_28_reg_6242_pp0_iter2_reg;
                icmp_ln895_29_reg_6528_pp0_iter2_reg <= icmp_ln895_29_reg_6528_pp0_iter1_reg;
                icmp_ln895_2_reg_5934_pp0_iter2_reg <= icmp_ln895_2_reg_5934_pp0_iter1_reg;
                icmp_ln895_2_reg_5934_pp0_iter3_reg <= icmp_ln895_2_reg_5934_pp0_iter2_reg;
                icmp_ln895_30_reg_6550_pp0_iter2_reg <= icmp_ln895_30_reg_6550_pp0_iter1_reg;
                icmp_ln895_31_reg_6572_pp0_iter2_reg <= icmp_ln895_31_reg_6572_pp0_iter1_reg;
                icmp_ln895_32_reg_6594_pp0_iter2_reg <= icmp_ln895_32_reg_6594_pp0_iter1_reg;
                icmp_ln895_32_reg_6594_pp0_iter3_reg <= icmp_ln895_32_reg_6594_pp0_iter2_reg;
                icmp_ln895_33_reg_6610_pp0_iter2_reg <= icmp_ln895_33_reg_6610_pp0_iter1_reg;
                icmp_ln895_33_reg_6610_pp0_iter3_reg <= icmp_ln895_33_reg_6610_pp0_iter2_reg;
                icmp_ln895_34_reg_6626_pp0_iter2_reg <= icmp_ln895_34_reg_6626_pp0_iter1_reg;
                icmp_ln895_34_reg_6626_pp0_iter3_reg <= icmp_ln895_34_reg_6626_pp0_iter2_reg;
                icmp_ln895_35_reg_6642_pp0_iter2_reg <= icmp_ln895_35_reg_6642_pp0_iter1_reg;
                icmp_ln895_35_reg_6642_pp0_iter3_reg <= icmp_ln895_35_reg_6642_pp0_iter2_reg;
                icmp_ln895_36_reg_6658_pp0_iter2_reg <= icmp_ln895_36_reg_6658_pp0_iter1_reg;
                icmp_ln895_37_reg_6674_pp0_iter2_reg <= icmp_ln895_37_reg_6674_pp0_iter1_reg;
                icmp_ln895_38_reg_6690_pp0_iter2_reg <= icmp_ln895_38_reg_6690_pp0_iter1_reg;
                icmp_ln895_39_reg_6706_pp0_iter2_reg <= icmp_ln895_39_reg_6706_pp0_iter1_reg;
                icmp_ln895_3_reg_5956_pp0_iter2_reg <= icmp_ln895_3_reg_5956_pp0_iter1_reg;
                icmp_ln895_3_reg_5956_pp0_iter3_reg <= icmp_ln895_3_reg_5956_pp0_iter2_reg;
                icmp_ln895_40_reg_6722_pp0_iter2_reg <= icmp_ln895_40_reg_6722_pp0_iter1_reg;
                icmp_ln895_40_reg_6722_pp0_iter3_reg <= icmp_ln895_40_reg_6722_pp0_iter2_reg;
                icmp_ln895_41_reg_6738_pp0_iter2_reg <= icmp_ln895_41_reg_6738_pp0_iter1_reg;
                icmp_ln895_41_reg_6738_pp0_iter3_reg <= icmp_ln895_41_reg_6738_pp0_iter2_reg;
                icmp_ln895_42_reg_6754_pp0_iter2_reg <= icmp_ln895_42_reg_6754_pp0_iter1_reg;
                icmp_ln895_42_reg_6754_pp0_iter3_reg <= icmp_ln895_42_reg_6754_pp0_iter2_reg;
                icmp_ln895_43_reg_6770_pp0_iter2_reg <= icmp_ln895_43_reg_6770_pp0_iter1_reg;
                icmp_ln895_43_reg_6770_pp0_iter3_reg <= icmp_ln895_43_reg_6770_pp0_iter2_reg;
                icmp_ln895_44_reg_6786_pp0_iter2_reg <= icmp_ln895_44_reg_6786_pp0_iter1_reg;
                icmp_ln895_45_reg_6802_pp0_iter2_reg <= icmp_ln895_45_reg_6802_pp0_iter1_reg;
                icmp_ln895_46_reg_6818_pp0_iter2_reg <= icmp_ln895_46_reg_6818_pp0_iter1_reg;
                icmp_ln895_47_reg_6834_pp0_iter2_reg <= icmp_ln895_47_reg_6834_pp0_iter1_reg;
                icmp_ln895_48_reg_6850_pp0_iter2_reg <= icmp_ln895_48_reg_6850_pp0_iter1_reg;
                icmp_ln895_48_reg_6850_pp0_iter3_reg <= icmp_ln895_48_reg_6850_pp0_iter2_reg;
                icmp_ln895_49_reg_6866_pp0_iter2_reg <= icmp_ln895_49_reg_6866_pp0_iter1_reg;
                icmp_ln895_49_reg_6866_pp0_iter3_reg <= icmp_ln895_49_reg_6866_pp0_iter2_reg;
                icmp_ln895_4_reg_5978_pp0_iter2_reg <= icmp_ln895_4_reg_5978_pp0_iter1_reg;
                icmp_ln895_50_reg_6882_pp0_iter2_reg <= icmp_ln895_50_reg_6882_pp0_iter1_reg;
                icmp_ln895_50_reg_6882_pp0_iter3_reg <= icmp_ln895_50_reg_6882_pp0_iter2_reg;
                icmp_ln895_51_reg_6898_pp0_iter2_reg <= icmp_ln895_51_reg_6898_pp0_iter1_reg;
                icmp_ln895_51_reg_6898_pp0_iter3_reg <= icmp_ln895_51_reg_6898_pp0_iter2_reg;
                icmp_ln895_52_reg_6914_pp0_iter2_reg <= icmp_ln895_52_reg_6914_pp0_iter1_reg;
                icmp_ln895_53_reg_6930_pp0_iter2_reg <= icmp_ln895_53_reg_6930_pp0_iter1_reg;
                icmp_ln895_54_reg_6946_pp0_iter2_reg <= icmp_ln895_54_reg_6946_pp0_iter1_reg;
                icmp_ln895_55_reg_6962_pp0_iter2_reg <= icmp_ln895_55_reg_6962_pp0_iter1_reg;
                icmp_ln895_56_reg_6978_pp0_iter2_reg <= icmp_ln895_56_reg_6978_pp0_iter1_reg;
                icmp_ln895_56_reg_6978_pp0_iter3_reg <= icmp_ln895_56_reg_6978_pp0_iter2_reg;
                icmp_ln895_57_reg_6994_pp0_iter2_reg <= icmp_ln895_57_reg_6994_pp0_iter1_reg;
                icmp_ln895_57_reg_6994_pp0_iter3_reg <= icmp_ln895_57_reg_6994_pp0_iter2_reg;
                icmp_ln895_58_reg_7010_pp0_iter2_reg <= icmp_ln895_58_reg_7010_pp0_iter1_reg;
                icmp_ln895_58_reg_7010_pp0_iter3_reg <= icmp_ln895_58_reg_7010_pp0_iter2_reg;
                icmp_ln895_59_reg_7026_pp0_iter2_reg <= icmp_ln895_59_reg_7026_pp0_iter1_reg;
                icmp_ln895_59_reg_7026_pp0_iter3_reg <= icmp_ln895_59_reg_7026_pp0_iter2_reg;
                icmp_ln895_60_reg_7042_pp0_iter2_reg <= icmp_ln895_60_reg_7042_pp0_iter1_reg;
                icmp_ln895_61_reg_7058_pp0_iter2_reg <= icmp_ln895_61_reg_7058_pp0_iter1_reg;
                icmp_ln895_62_reg_7074_pp0_iter2_reg <= icmp_ln895_62_reg_7074_pp0_iter1_reg;
                icmp_ln895_63_reg_7090_pp0_iter2_reg <= icmp_ln895_63_reg_7090_pp0_iter1_reg;
                icmp_ln895_64_reg_6506_pp0_iter2_reg <= icmp_ln895_64_reg_6506_pp0_iter1_reg;
                icmp_ln895_65_reg_7106_pp0_iter2_reg <= icmp_ln895_65_reg_7106;
                icmp_ln895_65_reg_7106_pp0_iter3_reg <= icmp_ln895_65_reg_7106_pp0_iter2_reg;
                icmp_ln895_66_reg_7122_pp0_iter2_reg <= icmp_ln895_66_reg_7122;
                icmp_ln895_66_reg_7122_pp0_iter3_reg <= icmp_ln895_66_reg_7122_pp0_iter2_reg;
                icmp_ln895_67_reg_7138_pp0_iter2_reg <= icmp_ln895_67_reg_7138;
                icmp_ln895_67_reg_7138_pp0_iter3_reg <= icmp_ln895_67_reg_7138_pp0_iter2_reg;
                icmp_ln895_68_reg_7154_pp0_iter2_reg <= icmp_ln895_68_reg_7154;
                icmp_ln895_68_reg_7154_pp0_iter3_reg <= icmp_ln895_68_reg_7154_pp0_iter2_reg;
                icmp_ln895_69_reg_7170_pp0_iter2_reg <= icmp_ln895_69_reg_7170;
                icmp_ln895_6_reg_6000_pp0_iter2_reg <= icmp_ln895_6_reg_6000_pp0_iter1_reg;
                icmp_ln895_70_reg_7186_pp0_iter2_reg <= icmp_ln895_70_reg_7186;
                icmp_ln895_71_reg_7202_pp0_iter2_reg <= icmp_ln895_71_reg_7202;
                icmp_ln895_72_reg_7218_pp0_iter2_reg <= icmp_ln895_72_reg_7218;
                icmp_ln895_73_reg_7234_pp0_iter2_reg <= icmp_ln895_73_reg_7234;
                icmp_ln895_73_reg_7234_pp0_iter3_reg <= icmp_ln895_73_reg_7234_pp0_iter2_reg;
                icmp_ln895_74_reg_7250_pp0_iter2_reg <= icmp_ln895_74_reg_7250;
                icmp_ln895_74_reg_7250_pp0_iter3_reg <= icmp_ln895_74_reg_7250_pp0_iter2_reg;
                icmp_ln895_75_reg_7266_pp0_iter2_reg <= icmp_ln895_75_reg_7266;
                icmp_ln895_75_reg_7266_pp0_iter3_reg <= icmp_ln895_75_reg_7266_pp0_iter2_reg;
                icmp_ln895_76_reg_7282_pp0_iter2_reg <= icmp_ln895_76_reg_7282;
                icmp_ln895_76_reg_7282_pp0_iter3_reg <= icmp_ln895_76_reg_7282_pp0_iter2_reg;
                icmp_ln895_77_reg_7298_pp0_iter2_reg <= icmp_ln895_77_reg_7298;
                icmp_ln895_78_reg_7314_pp0_iter2_reg <= icmp_ln895_78_reg_7314;
                icmp_ln895_79_reg_7330_pp0_iter2_reg <= icmp_ln895_79_reg_7330;
                icmp_ln895_7_reg_6044_pp0_iter2_reg <= icmp_ln895_7_reg_6044_pp0_iter1_reg;
                icmp_ln895_80_reg_7346_pp0_iter2_reg <= icmp_ln895_80_reg_7346;
                icmp_ln895_81_reg_7362_pp0_iter2_reg <= icmp_ln895_81_reg_7362;
                icmp_ln895_81_reg_7362_pp0_iter3_reg <= icmp_ln895_81_reg_7362_pp0_iter2_reg;
                icmp_ln895_82_reg_7378_pp0_iter2_reg <= icmp_ln895_82_reg_7378;
                icmp_ln895_82_reg_7378_pp0_iter3_reg <= icmp_ln895_82_reg_7378_pp0_iter2_reg;
                icmp_ln895_83_reg_7394_pp0_iter2_reg <= icmp_ln895_83_reg_7394;
                icmp_ln895_83_reg_7394_pp0_iter3_reg <= icmp_ln895_83_reg_7394_pp0_iter2_reg;
                icmp_ln895_84_reg_7410_pp0_iter2_reg <= icmp_ln895_84_reg_7410;
                icmp_ln895_84_reg_7410_pp0_iter3_reg <= icmp_ln895_84_reg_7410_pp0_iter2_reg;
                icmp_ln895_85_reg_7426_pp0_iter2_reg <= icmp_ln895_85_reg_7426;
                icmp_ln895_86_reg_7442_pp0_iter2_reg <= icmp_ln895_86_reg_7442;
                icmp_ln895_87_reg_7458_pp0_iter2_reg <= icmp_ln895_87_reg_7458;
                icmp_ln895_88_reg_7474_pp0_iter2_reg <= icmp_ln895_88_reg_7474;
                icmp_ln895_89_reg_7490_pp0_iter2_reg <= icmp_ln895_89_reg_7490;
                icmp_ln895_89_reg_7490_pp0_iter3_reg <= icmp_ln895_89_reg_7490_pp0_iter2_reg;
                icmp_ln895_8_reg_6066_pp0_iter2_reg <= icmp_ln895_8_reg_6066_pp0_iter1_reg;
                icmp_ln895_8_reg_6066_pp0_iter3_reg <= icmp_ln895_8_reg_6066_pp0_iter2_reg;
                icmp_ln895_90_reg_7506_pp0_iter2_reg <= icmp_ln895_90_reg_7506;
                icmp_ln895_90_reg_7506_pp0_iter3_reg <= icmp_ln895_90_reg_7506_pp0_iter2_reg;
                icmp_ln895_91_reg_7522_pp0_iter2_reg <= icmp_ln895_91_reg_7522;
                icmp_ln895_91_reg_7522_pp0_iter3_reg <= icmp_ln895_91_reg_7522_pp0_iter2_reg;
                icmp_ln895_92_reg_7538_pp0_iter2_reg <= icmp_ln895_92_reg_7538;
                icmp_ln895_92_reg_7538_pp0_iter3_reg <= icmp_ln895_92_reg_7538_pp0_iter2_reg;
                icmp_ln895_93_reg_7554_pp0_iter2_reg <= icmp_ln895_93_reg_7554;
                icmp_ln895_94_reg_7570_pp0_iter2_reg <= icmp_ln895_94_reg_7570;
                icmp_ln895_95_reg_7586_pp0_iter2_reg <= icmp_ln895_95_reg_7586;
                icmp_ln895_96_reg_7602_pp0_iter2_reg <= icmp_ln895_96_reg_7602;
                icmp_ln895_97_reg_7618 <= icmp_ln895_97_fu_3080_p2;
                icmp_ln895_97_reg_7618_pp0_iter3_reg <= icmp_ln895_97_reg_7618;
                icmp_ln895_98_reg_7630 <= icmp_ln895_98_fu_3084_p2;
                icmp_ln895_98_reg_7630_pp0_iter3_reg <= icmp_ln895_98_reg_7630;
                icmp_ln895_99_reg_7642 <= icmp_ln895_99_fu_3088_p2;
                icmp_ln895_99_reg_7642_pp0_iter3_reg <= icmp_ln895_99_reg_7642;
                icmp_ln895_9_reg_6088_pp0_iter2_reg <= icmp_ln895_9_reg_6088_pp0_iter1_reg;
                icmp_ln895_9_reg_6088_pp0_iter3_reg <= icmp_ln895_9_reg_6088_pp0_iter2_reg;
                icmp_ln895_reg_5890_pp0_iter2_reg <= icmp_ln895_reg_5890_pp0_iter1_reg;
                icmp_ln895_reg_5890_pp0_iter3_reg <= icmp_ln895_reg_5890_pp0_iter2_reg;
                res_max_bin_count_t_1_reg_8060 <= res_max_bin_count_t_1_fu_5780_p3;
                res_max_bin_count_t_2_reg_8078 <= res_max_bin_count_t_2_fu_5804_p3;
                res_max_bin_count_t_s_reg_8044 <= res_max_bin_count_t_s_fu_5761_p3;
                res_max_bin_r_t_V_1_reg_8055 <= res_max_bin_r_t_V_1_fu_5773_p3;
                res_max_bin_r_t_V_3_reg_8066 <= res_max_bin_r_t_V_3_fu_5791_p3;
                res_max_bin_r_t_V_reg_8039 <= res_max_bin_r_t_V_fu_5754_p3;
                    res_max_bin_theta_t_1_reg_8050(6 downto 1) <= res_max_bin_theta_t_1_fu_5767_p3(6 downto 1);
                res_max_bin_theta_t_2_reg_8072 <= res_max_bin_theta_t_2_fu_5797_p3;
                roi_seed_r_V_read_reg_5880_pp0_iter2_reg <= roi_seed_r_V_read_reg_5880_pp0_iter1_reg;
                roi_seed_r_V_read_reg_5880_pp0_iter3_reg <= roi_seed_r_V_read_reg_5880_pp0_iter2_reg;
                roi_seed_r_V_read_reg_5880_pp0_iter4_reg <= roi_seed_r_V_read_reg_5880_pp0_iter3_reg;
                roi_seed_r_V_read_reg_5880_pp0_iter5_reg <= roi_seed_r_V_read_reg_5880_pp0_iter4_reg;
                roi_seed_r_V_read_reg_5880_pp0_iter6_reg <= roi_seed_r_V_read_reg_5880_pp0_iter5_reg;
                roi_seed_theta_V_rea_reg_5885_pp0_iter2_reg <= roi_seed_theta_V_rea_reg_5885_pp0_iter1_reg;
                roi_seed_theta_V_rea_reg_5885_pp0_iter3_reg <= roi_seed_theta_V_rea_reg_5885_pp0_iter2_reg;
                roi_seed_theta_V_rea_reg_5885_pp0_iter4_reg <= roi_seed_theta_V_rea_reg_5885_pp0_iter3_reg;
                roi_seed_theta_V_rea_reg_5885_pp0_iter5_reg <= roi_seed_theta_V_rea_reg_5885_pp0_iter4_reg;
                roi_seed_theta_V_rea_reg_5885_pp0_iter6_reg <= roi_seed_theta_V_rea_reg_5885_pp0_iter5_reg;
                select_ln280_10_reg_7159_pp0_iter2_reg <= select_ln280_10_reg_7159;
                select_ln280_13_reg_7175_pp0_iter2_reg <= select_ln280_13_reg_7175;
                select_ln280_16_reg_7191_pp0_iter2_reg <= select_ln280_16_reg_7191;
                select_ln280_19_reg_7207_pp0_iter2_reg <= select_ln280_19_reg_7207;
                select_ln280_1_reg_7111_pp0_iter2_reg <= select_ln280_1_reg_7111;
                select_ln280_22_reg_7223_pp0_iter2_reg <= select_ln280_22_reg_7223;
                select_ln280_49_reg_7367_pp0_iter2_reg <= select_ln280_49_reg_7367;
                select_ln280_4_reg_7127_pp0_iter2_reg <= select_ln280_4_reg_7127;
                select_ln280_52_reg_7383_pp0_iter2_reg <= select_ln280_52_reg_7383;
                select_ln280_55_reg_7399_pp0_iter2_reg <= select_ln280_55_reg_7399;
                select_ln280_58_reg_7415_pp0_iter2_reg <= select_ln280_58_reg_7415;
                select_ln280_61_reg_7431_pp0_iter2_reg <= select_ln280_61_reg_7431;
                select_ln280_64_reg_7447_pp0_iter2_reg <= select_ln280_64_reg_7447;
                select_ln280_67_reg_7463_pp0_iter2_reg <= select_ln280_67_reg_7463;
                select_ln280_70_reg_7479_pp0_iter2_reg <= select_ln280_70_reg_7479;
                select_ln280_7_reg_7143_pp0_iter2_reg <= select_ln280_7_reg_7143;
                select_ln294_11_reg_7660 <= select_ln294_11_fu_4566_p3;
                select_ln294_14_reg_7672 <= select_ln294_14_fu_4572_p3;
                select_ln294_17_reg_7684 <= select_ln294_17_fu_4578_p3;
                select_ln294_20_reg_7696 <= select_ln294_20_fu_4584_p3;
                select_ln294_23_reg_7708 <= select_ln294_23_fu_4590_p3;
                select_ln294_25_reg_7719 <= select_ln294_25_fu_4596_p3;
                select_ln294_26_reg_7724 <= select_ln294_26_fu_4602_p3;
                select_ln294_28_reg_7735 <= select_ln294_28_fu_4608_p3;
                select_ln294_29_reg_7740 <= select_ln294_29_fu_4614_p3;
                select_ln294_2_reg_7624 <= select_ln294_2_fu_4548_p3;
                select_ln294_31_reg_7751 <= select_ln294_31_fu_4620_p3;
                select_ln294_32_reg_7756 <= select_ln294_32_fu_4626_p3;
                select_ln294_34_reg_7767 <= select_ln294_34_fu_4632_p3;
                select_ln294_35_reg_7772 <= select_ln294_35_fu_4638_p3;
                select_ln294_37_reg_7783 <= select_ln294_37_fu_4644_p3;
                select_ln294_38_reg_7788 <= select_ln294_38_fu_4650_p3;
                select_ln294_40_reg_7799 <= select_ln294_40_fu_4656_p3;
                select_ln294_41_reg_7804 <= select_ln294_41_fu_4662_p3;
                select_ln294_43_reg_7815 <= select_ln294_43_fu_4668_p3;
                select_ln294_44_reg_7820 <= select_ln294_44_fu_4674_p3;
                select_ln294_46_reg_7831 <= select_ln294_46_fu_4680_p3;
                select_ln294_47_reg_7836 <= select_ln294_47_fu_4686_p3;
                select_ln294_5_reg_7636 <= select_ln294_5_fu_4554_p3;
                select_ln294_8_reg_7648 <= select_ln294_8_fu_4560_p3;
                select_ln308_10_reg_7895 <= select_ln308_10_fu_5163_p3;
                select_ln308_11_reg_7900 <= select_ln308_11_fu_5170_p3;
                    select_ln308_12_reg_7906(6 downto 3) <= select_ln308_12_fu_5176_p3(6 downto 3);
                select_ln308_13_reg_7911 <= select_ln308_13_fu_5184_p3;
                select_ln308_13_reg_7911_pp0_iter4_reg <= select_ln308_13_reg_7911;
                select_ln308_14_reg_7916 <= select_ln308_14_fu_5191_p3;
                    select_ln308_15_reg_7922(6 downto 3) <= select_ln308_15_fu_5197_p3(6 downto 3);
                select_ln308_16_reg_7927 <= select_ln308_16_fu_5205_p3;
                select_ln308_16_reg_7927_pp0_iter4_reg <= select_ln308_16_reg_7927;
                select_ln308_17_reg_7932 <= select_ln308_17_fu_5212_p3;
                    select_ln308_18_reg_7938(6 downto 3) <= select_ln308_18_fu_5218_p3(6 downto 3);
                select_ln308_19_reg_7943 <= select_ln308_19_fu_5226_p3;
                select_ln308_1_reg_7847 <= select_ln308_1_fu_5124_p3;
                select_ln308_1_reg_7847_pp0_iter4_reg <= select_ln308_1_reg_7847;
                select_ln308_20_reg_7948 <= select_ln308_20_fu_5233_p3;
                    select_ln308_21_reg_7954(6 downto 3) <= select_ln308_21_fu_5239_p3(6 downto 3);
                select_ln308_22_reg_7959 <= select_ln308_22_fu_5247_p3;
                select_ln308_23_reg_7964 <= select_ln308_23_fu_5254_p3;
                select_ln308_2_reg_7852 <= select_ln308_2_fu_5131_p3;
                select_ln308_4_reg_7863 <= select_ln308_4_fu_5137_p3;
                select_ln308_4_reg_7863_pp0_iter4_reg <= select_ln308_4_reg_7863;
                select_ln308_5_reg_7868 <= select_ln308_5_fu_5144_p3;
                select_ln308_7_reg_7879 <= select_ln308_7_fu_5150_p3;
                select_ln308_8_reg_7884 <= select_ln308_8_fu_5157_p3;
                select_ln322_10_reg_8023 <= select_ln322_10_fu_5732_p3;
                select_ln322_11_reg_8028 <= select_ln322_11_fu_5738_p3;
                select_ln322_2_reg_7980 <= select_ln322_2_fu_5687_p3;
                    select_ln322_3_reg_7991(6 downto 2) <= select_ln322_3_fu_5693_p3(6 downto 2);
                select_ln322_5_reg_7996 <= select_ln322_5_fu_5700_p3;
                    select_ln322_6_reg_8002(6 downto 2) <= select_ln322_6_fu_5706_p3(6 downto 2);
                    select_ln322_6_reg_8002_pp0_iter5_reg(6 downto 2) <= select_ln322_6_reg_8002(6 downto 2);
                select_ln322_7_reg_8007 <= select_ln322_7_fu_5713_p3;
                select_ln322_8_reg_8012 <= select_ln322_8_fu_5719_p3;
                    select_ln322_9_reg_8018(6 downto 2) <= select_ln322_9_fu_5725_p3(6 downto 2);
                    select_ln322_reg_7975(6 downto 2) <= select_ln322_fu_5680_p3(6 downto 2);
                    select_ln322_reg_7975_pp0_iter5_reg(6 downto 2) <= select_ln322_reg_7975(6 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln895_10_reg_6110 <= icmp_ln895_10_fu_2628_p2;
                icmp_ln895_10_reg_6110_pp0_iter1_reg <= icmp_ln895_10_reg_6110;
                icmp_ln895_11_reg_6132 <= icmp_ln895_11_fu_2634_p2;
                icmp_ln895_11_reg_6132_pp0_iter1_reg <= icmp_ln895_11_reg_6132;
                icmp_ln895_12_reg_6154 <= icmp_ln895_12_fu_2640_p2;
                icmp_ln895_12_reg_6154_pp0_iter1_reg <= icmp_ln895_12_reg_6154;
                icmp_ln895_13_reg_6176 <= icmp_ln895_13_fu_2646_p2;
                icmp_ln895_13_reg_6176_pp0_iter1_reg <= icmp_ln895_13_reg_6176;
                icmp_ln895_14_reg_6198 <= icmp_ln895_14_fu_2652_p2;
                icmp_ln895_14_reg_6198_pp0_iter1_reg <= icmp_ln895_14_reg_6198;
                icmp_ln895_15_reg_6220 <= icmp_ln895_15_fu_2658_p2;
                icmp_ln895_15_reg_6220_pp0_iter1_reg <= icmp_ln895_15_reg_6220;
                icmp_ln895_16_reg_6022 <= icmp_ln895_16_fu_2604_p2;
                icmp_ln895_16_reg_6022_pp0_iter1_reg <= icmp_ln895_16_reg_6022;
                icmp_ln895_17_reg_6264 <= icmp_ln895_17_fu_2670_p2;
                icmp_ln895_17_reg_6264_pp0_iter1_reg <= icmp_ln895_17_reg_6264;
                icmp_ln895_18_reg_6286 <= icmp_ln895_18_fu_2676_p2;
                icmp_ln895_18_reg_6286_pp0_iter1_reg <= icmp_ln895_18_reg_6286;
                icmp_ln895_19_reg_6308 <= icmp_ln895_19_fu_2682_p2;
                icmp_ln895_19_reg_6308_pp0_iter1_reg <= icmp_ln895_19_reg_6308;
                icmp_ln895_1_reg_5912 <= icmp_ln895_1_fu_2574_p2;
                icmp_ln895_1_reg_5912_pp0_iter1_reg <= icmp_ln895_1_reg_5912;
                icmp_ln895_20_reg_6330 <= icmp_ln895_20_fu_2688_p2;
                icmp_ln895_20_reg_6330_pp0_iter1_reg <= icmp_ln895_20_reg_6330;
                icmp_ln895_21_reg_6352 <= icmp_ln895_21_fu_2694_p2;
                icmp_ln895_21_reg_6352_pp0_iter1_reg <= icmp_ln895_21_reg_6352;
                icmp_ln895_22_reg_6374 <= icmp_ln895_22_fu_2700_p2;
                icmp_ln895_22_reg_6374_pp0_iter1_reg <= icmp_ln895_22_reg_6374;
                icmp_ln895_23_reg_6396 <= icmp_ln895_23_fu_2706_p2;
                icmp_ln895_23_reg_6396_pp0_iter1_reg <= icmp_ln895_23_reg_6396;
                icmp_ln895_24_reg_6418 <= icmp_ln895_24_fu_2712_p2;
                icmp_ln895_24_reg_6418_pp0_iter1_reg <= icmp_ln895_24_reg_6418;
                icmp_ln895_25_reg_6440 <= icmp_ln895_25_fu_2718_p2;
                icmp_ln895_25_reg_6440_pp0_iter1_reg <= icmp_ln895_25_reg_6440;
                icmp_ln895_26_reg_6462 <= icmp_ln895_26_fu_2724_p2;
                icmp_ln895_26_reg_6462_pp0_iter1_reg <= icmp_ln895_26_reg_6462;
                icmp_ln895_27_reg_6484 <= icmp_ln895_27_fu_2730_p2;
                icmp_ln895_27_reg_6484_pp0_iter1_reg <= icmp_ln895_27_reg_6484;
                icmp_ln895_28_reg_6242 <= icmp_ln895_28_fu_2664_p2;
                icmp_ln895_28_reg_6242_pp0_iter1_reg <= icmp_ln895_28_reg_6242;
                icmp_ln895_29_reg_6528 <= icmp_ln895_29_fu_2742_p2;
                icmp_ln895_29_reg_6528_pp0_iter1_reg <= icmp_ln895_29_reg_6528;
                icmp_ln895_2_reg_5934 <= icmp_ln895_2_fu_2580_p2;
                icmp_ln895_2_reg_5934_pp0_iter1_reg <= icmp_ln895_2_reg_5934;
                icmp_ln895_30_reg_6550 <= icmp_ln895_30_fu_2748_p2;
                icmp_ln895_30_reg_6550_pp0_iter1_reg <= icmp_ln895_30_reg_6550;
                icmp_ln895_31_reg_6572 <= icmp_ln895_31_fu_2754_p2;
                icmp_ln895_31_reg_6572_pp0_iter1_reg <= icmp_ln895_31_reg_6572;
                icmp_ln895_32_reg_6594 <= icmp_ln895_32_fu_2760_p2;
                icmp_ln895_32_reg_6594_pp0_iter1_reg <= icmp_ln895_32_reg_6594;
                icmp_ln895_33_reg_6610 <= icmp_ln895_33_fu_2766_p2;
                icmp_ln895_33_reg_6610_pp0_iter1_reg <= icmp_ln895_33_reg_6610;
                icmp_ln895_34_reg_6626 <= icmp_ln895_34_fu_2772_p2;
                icmp_ln895_34_reg_6626_pp0_iter1_reg <= icmp_ln895_34_reg_6626;
                icmp_ln895_35_reg_6642 <= icmp_ln895_35_fu_2778_p2;
                icmp_ln895_35_reg_6642_pp0_iter1_reg <= icmp_ln895_35_reg_6642;
                icmp_ln895_36_reg_6658 <= icmp_ln895_36_fu_2784_p2;
                icmp_ln895_36_reg_6658_pp0_iter1_reg <= icmp_ln895_36_reg_6658;
                icmp_ln895_37_reg_6674 <= icmp_ln895_37_fu_2790_p2;
                icmp_ln895_37_reg_6674_pp0_iter1_reg <= icmp_ln895_37_reg_6674;
                icmp_ln895_38_reg_6690 <= icmp_ln895_38_fu_2796_p2;
                icmp_ln895_38_reg_6690_pp0_iter1_reg <= icmp_ln895_38_reg_6690;
                icmp_ln895_39_reg_6706 <= icmp_ln895_39_fu_2802_p2;
                icmp_ln895_39_reg_6706_pp0_iter1_reg <= icmp_ln895_39_reg_6706;
                icmp_ln895_3_reg_5956 <= icmp_ln895_3_fu_2586_p2;
                icmp_ln895_3_reg_5956_pp0_iter1_reg <= icmp_ln895_3_reg_5956;
                icmp_ln895_40_reg_6722 <= icmp_ln895_40_fu_2808_p2;
                icmp_ln895_40_reg_6722_pp0_iter1_reg <= icmp_ln895_40_reg_6722;
                icmp_ln895_41_reg_6738 <= icmp_ln895_41_fu_2814_p2;
                icmp_ln895_41_reg_6738_pp0_iter1_reg <= icmp_ln895_41_reg_6738;
                icmp_ln895_42_reg_6754 <= icmp_ln895_42_fu_2820_p2;
                icmp_ln895_42_reg_6754_pp0_iter1_reg <= icmp_ln895_42_reg_6754;
                icmp_ln895_43_reg_6770 <= icmp_ln895_43_fu_2826_p2;
                icmp_ln895_43_reg_6770_pp0_iter1_reg <= icmp_ln895_43_reg_6770;
                icmp_ln895_44_reg_6786 <= icmp_ln895_44_fu_2832_p2;
                icmp_ln895_44_reg_6786_pp0_iter1_reg <= icmp_ln895_44_reg_6786;
                icmp_ln895_45_reg_6802 <= icmp_ln895_45_fu_2838_p2;
                icmp_ln895_45_reg_6802_pp0_iter1_reg <= icmp_ln895_45_reg_6802;
                icmp_ln895_46_reg_6818 <= icmp_ln895_46_fu_2844_p2;
                icmp_ln895_46_reg_6818_pp0_iter1_reg <= icmp_ln895_46_reg_6818;
                icmp_ln895_47_reg_6834 <= icmp_ln895_47_fu_2850_p2;
                icmp_ln895_47_reg_6834_pp0_iter1_reg <= icmp_ln895_47_reg_6834;
                icmp_ln895_48_reg_6850 <= icmp_ln895_48_fu_2856_p2;
                icmp_ln895_48_reg_6850_pp0_iter1_reg <= icmp_ln895_48_reg_6850;
                icmp_ln895_49_reg_6866 <= icmp_ln895_49_fu_2862_p2;
                icmp_ln895_49_reg_6866_pp0_iter1_reg <= icmp_ln895_49_reg_6866;
                icmp_ln895_4_reg_5978 <= icmp_ln895_4_fu_2592_p2;
                icmp_ln895_4_reg_5978_pp0_iter1_reg <= icmp_ln895_4_reg_5978;
                icmp_ln895_50_reg_6882 <= icmp_ln895_50_fu_2868_p2;
                icmp_ln895_50_reg_6882_pp0_iter1_reg <= icmp_ln895_50_reg_6882;
                icmp_ln895_51_reg_6898 <= icmp_ln895_51_fu_2874_p2;
                icmp_ln895_51_reg_6898_pp0_iter1_reg <= icmp_ln895_51_reg_6898;
                icmp_ln895_52_reg_6914 <= icmp_ln895_52_fu_2880_p2;
                icmp_ln895_52_reg_6914_pp0_iter1_reg <= icmp_ln895_52_reg_6914;
                icmp_ln895_53_reg_6930 <= icmp_ln895_53_fu_2886_p2;
                icmp_ln895_53_reg_6930_pp0_iter1_reg <= icmp_ln895_53_reg_6930;
                icmp_ln895_54_reg_6946 <= icmp_ln895_54_fu_2892_p2;
                icmp_ln895_54_reg_6946_pp0_iter1_reg <= icmp_ln895_54_reg_6946;
                icmp_ln895_55_reg_6962 <= icmp_ln895_55_fu_2898_p2;
                icmp_ln895_55_reg_6962_pp0_iter1_reg <= icmp_ln895_55_reg_6962;
                icmp_ln895_56_reg_6978 <= icmp_ln895_56_fu_2904_p2;
                icmp_ln895_56_reg_6978_pp0_iter1_reg <= icmp_ln895_56_reg_6978;
                icmp_ln895_57_reg_6994 <= icmp_ln895_57_fu_2910_p2;
                icmp_ln895_57_reg_6994_pp0_iter1_reg <= icmp_ln895_57_reg_6994;
                icmp_ln895_58_reg_7010 <= icmp_ln895_58_fu_2916_p2;
                icmp_ln895_58_reg_7010_pp0_iter1_reg <= icmp_ln895_58_reg_7010;
                icmp_ln895_59_reg_7026 <= icmp_ln895_59_fu_2922_p2;
                icmp_ln895_59_reg_7026_pp0_iter1_reg <= icmp_ln895_59_reg_7026;
                icmp_ln895_60_reg_7042 <= icmp_ln895_60_fu_2928_p2;
                icmp_ln895_60_reg_7042_pp0_iter1_reg <= icmp_ln895_60_reg_7042;
                icmp_ln895_61_reg_7058 <= icmp_ln895_61_fu_2934_p2;
                icmp_ln895_61_reg_7058_pp0_iter1_reg <= icmp_ln895_61_reg_7058;
                icmp_ln895_62_reg_7074 <= icmp_ln895_62_fu_2940_p2;
                icmp_ln895_62_reg_7074_pp0_iter1_reg <= icmp_ln895_62_reg_7074;
                icmp_ln895_63_reg_7090 <= icmp_ln895_63_fu_2946_p2;
                icmp_ln895_63_reg_7090_pp0_iter1_reg <= icmp_ln895_63_reg_7090;
                icmp_ln895_64_reg_6506 <= icmp_ln895_64_fu_2736_p2;
                icmp_ln895_64_reg_6506_pp0_iter1_reg <= icmp_ln895_64_reg_6506;
                icmp_ln895_65_reg_7106 <= icmp_ln895_65_fu_2952_p2;
                icmp_ln895_66_reg_7122 <= icmp_ln895_66_fu_2956_p2;
                icmp_ln895_67_reg_7138 <= icmp_ln895_67_fu_2960_p2;
                icmp_ln895_68_reg_7154 <= icmp_ln895_68_fu_2964_p2;
                icmp_ln895_69_reg_7170 <= icmp_ln895_69_fu_2968_p2;
                icmp_ln895_6_reg_6000 <= icmp_ln895_6_fu_2598_p2;
                icmp_ln895_6_reg_6000_pp0_iter1_reg <= icmp_ln895_6_reg_6000;
                icmp_ln895_70_reg_7186 <= icmp_ln895_70_fu_2972_p2;
                icmp_ln895_71_reg_7202 <= icmp_ln895_71_fu_2976_p2;
                icmp_ln895_72_reg_7218 <= icmp_ln895_72_fu_2980_p2;
                icmp_ln895_73_reg_7234 <= icmp_ln895_73_fu_2984_p2;
                icmp_ln895_74_reg_7250 <= icmp_ln895_74_fu_2988_p2;
                icmp_ln895_75_reg_7266 <= icmp_ln895_75_fu_2992_p2;
                icmp_ln895_76_reg_7282 <= icmp_ln895_76_fu_2996_p2;
                icmp_ln895_77_reg_7298 <= icmp_ln895_77_fu_3000_p2;
                icmp_ln895_78_reg_7314 <= icmp_ln895_78_fu_3004_p2;
                icmp_ln895_79_reg_7330 <= icmp_ln895_79_fu_3008_p2;
                icmp_ln895_7_reg_6044 <= icmp_ln895_7_fu_2610_p2;
                icmp_ln895_7_reg_6044_pp0_iter1_reg <= icmp_ln895_7_reg_6044;
                icmp_ln895_80_reg_7346 <= icmp_ln895_80_fu_3012_p2;
                icmp_ln895_81_reg_7362 <= icmp_ln895_81_fu_3016_p2;
                icmp_ln895_82_reg_7378 <= icmp_ln895_82_fu_3020_p2;
                icmp_ln895_83_reg_7394 <= icmp_ln895_83_fu_3024_p2;
                icmp_ln895_84_reg_7410 <= icmp_ln895_84_fu_3028_p2;
                icmp_ln895_85_reg_7426 <= icmp_ln895_85_fu_3032_p2;
                icmp_ln895_86_reg_7442 <= icmp_ln895_86_fu_3036_p2;
                icmp_ln895_87_reg_7458 <= icmp_ln895_87_fu_3040_p2;
                icmp_ln895_88_reg_7474 <= icmp_ln895_88_fu_3044_p2;
                icmp_ln895_89_reg_7490 <= icmp_ln895_89_fu_3048_p2;
                icmp_ln895_8_reg_6066 <= icmp_ln895_8_fu_2616_p2;
                icmp_ln895_8_reg_6066_pp0_iter1_reg <= icmp_ln895_8_reg_6066;
                icmp_ln895_90_reg_7506 <= icmp_ln895_90_fu_3052_p2;
                icmp_ln895_91_reg_7522 <= icmp_ln895_91_fu_3056_p2;
                icmp_ln895_92_reg_7538 <= icmp_ln895_92_fu_3060_p2;
                icmp_ln895_93_reg_7554 <= icmp_ln895_93_fu_3064_p2;
                icmp_ln895_94_reg_7570 <= icmp_ln895_94_fu_3068_p2;
                icmp_ln895_95_reg_7586 <= icmp_ln895_95_fu_3072_p2;
                icmp_ln895_96_reg_7602 <= icmp_ln895_96_fu_3076_p2;
                icmp_ln895_9_reg_6088 <= icmp_ln895_9_fu_2622_p2;
                icmp_ln895_9_reg_6088_pp0_iter1_reg <= icmp_ln895_9_reg_6088;
                icmp_ln895_reg_5890 <= icmp_ln895_fu_2568_p2;
                icmp_ln895_reg_5890_pp0_iter1_reg <= icmp_ln895_reg_5890;
                max_bin_r_0_V_read_reg_5896 <= max_bin_r_0_V;
                max_bin_r_10_V_read_reg_6116 <= max_bin_r_10_V;
                max_bin_r_11_V_read_reg_6138 <= max_bin_r_11_V;
                max_bin_r_12_V_read_reg_6160 <= max_bin_r_12_V;
                max_bin_r_13_V_read_reg_6182 <= max_bin_r_13_V;
                max_bin_r_14_V_read_reg_6204 <= max_bin_r_14_V;
                max_bin_r_15_V_read_reg_6226 <= max_bin_r_15_V;
                max_bin_r_16_V_read_reg_6248 <= max_bin_r_16_V;
                max_bin_r_17_V_read_reg_6270 <= max_bin_r_17_V;
                max_bin_r_18_V_read_reg_6292 <= max_bin_r_18_V;
                max_bin_r_19_V_read_reg_6314 <= max_bin_r_19_V;
                max_bin_r_1_V_read_reg_5918 <= max_bin_r_1_V;
                max_bin_r_20_V_read_reg_6336 <= max_bin_r_20_V;
                max_bin_r_21_V_read_reg_6358 <= max_bin_r_21_V;
                max_bin_r_22_V_read_reg_6380 <= max_bin_r_22_V;
                max_bin_r_23_V_read_reg_6402 <= max_bin_r_23_V;
                max_bin_r_24_V_read_reg_6424 <= max_bin_r_24_V;
                max_bin_r_25_V_read_reg_6446 <= max_bin_r_25_V;
                max_bin_r_26_V_read_reg_6468 <= max_bin_r_26_V;
                max_bin_r_27_V_read_reg_6490 <= max_bin_r_27_V;
                max_bin_r_28_V_read_reg_6512 <= max_bin_r_28_V;
                max_bin_r_29_V_read_reg_6534 <= max_bin_r_29_V;
                max_bin_r_2_V_read_reg_5940 <= max_bin_r_2_V;
                max_bin_r_30_V_read_reg_6556 <= max_bin_r_30_V;
                max_bin_r_31_V_read_reg_6578 <= max_bin_r_31_V;
                max_bin_r_3_V_read_reg_5962 <= max_bin_r_3_V;
                max_bin_r_4_V_read_reg_5984 <= max_bin_r_4_V;
                max_bin_r_5_V_read_reg_6006 <= max_bin_r_5_V;
                max_bin_r_64_V_read_reg_5901 <= max_bin_r_64_V;
                max_bin_r_65_V_read_reg_5923 <= max_bin_r_65_V;
                max_bin_r_66_V_read_reg_5945 <= max_bin_r_66_V;
                max_bin_r_67_V_read_reg_5967 <= max_bin_r_67_V;
                max_bin_r_68_V_read_reg_5989 <= max_bin_r_68_V;
                max_bin_r_69_V_read_reg_6011 <= max_bin_r_69_V;
                max_bin_r_6_V_read_reg_6028 <= max_bin_r_6_V;
                max_bin_r_70_V_read_reg_6033 <= max_bin_r_70_V;
                max_bin_r_71_V_read_reg_6055 <= max_bin_r_71_V;
                max_bin_r_72_V_read_reg_6077 <= max_bin_r_72_V;
                max_bin_r_73_V_read_reg_6099 <= max_bin_r_73_V;
                max_bin_r_74_V_read_reg_6121 <= max_bin_r_74_V;
                max_bin_r_75_V_read_reg_6143 <= max_bin_r_75_V;
                max_bin_r_76_V_read_reg_6165 <= max_bin_r_76_V;
                max_bin_r_77_V_read_reg_6187 <= max_bin_r_77_V;
                max_bin_r_78_V_read_reg_6209 <= max_bin_r_78_V;
                max_bin_r_79_V_read_reg_6231 <= max_bin_r_79_V;
                max_bin_r_7_V_read_reg_6050 <= max_bin_r_7_V;
                max_bin_r_80_V_read_reg_6253 <= max_bin_r_80_V;
                max_bin_r_81_V_read_reg_6275 <= max_bin_r_81_V;
                max_bin_r_82_V_read_reg_6297 <= max_bin_r_82_V;
                max_bin_r_83_V_read_reg_6319 <= max_bin_r_83_V;
                max_bin_r_84_V_read_reg_6341 <= max_bin_r_84_V;
                max_bin_r_85_V_read_reg_6363 <= max_bin_r_85_V;
                max_bin_r_86_V_read_reg_6385 <= max_bin_r_86_V;
                max_bin_r_87_V_read_reg_6407 <= max_bin_r_87_V;
                max_bin_r_88_V_read_reg_6429 <= max_bin_r_88_V;
                max_bin_r_89_V_read_reg_6451 <= max_bin_r_89_V;
                max_bin_r_8_V_read_reg_6072 <= max_bin_r_8_V;
                max_bin_r_90_V_read_reg_6473 <= max_bin_r_90_V;
                max_bin_r_91_V_read_reg_6495 <= max_bin_r_91_V;
                max_bin_r_92_V_read_reg_6517 <= max_bin_r_92_V;
                max_bin_r_93_V_read_reg_6539 <= max_bin_r_93_V;
                max_bin_r_94_V_read_reg_6561 <= max_bin_r_94_V;
                max_bin_r_95_V_read_reg_6583 <= max_bin_r_95_V;
                max_bin_r_9_V_read_reg_6094 <= max_bin_r_9_V;
                roi_seed_r_V_read_reg_5880 <= roi_seed_r_V;
                roi_seed_r_V_read_reg_5880_pp0_iter1_reg <= roi_seed_r_V_read_reg_5880;
                roi_seed_theta_V_rea_reg_5885 <= roi_seed_theta_V;
                roi_seed_theta_V_rea_reg_5885_pp0_iter1_reg <= roi_seed_theta_V_rea_reg_5885;
                select_ln280_10_reg_7159 <= select_ln280_10_fu_4171_p3;
                select_ln280_11_reg_7164 <= select_ln280_11_fu_4178_p3;
                select_ln280_13_reg_7175 <= select_ln280_13_fu_4184_p3;
                select_ln280_14_reg_7180 <= select_ln280_14_fu_4191_p3;
                select_ln280_16_reg_7191 <= select_ln280_16_fu_4197_p3;
                select_ln280_17_reg_7196 <= select_ln280_17_fu_4204_p3;
                select_ln280_19_reg_7207 <= select_ln280_19_fu_4210_p3;
                select_ln280_1_reg_7111 <= select_ln280_1_fu_4132_p3;
                select_ln280_20_reg_7212 <= select_ln280_20_fu_4217_p3;
                select_ln280_22_reg_7223 <= select_ln280_22_fu_4223_p3;
                select_ln280_23_reg_7228 <= select_ln280_23_fu_4230_p3;
                select_ln280_25_reg_7239 <= select_ln280_25_fu_4236_p3;
                select_ln280_26_reg_7244 <= select_ln280_26_fu_4243_p3;
                select_ln280_28_reg_7255 <= select_ln280_28_fu_4249_p3;
                select_ln280_29_reg_7260 <= select_ln280_29_fu_4256_p3;
                select_ln280_2_reg_7116 <= select_ln280_2_fu_4139_p3;
                select_ln280_31_reg_7271 <= select_ln280_31_fu_4262_p3;
                select_ln280_32_reg_7276 <= select_ln280_32_fu_4269_p3;
                select_ln280_34_reg_7287 <= select_ln280_34_fu_4275_p3;
                select_ln280_35_reg_7292 <= select_ln280_35_fu_4282_p3;
                select_ln280_37_reg_7303 <= select_ln280_37_fu_4288_p3;
                select_ln280_38_reg_7308 <= select_ln280_38_fu_4295_p3;
                select_ln280_40_reg_7319 <= select_ln280_40_fu_4301_p3;
                select_ln280_41_reg_7324 <= select_ln280_41_fu_4308_p3;
                select_ln280_43_reg_7335 <= select_ln280_43_fu_4314_p3;
                select_ln280_44_reg_7340 <= select_ln280_44_fu_4321_p3;
                select_ln280_46_reg_7351 <= select_ln280_46_fu_4327_p3;
                select_ln280_47_reg_7356 <= select_ln280_47_fu_4334_p3;
                select_ln280_49_reg_7367 <= select_ln280_49_fu_4340_p3;
                select_ln280_4_reg_7127 <= select_ln280_4_fu_4145_p3;
                select_ln280_50_reg_7372 <= select_ln280_50_fu_4347_p3;
                select_ln280_52_reg_7383 <= select_ln280_52_fu_4353_p3;
                select_ln280_53_reg_7388 <= select_ln280_53_fu_4360_p3;
                select_ln280_55_reg_7399 <= select_ln280_55_fu_4366_p3;
                select_ln280_56_reg_7404 <= select_ln280_56_fu_4373_p3;
                select_ln280_58_reg_7415 <= select_ln280_58_fu_4379_p3;
                select_ln280_59_reg_7420 <= select_ln280_59_fu_4386_p3;
                select_ln280_5_reg_7132 <= select_ln280_5_fu_4152_p3;
                select_ln280_61_reg_7431 <= select_ln280_61_fu_4392_p3;
                select_ln280_62_reg_7436 <= select_ln280_62_fu_4399_p3;
                select_ln280_64_reg_7447 <= select_ln280_64_fu_4405_p3;
                select_ln280_65_reg_7452 <= select_ln280_65_fu_4412_p3;
                select_ln280_67_reg_7463 <= select_ln280_67_fu_4418_p3;
                select_ln280_68_reg_7468 <= select_ln280_68_fu_4425_p3;
                select_ln280_70_reg_7479 <= select_ln280_70_fu_4431_p3;
                select_ln280_71_reg_7484 <= select_ln280_71_fu_4438_p3;
                select_ln280_73_reg_7495 <= select_ln280_73_fu_4444_p3;
                select_ln280_74_reg_7500 <= select_ln280_74_fu_4451_p3;
                select_ln280_76_reg_7511 <= select_ln280_76_fu_4457_p3;
                select_ln280_77_reg_7516 <= select_ln280_77_fu_4464_p3;
                select_ln280_79_reg_7527 <= select_ln280_79_fu_4470_p3;
                select_ln280_7_reg_7143 <= select_ln280_7_fu_4158_p3;
                select_ln280_80_reg_7532 <= select_ln280_80_fu_4477_p3;
                select_ln280_82_reg_7543 <= select_ln280_82_fu_4483_p3;
                select_ln280_83_reg_7548 <= select_ln280_83_fu_4490_p3;
                select_ln280_85_reg_7559 <= select_ln280_85_fu_4496_p3;
                select_ln280_86_reg_7564 <= select_ln280_86_fu_4503_p3;
                select_ln280_88_reg_7575 <= select_ln280_88_fu_4509_p3;
                select_ln280_89_reg_7580 <= select_ln280_89_fu_4516_p3;
                select_ln280_8_reg_7148 <= select_ln280_8_fu_4165_p3;
                select_ln280_91_reg_7591 <= select_ln280_91_fu_4522_p3;
                select_ln280_92_reg_7596 <= select_ln280_92_fu_4529_p3;
                select_ln280_94_reg_7607 <= select_ln280_94_fu_4535_p3;
                select_ln280_95_reg_7612 <= select_ln280_95_fu_4542_p3;
                select_ln895_100_reg_6615 <= select_ln895_100_fu_3476_p3;
                select_ln895_101_reg_6620 <= select_ln895_101_fu_3484_p3;
                select_ln895_103_reg_6631 <= select_ln895_103_fu_3492_p3;
                select_ln895_104_reg_6636 <= select_ln895_104_fu_3500_p3;
                select_ln895_106_reg_6647 <= select_ln895_106_fu_3508_p3;
                select_ln895_107_reg_6652 <= select_ln895_107_fu_3516_p3;
                select_ln895_109_reg_6663 <= select_ln895_109_fu_3524_p3;
                select_ln895_110_reg_6668 <= select_ln895_110_fu_3532_p3;
                select_ln895_112_reg_6679 <= select_ln895_112_fu_3540_p3;
                select_ln895_113_reg_6684 <= select_ln895_113_fu_3548_p3;
                select_ln895_115_reg_6695 <= select_ln895_115_fu_3556_p3;
                select_ln895_116_reg_6700 <= select_ln895_116_fu_3564_p3;
                select_ln895_118_reg_6711 <= select_ln895_118_fu_3572_p3;
                select_ln895_119_reg_6716 <= select_ln895_119_fu_3580_p3;
                select_ln895_11_reg_5972 <= select_ln895_11_fu_3228_p3;
                select_ln895_121_reg_6727 <= select_ln895_121_fu_3588_p3;
                select_ln895_122_reg_6732 <= select_ln895_122_fu_3596_p3;
                select_ln895_124_reg_6743 <= select_ln895_124_fu_3604_p3;
                select_ln895_125_reg_6748 <= select_ln895_125_fu_3612_p3;
                select_ln895_127_reg_6759 <= select_ln895_127_fu_3620_p3;
                select_ln895_128_reg_6764 <= select_ln895_128_fu_3628_p3;
                select_ln895_130_reg_6775 <= select_ln895_130_fu_3636_p3;
                select_ln895_131_reg_6780 <= select_ln895_131_fu_3644_p3;
                select_ln895_133_reg_6791 <= select_ln895_133_fu_3652_p3;
                select_ln895_134_reg_6796 <= select_ln895_134_fu_3660_p3;
                select_ln895_136_reg_6807 <= select_ln895_136_fu_3668_p3;
                select_ln895_137_reg_6812 <= select_ln895_137_fu_3676_p3;
                select_ln895_139_reg_6823 <= select_ln895_139_fu_3684_p3;
                select_ln895_140_reg_6828 <= select_ln895_140_fu_3692_p3;
                select_ln895_142_reg_6839 <= select_ln895_142_fu_3700_p3;
                select_ln895_143_reg_6844 <= select_ln895_143_fu_3708_p3;
                select_ln895_145_reg_6855 <= select_ln895_145_fu_3716_p3;
                select_ln895_146_reg_6860 <= select_ln895_146_fu_3724_p3;
                select_ln895_148_reg_6871 <= select_ln895_148_fu_3732_p3;
                select_ln895_149_reg_6876 <= select_ln895_149_fu_3740_p3;
                select_ln895_14_reg_5994 <= select_ln895_14_fu_3236_p3;
                select_ln895_151_reg_6887 <= select_ln895_151_fu_3748_p3;
                select_ln895_152_reg_6892 <= select_ln895_152_fu_3756_p3;
                select_ln895_154_reg_6903 <= select_ln895_154_fu_3764_p3;
                select_ln895_155_reg_6908 <= select_ln895_155_fu_3772_p3;
                select_ln895_157_reg_6919 <= select_ln895_157_fu_3780_p3;
                select_ln895_158_reg_6924 <= select_ln895_158_fu_3788_p3;
                select_ln895_160_reg_6935 <= select_ln895_160_fu_3796_p3;
                select_ln895_161_reg_6940 <= select_ln895_161_fu_3804_p3;
                select_ln895_163_reg_6951 <= select_ln895_163_fu_3812_p3;
                select_ln895_164_reg_6956 <= select_ln895_164_fu_3820_p3;
                select_ln895_166_reg_6967 <= select_ln895_166_fu_3828_p3;
                select_ln895_167_reg_6972 <= select_ln895_167_fu_3836_p3;
                select_ln895_169_reg_6983 <= select_ln895_169_fu_3844_p3;
                select_ln895_170_reg_6988 <= select_ln895_170_fu_3852_p3;
                select_ln895_172_reg_6999 <= select_ln895_172_fu_3860_p3;
                select_ln895_173_reg_7004 <= select_ln895_173_fu_3868_p3;
                select_ln895_175_reg_7015 <= select_ln895_175_fu_3876_p3;
                select_ln895_176_reg_7020 <= select_ln895_176_fu_3884_p3;
                select_ln895_178_reg_7031 <= select_ln895_178_fu_3892_p3;
                select_ln895_179_reg_7036 <= select_ln895_179_fu_3900_p3;
                select_ln895_17_reg_6016 <= select_ln895_17_fu_3244_p3;
                select_ln895_181_reg_7047 <= select_ln895_181_fu_3908_p3;
                select_ln895_182_reg_7052 <= select_ln895_182_fu_3916_p3;
                select_ln895_184_reg_7063 <= select_ln895_184_fu_3924_p3;
                select_ln895_185_reg_7068 <= select_ln895_185_fu_3932_p3;
                select_ln895_187_reg_7079 <= select_ln895_187_fu_3940_p3;
                select_ln895_188_reg_7084 <= select_ln895_188_fu_3948_p3;
                select_ln895_190_reg_7095 <= select_ln895_190_fu_3956_p3;
                select_ln895_191_reg_7100 <= select_ln895_191_fu_3964_p3;
                select_ln895_20_reg_6038 <= select_ln895_20_fu_3252_p3;
                select_ln895_23_reg_6060 <= select_ln895_23_fu_3260_p3;
                select_ln895_26_reg_6082 <= select_ln895_26_fu_3268_p3;
                select_ln895_29_reg_6104 <= select_ln895_29_fu_3276_p3;
                select_ln895_2_reg_5906 <= select_ln895_2_fu_3204_p3;
                select_ln895_32_reg_6126 <= select_ln895_32_fu_3284_p3;
                select_ln895_35_reg_6148 <= select_ln895_35_fu_3292_p3;
                select_ln895_38_reg_6170 <= select_ln895_38_fu_3300_p3;
                select_ln895_41_reg_6192 <= select_ln895_41_fu_3308_p3;
                select_ln895_44_reg_6214 <= select_ln895_44_fu_3316_p3;
                select_ln895_47_reg_6236 <= select_ln895_47_fu_3324_p3;
                select_ln895_50_reg_6258 <= select_ln895_50_fu_3332_p3;
                select_ln895_53_reg_6280 <= select_ln895_53_fu_3340_p3;
                select_ln895_56_reg_6302 <= select_ln895_56_fu_3348_p3;
                select_ln895_59_reg_6324 <= select_ln895_59_fu_3356_p3;
                select_ln895_5_reg_5928 <= select_ln895_5_fu_3212_p3;
                select_ln895_62_reg_6346 <= select_ln895_62_fu_3364_p3;
                select_ln895_65_reg_6368 <= select_ln895_65_fu_3372_p3;
                select_ln895_68_reg_6390 <= select_ln895_68_fu_3380_p3;
                select_ln895_71_reg_6412 <= select_ln895_71_fu_3388_p3;
                select_ln895_74_reg_6434 <= select_ln895_74_fu_3396_p3;
                select_ln895_77_reg_6456 <= select_ln895_77_fu_3404_p3;
                select_ln895_80_reg_6478 <= select_ln895_80_fu_3412_p3;
                select_ln895_83_reg_6500 <= select_ln895_83_fu_3420_p3;
                select_ln895_86_reg_6522 <= select_ln895_86_fu_3428_p3;
                select_ln895_89_reg_6544 <= select_ln895_89_fu_3436_p3;
                select_ln895_8_reg_5950 <= select_ln895_8_fu_3220_p3;
                select_ln895_92_reg_6566 <= select_ln895_92_fu_3444_p3;
                select_ln895_95_reg_6588 <= select_ln895_95_fu_3452_p3;
                select_ln895_97_reg_6599 <= select_ln895_97_fu_3460_p3;
                select_ln895_98_reg_6604 <= select_ln895_98_fu_3468_p3;
            end if;
        end if;
    end process;
    select_ln308_12_reg_7906(2 downto 0) <= "100";
    select_ln308_15_reg_7922(2 downto 0) <= "101";
    select_ln308_18_reg_7938(2 downto 0) <= "110";
    select_ln308_21_reg_7954(2 downto 0) <= "111";
    select_ln322_reg_7975(1 downto 0) <= "00";
    select_ln322_reg_7975_pp0_iter5_reg(1 downto 0) <= "00";
    select_ln322_3_reg_7991(1 downto 0) <= "01";
    select_ln322_6_reg_8002(1 downto 0) <= "10";
    select_ln322_6_reg_8002_pp0_iter5_reg(1 downto 0) <= "10";
    select_ln322_9_reg_8018(1 downto 0) <= "11";
    res_max_bin_theta_t_1_reg_8050(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to6_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to6 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to6)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_r_V <= zext_ln708_1_fu_5841_p1;

    hls_LT_r_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            hls_LT_r_V_ap_vld <= ap_const_logic_1;
        else 
            hls_LT_r_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_r_global_V <= std_logic_vector(unsigned(zext_ln708_1_fu_5841_p1) + unsigned(roi_seed_r_V_read_reg_5880_pp0_iter6_reg));

    hls_LT_r_global_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            hls_LT_r_global_V_ap_vld <= ap_const_logic_1;
        else 
            hls_LT_r_global_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_theta_V <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_3_fu_5817_p2),15));

    hls_LT_theta_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            hls_LT_theta_V_ap_vld <= ap_const_logic_1;
        else 
            hls_LT_theta_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_theta_global_V <= ret_V_fu_5858_p2(21 downto 7);

    hls_LT_theta_global_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            hls_LT_theta_global_V_ap_vld <= ap_const_logic_1;
        else 
            hls_LT_theta_global_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln895_100_fu_3092_p2 <= "1" when (unsigned(select_ln280_11_reg_7164) > unsigned(select_ln280_59_reg_7420)) else "0";
    icmp_ln895_101_fu_3096_p2 <= "1" when (unsigned(select_ln280_14_reg_7180) > unsigned(select_ln280_62_reg_7436)) else "0";
    icmp_ln895_102_fu_3100_p2 <= "1" when (unsigned(select_ln280_17_reg_7196) > unsigned(select_ln280_65_reg_7452)) else "0";
    icmp_ln895_103_fu_3104_p2 <= "1" when (unsigned(select_ln280_20_reg_7212) > unsigned(select_ln280_68_reg_7468)) else "0";
    icmp_ln895_104_fu_3108_p2 <= "1" when (unsigned(select_ln280_23_reg_7228) > unsigned(select_ln280_71_reg_7484)) else "0";
    icmp_ln895_105_fu_3112_p2 <= "1" when (unsigned(select_ln280_26_reg_7244) > unsigned(select_ln280_74_reg_7500)) else "0";
    icmp_ln895_106_fu_3116_p2 <= "1" when (unsigned(select_ln280_29_reg_7260) > unsigned(select_ln280_77_reg_7516)) else "0";
    icmp_ln895_107_fu_3120_p2 <= "1" when (unsigned(select_ln280_32_reg_7276) > unsigned(select_ln280_80_reg_7532)) else "0";
    icmp_ln895_108_fu_3124_p2 <= "1" when (unsigned(select_ln280_35_reg_7292) > unsigned(select_ln280_83_reg_7548)) else "0";
    icmp_ln895_109_fu_3128_p2 <= "1" when (unsigned(select_ln280_38_reg_7308) > unsigned(select_ln280_86_reg_7564)) else "0";
    icmp_ln895_10_fu_2628_p2 <= "1" when (unsigned(max_bin_count_10_V) > unsigned(max_bin_count_74_V)) else "0";
    icmp_ln895_110_fu_3132_p2 <= "1" when (unsigned(select_ln280_41_reg_7324) > unsigned(select_ln280_89_reg_7580)) else "0";
    icmp_ln895_111_fu_3136_p2 <= "1" when (unsigned(select_ln280_44_reg_7340) > unsigned(select_ln280_92_reg_7596)) else "0";
    icmp_ln895_112_fu_3140_p2 <= "1" when (unsigned(select_ln280_47_reg_7356) > unsigned(select_ln280_95_reg_7612)) else "0";
    icmp_ln895_113_fu_3144_p2 <= "1" when (unsigned(select_ln294_2_reg_7624) > unsigned(select_ln294_26_reg_7724)) else "0";
    icmp_ln895_114_fu_3148_p2 <= "1" when (unsigned(select_ln294_5_reg_7636) > unsigned(select_ln294_29_reg_7740)) else "0";
    icmp_ln895_115_fu_3152_p2 <= "1" when (unsigned(select_ln294_8_reg_7648) > unsigned(select_ln294_32_reg_7756)) else "0";
    icmp_ln895_116_fu_3156_p2 <= "1" when (unsigned(select_ln294_11_reg_7660) > unsigned(select_ln294_35_reg_7772)) else "0";
    icmp_ln895_117_fu_3160_p2 <= "1" when (unsigned(select_ln294_14_reg_7672) > unsigned(select_ln294_38_reg_7788)) else "0";
    icmp_ln895_118_fu_3164_p2 <= "1" when (unsigned(select_ln294_17_reg_7684) > unsigned(select_ln294_41_reg_7804)) else "0";
    icmp_ln895_119_fu_3168_p2 <= "1" when (unsigned(select_ln294_20_reg_7696) > unsigned(select_ln294_44_reg_7820)) else "0";
    icmp_ln895_11_fu_2634_p2 <= "1" when (unsigned(max_bin_count_11_V) > unsigned(max_bin_count_75_V)) else "0";
    icmp_ln895_120_fu_3172_p2 <= "1" when (unsigned(select_ln294_23_reg_7708) > unsigned(select_ln294_47_reg_7836)) else "0";
    icmp_ln895_121_fu_3176_p2 <= "1" when (unsigned(select_ln308_2_reg_7852) > unsigned(select_ln308_14_reg_7916)) else "0";
    icmp_ln895_122_fu_3180_p2 <= "1" when (unsigned(select_ln308_5_reg_7868) > unsigned(select_ln308_17_reg_7932)) else "0";
    icmp_ln895_123_fu_3184_p2 <= "1" when (unsigned(select_ln308_8_reg_7884) > unsigned(select_ln308_20_reg_7948)) else "0";
    icmp_ln895_124_fu_3188_p2 <= "1" when (unsigned(select_ln308_11_reg_7900) > unsigned(select_ln308_23_reg_7964)) else "0";
    icmp_ln895_125_fu_3192_p2 <= "1" when (unsigned(select_ln322_2_reg_7980) > unsigned(select_ln322_8_reg_8012)) else "0";
    icmp_ln895_126_fu_3196_p2 <= "1" when (unsigned(select_ln322_5_reg_7996) > unsigned(select_ln322_11_reg_8028)) else "0";
    icmp_ln895_12_fu_2640_p2 <= "1" when (unsigned(max_bin_count_12_V) > unsigned(max_bin_count_76_V)) else "0";
    icmp_ln895_13_fu_2646_p2 <= "1" when (unsigned(max_bin_count_13_V) > unsigned(max_bin_count_77_V)) else "0";
    icmp_ln895_14_fu_2652_p2 <= "1" when (unsigned(max_bin_count_14_V) > unsigned(max_bin_count_78_V)) else "0";
    icmp_ln895_15_fu_2658_p2 <= "1" when (unsigned(max_bin_count_15_V) > unsigned(max_bin_count_79_V)) else "0";
    icmp_ln895_16_fu_2604_p2 <= "1" when (unsigned(max_bin_count_6_V) > unsigned(max_bin_count_70_V)) else "0";
    icmp_ln895_17_fu_2670_p2 <= "1" when (unsigned(max_bin_count_17_V) > unsigned(max_bin_count_81_V)) else "0";
    icmp_ln895_18_fu_2676_p2 <= "1" when (unsigned(max_bin_count_18_V) > unsigned(max_bin_count_82_V)) else "0";
    icmp_ln895_19_fu_2682_p2 <= "1" when (unsigned(max_bin_count_19_V) > unsigned(max_bin_count_83_V)) else "0";
    icmp_ln895_1_fu_2574_p2 <= "1" when (unsigned(max_bin_count_1_V) > unsigned(max_bin_count_65_V)) else "0";
    icmp_ln895_20_fu_2688_p2 <= "1" when (unsigned(max_bin_count_20_V) > unsigned(max_bin_count_84_V)) else "0";
    icmp_ln895_21_fu_2694_p2 <= "1" when (unsigned(max_bin_count_21_V) > unsigned(max_bin_count_85_V)) else "0";
    icmp_ln895_22_fu_2700_p2 <= "1" when (unsigned(max_bin_count_22_V) > unsigned(max_bin_count_86_V)) else "0";
    icmp_ln895_23_fu_2706_p2 <= "1" when (unsigned(max_bin_count_23_V) > unsigned(max_bin_count_87_V)) else "0";
    icmp_ln895_24_fu_2712_p2 <= "1" when (unsigned(max_bin_count_24_V) > unsigned(max_bin_count_88_V)) else "0";
    icmp_ln895_25_fu_2718_p2 <= "1" when (unsigned(max_bin_count_25_V) > unsigned(max_bin_count_89_V)) else "0";
    icmp_ln895_26_fu_2724_p2 <= "1" when (unsigned(max_bin_count_26_V) > unsigned(max_bin_count_90_V)) else "0";
    icmp_ln895_27_fu_2730_p2 <= "1" when (unsigned(max_bin_count_27_V) > unsigned(max_bin_count_91_V)) else "0";
    icmp_ln895_28_fu_2664_p2 <= "1" when (unsigned(max_bin_count_16_V) > unsigned(max_bin_count_80_V)) else "0";
    icmp_ln895_29_fu_2742_p2 <= "1" when (unsigned(max_bin_count_29_V) > unsigned(max_bin_count_93_V)) else "0";
    icmp_ln895_2_fu_2580_p2 <= "1" when (unsigned(max_bin_count_2_V) > unsigned(max_bin_count_66_V)) else "0";
    icmp_ln895_30_fu_2748_p2 <= "1" when (unsigned(max_bin_count_30_V) > unsigned(max_bin_count_94_V)) else "0";
    icmp_ln895_31_fu_2754_p2 <= "1" when (unsigned(max_bin_count_31_V) > unsigned(max_bin_count_95_V)) else "0";
    icmp_ln895_32_fu_2760_p2 <= "1" when (unsigned(max_bin_count_32_V) > unsigned(max_bin_count_96_V)) else "0";
    icmp_ln895_33_fu_2766_p2 <= "1" when (unsigned(max_bin_count_33_V) > unsigned(max_bin_count_97_V)) else "0";
    icmp_ln895_34_fu_2772_p2 <= "1" when (unsigned(max_bin_count_34_V) > unsigned(max_bin_count_98_V)) else "0";
    icmp_ln895_35_fu_2778_p2 <= "1" when (unsigned(max_bin_count_35_V) > unsigned(max_bin_count_99_V)) else "0";
    icmp_ln895_36_fu_2784_p2 <= "1" when (unsigned(max_bin_count_36_V) > unsigned(max_bin_count_100_V)) else "0";
    icmp_ln895_37_fu_2790_p2 <= "1" when (unsigned(max_bin_count_37_V) > unsigned(max_bin_count_101_V)) else "0";
    icmp_ln895_38_fu_2796_p2 <= "1" when (unsigned(max_bin_count_38_V) > unsigned(max_bin_count_102_V)) else "0";
    icmp_ln895_39_fu_2802_p2 <= "1" when (unsigned(max_bin_count_39_V) > unsigned(max_bin_count_103_V)) else "0";
    icmp_ln895_3_fu_2586_p2 <= "1" when (unsigned(max_bin_count_3_V) > unsigned(max_bin_count_67_V)) else "0";
    icmp_ln895_40_fu_2808_p2 <= "1" when (unsigned(max_bin_count_40_V) > unsigned(max_bin_count_104_V)) else "0";
    icmp_ln895_41_fu_2814_p2 <= "1" when (unsigned(max_bin_count_41_V) > unsigned(max_bin_count_105_V)) else "0";
    icmp_ln895_42_fu_2820_p2 <= "1" when (unsigned(max_bin_count_42_V) > unsigned(max_bin_count_106_V)) else "0";
    icmp_ln895_43_fu_2826_p2 <= "1" when (unsigned(max_bin_count_43_V) > unsigned(max_bin_count_107_V)) else "0";
    icmp_ln895_44_fu_2832_p2 <= "1" when (unsigned(max_bin_count_44_V) > unsigned(max_bin_count_108_V)) else "0";
    icmp_ln895_45_fu_2838_p2 <= "1" when (unsigned(max_bin_count_45_V) > unsigned(max_bin_count_109_V)) else "0";
    icmp_ln895_46_fu_2844_p2 <= "1" when (unsigned(max_bin_count_46_V) > unsigned(max_bin_count_110_V)) else "0";
    icmp_ln895_47_fu_2850_p2 <= "1" when (unsigned(max_bin_count_47_V) > unsigned(max_bin_count_111_V)) else "0";
    icmp_ln895_48_fu_2856_p2 <= "1" when (unsigned(max_bin_count_48_V) > unsigned(max_bin_count_112_V)) else "0";
    icmp_ln895_49_fu_2862_p2 <= "1" when (unsigned(max_bin_count_49_V) > unsigned(max_bin_count_113_V)) else "0";
    icmp_ln895_4_fu_2592_p2 <= "1" when (unsigned(max_bin_count_4_V) > unsigned(max_bin_count_68_V)) else "0";
    icmp_ln895_50_fu_2868_p2 <= "1" when (unsigned(max_bin_count_50_V) > unsigned(max_bin_count_114_V)) else "0";
    icmp_ln895_51_fu_2874_p2 <= "1" when (unsigned(max_bin_count_51_V) > unsigned(max_bin_count_115_V)) else "0";
    icmp_ln895_52_fu_2880_p2 <= "1" when (unsigned(max_bin_count_52_V) > unsigned(max_bin_count_116_V)) else "0";
    icmp_ln895_53_fu_2886_p2 <= "1" when (unsigned(max_bin_count_53_V) > unsigned(max_bin_count_117_V)) else "0";
    icmp_ln895_54_fu_2892_p2 <= "1" when (unsigned(max_bin_count_54_V) > unsigned(max_bin_count_118_V)) else "0";
    icmp_ln895_55_fu_2898_p2 <= "1" when (unsigned(max_bin_count_55_V) > unsigned(max_bin_count_119_V)) else "0";
    icmp_ln895_56_fu_2904_p2 <= "1" when (unsigned(max_bin_count_56_V) > unsigned(max_bin_count_120_V)) else "0";
    icmp_ln895_57_fu_2910_p2 <= "1" when (unsigned(max_bin_count_57_V) > unsigned(max_bin_count_121_V)) else "0";
    icmp_ln895_58_fu_2916_p2 <= "1" when (unsigned(max_bin_count_58_V) > unsigned(max_bin_count_122_V)) else "0";
    icmp_ln895_59_fu_2922_p2 <= "1" when (unsigned(max_bin_count_59_V) > unsigned(max_bin_count_123_V)) else "0";
    icmp_ln895_5_fu_3200_p2 <= "1" when (unsigned(res_max_bin_count_t_s_reg_8044) > unsigned(res_max_bin_count_t_1_reg_8060)) else "0";
    icmp_ln895_60_fu_2928_p2 <= "1" when (unsigned(max_bin_count_60_V) > unsigned(max_bin_count_124_V)) else "0";
    icmp_ln895_61_fu_2934_p2 <= "1" when (unsigned(max_bin_count_61_V) > unsigned(max_bin_count_125_V)) else "0";
    icmp_ln895_62_fu_2940_p2 <= "1" when (unsigned(max_bin_count_62_V) > unsigned(max_bin_count_126_V)) else "0";
    icmp_ln895_63_fu_2946_p2 <= "1" when (unsigned(max_bin_count_63_V) > unsigned(max_bin_count_127_V)) else "0";
    icmp_ln895_64_fu_2736_p2 <= "1" when (unsigned(max_bin_count_28_V) > unsigned(max_bin_count_92_V)) else "0";
    icmp_ln895_65_fu_2952_p2 <= "1" when (unsigned(select_ln895_2_reg_5906) > unsigned(select_ln895_98_reg_6604)) else "0";
    icmp_ln895_66_fu_2956_p2 <= "1" when (unsigned(select_ln895_5_reg_5928) > unsigned(select_ln895_101_reg_6620)) else "0";
    icmp_ln895_67_fu_2960_p2 <= "1" when (unsigned(select_ln895_8_reg_5950) > unsigned(select_ln895_104_reg_6636)) else "0";
    icmp_ln895_68_fu_2964_p2 <= "1" when (unsigned(select_ln895_11_reg_5972) > unsigned(select_ln895_107_reg_6652)) else "0";
    icmp_ln895_69_fu_2968_p2 <= "1" when (unsigned(select_ln895_14_reg_5994) > unsigned(select_ln895_110_reg_6668)) else "0";
    icmp_ln895_6_fu_2598_p2 <= "1" when (unsigned(max_bin_count_5_V) > unsigned(max_bin_count_69_V)) else "0";
    icmp_ln895_70_fu_2972_p2 <= "1" when (unsigned(select_ln895_17_reg_6016) > unsigned(select_ln895_113_reg_6684)) else "0";
    icmp_ln895_71_fu_2976_p2 <= "1" when (unsigned(select_ln895_20_reg_6038) > unsigned(select_ln895_116_reg_6700)) else "0";
    icmp_ln895_72_fu_2980_p2 <= "1" when (unsigned(select_ln895_23_reg_6060) > unsigned(select_ln895_119_reg_6716)) else "0";
    icmp_ln895_73_fu_2984_p2 <= "1" when (unsigned(select_ln895_26_reg_6082) > unsigned(select_ln895_122_reg_6732)) else "0";
    icmp_ln895_74_fu_2988_p2 <= "1" when (unsigned(select_ln895_29_reg_6104) > unsigned(select_ln895_125_reg_6748)) else "0";
    icmp_ln895_75_fu_2992_p2 <= "1" when (unsigned(select_ln895_32_reg_6126) > unsigned(select_ln895_128_reg_6764)) else "0";
    icmp_ln895_76_fu_2996_p2 <= "1" when (unsigned(select_ln895_35_reg_6148) > unsigned(select_ln895_131_reg_6780)) else "0";
    icmp_ln895_77_fu_3000_p2 <= "1" when (unsigned(select_ln895_38_reg_6170) > unsigned(select_ln895_134_reg_6796)) else "0";
    icmp_ln895_78_fu_3004_p2 <= "1" when (unsigned(select_ln895_41_reg_6192) > unsigned(select_ln895_137_reg_6812)) else "0";
    icmp_ln895_79_fu_3008_p2 <= "1" when (unsigned(select_ln895_44_reg_6214) > unsigned(select_ln895_140_reg_6828)) else "0";
    icmp_ln895_7_fu_2610_p2 <= "1" when (unsigned(max_bin_count_7_V) > unsigned(max_bin_count_71_V)) else "0";
    icmp_ln895_80_fu_3012_p2 <= "1" when (unsigned(select_ln895_47_reg_6236) > unsigned(select_ln895_143_reg_6844)) else "0";
    icmp_ln895_81_fu_3016_p2 <= "1" when (unsigned(select_ln895_50_reg_6258) > unsigned(select_ln895_146_reg_6860)) else "0";
    icmp_ln895_82_fu_3020_p2 <= "1" when (unsigned(select_ln895_53_reg_6280) > unsigned(select_ln895_149_reg_6876)) else "0";
    icmp_ln895_83_fu_3024_p2 <= "1" when (unsigned(select_ln895_56_reg_6302) > unsigned(select_ln895_152_reg_6892)) else "0";
    icmp_ln895_84_fu_3028_p2 <= "1" when (unsigned(select_ln895_59_reg_6324) > unsigned(select_ln895_155_reg_6908)) else "0";
    icmp_ln895_85_fu_3032_p2 <= "1" when (unsigned(select_ln895_62_reg_6346) > unsigned(select_ln895_158_reg_6924)) else "0";
    icmp_ln895_86_fu_3036_p2 <= "1" when (unsigned(select_ln895_65_reg_6368) > unsigned(select_ln895_161_reg_6940)) else "0";
    icmp_ln895_87_fu_3040_p2 <= "1" when (unsigned(select_ln895_68_reg_6390) > unsigned(select_ln895_164_reg_6956)) else "0";
    icmp_ln895_88_fu_3044_p2 <= "1" when (unsigned(select_ln895_71_reg_6412) > unsigned(select_ln895_167_reg_6972)) else "0";
    icmp_ln895_89_fu_3048_p2 <= "1" when (unsigned(select_ln895_74_reg_6434) > unsigned(select_ln895_170_reg_6988)) else "0";
    icmp_ln895_8_fu_2616_p2 <= "1" when (unsigned(max_bin_count_8_V) > unsigned(max_bin_count_72_V)) else "0";
    icmp_ln895_90_fu_3052_p2 <= "1" when (unsigned(select_ln895_77_reg_6456) > unsigned(select_ln895_173_reg_7004)) else "0";
    icmp_ln895_91_fu_3056_p2 <= "1" when (unsigned(select_ln895_80_reg_6478) > unsigned(select_ln895_176_reg_7020)) else "0";
    icmp_ln895_92_fu_3060_p2 <= "1" when (unsigned(select_ln895_83_reg_6500) > unsigned(select_ln895_179_reg_7036)) else "0";
    icmp_ln895_93_fu_3064_p2 <= "1" when (unsigned(select_ln895_86_reg_6522) > unsigned(select_ln895_182_reg_7052)) else "0";
    icmp_ln895_94_fu_3068_p2 <= "1" when (unsigned(select_ln895_89_reg_6544) > unsigned(select_ln895_185_reg_7068)) else "0";
    icmp_ln895_95_fu_3072_p2 <= "1" when (unsigned(select_ln895_92_reg_6566) > unsigned(select_ln895_188_reg_7084)) else "0";
    icmp_ln895_96_fu_3076_p2 <= "1" when (unsigned(select_ln895_95_reg_6588) > unsigned(select_ln895_191_reg_7100)) else "0";
    icmp_ln895_97_fu_3080_p2 <= "1" when (unsigned(select_ln280_2_reg_7116) > unsigned(select_ln280_50_reg_7372)) else "0";
    icmp_ln895_98_fu_3084_p2 <= "1" when (unsigned(select_ln280_5_reg_7132) > unsigned(select_ln280_53_reg_7388)) else "0";
    icmp_ln895_99_fu_3088_p2 <= "1" when (unsigned(select_ln280_8_reg_7148) > unsigned(select_ln280_56_reg_7404)) else "0";
    icmp_ln895_9_fu_2622_p2 <= "1" when (unsigned(max_bin_count_9_V) > unsigned(max_bin_count_73_V)) else "0";
    icmp_ln895_fu_2568_p2 <= "1" when (unsigned(max_bin_count_0_V) > unsigned(max_bin_count_64_V)) else "0";
    lhs_V_fu_5846_p3 <= (p_Val2_3_fu_5817_p2 & ap_const_lv7_0);
    p_Val2_3_fu_5817_p2 <= (t0_V_fu_5810_p3 or ap_const_lv9_2);
    p_Val2_5_fu_5835_p2 <= (shl_ln_fu_5828_p3 or ap_const_lv9_2);
    res_max_bin_count_V <= res_max_bin_count_t_2_reg_8078;

    res_max_bin_count_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            res_max_bin_count_V_ap_vld <= ap_const_logic_1;
        else 
            res_max_bin_count_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_max_bin_count_t_1_fu_5780_p3 <= 
        select_ln322_5_reg_7996 when (icmp_ln895_126_fu_3196_p2(0) = '1') else 
        select_ln322_11_reg_8028;
    res_max_bin_count_t_2_fu_5804_p3 <= 
        res_max_bin_count_t_s_reg_8044 when (icmp_ln895_5_fu_3200_p2(0) = '1') else 
        res_max_bin_count_t_1_reg_8060;
    res_max_bin_count_t_s_fu_5761_p3 <= 
        select_ln322_2_reg_7980 when (icmp_ln895_125_fu_3192_p2(0) = '1') else 
        select_ln322_8_reg_8012;
    res_max_bin_r_V <= res_max_bin_r_t_V_3_reg_8066;

    res_max_bin_r_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            res_max_bin_r_V_ap_vld <= ap_const_logic_1;
        else 
            res_max_bin_r_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_max_bin_r_t_V_1_fu_5773_p3 <= 
        select_ln322_4_fu_5749_p3 when (icmp_ln895_126_fu_3196_p2(0) = '1') else 
        select_ln322_10_reg_8023;
    res_max_bin_r_t_V_3_fu_5791_p3 <= 
        res_max_bin_r_t_V_reg_8039 when (icmp_ln895_5_fu_3200_p2(0) = '1') else 
        res_max_bin_r_t_V_1_reg_8055;
    res_max_bin_r_t_V_fu_5754_p3 <= 
        select_ln322_1_fu_5744_p3 when (icmp_ln895_125_fu_3192_p2(0) = '1') else 
        select_ln322_7_reg_8007;
    res_max_bin_theta_V <= res_max_bin_theta_t_2_reg_8072;

    res_max_bin_theta_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            res_max_bin_theta_V_ap_vld <= ap_const_logic_1;
        else 
            res_max_bin_theta_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_max_bin_theta_t_1_fu_5767_p3 <= 
        select_ln322_3_reg_7991 when (icmp_ln895_126_fu_3196_p2(0) = '1') else 
        select_ln322_9_reg_8018;
    res_max_bin_theta_t_2_fu_5797_p3 <= 
        res_max_bin_theta_t_s_fu_5786_p3 when (icmp_ln895_5_fu_3200_p2(0) = '1') else 
        res_max_bin_theta_t_1_reg_8050;
    res_max_bin_theta_t_s_fu_5786_p3 <= 
        select_ln322_reg_7975_pp0_iter5_reg when (icmp_ln895_125_reg_8034(0) = '1') else 
        select_ln322_6_reg_8002_pp0_iter5_reg;
    ret_V_fu_5858_p2 <= std_logic_vector(unsigned(zext_ln728_fu_5854_p1) + unsigned(roi_seed_theta_V_rea_reg_5885_pp0_iter6_reg));
    select_ln280_10_fu_4171_p3 <= 
        select_ln895_10_fu_3987_p3 when (icmp_ln895_68_fu_2964_p2(0) = '1') else 
        select_ln895_106_reg_6647;
    select_ln280_11_fu_4178_p3 <= 
        select_ln895_11_reg_5972 when (icmp_ln895_68_fu_2964_p2(0) = '1') else 
        select_ln895_107_reg_6652;
    select_ln280_12_fu_4916_p3 <= 
        select_ln895_12_fu_4692_p3 when (icmp_ln895_69_reg_7170_pp0_iter2_reg(0) = '1') else 
        select_ln895_108_fu_4804_p3;
    select_ln280_13_fu_4184_p3 <= 
        select_ln895_13_fu_3992_p3 when (icmp_ln895_69_fu_2968_p2(0) = '1') else 
        select_ln895_109_reg_6663;
    select_ln280_14_fu_4191_p3 <= 
        select_ln895_14_reg_5994 when (icmp_ln895_69_fu_2968_p2(0) = '1') else 
        select_ln895_110_reg_6668;
    select_ln280_15_fu_4923_p3 <= 
        select_ln895_15_fu_4699_p3 when (icmp_ln895_70_reg_7186_pp0_iter2_reg(0) = '1') else 
        select_ln895_111_fu_4811_p3;
    select_ln280_16_fu_4197_p3 <= 
        select_ln895_16_fu_3997_p3 when (icmp_ln895_70_fu_2972_p2(0) = '1') else 
        select_ln895_112_reg_6679;
    select_ln280_17_fu_4204_p3 <= 
        select_ln895_17_reg_6016 when (icmp_ln895_70_fu_2972_p2(0) = '1') else 
        select_ln895_113_reg_6684;
    select_ln280_18_fu_4930_p3 <= 
        select_ln895_18_fu_4706_p3 when (icmp_ln895_71_reg_7202_pp0_iter2_reg(0) = '1') else 
        select_ln895_114_fu_4818_p3;
    select_ln280_19_fu_4210_p3 <= 
        select_ln895_19_fu_4002_p3 when (icmp_ln895_71_fu_2976_p2(0) = '1') else 
        select_ln895_115_reg_6695;
    select_ln280_1_fu_4132_p3 <= 
        select_ln895_1_fu_3972_p3 when (icmp_ln895_65_fu_2952_p2(0) = '1') else 
        select_ln895_97_reg_6599;
    select_ln280_20_fu_4217_p3 <= 
        select_ln895_20_reg_6038 when (icmp_ln895_71_fu_2976_p2(0) = '1') else 
        select_ln895_116_reg_6700;
    select_ln280_21_fu_4937_p3 <= 
        select_ln895_21_fu_4713_p3 when (icmp_ln895_72_reg_7218_pp0_iter2_reg(0) = '1') else 
        select_ln895_117_fu_4825_p3;
    select_ln280_22_fu_4223_p3 <= 
        select_ln895_22_fu_4007_p3 when (icmp_ln895_72_fu_2980_p2(0) = '1') else 
        select_ln895_118_reg_6711;
    select_ln280_23_fu_4230_p3 <= 
        select_ln895_23_reg_6060 when (icmp_ln895_72_fu_2980_p2(0) = '1') else 
        select_ln895_119_reg_6716;
    select_ln280_24_fu_5512_p3 <= 
        select_ln895_24_fu_5288_p3 when (icmp_ln895_73_reg_7234_pp0_iter3_reg(0) = '1') else 
        select_ln895_120_fu_5400_p3;
    select_ln280_25_fu_4236_p3 <= 
        select_ln895_25_fu_4012_p3 when (icmp_ln895_73_fu_2984_p2(0) = '1') else 
        select_ln895_121_reg_6727;
    select_ln280_26_fu_4243_p3 <= 
        select_ln895_26_reg_6082 when (icmp_ln895_73_fu_2984_p2(0) = '1') else 
        select_ln895_122_reg_6732;
    select_ln280_27_fu_5519_p3 <= 
        select_ln895_27_fu_5295_p3 when (icmp_ln895_74_reg_7250_pp0_iter3_reg(0) = '1') else 
        select_ln895_123_fu_5407_p3;
    select_ln280_28_fu_4249_p3 <= 
        select_ln895_28_fu_4017_p3 when (icmp_ln895_74_fu_2988_p2(0) = '1') else 
        select_ln895_124_reg_6743;
    select_ln280_29_fu_4256_p3 <= 
        select_ln895_29_reg_6104 when (icmp_ln895_74_fu_2988_p2(0) = '1') else 
        select_ln895_125_reg_6748;
    select_ln280_2_fu_4139_p3 <= 
        select_ln895_2_reg_5906 when (icmp_ln895_65_fu_2952_p2(0) = '1') else 
        select_ln895_98_reg_6604;
    select_ln280_30_fu_5526_p3 <= 
        select_ln895_30_fu_5302_p3 when (icmp_ln895_75_reg_7266_pp0_iter3_reg(0) = '1') else 
        select_ln895_126_fu_5414_p3;
    select_ln280_31_fu_4262_p3 <= 
        select_ln895_31_fu_4022_p3 when (icmp_ln895_75_fu_2992_p2(0) = '1') else 
        select_ln895_127_reg_6759;
    select_ln280_32_fu_4269_p3 <= 
        select_ln895_32_reg_6126 when (icmp_ln895_75_fu_2992_p2(0) = '1') else 
        select_ln895_128_reg_6764;
    select_ln280_33_fu_5533_p3 <= 
        select_ln895_33_fu_5309_p3 when (icmp_ln895_76_reg_7282_pp0_iter3_reg(0) = '1') else 
        select_ln895_129_fu_5421_p3;
    select_ln280_34_fu_4275_p3 <= 
        select_ln895_34_fu_4027_p3 when (icmp_ln895_76_fu_2996_p2(0) = '1') else 
        select_ln895_130_reg_6775;
    select_ln280_35_fu_4282_p3 <= 
        select_ln895_35_reg_6148 when (icmp_ln895_76_fu_2996_p2(0) = '1') else 
        select_ln895_131_reg_6780;
    select_ln280_36_fu_4944_p3 <= 
        select_ln895_36_fu_4720_p3 when (icmp_ln895_77_reg_7298_pp0_iter2_reg(0) = '1') else 
        select_ln895_132_fu_4832_p3;
    select_ln280_37_fu_4288_p3 <= 
        select_ln895_37_fu_4032_p3 when (icmp_ln895_77_fu_3000_p2(0) = '1') else 
        select_ln895_133_reg_6791;
    select_ln280_38_fu_4295_p3 <= 
        select_ln895_38_reg_6170 when (icmp_ln895_77_fu_3000_p2(0) = '1') else 
        select_ln895_134_reg_6796;
    select_ln280_39_fu_4951_p3 <= 
        select_ln895_39_fu_4727_p3 when (icmp_ln895_78_reg_7314_pp0_iter2_reg(0) = '1') else 
        select_ln895_135_fu_4839_p3;
    select_ln280_3_fu_5491_p3 <= 
        select_ln895_3_fu_5267_p3 when (icmp_ln895_66_reg_7122_pp0_iter3_reg(0) = '1') else 
        select_ln895_99_fu_5379_p3;
    select_ln280_40_fu_4301_p3 <= 
        select_ln895_40_fu_4037_p3 when (icmp_ln895_78_fu_3004_p2(0) = '1') else 
        select_ln895_136_reg_6807;
    select_ln280_41_fu_4308_p3 <= 
        select_ln895_41_reg_6192 when (icmp_ln895_78_fu_3004_p2(0) = '1') else 
        select_ln895_137_reg_6812;
    select_ln280_42_fu_4958_p3 <= 
        select_ln895_42_fu_4734_p3 when (icmp_ln895_79_reg_7330_pp0_iter2_reg(0) = '1') else 
        select_ln895_138_fu_4846_p3;
    select_ln280_43_fu_4314_p3 <= 
        select_ln895_43_fu_4042_p3 when (icmp_ln895_79_fu_3008_p2(0) = '1') else 
        select_ln895_139_reg_6823;
    select_ln280_44_fu_4321_p3 <= 
        select_ln895_44_reg_6214 when (icmp_ln895_79_fu_3008_p2(0) = '1') else 
        select_ln895_140_reg_6828;
    select_ln280_45_fu_4965_p3 <= 
        select_ln895_45_fu_4741_p3 when (icmp_ln895_80_reg_7346_pp0_iter2_reg(0) = '1') else 
        select_ln895_141_fu_4853_p3;
    select_ln280_46_fu_4327_p3 <= 
        select_ln895_46_fu_4047_p3 when (icmp_ln895_80_fu_3012_p2(0) = '1') else 
        select_ln895_142_reg_6839;
    select_ln280_47_fu_4334_p3 <= 
        select_ln895_47_reg_6236 when (icmp_ln895_80_fu_3012_p2(0) = '1') else 
        select_ln895_143_reg_6844;
    select_ln280_48_fu_5540_p3 <= 
        select_ln895_48_fu_5316_p3 when (icmp_ln895_81_reg_7362_pp0_iter3_reg(0) = '1') else 
        select_ln895_144_fu_5428_p3;
    select_ln280_49_fu_4340_p3 <= 
        select_ln895_49_fu_4052_p3 when (icmp_ln895_81_fu_3016_p2(0) = '1') else 
        select_ln895_145_reg_6855;
    select_ln280_4_fu_4145_p3 <= 
        select_ln895_4_fu_3977_p3 when (icmp_ln895_66_fu_2956_p2(0) = '1') else 
        select_ln895_100_reg_6615;
    select_ln280_50_fu_4347_p3 <= 
        select_ln895_50_reg_6258 when (icmp_ln895_81_fu_3016_p2(0) = '1') else 
        select_ln895_146_reg_6860;
    select_ln280_51_fu_5547_p3 <= 
        select_ln895_51_fu_5323_p3 when (icmp_ln895_82_reg_7378_pp0_iter3_reg(0) = '1') else 
        select_ln895_147_fu_5435_p3;
    select_ln280_52_fu_4353_p3 <= 
        select_ln895_52_fu_4057_p3 when (icmp_ln895_82_fu_3020_p2(0) = '1') else 
        select_ln895_148_reg_6871;
    select_ln280_53_fu_4360_p3 <= 
        select_ln895_53_reg_6280 when (icmp_ln895_82_fu_3020_p2(0) = '1') else 
        select_ln895_149_reg_6876;
    select_ln280_54_fu_5554_p3 <= 
        select_ln895_54_fu_5330_p3 when (icmp_ln895_83_reg_7394_pp0_iter3_reg(0) = '1') else 
        select_ln895_150_fu_5442_p3;
    select_ln280_55_fu_4366_p3 <= 
        select_ln895_55_fu_4062_p3 when (icmp_ln895_83_fu_3024_p2(0) = '1') else 
        select_ln895_151_reg_6887;
    select_ln280_56_fu_4373_p3 <= 
        select_ln895_56_reg_6302 when (icmp_ln895_83_fu_3024_p2(0) = '1') else 
        select_ln895_152_reg_6892;
    select_ln280_57_fu_5561_p3 <= 
        select_ln895_57_fu_5337_p3 when (icmp_ln895_84_reg_7410_pp0_iter3_reg(0) = '1') else 
        select_ln895_153_fu_5449_p3;
    select_ln280_58_fu_4379_p3 <= 
        select_ln895_58_fu_4067_p3 when (icmp_ln895_84_fu_3028_p2(0) = '1') else 
        select_ln895_154_reg_6903;
    select_ln280_59_fu_4386_p3 <= 
        select_ln895_59_reg_6324 when (icmp_ln895_84_fu_3028_p2(0) = '1') else 
        select_ln895_155_reg_6908;
    select_ln280_5_fu_4152_p3 <= 
        select_ln895_5_reg_5928 when (icmp_ln895_66_fu_2956_p2(0) = '1') else 
        select_ln895_101_reg_6620;
    select_ln280_60_fu_4972_p3 <= 
        select_ln895_60_fu_4748_p3 when (icmp_ln895_85_reg_7426_pp0_iter2_reg(0) = '1') else 
        select_ln895_156_fu_4860_p3;
    select_ln280_61_fu_4392_p3 <= 
        select_ln895_61_fu_4072_p3 when (icmp_ln895_85_fu_3032_p2(0) = '1') else 
        select_ln895_157_reg_6919;
    select_ln280_62_fu_4399_p3 <= 
        select_ln895_62_reg_6346 when (icmp_ln895_85_fu_3032_p2(0) = '1') else 
        select_ln895_158_reg_6924;
    select_ln280_63_fu_4979_p3 <= 
        select_ln895_63_fu_4755_p3 when (icmp_ln895_86_reg_7442_pp0_iter2_reg(0) = '1') else 
        select_ln895_159_fu_4867_p3;
    select_ln280_64_fu_4405_p3 <= 
        select_ln895_64_fu_4077_p3 when (icmp_ln895_86_fu_3036_p2(0) = '1') else 
        select_ln895_160_reg_6935;
    select_ln280_65_fu_4412_p3 <= 
        select_ln895_65_reg_6368 when (icmp_ln895_86_fu_3036_p2(0) = '1') else 
        select_ln895_161_reg_6940;
    select_ln280_66_fu_4986_p3 <= 
        select_ln895_66_fu_4762_p3 when (icmp_ln895_87_reg_7458_pp0_iter2_reg(0) = '1') else 
        select_ln895_162_fu_4874_p3;
    select_ln280_67_fu_4418_p3 <= 
        select_ln895_67_fu_4082_p3 when (icmp_ln895_87_fu_3040_p2(0) = '1') else 
        select_ln895_163_reg_6951;
    select_ln280_68_fu_4425_p3 <= 
        select_ln895_68_reg_6390 when (icmp_ln895_87_fu_3040_p2(0) = '1') else 
        select_ln895_164_reg_6956;
    select_ln280_69_fu_4993_p3 <= 
        select_ln895_69_fu_4769_p3 when (icmp_ln895_88_reg_7474_pp0_iter2_reg(0) = '1') else 
        select_ln895_165_fu_4881_p3;
    select_ln280_6_fu_5498_p3 <= 
        select_ln895_6_fu_5274_p3 when (icmp_ln895_67_reg_7138_pp0_iter3_reg(0) = '1') else 
        select_ln895_102_fu_5386_p3;
    select_ln280_70_fu_4431_p3 <= 
        select_ln895_70_fu_4087_p3 when (icmp_ln895_88_fu_3044_p2(0) = '1') else 
        select_ln895_166_reg_6967;
    select_ln280_71_fu_4438_p3 <= 
        select_ln895_71_reg_6412 when (icmp_ln895_88_fu_3044_p2(0) = '1') else 
        select_ln895_167_reg_6972;
    select_ln280_72_fu_5568_p3 <= 
        select_ln895_72_fu_5344_p3 when (icmp_ln895_89_reg_7490_pp0_iter3_reg(0) = '1') else 
        select_ln895_168_fu_5456_p3;
    select_ln280_73_fu_4444_p3 <= 
        select_ln895_73_fu_4092_p3 when (icmp_ln895_89_fu_3048_p2(0) = '1') else 
        select_ln895_169_reg_6983;
    select_ln280_74_fu_4451_p3 <= 
        select_ln895_74_reg_6434 when (icmp_ln895_89_fu_3048_p2(0) = '1') else 
        select_ln895_170_reg_6988;
    select_ln280_75_fu_5575_p3 <= 
        select_ln895_75_fu_5351_p3 when (icmp_ln895_90_reg_7506_pp0_iter3_reg(0) = '1') else 
        select_ln895_171_fu_5463_p3;
    select_ln280_76_fu_4457_p3 <= 
        select_ln895_76_fu_4097_p3 when (icmp_ln895_90_fu_3052_p2(0) = '1') else 
        select_ln895_172_reg_6999;
    select_ln280_77_fu_4464_p3 <= 
        select_ln895_77_reg_6456 when (icmp_ln895_90_fu_3052_p2(0) = '1') else 
        select_ln895_173_reg_7004;
    select_ln280_78_fu_5582_p3 <= 
        select_ln895_78_fu_5358_p3 when (icmp_ln895_91_reg_7522_pp0_iter3_reg(0) = '1') else 
        select_ln895_174_fu_5470_p3;
    select_ln280_79_fu_4470_p3 <= 
        select_ln895_79_fu_4102_p3 when (icmp_ln895_91_fu_3056_p2(0) = '1') else 
        select_ln895_175_reg_7015;
    select_ln280_7_fu_4158_p3 <= 
        select_ln895_7_fu_3982_p3 when (icmp_ln895_67_fu_2960_p2(0) = '1') else 
        select_ln895_103_reg_6631;
    select_ln280_80_fu_4477_p3 <= 
        select_ln895_80_reg_6478 when (icmp_ln895_91_fu_3056_p2(0) = '1') else 
        select_ln895_176_reg_7020;
    select_ln280_81_fu_5589_p3 <= 
        select_ln895_81_fu_5365_p3 when (icmp_ln895_92_reg_7538_pp0_iter3_reg(0) = '1') else 
        select_ln895_177_fu_5477_p3;
    select_ln280_82_fu_4483_p3 <= 
        select_ln895_82_fu_4107_p3 when (icmp_ln895_92_fu_3060_p2(0) = '1') else 
        select_ln895_178_reg_7031;
    select_ln280_83_fu_4490_p3 <= 
        select_ln895_83_reg_6500 when (icmp_ln895_92_fu_3060_p2(0) = '1') else 
        select_ln895_179_reg_7036;
    select_ln280_84_fu_5000_p3 <= 
        select_ln895_84_fu_4776_p3 when (icmp_ln895_93_reg_7554_pp0_iter2_reg(0) = '1') else 
        select_ln895_180_fu_4888_p3;
    select_ln280_85_fu_4496_p3 <= 
        select_ln895_85_fu_4112_p3 when (icmp_ln895_93_fu_3064_p2(0) = '1') else 
        select_ln895_181_reg_7047;
    select_ln280_86_fu_4503_p3 <= 
        select_ln895_86_reg_6522 when (icmp_ln895_93_fu_3064_p2(0) = '1') else 
        select_ln895_182_reg_7052;
    select_ln280_87_fu_5007_p3 <= 
        select_ln895_87_fu_4783_p3 when (icmp_ln895_94_reg_7570_pp0_iter2_reg(0) = '1') else 
        select_ln895_183_fu_4895_p3;
    select_ln280_88_fu_4509_p3 <= 
        select_ln895_88_fu_4117_p3 when (icmp_ln895_94_fu_3068_p2(0) = '1') else 
        select_ln895_184_reg_7063;
    select_ln280_89_fu_4516_p3 <= 
        select_ln895_89_reg_6544 when (icmp_ln895_94_fu_3068_p2(0) = '1') else 
        select_ln895_185_reg_7068;
    select_ln280_8_fu_4165_p3 <= 
        select_ln895_8_reg_5950 when (icmp_ln895_67_fu_2960_p2(0) = '1') else 
        select_ln895_104_reg_6636;
    select_ln280_90_fu_5014_p3 <= 
        select_ln895_90_fu_4790_p3 when (icmp_ln895_95_reg_7586_pp0_iter2_reg(0) = '1') else 
        select_ln895_186_fu_4902_p3;
    select_ln280_91_fu_4522_p3 <= 
        select_ln895_91_fu_4122_p3 when (icmp_ln895_95_fu_3072_p2(0) = '1') else 
        select_ln895_187_reg_7079;
    select_ln280_92_fu_4529_p3 <= 
        select_ln895_92_reg_6566 when (icmp_ln895_95_fu_3072_p2(0) = '1') else 
        select_ln895_188_reg_7084;
    select_ln280_93_fu_5021_p3 <= 
        select_ln895_93_fu_4797_p3 when (icmp_ln895_96_reg_7602_pp0_iter2_reg(0) = '1') else 
        select_ln895_189_fu_4909_p3;
    select_ln280_94_fu_4535_p3 <= 
        select_ln895_94_fu_4127_p3 when (icmp_ln895_96_fu_3076_p2(0) = '1') else 
        select_ln895_190_reg_7095;
    select_ln280_95_fu_4542_p3 <= 
        select_ln895_95_reg_6588 when (icmp_ln895_96_fu_3076_p2(0) = '1') else 
        select_ln895_191_reg_7100;
    select_ln280_9_fu_5505_p3 <= 
        select_ln895_9_fu_5281_p3 when (icmp_ln895_68_reg_7154_pp0_iter3_reg(0) = '1') else 
        select_ln895_105_fu_5393_p3;
    select_ln280_fu_5484_p3 <= 
        select_ln895_fu_5260_p3 when (icmp_ln895_65_reg_7106_pp0_iter3_reg(0) = '1') else 
        select_ln895_96_fu_5372_p3;
    select_ln294_10_fu_5043_p3 <= 
        select_ln280_10_reg_7159_pp0_iter2_reg when (icmp_ln895_100_reg_7654(0) = '1') else 
        select_ln280_58_reg_7415_pp0_iter2_reg;
    select_ln294_11_fu_4566_p3 <= 
        select_ln280_11_reg_7164 when (icmp_ln895_100_fu_3092_p2(0) = '1') else 
        select_ln280_59_reg_7420;
    select_ln294_12_fu_5048_p3 <= 
        select_ln280_12_fu_4916_p3 when (icmp_ln895_101_reg_7666(0) = '1') else 
        select_ln280_60_fu_4972_p3;
    select_ln294_13_fu_5055_p3 <= 
        select_ln280_13_reg_7175_pp0_iter2_reg when (icmp_ln895_101_reg_7666(0) = '1') else 
        select_ln280_61_reg_7431_pp0_iter2_reg;
    select_ln294_14_fu_4572_p3 <= 
        select_ln280_14_reg_7180 when (icmp_ln895_101_fu_3096_p2(0) = '1') else 
        select_ln280_62_reg_7436;
    select_ln294_15_fu_5060_p3 <= 
        select_ln280_15_fu_4923_p3 when (icmp_ln895_102_reg_7678(0) = '1') else 
        select_ln280_63_fu_4979_p3;
    select_ln294_16_fu_5067_p3 <= 
        select_ln280_16_reg_7191_pp0_iter2_reg when (icmp_ln895_102_reg_7678(0) = '1') else 
        select_ln280_64_reg_7447_pp0_iter2_reg;
    select_ln294_17_fu_4578_p3 <= 
        select_ln280_17_reg_7196 when (icmp_ln895_102_fu_3100_p2(0) = '1') else 
        select_ln280_65_reg_7452;
    select_ln294_18_fu_5072_p3 <= 
        select_ln280_18_fu_4930_p3 when (icmp_ln895_103_reg_7690(0) = '1') else 
        select_ln280_66_fu_4986_p3;
    select_ln294_19_fu_5079_p3 <= 
        select_ln280_19_reg_7207_pp0_iter2_reg when (icmp_ln895_103_reg_7690(0) = '1') else 
        select_ln280_67_reg_7463_pp0_iter2_reg;
    select_ln294_1_fu_5028_p3 <= 
        select_ln280_1_reg_7111_pp0_iter2_reg when (icmp_ln895_97_reg_7618(0) = '1') else 
        select_ln280_49_reg_7367_pp0_iter2_reg;
    select_ln294_20_fu_4584_p3 <= 
        select_ln280_20_reg_7212 when (icmp_ln895_103_fu_3104_p2(0) = '1') else 
        select_ln280_68_reg_7468;
    select_ln294_21_fu_5084_p3 <= 
        select_ln280_21_fu_4937_p3 when (icmp_ln895_104_reg_7702(0) = '1') else 
        select_ln280_69_fu_4993_p3;
    select_ln294_22_fu_5091_p3 <= 
        select_ln280_22_reg_7223_pp0_iter2_reg when (icmp_ln895_104_reg_7702(0) = '1') else 
        select_ln280_70_reg_7479_pp0_iter2_reg;
    select_ln294_23_fu_4590_p3 <= 
        select_ln280_23_reg_7228 when (icmp_ln895_104_fu_3108_p2(0) = '1') else 
        select_ln280_71_reg_7484;
    select_ln294_24_fu_5624_p3 <= 
        select_ln280_24_fu_5512_p3 when (icmp_ln895_105_reg_7714_pp0_iter3_reg(0) = '1') else 
        select_ln280_72_fu_5568_p3;
    select_ln294_25_fu_4596_p3 <= 
        select_ln280_25_reg_7239 when (icmp_ln895_105_fu_3112_p2(0) = '1') else 
        select_ln280_73_reg_7495;
    select_ln294_26_fu_4602_p3 <= 
        select_ln280_26_reg_7244 when (icmp_ln895_105_fu_3112_p2(0) = '1') else 
        select_ln280_74_reg_7500;
    select_ln294_27_fu_5631_p3 <= 
        select_ln280_27_fu_5519_p3 when (icmp_ln895_106_reg_7730_pp0_iter3_reg(0) = '1') else 
        select_ln280_75_fu_5575_p3;
    select_ln294_28_fu_4608_p3 <= 
        select_ln280_28_reg_7255 when (icmp_ln895_106_fu_3116_p2(0) = '1') else 
        select_ln280_76_reg_7511;
    select_ln294_29_fu_4614_p3 <= 
        select_ln280_29_reg_7260 when (icmp_ln895_106_fu_3116_p2(0) = '1') else 
        select_ln280_77_reg_7516;
    select_ln294_2_fu_4548_p3 <= 
        select_ln280_2_reg_7116 when (icmp_ln895_97_fu_3080_p2(0) = '1') else 
        select_ln280_50_reg_7372;
    select_ln294_30_fu_5638_p3 <= 
        select_ln280_30_fu_5526_p3 when (icmp_ln895_107_reg_7746_pp0_iter3_reg(0) = '1') else 
        select_ln280_78_fu_5582_p3;
    select_ln294_31_fu_4620_p3 <= 
        select_ln280_31_reg_7271 when (icmp_ln895_107_fu_3120_p2(0) = '1') else 
        select_ln280_79_reg_7527;
    select_ln294_32_fu_4626_p3 <= 
        select_ln280_32_reg_7276 when (icmp_ln895_107_fu_3120_p2(0) = '1') else 
        select_ln280_80_reg_7532;
    select_ln294_33_fu_5645_p3 <= 
        select_ln280_33_fu_5533_p3 when (icmp_ln895_108_reg_7762_pp0_iter3_reg(0) = '1') else 
        select_ln280_81_fu_5589_p3;
    select_ln294_34_fu_4632_p3 <= 
        select_ln280_34_reg_7287 when (icmp_ln895_108_fu_3124_p2(0) = '1') else 
        select_ln280_82_reg_7543;
    select_ln294_35_fu_4638_p3 <= 
        select_ln280_35_reg_7292 when (icmp_ln895_108_fu_3124_p2(0) = '1') else 
        select_ln280_83_reg_7548;
    select_ln294_36_fu_5096_p3 <= 
        select_ln280_36_fu_4944_p3 when (icmp_ln895_109_reg_7778(0) = '1') else 
        select_ln280_84_fu_5000_p3;
    select_ln294_37_fu_4644_p3 <= 
        select_ln280_37_reg_7303 when (icmp_ln895_109_fu_3128_p2(0) = '1') else 
        select_ln280_85_reg_7559;
    select_ln294_38_fu_4650_p3 <= 
        select_ln280_38_reg_7308 when (icmp_ln895_109_fu_3128_p2(0) = '1') else 
        select_ln280_86_reg_7564;
    select_ln294_39_fu_5103_p3 <= 
        select_ln280_39_fu_4951_p3 when (icmp_ln895_110_reg_7794(0) = '1') else 
        select_ln280_87_fu_5007_p3;
    select_ln294_3_fu_5603_p3 <= 
        select_ln280_3_fu_5491_p3 when (icmp_ln895_98_reg_7630_pp0_iter3_reg(0) = '1') else 
        select_ln280_51_fu_5547_p3;
    select_ln294_40_fu_4656_p3 <= 
        select_ln280_40_reg_7319 when (icmp_ln895_110_fu_3132_p2(0) = '1') else 
        select_ln280_88_reg_7575;
    select_ln294_41_fu_4662_p3 <= 
        select_ln280_41_reg_7324 when (icmp_ln895_110_fu_3132_p2(0) = '1') else 
        select_ln280_89_reg_7580;
    select_ln294_42_fu_5110_p3 <= 
        select_ln280_42_fu_4958_p3 when (icmp_ln895_111_reg_7810(0) = '1') else 
        select_ln280_90_fu_5014_p3;
    select_ln294_43_fu_4668_p3 <= 
        select_ln280_43_reg_7335 when (icmp_ln895_111_fu_3136_p2(0) = '1') else 
        select_ln280_91_reg_7591;
    select_ln294_44_fu_4674_p3 <= 
        select_ln280_44_reg_7340 when (icmp_ln895_111_fu_3136_p2(0) = '1') else 
        select_ln280_92_reg_7596;
    select_ln294_45_fu_5117_p3 <= 
        select_ln280_45_fu_4965_p3 when (icmp_ln895_112_reg_7826(0) = '1') else 
        select_ln280_93_fu_5021_p3;
    select_ln294_46_fu_4680_p3 <= 
        select_ln280_46_reg_7351 when (icmp_ln895_112_fu_3140_p2(0) = '1') else 
        select_ln280_94_reg_7607;
    select_ln294_47_fu_4686_p3 <= 
        select_ln280_47_reg_7356 when (icmp_ln895_112_fu_3140_p2(0) = '1') else 
        select_ln280_95_reg_7612;
    select_ln294_4_fu_5033_p3 <= 
        select_ln280_4_reg_7127_pp0_iter2_reg when (icmp_ln895_98_reg_7630(0) = '1') else 
        select_ln280_52_reg_7383_pp0_iter2_reg;
    select_ln294_5_fu_4554_p3 <= 
        select_ln280_5_reg_7132 when (icmp_ln895_98_fu_3084_p2(0) = '1') else 
        select_ln280_53_reg_7388;
    select_ln294_6_fu_5610_p3 <= 
        select_ln280_6_fu_5498_p3 when (icmp_ln895_99_reg_7642_pp0_iter3_reg(0) = '1') else 
        select_ln280_54_fu_5554_p3;
    select_ln294_7_fu_5038_p3 <= 
        select_ln280_7_reg_7143_pp0_iter2_reg when (icmp_ln895_99_reg_7642(0) = '1') else 
        select_ln280_55_reg_7399_pp0_iter2_reg;
    select_ln294_8_fu_4560_p3 <= 
        select_ln280_8_reg_7148 when (icmp_ln895_99_fu_3088_p2(0) = '1') else 
        select_ln280_56_reg_7404;
    select_ln294_9_fu_5617_p3 <= 
        select_ln280_9_fu_5505_p3 when (icmp_ln895_100_reg_7654_pp0_iter3_reg(0) = '1') else 
        select_ln280_57_fu_5561_p3;
    select_ln294_fu_5596_p3 <= 
        select_ln280_fu_5484_p3 when (icmp_ln895_97_reg_7618_pp0_iter3_reg(0) = '1') else 
        select_ln280_48_fu_5540_p3;
    select_ln308_10_fu_5163_p3 <= 
        select_ln294_10_fu_5043_p3 when (icmp_ln895_116_fu_3156_p2(0) = '1') else 
        select_ln294_34_reg_7767;
    select_ln308_11_fu_5170_p3 <= 
        select_ln294_11_reg_7660 when (icmp_ln895_116_fu_3156_p2(0) = '1') else 
        select_ln294_35_reg_7772;
    select_ln308_12_fu_5176_p3 <= 
        select_ln294_12_fu_5048_p3 when (icmp_ln895_117_fu_3160_p2(0) = '1') else 
        select_ln294_36_fu_5096_p3;
    select_ln308_13_fu_5184_p3 <= 
        select_ln294_13_fu_5055_p3 when (icmp_ln895_117_fu_3160_p2(0) = '1') else 
        select_ln294_37_reg_7783;
    select_ln308_14_fu_5191_p3 <= 
        select_ln294_14_reg_7672 when (icmp_ln895_117_fu_3160_p2(0) = '1') else 
        select_ln294_38_reg_7788;
    select_ln308_15_fu_5197_p3 <= 
        select_ln294_15_fu_5060_p3 when (icmp_ln895_118_fu_3164_p2(0) = '1') else 
        select_ln294_39_fu_5103_p3;
    select_ln308_16_fu_5205_p3 <= 
        select_ln294_16_fu_5067_p3 when (icmp_ln895_118_fu_3164_p2(0) = '1') else 
        select_ln294_40_reg_7799;
    select_ln308_17_fu_5212_p3 <= 
        select_ln294_17_reg_7684 when (icmp_ln895_118_fu_3164_p2(0) = '1') else 
        select_ln294_41_reg_7804;
    select_ln308_18_fu_5218_p3 <= 
        select_ln294_18_fu_5072_p3 when (icmp_ln895_119_fu_3168_p2(0) = '1') else 
        select_ln294_42_fu_5110_p3;
    select_ln308_19_fu_5226_p3 <= 
        select_ln294_19_fu_5079_p3 when (icmp_ln895_119_fu_3168_p2(0) = '1') else 
        select_ln294_43_reg_7815;
    select_ln308_1_fu_5124_p3 <= 
        select_ln294_1_fu_5028_p3 when (icmp_ln895_113_fu_3144_p2(0) = '1') else 
        select_ln294_25_reg_7719;
    select_ln308_20_fu_5233_p3 <= 
        select_ln294_20_reg_7696 when (icmp_ln895_119_fu_3168_p2(0) = '1') else 
        select_ln294_44_reg_7820;
    select_ln308_21_fu_5239_p3 <= 
        select_ln294_21_fu_5084_p3 when (icmp_ln895_120_fu_3172_p2(0) = '1') else 
        select_ln294_45_fu_5117_p3;
    select_ln308_22_fu_5247_p3 <= 
        select_ln294_22_fu_5091_p3 when (icmp_ln895_120_fu_3172_p2(0) = '1') else 
        select_ln294_46_reg_7831;
    select_ln308_23_fu_5254_p3 <= 
        select_ln294_23_reg_7708 when (icmp_ln895_120_fu_3172_p2(0) = '1') else 
        select_ln294_47_reg_7836;
    select_ln308_2_fu_5131_p3 <= 
        select_ln294_2_reg_7624 when (icmp_ln895_113_fu_3144_p2(0) = '1') else 
        select_ln294_26_reg_7724;
    select_ln308_3_fu_5659_p3 <= 
        select_ln294_3_fu_5603_p3 when (icmp_ln895_114_reg_7858(0) = '1') else 
        select_ln294_27_fu_5631_p3;
    select_ln308_4_fu_5137_p3 <= 
        select_ln294_4_fu_5033_p3 when (icmp_ln895_114_fu_3148_p2(0) = '1') else 
        select_ln294_28_reg_7735;
    select_ln308_5_fu_5144_p3 <= 
        select_ln294_5_reg_7636 when (icmp_ln895_114_fu_3148_p2(0) = '1') else 
        select_ln294_29_reg_7740;
    select_ln308_6_fu_5666_p3 <= 
        select_ln294_6_fu_5610_p3 when (icmp_ln895_115_reg_7874(0) = '1') else 
        select_ln294_30_fu_5638_p3;
    select_ln308_7_fu_5150_p3 <= 
        select_ln294_7_fu_5038_p3 when (icmp_ln895_115_fu_3152_p2(0) = '1') else 
        select_ln294_31_reg_7751;
    select_ln308_8_fu_5157_p3 <= 
        select_ln294_8_reg_7648 when (icmp_ln895_115_fu_3152_p2(0) = '1') else 
        select_ln294_32_reg_7756;
    select_ln308_9_fu_5673_p3 <= 
        select_ln294_9_fu_5617_p3 when (icmp_ln895_116_reg_7890(0) = '1') else 
        select_ln294_33_fu_5645_p3;
    select_ln308_fu_5652_p3 <= 
        select_ln294_fu_5596_p3 when (icmp_ln895_113_reg_7842(0) = '1') else 
        select_ln294_24_fu_5624_p3;
    select_ln322_10_fu_5732_p3 <= 
        select_ln308_10_reg_7895 when (icmp_ln895_124_fu_3188_p2(0) = '1') else 
        select_ln308_22_reg_7959;
    select_ln322_11_fu_5738_p3 <= 
        select_ln308_11_reg_7900 when (icmp_ln895_124_fu_3188_p2(0) = '1') else 
        select_ln308_23_reg_7964;
    select_ln322_1_fu_5744_p3 <= 
        select_ln308_1_reg_7847_pp0_iter4_reg when (icmp_ln895_121_reg_7970(0) = '1') else 
        select_ln308_13_reg_7911_pp0_iter4_reg;
    select_ln322_2_fu_5687_p3 <= 
        select_ln308_2_reg_7852 when (icmp_ln895_121_fu_3176_p2(0) = '1') else 
        select_ln308_14_reg_7916;
    select_ln322_3_fu_5693_p3 <= 
        select_ln308_3_fu_5659_p3 when (icmp_ln895_122_fu_3180_p2(0) = '1') else 
        select_ln308_15_reg_7922;
    select_ln322_4_fu_5749_p3 <= 
        select_ln308_4_reg_7863_pp0_iter4_reg when (icmp_ln895_122_reg_7986(0) = '1') else 
        select_ln308_16_reg_7927_pp0_iter4_reg;
    select_ln322_5_fu_5700_p3 <= 
        select_ln308_5_reg_7868 when (icmp_ln895_122_fu_3180_p2(0) = '1') else 
        select_ln308_17_reg_7932;
    select_ln322_6_fu_5706_p3 <= 
        select_ln308_6_fu_5666_p3 when (icmp_ln895_123_fu_3184_p2(0) = '1') else 
        select_ln308_18_reg_7938;
    select_ln322_7_fu_5713_p3 <= 
        select_ln308_7_reg_7879 when (icmp_ln895_123_fu_3184_p2(0) = '1') else 
        select_ln308_19_reg_7943;
    select_ln322_8_fu_5719_p3 <= 
        select_ln308_8_reg_7884 when (icmp_ln895_123_fu_3184_p2(0) = '1') else 
        select_ln308_20_reg_7948;
    select_ln322_9_fu_5725_p3 <= 
        select_ln308_9_fu_5673_p3 when (icmp_ln895_124_fu_3188_p2(0) = '1') else 
        select_ln308_21_reg_7954;
    select_ln322_fu_5680_p3 <= 
        select_ln308_fu_5652_p3 when (icmp_ln895_121_fu_3176_p2(0) = '1') else 
        select_ln308_12_reg_7906;
    select_ln895_100_fu_3476_p3 <= 
        max_bin_r_33_V when (icmp_ln895_33_fu_2766_p2(0) = '1') else 
        max_bin_r_97_V;
    select_ln895_101_fu_3484_p3 <= 
        max_bin_count_33_V when (icmp_ln895_33_fu_2766_p2(0) = '1') else 
        max_bin_count_97_V;
    select_ln895_102_fu_5386_p3 <= 
        ap_const_lv7_22 when (icmp_ln895_34_reg_6626_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_62;
    select_ln895_103_fu_3492_p3 <= 
        max_bin_r_34_V when (icmp_ln895_34_fu_2772_p2(0) = '1') else 
        max_bin_r_98_V;
    select_ln895_104_fu_3500_p3 <= 
        max_bin_count_34_V when (icmp_ln895_34_fu_2772_p2(0) = '1') else 
        max_bin_count_98_V;
    select_ln895_105_fu_5393_p3 <= 
        ap_const_lv7_23 when (icmp_ln895_35_reg_6642_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_63;
    select_ln895_106_fu_3508_p3 <= 
        max_bin_r_35_V when (icmp_ln895_35_fu_2778_p2(0) = '1') else 
        max_bin_r_99_V;
    select_ln895_107_fu_3516_p3 <= 
        max_bin_count_35_V when (icmp_ln895_35_fu_2778_p2(0) = '1') else 
        max_bin_count_99_V;
    select_ln895_108_fu_4804_p3 <= 
        ap_const_lv7_24 when (icmp_ln895_36_reg_6658_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_64;
    select_ln895_109_fu_3524_p3 <= 
        max_bin_r_36_V when (icmp_ln895_36_fu_2784_p2(0) = '1') else 
        max_bin_r_100_V;
    select_ln895_10_fu_3987_p3 <= 
        max_bin_r_3_V_read_reg_5962 when (icmp_ln895_3_reg_5956(0) = '1') else 
        max_bin_r_67_V_read_reg_5967;
    select_ln895_110_fu_3532_p3 <= 
        max_bin_count_36_V when (icmp_ln895_36_fu_2784_p2(0) = '1') else 
        max_bin_count_100_V;
    select_ln895_111_fu_4811_p3 <= 
        ap_const_lv7_25 when (icmp_ln895_37_reg_6674_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_65;
    select_ln895_112_fu_3540_p3 <= 
        max_bin_r_37_V when (icmp_ln895_37_fu_2790_p2(0) = '1') else 
        max_bin_r_101_V;
    select_ln895_113_fu_3548_p3 <= 
        max_bin_count_37_V when (icmp_ln895_37_fu_2790_p2(0) = '1') else 
        max_bin_count_101_V;
    select_ln895_114_fu_4818_p3 <= 
        ap_const_lv7_26 when (icmp_ln895_38_reg_6690_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_66;
    select_ln895_115_fu_3556_p3 <= 
        max_bin_r_38_V when (icmp_ln895_38_fu_2796_p2(0) = '1') else 
        max_bin_r_102_V;
    select_ln895_116_fu_3564_p3 <= 
        max_bin_count_38_V when (icmp_ln895_38_fu_2796_p2(0) = '1') else 
        max_bin_count_102_V;
    select_ln895_117_fu_4825_p3 <= 
        ap_const_lv7_27 when (icmp_ln895_39_reg_6706_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_67;
    select_ln895_118_fu_3572_p3 <= 
        max_bin_r_39_V when (icmp_ln895_39_fu_2802_p2(0) = '1') else 
        max_bin_r_103_V;
    select_ln895_119_fu_3580_p3 <= 
        max_bin_count_39_V when (icmp_ln895_39_fu_2802_p2(0) = '1') else 
        max_bin_count_103_V;
    select_ln895_11_fu_3228_p3 <= 
        max_bin_count_3_V when (icmp_ln895_3_fu_2586_p2(0) = '1') else 
        max_bin_count_67_V;
    select_ln895_120_fu_5400_p3 <= 
        ap_const_lv7_28 when (icmp_ln895_40_reg_6722_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_68;
    select_ln895_121_fu_3588_p3 <= 
        max_bin_r_40_V when (icmp_ln895_40_fu_2808_p2(0) = '1') else 
        max_bin_r_104_V;
    select_ln895_122_fu_3596_p3 <= 
        max_bin_count_40_V when (icmp_ln895_40_fu_2808_p2(0) = '1') else 
        max_bin_count_104_V;
    select_ln895_123_fu_5407_p3 <= 
        ap_const_lv7_29 when (icmp_ln895_41_reg_6738_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_69;
    select_ln895_124_fu_3604_p3 <= 
        max_bin_r_41_V when (icmp_ln895_41_fu_2814_p2(0) = '1') else 
        max_bin_r_105_V;
    select_ln895_125_fu_3612_p3 <= 
        max_bin_count_41_V when (icmp_ln895_41_fu_2814_p2(0) = '1') else 
        max_bin_count_105_V;
    select_ln895_126_fu_5414_p3 <= 
        ap_const_lv7_2A when (icmp_ln895_42_reg_6754_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_6A;
    select_ln895_127_fu_3620_p3 <= 
        max_bin_r_42_V when (icmp_ln895_42_fu_2820_p2(0) = '1') else 
        max_bin_r_106_V;
    select_ln895_128_fu_3628_p3 <= 
        max_bin_count_42_V when (icmp_ln895_42_fu_2820_p2(0) = '1') else 
        max_bin_count_106_V;
    select_ln895_129_fu_5421_p3 <= 
        ap_const_lv7_2B when (icmp_ln895_43_reg_6770_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_6B;
    select_ln895_12_fu_4692_p3 <= 
        ap_const_lv7_4 when (icmp_ln895_4_reg_5978_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_44;
    select_ln895_130_fu_3636_p3 <= 
        max_bin_r_43_V when (icmp_ln895_43_fu_2826_p2(0) = '1') else 
        max_bin_r_107_V;
    select_ln895_131_fu_3644_p3 <= 
        max_bin_count_43_V when (icmp_ln895_43_fu_2826_p2(0) = '1') else 
        max_bin_count_107_V;
    select_ln895_132_fu_4832_p3 <= 
        ap_const_lv7_2C when (icmp_ln895_44_reg_6786_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_6C;
    select_ln895_133_fu_3652_p3 <= 
        max_bin_r_44_V when (icmp_ln895_44_fu_2832_p2(0) = '1') else 
        max_bin_r_108_V;
    select_ln895_134_fu_3660_p3 <= 
        max_bin_count_44_V when (icmp_ln895_44_fu_2832_p2(0) = '1') else 
        max_bin_count_108_V;
    select_ln895_135_fu_4839_p3 <= 
        ap_const_lv7_2D when (icmp_ln895_45_reg_6802_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_6D;
    select_ln895_136_fu_3668_p3 <= 
        max_bin_r_45_V when (icmp_ln895_45_fu_2838_p2(0) = '1') else 
        max_bin_r_109_V;
    select_ln895_137_fu_3676_p3 <= 
        max_bin_count_45_V when (icmp_ln895_45_fu_2838_p2(0) = '1') else 
        max_bin_count_109_V;
    select_ln895_138_fu_4846_p3 <= 
        ap_const_lv7_2E when (icmp_ln895_46_reg_6818_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_6E;
    select_ln895_139_fu_3684_p3 <= 
        max_bin_r_46_V when (icmp_ln895_46_fu_2844_p2(0) = '1') else 
        max_bin_r_110_V;
    select_ln895_13_fu_3992_p3 <= 
        max_bin_r_4_V_read_reg_5984 when (icmp_ln895_4_reg_5978(0) = '1') else 
        max_bin_r_68_V_read_reg_5989;
    select_ln895_140_fu_3692_p3 <= 
        max_bin_count_46_V when (icmp_ln895_46_fu_2844_p2(0) = '1') else 
        max_bin_count_110_V;
    select_ln895_141_fu_4853_p3 <= 
        ap_const_lv7_2F when (icmp_ln895_47_reg_6834_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_6F;
    select_ln895_142_fu_3700_p3 <= 
        max_bin_r_47_V when (icmp_ln895_47_fu_2850_p2(0) = '1') else 
        max_bin_r_111_V;
    select_ln895_143_fu_3708_p3 <= 
        max_bin_count_47_V when (icmp_ln895_47_fu_2850_p2(0) = '1') else 
        max_bin_count_111_V;
    select_ln895_144_fu_5428_p3 <= 
        ap_const_lv7_30 when (icmp_ln895_48_reg_6850_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_70;
    select_ln895_145_fu_3716_p3 <= 
        max_bin_r_48_V when (icmp_ln895_48_fu_2856_p2(0) = '1') else 
        max_bin_r_112_V;
    select_ln895_146_fu_3724_p3 <= 
        max_bin_count_48_V when (icmp_ln895_48_fu_2856_p2(0) = '1') else 
        max_bin_count_112_V;
    select_ln895_147_fu_5435_p3 <= 
        ap_const_lv7_31 when (icmp_ln895_49_reg_6866_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_71;
    select_ln895_148_fu_3732_p3 <= 
        max_bin_r_49_V when (icmp_ln895_49_fu_2862_p2(0) = '1') else 
        max_bin_r_113_V;
    select_ln895_149_fu_3740_p3 <= 
        max_bin_count_49_V when (icmp_ln895_49_fu_2862_p2(0) = '1') else 
        max_bin_count_113_V;
    select_ln895_14_fu_3236_p3 <= 
        max_bin_count_4_V when (icmp_ln895_4_fu_2592_p2(0) = '1') else 
        max_bin_count_68_V;
    select_ln895_150_fu_5442_p3 <= 
        ap_const_lv7_32 when (icmp_ln895_50_reg_6882_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_72;
    select_ln895_151_fu_3748_p3 <= 
        max_bin_r_50_V when (icmp_ln895_50_fu_2868_p2(0) = '1') else 
        max_bin_r_114_V;
    select_ln895_152_fu_3756_p3 <= 
        max_bin_count_50_V when (icmp_ln895_50_fu_2868_p2(0) = '1') else 
        max_bin_count_114_V;
    select_ln895_153_fu_5449_p3 <= 
        ap_const_lv7_33 when (icmp_ln895_51_reg_6898_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_73;
    select_ln895_154_fu_3764_p3 <= 
        max_bin_r_51_V when (icmp_ln895_51_fu_2874_p2(0) = '1') else 
        max_bin_r_115_V;
    select_ln895_155_fu_3772_p3 <= 
        max_bin_count_51_V when (icmp_ln895_51_fu_2874_p2(0) = '1') else 
        max_bin_count_115_V;
    select_ln895_156_fu_4860_p3 <= 
        ap_const_lv7_34 when (icmp_ln895_52_reg_6914_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_74;
    select_ln895_157_fu_3780_p3 <= 
        max_bin_r_52_V when (icmp_ln895_52_fu_2880_p2(0) = '1') else 
        max_bin_r_116_V;
    select_ln895_158_fu_3788_p3 <= 
        max_bin_count_52_V when (icmp_ln895_52_fu_2880_p2(0) = '1') else 
        max_bin_count_116_V;
    select_ln895_159_fu_4867_p3 <= 
        ap_const_lv7_35 when (icmp_ln895_53_reg_6930_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_75;
    select_ln895_15_fu_4699_p3 <= 
        ap_const_lv7_5 when (icmp_ln895_6_reg_6000_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_45;
    select_ln895_160_fu_3796_p3 <= 
        max_bin_r_53_V when (icmp_ln895_53_fu_2886_p2(0) = '1') else 
        max_bin_r_117_V;
    select_ln895_161_fu_3804_p3 <= 
        max_bin_count_53_V when (icmp_ln895_53_fu_2886_p2(0) = '1') else 
        max_bin_count_117_V;
    select_ln895_162_fu_4874_p3 <= 
        ap_const_lv7_36 when (icmp_ln895_54_reg_6946_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_76;
    select_ln895_163_fu_3812_p3 <= 
        max_bin_r_54_V when (icmp_ln895_54_fu_2892_p2(0) = '1') else 
        max_bin_r_118_V;
    select_ln895_164_fu_3820_p3 <= 
        max_bin_count_54_V when (icmp_ln895_54_fu_2892_p2(0) = '1') else 
        max_bin_count_118_V;
    select_ln895_165_fu_4881_p3 <= 
        ap_const_lv7_37 when (icmp_ln895_55_reg_6962_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_77;
    select_ln895_166_fu_3828_p3 <= 
        max_bin_r_55_V when (icmp_ln895_55_fu_2898_p2(0) = '1') else 
        max_bin_r_119_V;
    select_ln895_167_fu_3836_p3 <= 
        max_bin_count_55_V when (icmp_ln895_55_fu_2898_p2(0) = '1') else 
        max_bin_count_119_V;
    select_ln895_168_fu_5456_p3 <= 
        ap_const_lv7_38 when (icmp_ln895_56_reg_6978_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_78;
    select_ln895_169_fu_3844_p3 <= 
        max_bin_r_56_V when (icmp_ln895_56_fu_2904_p2(0) = '1') else 
        max_bin_r_120_V;
    select_ln895_16_fu_3997_p3 <= 
        max_bin_r_5_V_read_reg_6006 when (icmp_ln895_6_reg_6000(0) = '1') else 
        max_bin_r_69_V_read_reg_6011;
    select_ln895_170_fu_3852_p3 <= 
        max_bin_count_56_V when (icmp_ln895_56_fu_2904_p2(0) = '1') else 
        max_bin_count_120_V;
    select_ln895_171_fu_5463_p3 <= 
        ap_const_lv7_39 when (icmp_ln895_57_reg_6994_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_79;
    select_ln895_172_fu_3860_p3 <= 
        max_bin_r_57_V when (icmp_ln895_57_fu_2910_p2(0) = '1') else 
        max_bin_r_121_V;
    select_ln895_173_fu_3868_p3 <= 
        max_bin_count_57_V when (icmp_ln895_57_fu_2910_p2(0) = '1') else 
        max_bin_count_121_V;
    select_ln895_174_fu_5470_p3 <= 
        ap_const_lv7_3A when (icmp_ln895_58_reg_7010_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_7A;
    select_ln895_175_fu_3876_p3 <= 
        max_bin_r_58_V when (icmp_ln895_58_fu_2916_p2(0) = '1') else 
        max_bin_r_122_V;
    select_ln895_176_fu_3884_p3 <= 
        max_bin_count_58_V when (icmp_ln895_58_fu_2916_p2(0) = '1') else 
        max_bin_count_122_V;
    select_ln895_177_fu_5477_p3 <= 
        ap_const_lv7_3B when (icmp_ln895_59_reg_7026_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_7B;
    select_ln895_178_fu_3892_p3 <= 
        max_bin_r_59_V when (icmp_ln895_59_fu_2922_p2(0) = '1') else 
        max_bin_r_123_V;
    select_ln895_179_fu_3900_p3 <= 
        max_bin_count_59_V when (icmp_ln895_59_fu_2922_p2(0) = '1') else 
        max_bin_count_123_V;
    select_ln895_17_fu_3244_p3 <= 
        max_bin_count_5_V when (icmp_ln895_6_fu_2598_p2(0) = '1') else 
        max_bin_count_69_V;
    select_ln895_180_fu_4888_p3 <= 
        ap_const_lv7_3C when (icmp_ln895_60_reg_7042_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_7C;
    select_ln895_181_fu_3908_p3 <= 
        max_bin_r_60_V when (icmp_ln895_60_fu_2928_p2(0) = '1') else 
        max_bin_r_124_V;
    select_ln895_182_fu_3916_p3 <= 
        max_bin_count_60_V when (icmp_ln895_60_fu_2928_p2(0) = '1') else 
        max_bin_count_124_V;
    select_ln895_183_fu_4895_p3 <= 
        ap_const_lv7_3D when (icmp_ln895_61_reg_7058_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_7D;
    select_ln895_184_fu_3924_p3 <= 
        max_bin_r_61_V when (icmp_ln895_61_fu_2934_p2(0) = '1') else 
        max_bin_r_125_V;
    select_ln895_185_fu_3932_p3 <= 
        max_bin_count_61_V when (icmp_ln895_61_fu_2934_p2(0) = '1') else 
        max_bin_count_125_V;
    select_ln895_186_fu_4902_p3 <= 
        ap_const_lv7_3E when (icmp_ln895_62_reg_7074_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_7E;
    select_ln895_187_fu_3940_p3 <= 
        max_bin_r_62_V when (icmp_ln895_62_fu_2940_p2(0) = '1') else 
        max_bin_r_126_V;
    select_ln895_188_fu_3948_p3 <= 
        max_bin_count_62_V when (icmp_ln895_62_fu_2940_p2(0) = '1') else 
        max_bin_count_126_V;
    select_ln895_189_fu_4909_p3 <= 
        ap_const_lv7_3F when (icmp_ln895_63_reg_7090_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_7F;
    select_ln895_18_fu_4706_p3 <= 
        ap_const_lv7_6 when (icmp_ln895_16_reg_6022_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_46;
    select_ln895_190_fu_3956_p3 <= 
        max_bin_r_63_V when (icmp_ln895_63_fu_2946_p2(0) = '1') else 
        max_bin_r_127_V;
    select_ln895_191_fu_3964_p3 <= 
        max_bin_count_63_V when (icmp_ln895_63_fu_2946_p2(0) = '1') else 
        max_bin_count_127_V;
    select_ln895_19_fu_4002_p3 <= 
        max_bin_r_6_V_read_reg_6028 when (icmp_ln895_16_reg_6022(0) = '1') else 
        max_bin_r_70_V_read_reg_6033;
    select_ln895_1_fu_3972_p3 <= 
        max_bin_r_0_V_read_reg_5896 when (icmp_ln895_reg_5890(0) = '1') else 
        max_bin_r_64_V_read_reg_5901;
    select_ln895_20_fu_3252_p3 <= 
        max_bin_count_6_V when (icmp_ln895_16_fu_2604_p2(0) = '1') else 
        max_bin_count_70_V;
    select_ln895_21_fu_4713_p3 <= 
        ap_const_lv7_7 when (icmp_ln895_7_reg_6044_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_47;
    select_ln895_22_fu_4007_p3 <= 
        max_bin_r_7_V_read_reg_6050 when (icmp_ln895_7_reg_6044(0) = '1') else 
        max_bin_r_71_V_read_reg_6055;
    select_ln895_23_fu_3260_p3 <= 
        max_bin_count_7_V when (icmp_ln895_7_fu_2610_p2(0) = '1') else 
        max_bin_count_71_V;
    select_ln895_24_fu_5288_p3 <= 
        ap_const_lv7_8 when (icmp_ln895_8_reg_6066_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_48;
    select_ln895_25_fu_4012_p3 <= 
        max_bin_r_8_V_read_reg_6072 when (icmp_ln895_8_reg_6066(0) = '1') else 
        max_bin_r_72_V_read_reg_6077;
    select_ln895_26_fu_3268_p3 <= 
        max_bin_count_8_V when (icmp_ln895_8_fu_2616_p2(0) = '1') else 
        max_bin_count_72_V;
    select_ln895_27_fu_5295_p3 <= 
        ap_const_lv7_9 when (icmp_ln895_9_reg_6088_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_49;
    select_ln895_28_fu_4017_p3 <= 
        max_bin_r_9_V_read_reg_6094 when (icmp_ln895_9_reg_6088(0) = '1') else 
        max_bin_r_73_V_read_reg_6099;
    select_ln895_29_fu_3276_p3 <= 
        max_bin_count_9_V when (icmp_ln895_9_fu_2622_p2(0) = '1') else 
        max_bin_count_73_V;
    select_ln895_2_fu_3204_p3 <= 
        max_bin_count_0_V when (icmp_ln895_fu_2568_p2(0) = '1') else 
        max_bin_count_64_V;
    select_ln895_30_fu_5302_p3 <= 
        ap_const_lv7_A when (icmp_ln895_10_reg_6110_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_4A;
    select_ln895_31_fu_4022_p3 <= 
        max_bin_r_10_V_read_reg_6116 when (icmp_ln895_10_reg_6110(0) = '1') else 
        max_bin_r_74_V_read_reg_6121;
    select_ln895_32_fu_3284_p3 <= 
        max_bin_count_10_V when (icmp_ln895_10_fu_2628_p2(0) = '1') else 
        max_bin_count_74_V;
    select_ln895_33_fu_5309_p3 <= 
        ap_const_lv7_B when (icmp_ln895_11_reg_6132_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_4B;
    select_ln895_34_fu_4027_p3 <= 
        max_bin_r_11_V_read_reg_6138 when (icmp_ln895_11_reg_6132(0) = '1') else 
        max_bin_r_75_V_read_reg_6143;
    select_ln895_35_fu_3292_p3 <= 
        max_bin_count_11_V when (icmp_ln895_11_fu_2634_p2(0) = '1') else 
        max_bin_count_75_V;
    select_ln895_36_fu_4720_p3 <= 
        ap_const_lv7_C when (icmp_ln895_12_reg_6154_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_4C;
    select_ln895_37_fu_4032_p3 <= 
        max_bin_r_12_V_read_reg_6160 when (icmp_ln895_12_reg_6154(0) = '1') else 
        max_bin_r_76_V_read_reg_6165;
    select_ln895_38_fu_3300_p3 <= 
        max_bin_count_12_V when (icmp_ln895_12_fu_2640_p2(0) = '1') else 
        max_bin_count_76_V;
    select_ln895_39_fu_4727_p3 <= 
        ap_const_lv7_D when (icmp_ln895_13_reg_6176_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_4D;
    select_ln895_3_fu_5267_p3 <= 
        ap_const_lv7_1 when (icmp_ln895_1_reg_5912_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_41;
    select_ln895_40_fu_4037_p3 <= 
        max_bin_r_13_V_read_reg_6182 when (icmp_ln895_13_reg_6176(0) = '1') else 
        max_bin_r_77_V_read_reg_6187;
    select_ln895_41_fu_3308_p3 <= 
        max_bin_count_13_V when (icmp_ln895_13_fu_2646_p2(0) = '1') else 
        max_bin_count_77_V;
    select_ln895_42_fu_4734_p3 <= 
        ap_const_lv7_E when (icmp_ln895_14_reg_6198_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_4E;
    select_ln895_43_fu_4042_p3 <= 
        max_bin_r_14_V_read_reg_6204 when (icmp_ln895_14_reg_6198(0) = '1') else 
        max_bin_r_78_V_read_reg_6209;
    select_ln895_44_fu_3316_p3 <= 
        max_bin_count_14_V when (icmp_ln895_14_fu_2652_p2(0) = '1') else 
        max_bin_count_78_V;
    select_ln895_45_fu_4741_p3 <= 
        ap_const_lv7_F when (icmp_ln895_15_reg_6220_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_4F;
    select_ln895_46_fu_4047_p3 <= 
        max_bin_r_15_V_read_reg_6226 when (icmp_ln895_15_reg_6220(0) = '1') else 
        max_bin_r_79_V_read_reg_6231;
    select_ln895_47_fu_3324_p3 <= 
        max_bin_count_15_V when (icmp_ln895_15_fu_2658_p2(0) = '1') else 
        max_bin_count_79_V;
    select_ln895_48_fu_5316_p3 <= 
        ap_const_lv7_10 when (icmp_ln895_28_reg_6242_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_50;
    select_ln895_49_fu_4052_p3 <= 
        max_bin_r_16_V_read_reg_6248 when (icmp_ln895_28_reg_6242(0) = '1') else 
        max_bin_r_80_V_read_reg_6253;
    select_ln895_4_fu_3977_p3 <= 
        max_bin_r_1_V_read_reg_5918 when (icmp_ln895_1_reg_5912(0) = '1') else 
        max_bin_r_65_V_read_reg_5923;
    select_ln895_50_fu_3332_p3 <= 
        max_bin_count_16_V when (icmp_ln895_28_fu_2664_p2(0) = '1') else 
        max_bin_count_80_V;
    select_ln895_51_fu_5323_p3 <= 
        ap_const_lv7_11 when (icmp_ln895_17_reg_6264_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_51;
    select_ln895_52_fu_4057_p3 <= 
        max_bin_r_17_V_read_reg_6270 when (icmp_ln895_17_reg_6264(0) = '1') else 
        max_bin_r_81_V_read_reg_6275;
    select_ln895_53_fu_3340_p3 <= 
        max_bin_count_17_V when (icmp_ln895_17_fu_2670_p2(0) = '1') else 
        max_bin_count_81_V;
    select_ln895_54_fu_5330_p3 <= 
        ap_const_lv7_12 when (icmp_ln895_18_reg_6286_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_52;
    select_ln895_55_fu_4062_p3 <= 
        max_bin_r_18_V_read_reg_6292 when (icmp_ln895_18_reg_6286(0) = '1') else 
        max_bin_r_82_V_read_reg_6297;
    select_ln895_56_fu_3348_p3 <= 
        max_bin_count_18_V when (icmp_ln895_18_fu_2676_p2(0) = '1') else 
        max_bin_count_82_V;
    select_ln895_57_fu_5337_p3 <= 
        ap_const_lv7_13 when (icmp_ln895_19_reg_6308_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_53;
    select_ln895_58_fu_4067_p3 <= 
        max_bin_r_19_V_read_reg_6314 when (icmp_ln895_19_reg_6308(0) = '1') else 
        max_bin_r_83_V_read_reg_6319;
    select_ln895_59_fu_3356_p3 <= 
        max_bin_count_19_V when (icmp_ln895_19_fu_2682_p2(0) = '1') else 
        max_bin_count_83_V;
    select_ln895_5_fu_3212_p3 <= 
        max_bin_count_1_V when (icmp_ln895_1_fu_2574_p2(0) = '1') else 
        max_bin_count_65_V;
    select_ln895_60_fu_4748_p3 <= 
        ap_const_lv7_14 when (icmp_ln895_20_reg_6330_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_54;
    select_ln895_61_fu_4072_p3 <= 
        max_bin_r_20_V_read_reg_6336 when (icmp_ln895_20_reg_6330(0) = '1') else 
        max_bin_r_84_V_read_reg_6341;
    select_ln895_62_fu_3364_p3 <= 
        max_bin_count_20_V when (icmp_ln895_20_fu_2688_p2(0) = '1') else 
        max_bin_count_84_V;
    select_ln895_63_fu_4755_p3 <= 
        ap_const_lv7_15 when (icmp_ln895_21_reg_6352_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_55;
    select_ln895_64_fu_4077_p3 <= 
        max_bin_r_21_V_read_reg_6358 when (icmp_ln895_21_reg_6352(0) = '1') else 
        max_bin_r_85_V_read_reg_6363;
    select_ln895_65_fu_3372_p3 <= 
        max_bin_count_21_V when (icmp_ln895_21_fu_2694_p2(0) = '1') else 
        max_bin_count_85_V;
    select_ln895_66_fu_4762_p3 <= 
        ap_const_lv7_16 when (icmp_ln895_22_reg_6374_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_56;
    select_ln895_67_fu_4082_p3 <= 
        max_bin_r_22_V_read_reg_6380 when (icmp_ln895_22_reg_6374(0) = '1') else 
        max_bin_r_86_V_read_reg_6385;
    select_ln895_68_fu_3380_p3 <= 
        max_bin_count_22_V when (icmp_ln895_22_fu_2700_p2(0) = '1') else 
        max_bin_count_86_V;
    select_ln895_69_fu_4769_p3 <= 
        ap_const_lv7_17 when (icmp_ln895_23_reg_6396_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_57;
    select_ln895_6_fu_5274_p3 <= 
        ap_const_lv7_2 when (icmp_ln895_2_reg_5934_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_42;
    select_ln895_70_fu_4087_p3 <= 
        max_bin_r_23_V_read_reg_6402 when (icmp_ln895_23_reg_6396(0) = '1') else 
        max_bin_r_87_V_read_reg_6407;
    select_ln895_71_fu_3388_p3 <= 
        max_bin_count_23_V when (icmp_ln895_23_fu_2706_p2(0) = '1') else 
        max_bin_count_87_V;
    select_ln895_72_fu_5344_p3 <= 
        ap_const_lv7_18 when (icmp_ln895_24_reg_6418_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_58;
    select_ln895_73_fu_4092_p3 <= 
        max_bin_r_24_V_read_reg_6424 when (icmp_ln895_24_reg_6418(0) = '1') else 
        max_bin_r_88_V_read_reg_6429;
    select_ln895_74_fu_3396_p3 <= 
        max_bin_count_24_V when (icmp_ln895_24_fu_2712_p2(0) = '1') else 
        max_bin_count_88_V;
    select_ln895_75_fu_5351_p3 <= 
        ap_const_lv7_19 when (icmp_ln895_25_reg_6440_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_59;
    select_ln895_76_fu_4097_p3 <= 
        max_bin_r_25_V_read_reg_6446 when (icmp_ln895_25_reg_6440(0) = '1') else 
        max_bin_r_89_V_read_reg_6451;
    select_ln895_77_fu_3404_p3 <= 
        max_bin_count_25_V when (icmp_ln895_25_fu_2718_p2(0) = '1') else 
        max_bin_count_89_V;
    select_ln895_78_fu_5358_p3 <= 
        ap_const_lv7_1A when (icmp_ln895_26_reg_6462_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_5A;
    select_ln895_79_fu_4102_p3 <= 
        max_bin_r_26_V_read_reg_6468 when (icmp_ln895_26_reg_6462(0) = '1') else 
        max_bin_r_90_V_read_reg_6473;
    select_ln895_7_fu_3982_p3 <= 
        max_bin_r_2_V_read_reg_5940 when (icmp_ln895_2_reg_5934(0) = '1') else 
        max_bin_r_66_V_read_reg_5945;
    select_ln895_80_fu_3412_p3 <= 
        max_bin_count_26_V when (icmp_ln895_26_fu_2724_p2(0) = '1') else 
        max_bin_count_90_V;
    select_ln895_81_fu_5365_p3 <= 
        ap_const_lv7_1B when (icmp_ln895_27_reg_6484_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_5B;
    select_ln895_82_fu_4107_p3 <= 
        max_bin_r_27_V_read_reg_6490 when (icmp_ln895_27_reg_6484(0) = '1') else 
        max_bin_r_91_V_read_reg_6495;
    select_ln895_83_fu_3420_p3 <= 
        max_bin_count_27_V when (icmp_ln895_27_fu_2730_p2(0) = '1') else 
        max_bin_count_91_V;
    select_ln895_84_fu_4776_p3 <= 
        ap_const_lv7_1C when (icmp_ln895_64_reg_6506_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_5C;
    select_ln895_85_fu_4112_p3 <= 
        max_bin_r_28_V_read_reg_6512 when (icmp_ln895_64_reg_6506(0) = '1') else 
        max_bin_r_92_V_read_reg_6517;
    select_ln895_86_fu_3428_p3 <= 
        max_bin_count_28_V when (icmp_ln895_64_fu_2736_p2(0) = '1') else 
        max_bin_count_92_V;
    select_ln895_87_fu_4783_p3 <= 
        ap_const_lv7_1D when (icmp_ln895_29_reg_6528_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_5D;
    select_ln895_88_fu_4117_p3 <= 
        max_bin_r_29_V_read_reg_6534 when (icmp_ln895_29_reg_6528(0) = '1') else 
        max_bin_r_93_V_read_reg_6539;
    select_ln895_89_fu_3436_p3 <= 
        max_bin_count_29_V when (icmp_ln895_29_fu_2742_p2(0) = '1') else 
        max_bin_count_93_V;
    select_ln895_8_fu_3220_p3 <= 
        max_bin_count_2_V when (icmp_ln895_2_fu_2580_p2(0) = '1') else 
        max_bin_count_66_V;
    select_ln895_90_fu_4790_p3 <= 
        ap_const_lv7_1E when (icmp_ln895_30_reg_6550_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_5E;
    select_ln895_91_fu_4122_p3 <= 
        max_bin_r_30_V_read_reg_6556 when (icmp_ln895_30_reg_6550(0) = '1') else 
        max_bin_r_94_V_read_reg_6561;
    select_ln895_92_fu_3444_p3 <= 
        max_bin_count_30_V when (icmp_ln895_30_fu_2748_p2(0) = '1') else 
        max_bin_count_94_V;
    select_ln895_93_fu_4797_p3 <= 
        ap_const_lv7_1F when (icmp_ln895_31_reg_6572_pp0_iter2_reg(0) = '1') else 
        ap_const_lv7_5F;
    select_ln895_94_fu_4127_p3 <= 
        max_bin_r_31_V_read_reg_6578 when (icmp_ln895_31_reg_6572(0) = '1') else 
        max_bin_r_95_V_read_reg_6583;
    select_ln895_95_fu_3452_p3 <= 
        max_bin_count_31_V when (icmp_ln895_31_fu_2754_p2(0) = '1') else 
        max_bin_count_95_V;
    select_ln895_96_fu_5372_p3 <= 
        ap_const_lv7_20 when (icmp_ln895_32_reg_6594_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_60;
    select_ln895_97_fu_3460_p3 <= 
        max_bin_r_32_V when (icmp_ln895_32_fu_2760_p2(0) = '1') else 
        max_bin_r_96_V;
    select_ln895_98_fu_3468_p3 <= 
        max_bin_count_32_V when (icmp_ln895_32_fu_2760_p2(0) = '1') else 
        max_bin_count_96_V;
    select_ln895_99_fu_5379_p3 <= 
        ap_const_lv7_21 when (icmp_ln895_33_reg_6610_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_61;
    select_ln895_9_fu_5281_p3 <= 
        ap_const_lv7_3 when (icmp_ln895_3_reg_5956_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_43;
    select_ln895_fu_5260_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_reg_5890_pp0_iter3_reg(0) = '1') else 
        ap_const_lv7_40;
    shl_ln_fu_5828_p3 <= (res_max_bin_r_t_V_3_reg_8066 & ap_const_lv2_0);
    t0_V_fu_5810_p3 <= (res_max_bin_theta_t_2_reg_8072 & ap_const_lv2_0);
    zext_ln708_1_fu_5841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_5_fu_5835_p2),13));
    zext_ln728_fu_5854_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_fu_5846_p3),22));
end behav;
