/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [7:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [26:0] celloutsig_0_18z;
  wire [34:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  reg [6:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~(celloutsig_0_0z & celloutsig_0_5z[0]);
  assign celloutsig_0_7z = !(celloutsig_0_6z ? 1'h1 : celloutsig_0_10z);
  assign celloutsig_1_18z = !(celloutsig_1_1z ? celloutsig_1_4z[0] : celloutsig_1_7z);
  assign celloutsig_0_9z = !(in_data[44] ? celloutsig_0_6z : celloutsig_0_7z);
  assign celloutsig_0_26z = !(celloutsig_0_21z[2] ? in_data[44] : celloutsig_0_10z);
  assign celloutsig_0_27z = !(1'h1 ? celloutsig_0_24z : celloutsig_0_8z[2]);
  assign celloutsig_1_1z = ~((in_data[174] | in_data[166]) & in_data[171]);
  assign celloutsig_1_9z = ~((celloutsig_1_2z | celloutsig_1_2z) & celloutsig_1_3z[5]);
  assign celloutsig_1_17z = ~((celloutsig_1_15z | in_data[149]) & celloutsig_1_1z);
  assign celloutsig_1_6z = ~((in_data[166] | in_data[120]) & (celloutsig_1_2z | celloutsig_1_3z[5]));
  assign celloutsig_0_49z = celloutsig_0_40z[0] | ~(celloutsig_0_33z[3]);
  assign celloutsig_0_4z = ~(in_data[44] ^ celloutsig_0_10z);
  assign celloutsig_0_28z = ~(celloutsig_0_6z ^ celloutsig_0_9z);
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_5z[2:1], celloutsig_0_0z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 8'h00;
    else _01_ <= { celloutsig_0_21z[6:2], celloutsig_0_10z, celloutsig_0_6z, in_data[44] };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_3z } >= { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_10z = in_data[8:4] >= in_data[34:30];
  assign celloutsig_0_14z = { celloutsig_0_5z[3:1], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z, in_data[44] } >= { celloutsig_0_13z[4:3], celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_29z = { celloutsig_0_25z[9:4], celloutsig_0_28z } >= { celloutsig_0_21z[7:2], celloutsig_0_27z };
  assign celloutsig_1_15z = ! { celloutsig_1_13z[6:2], celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_0z = in_data[90:78] || in_data[19:7];
  assign celloutsig_1_0z = in_data[143:131] || in_data[149:137];
  assign celloutsig_1_2z = in_data[146:119] || { in_data[159:133], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_4z[5:3], celloutsig_1_1z, celloutsig_1_0z } || { celloutsig_1_3z[7:5], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_38z = { in_data[36:27], celloutsig_0_28z, celloutsig_0_16z } < { celloutsig_0_21z[7:0], celloutsig_0_5z };
  assign celloutsig_1_7z = { celloutsig_1_3z[7:1], celloutsig_1_6z, celloutsig_1_1z } < { in_data[179:172], celloutsig_1_5z };
  assign celloutsig_0_12z = { in_data[53], celloutsig_0_10z, in_data[44] } < celloutsig_0_8z[3:1];
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_18z, celloutsig_1_17z } * celloutsig_1_3z[8:5];
  assign celloutsig_0_33z = celloutsig_0_13z[1] ? { _01_[4:0], celloutsig_0_10z, celloutsig_0_24z } : { celloutsig_0_13z[5:4], celloutsig_0_26z, celloutsig_0_5z };
  assign celloutsig_0_50z = celloutsig_0_9z ? _00_ : { celloutsig_0_31z[2:1], celloutsig_0_29z };
  assign celloutsig_1_3z = celloutsig_1_0z ? in_data[130:122] : { in_data[185:178], celloutsig_1_1z };
  assign celloutsig_0_31z = - { celloutsig_0_20z[5:3], celloutsig_0_29z, 1'h1, in_data[44] };
  assign celloutsig_0_6z = ~^ { in_data[44], celloutsig_0_4z, celloutsig_0_4z, in_data[44] };
  assign celloutsig_1_8z = ~^ { celloutsig_1_4z[5:0], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_4z[4:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_24z = ~^ { _01_[7:4], _00_ };
  assign celloutsig_0_36z = { celloutsig_0_25z[7:3], in_data[44], celloutsig_0_27z, celloutsig_0_10z } >> { celloutsig_0_15z[7:1], 1'h0 };
  assign celloutsig_0_19z = { celloutsig_0_5z[1], celloutsig_0_15z[7:1], 1'h0, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_15z[7:1], 1'h0, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_14z, in_data[44] } >> { in_data[71:51], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_11z[6:1], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_18z[15:7], celloutsig_0_14z } >> { celloutsig_0_18z[17:16], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[74:72], 1'h1 } >> { 1'h1, celloutsig_0_0z, celloutsig_0_0z, in_data[44] };
  assign celloutsig_0_20z = { celloutsig_0_19z[33:32], celloutsig_0_5z } <<< celloutsig_0_15z[7:2];
  assign celloutsig_1_12z = { celloutsig_1_3z[8], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_1z } - in_data[158:155];
  assign celloutsig_0_8z = { celloutsig_0_10z, in_data[44], in_data[44], celloutsig_0_4z } - { celloutsig_0_5z[0], in_data[44], celloutsig_0_6z, in_data[44] };
  assign celloutsig_0_13z = { celloutsig_0_8z, in_data[44], celloutsig_0_6z, celloutsig_0_9z } - { in_data[16:15], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_40z = { _01_[6:1], celloutsig_0_14z, celloutsig_0_10z } ~^ { celloutsig_0_36z[5:0], celloutsig_0_24z, celloutsig_0_38z };
  assign celloutsig_1_4z = { celloutsig_1_3z[6:0], celloutsig_1_1z } ~^ in_data[143:136];
  assign celloutsig_0_18z = { in_data[36:11], celloutsig_0_9z } ~^ { _00_[2:1], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_25z = { celloutsig_0_8z[2:0], celloutsig_0_12z, celloutsig_0_11z[6:1], celloutsig_0_9z, in_data[44] } ~^ { celloutsig_0_21z[6], celloutsig_0_11z[6:1], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_13z = 7'h00;
    else if (clkin_data[64]) celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_0_15z[5] = ~ celloutsig_0_13z[2];
  assign celloutsig_0_11z[6:1] = in_data[7:2] ~^ { celloutsig_0_8z[3:2], celloutsig_0_8z };
  assign { celloutsig_0_15z[4:1], celloutsig_0_15z[7:6] } = { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_10z } ^ { celloutsig_0_13z[1], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_13z[4:3] };
  assign celloutsig_0_11z[0] = celloutsig_0_9z;
  assign celloutsig_0_15z[0] = 1'h0;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
