
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /mnt/software/xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/mnt/software/xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'spouget' on host 'c01' (Linux_x86_64 version 5.15.0-130-generic) on Fri Jan 10 12:27:59 PST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/scratch/spouget/syr2k_MEDIUM_eval2/src'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'vitis.tcl'
INFO: [HLS 200-1510] Running: source vitis.tcl
INFO: [HLS 200-1510] Running: open_project kernel_nlp 
INFO: [HLS 200-10] Creating and opening project '/scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp'.
INFO: [HLS 200-1510] Running: set_top kernel_nlp 
INFO: [HLS 200-1510] Running: add_files output.cpp -cflags  -O3 -D XILINX  
INFO: [HLS 200-10] Adding design file 'output.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 220MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.545ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_trmm 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 271.535 MB.
INFO: [HLS 200-10] Analyzing design file 'output.cpp' ... 
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (output.cpp:425:36)
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (output.cpp:426:36)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:444:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:445:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:446:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:447:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:448:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:449:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:450:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:141:46)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:142:50)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:143:50)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:146:40)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file output.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-5292] unused parameter 'fifo_B1_from_off_chip_to_S1' (output.cpp:128:47)
WARNING: [HLS 207-5292] unused parameter 'fifo_A2_from_off_chip_to_S1' (output.cpp:130:47)
WARNING: [HLS 207-5292] unused parameter 'A1_2' (output.cpp:137:31)
WARNING: [HLS 207-5292] unused parameter 'B2_2' (output.cpp:138:53)
WARNING: [HLS 207-5292] unused parameter 'alpha' (output.cpp:217:24)
WARNING: [HLS 207-5292] unused parameter 'B1' (output.cpp:217:49)
WARNING: [HLS 207-5292] unused parameter 'A2' (output.cpp:217:68)
WARNING: [HLS 207-5292] unused parameter 'A1' (output.cpp:218:24)
WARNING: [HLS 207-5292] unused parameter 'B2' (output.cpp:218:44)
WARNING: [HLS 207-5292] unused parameter 'beta' (output.cpp:234:37)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.14 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.83 seconds; current allocated memory: 276.082 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 11,608 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 259,423 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79,487 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80,276 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78,194 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 564,075 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 113,941 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 113,986 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 116,372 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 119,090 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 116,282 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 116,142 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 116,142 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 116,142 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 116,445 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 117,327 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/syr2k_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_2' is marked as complete unroll implied by the pipeline pragma (output.cpp:243:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_245_3' is marked as complete unroll implied by the pipeline pragma (output.cpp:245:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_247_4' is marked as complete unroll implied by the pipeline pragma (output.cpp:247:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_2' (output.cpp:243:20) in function 'task1_intra' completely with a factor of 40 (output.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_245_3' (output.cpp:245:20) in function 'task1_intra' completely with a factor of 12 (output.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_247_4' (output.cpp:247:20) in function 'task1_intra' completely with a factor of 4 (output.cpp:236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_1' (output.cpp:223:21) in function 'task0_intra' completely with a factor of 40 (output.cpp:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_225_2' (output.cpp:225:20) in function 'task0_intra' completely with a factor of 12 (output.cpp:219:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_B1_FT0(float (*) [208], hls::stream<hls::vector<float, 16ul>, 0>&, int)' (output.cpp:261:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_A2_FT0(float (*) [208], hls::stream<hls::vector<float, 16ul>, 0>&, int)' (output.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'read_C_FT0(float (*) [12], hls::stream<hls::vector<float, 4ul>, 0>&, int, int)' (output.cpp:322:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_A1_FT0(float (*) [208], hls::stream<hls::vector<float, 16ul>, 0>&, int, int)' (output.cpp:341:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_B2_FT0(float (*) [208], hls::stream<hls::vector<float, 16ul>, 0>&, int, int)' (output.cpp:372:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'write_C_FT0(float (*) [12], hls::stream<hls::vector<float, 4ul>, 0>&, int, int)' (output.cpp:402:0)
INFO: [HLS 214-248] Applying array_partition to 'C_0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (output.cpp:160:8)
INFO: [HLS 214-248] Applying array_partition to 'C_1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (output.cpp:164:8)
INFO: [HLS 214-248] Applying array_partition to 'C_2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (output.cpp:168:8)
INFO: [HLS 214-248] Applying array_partition to 'B1_0': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (output.cpp:71:8)
INFO: [HLS 214-248] Applying array_partition to 'B1_1': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (output.cpp:75:8)
INFO: [HLS 214-248] Applying array_partition to 'A2_0': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (output.cpp:79:8)
INFO: [HLS 214-248] Applying array_partition to 'A2_1': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (output.cpp:83:8)
INFO: [HLS 214-248] Applying array_partition to 'A1_0': Cyclic partitioning with factor 12 on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (output.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'A1_1': Cyclic partitioning with factor 12 on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (output.cpp:90:8)
INFO: [HLS 214-248] Applying array_partition to 'A1_2': Cyclic partitioning with factor 12 on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (output.cpp:93:8)
INFO: [HLS 214-248] Applying array_partition to 'B2_0': Cyclic partitioning with factor 12 on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (output.cpp:96:8)
INFO: [HLS 214-248] Applying array_partition to 'B2_1': Cyclic partitioning with factor 12 on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (output.cpp:99:8)
INFO: [HLS 214-248] Applying array_partition to 'B2_2': Cyclic partitioning with factor 12 on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (output.cpp:102:8)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_B1_from_off_chip_to_S1' with compact=bit mode in 512-bits (output.cpp:455:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_A1_from_off_chip_to_S1' with compact=bit mode in 512-bits (output.cpp:457:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_A2_from_off_chip_to_S1' with compact=bit mode in 512-bits (output.cpp:459:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_B2_from_off_chip_to_S1' with compact=bit mode in 512-bits (output.cpp:461:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_C_from_off_chip_to_S0' with compact=bit mode in 128-bits (output.cpp:463:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_C_to_off_chip' with compact=bit mode in 128-bits (output.cpp:465:22)
INFO: [HLS 214-241] Aggregating maxi variable 'vC_for_task0' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vA1_for_task1' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB1_for_task1' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB2_for_task1' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vA2_for_task1' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 3120 and bit width 512 in loop 'VITIS_LOOP_12_1'(output.cpp:12:19) has been inferred on bundle 'kernel_vB1_for_task1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 3120 and bit width 512 in loop 'VITIS_LOOP_21_1'(output.cpp:21:19) has been inferred on bundle 'kernel_vA1_for_task1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:21:19)
INFO: [HLS 214-115] Multiple burst reads of length 3120 and bit width 512 in loop 'VITIS_LOOP_30_1'(output.cpp:30:19) has been inferred on bundle 'kernel_vA2_for_task1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:30:19)
INFO: [HLS 214-115] Multiple burst reads of length 3120 and bit width 512 in loop 'VITIS_LOOP_39_1'(output.cpp:39:19) has been inferred on bundle 'kernel_vB2_for_task1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:39:19)
INFO: [HLS 214-115] Multiple burst reads of length 14400 and bit width 128 in loop 'VITIS_LOOP_48_1'(output.cpp:48:19) has been inferred on bundle 'kernel_vC_for_task0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:48:19)
INFO: [HLS 214-115] Multiple burst writes of length 14400 and bit width 128 in loop 'VITIS_LOOP_57_1'(output.cpp:57:19) has been inferred on bundle 'kernel_vC_for_task0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:57:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 33.5 seconds. CPU system time: 1.44 seconds. Elapsed time: 39.35 seconds; current allocated memory: 285.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 285.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 22.9 seconds; current allocated memory: 316.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.69 seconds; current allocated memory: 348.875 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_FT0_level1' (output.cpp:141:49), detected/extracted 9 process function(s): 
	 'entry_proc'
	 'compute_FT0_level1_Block_entry4_proc'
	 'read_C_FT0'
	 'read_A1_FT0'
	 'read_B2_FT0'
	 'task0_intra'
	 'task1_intra'
	 'compute_FT0_level1_Block_entry410_proc'
	 'write_C_FT0.4'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_nlp' (output.cpp:421:1), detected/extracted 8 process function(s): 
	 'entry_proc9'
	 'load_vB1_for_task1'
	 'load_vA1_for_task1'
	 'load_vA2_for_task1'
	 'load_vB2_for_task1'
	 'load_vC_for_task0'
	 'FT0_level0'
	 'store_vC_for_task0'.
INFO: [XFORM 203-11] Balancing expressions in function 'task1_intra' (output.cpp:241:64)...3840 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 79.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 79.31 seconds; current allocated memory: 414.621 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_377_1'(output.cpp:377:21) and 'VITIS_LOOP_378_2'(output.cpp:378:23) in function 'read_B2_FT0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_346_1'(output.cpp:346:21) and 'VITIS_LOOP_347_2'(output.cpp:347:23) in function 'read_A1_FT0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_407_1' (output.cpp:407:21) in function 'write_C_FT0.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_407_1' (output.cpp:407:21) in function 'write_C_FT0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_327_1' (output.cpp:327:21) in function 'read_C_FT0.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_327_1' (output.cpp:327:21) in function 'read_C_FT0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_377_1' (output.cpp:377:21) in function 'read_B2_FT0.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_377_1' (output.cpp:377:21) in function 'read_B2_FT0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_266_1' (output.cpp:266:21) in function 'read_B1_FT0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_1' (output.cpp:296:21) in function 'read_A2_FT0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_346_1' (output.cpp:346:21) in function 'read_A1_FT0.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_346_1' (output.cpp:346:21) in function 'read_A1_FT0'.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process read_C_FT0 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process read_A1_FT0 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process read_B2_FT0 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process task1_intra has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 96.17 seconds. CPU system time: 0.25 seconds. Elapsed time: 96.42 seconds; current allocated memory: 959.070 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
WARNING: [SYN 201-103] Legalizing function name 'read_C_FT0.3_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2' to 'read_C_FT0_3_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2'.
WARNING: [SYN 201-103] Legalizing function name 'read_C_FT0.3' to 'read_C_FT0_3'.
WARNING: [SYN 201-103] Legalizing function name 'read_A1_FT0.1_Pipeline_VITIS_LOOP_346_1_VITIS_LOOP_347_2' to 'read_A1_FT0_1_Pipeline_VITIS_LOOP_346_1_VITIS_LOOP_347_2'.
WARNING: [SYN 201-103] Legalizing function name 'read_A1_FT0.1' to 'read_A1_FT0_1'.
WARNING: [SYN 201-103] Legalizing function name 'read_B2_FT0.2_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2' to 'read_B2_FT0_2_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2'.
WARNING: [SYN 201-103] Legalizing function name 'read_B2_FT0.2' to 'read_B2_FT0_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_C_FT0.4_Pipeline_VITIS_LOOP_407_1_VITIS_LOOP_408_2' to 'write_C_FT0_4_Pipeline_VITIS_LOOP_407_1_VITIS_LOOP_408_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_C_FT0.4' to 'write_C_FT0_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.16 seconds. CPU system time: 0.11 seconds. Elapsed time: 9.29 seconds; current allocated memory: 977.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 977.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vB1_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 977.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 977.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vA1_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 977.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 977.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vA2_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 977.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 977.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vB2_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 977.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 977.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 977.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 977.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vC_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 977.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 977.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_B1_FT0_Pipeline_VITIS_LOOP_266_1_VITIS_LOOP_267_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_266_1_VITIS_LOOP_267_2'.
WARNING: [HLS 200-885] The II Violation in module 'read_B1_FT0_Pipeline_VITIS_LOOP_266_1_VITIS_LOOP_267_2' (loop 'VITIS_LOOP_266_1_VITIS_LOOP_267_2'): Unable to schedule 'store' operation 0 bit ('B1_38_0_addr_1_write_ln274', output.cpp:274) of variable 'bitcast_ln269_4', output.cpp:269 on array 'B1_38_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'B1_38_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_266_1_VITIS_LOOP_267_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 992.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 992.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_B1_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 992.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 992.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A2_FT0_Pipeline_VITIS_LOOP_296_1_VITIS_LOOP_297_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_296_1_VITIS_LOOP_297_2'.
WARNING: [HLS 200-885] The II Violation in module 'read_A2_FT0_Pipeline_VITIS_LOOP_296_1_VITIS_LOOP_297_2' (loop 'VITIS_LOOP_296_1_VITIS_LOOP_297_2'): Unable to schedule 'store' operation 0 bit ('A2_38_0_addr_1_write_ln304', output.cpp:304) of variable 'bitcast_ln299_4', output.cpp:299 on array 'A2_38_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A2_38_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_296_1_VITIS_LOOP_297_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1002.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1002.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A2_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1002.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1002.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_C_FT0_3_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_1_VITIS_LOOP_328_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_327_1_VITIS_LOOP_328_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1004.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1004.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_C_FT0_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1004.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1004.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A1_FT0_1_Pipeline_VITIS_LOOP_346_1_VITIS_LOOP_347_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_346_1_VITIS_LOOP_347_2'.
WARNING: [HLS 200-885] The II Violation in module 'read_A1_FT0_1_Pipeline_VITIS_LOOP_346_1_VITIS_LOOP_347_2' (loop 'VITIS_LOOP_346_1_VITIS_LOOP_347_2'): Unable to schedule 'store' operation 0 bit ('A1_10_0_addr_1_write_ln354', output.cpp:354) of variable 'bitcast_ln349_4', output.cpp:349 on array 'A1_10_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A1_10_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_346_1_VITIS_LOOP_347_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1010.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1010.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A1_FT0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1010.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1010.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_B2_FT0_2_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1_VITIS_LOOP_378_2'.
WARNING: [HLS 200-885] The II Violation in module 'read_B2_FT0_2_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2' (loop 'VITIS_LOOP_377_1_VITIS_LOOP_378_2'): Unable to schedule 'store' operation 0 bit ('B2_10_0_addr_1_write_ln385', output.cpp:385) of variable 'bitcast_ln380_4', output.cpp:380 on array 'B2_10_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'B2_10_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_377_1_VITIS_LOOP_378_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1014.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1014.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_B2_FT0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1014.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1014.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1018.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1022.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT0_level1_Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1022.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1022.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_C_FT0_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_1_VITIS_LOOP_328_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_327_1_VITIS_LOOP_328_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_C_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A1_FT0_Pipeline_VITIS_LOOP_346_1_VITIS_LOOP_347_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_346_1_VITIS_LOOP_347_2'.
WARNING: [HLS 200-885] The II Violation in module 'read_A1_FT0_Pipeline_VITIS_LOOP_346_1_VITIS_LOOP_347_2' (loop 'VITIS_LOOP_346_1_VITIS_LOOP_347_2'): Unable to schedule 'store' operation 0 bit ('A1_0_10_0_addr_1_write_ln354', output.cpp:354->output.cpp:142) of variable 'bitcast_ln349_4', output.cpp:349->output.cpp:142 on array 'A1_0_10_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A1_0_10_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 71, loop 'VITIS_LOOP_346_1_VITIS_LOOP_347_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A1_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_B2_FT0_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1_VITIS_LOOP_378_2'.
WARNING: [HLS 200-885] The II Violation in module 'read_B2_FT0_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2' (loop 'VITIS_LOOP_377_1_VITIS_LOOP_378_2'): Unable to schedule 'store' operation 0 bit ('B2_0_10_0_addr_1_write_ln385', output.cpp:385->output.cpp:143) of variable 'bitcast_ln380_4', output.cpp:380->output.cpp:143 on array 'B2_0_10_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'B2_0_10_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 71, loop 'VITIS_LOOP_377_1_VITIS_LOOP_378_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_B2_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1_intra_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_1'.
WARNING: [HLS 200-880] The II Violation in module 'task1_intra_Pipeline_VITIS_LOOP_241_1' (loop 'VITIS_LOOP_241_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('add40_320622065_write_ln252', output.cpp:252) of variable 'add40_s', output.cpp:252 on local variable 'add40_320622065' and 'load' operation 32 bit ('add40_320622065_load', output.cpp:252) on local variable 'add40_320622065'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 34, loop 'VITIS_LOOP_241_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 59.68 seconds. CPU system time: 0.09 seconds. Elapsed time: 59.77 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.22 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.31 seconds; current allocated memory: 1.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT0_level1_Block_entry410_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.223 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_C_FT0_4_Pipeline_VITIS_LOOP_407_1_VITIS_LOOP_408_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_407_1_VITIS_LOOP_408_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_407_1_VITIS_LOOP_408_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_C_FT0_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT0_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.12 seconds; current allocated memory: 1.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_C_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_407_1_VITIS_LOOP_408_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_407_1_VITIS_LOOP_408_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FT0_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.85 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.89 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FT0_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_vC_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'VITIS_LOOP_57_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_store_vC_for_task0_U0 (from load_vC_for_task0_U0 to store_vC_for_task0_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vB1_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vB1_for_task1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vB1_for_task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vA1_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vA1_for_task1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vA1_for_task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vA2_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vA2_for_task1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vA2_for_task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vB2_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vB2_for_task1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vB2_for_task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vC_for_task0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vC_for_task0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vC_for_task0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vC_for_task0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vC_for_task0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vC_for_task0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vC_for_task0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vC_for_task0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vC_for_task0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vC_for_task0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vC_for_task0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1/m_axi_kernel_vC_for_task0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vC_for_task0_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vC_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vC_for_task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_B1_FT0_Pipeline_VITIS_LOOP_266_1_VITIS_LOOP_267_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_B1_FT0_Pipeline_VITIS_LOOP_266_1_VITIS_LOOP_267_2' pipeline 'VITIS_LOOP_266_1_VITIS_LOOP_267_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_B1_FT0_Pipeline_VITIS_LOOP_266_1_VITIS_LOOP_267_2' is 12160, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_B1_FT0_Pipeline_VITIS_LOOP_266_1_VITIS_LOOP_267_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_B1_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'read_B1_FT0' is 12801 from HDL expression: ((1'b1 == ap_CS_fsm_state2) & (icmp_ln263_reg_680 == 1'd0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_B1_FT0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A2_FT0_Pipeline_VITIS_LOOP_296_1_VITIS_LOOP_297_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_A2_FT0_Pipeline_VITIS_LOOP_296_1_VITIS_LOOP_297_2' pipeline 'VITIS_LOOP_296_1_VITIS_LOOP_297_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_A2_FT0_Pipeline_VITIS_LOOP_296_1_VITIS_LOOP_297_2' is 12160, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A2_FT0_Pipeline_VITIS_LOOP_296_1_VITIS_LOOP_297_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A2_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'read_A2_FT0' is 12801 from HDL expression: ((1'b1 == ap_CS_fsm_state2) & (icmp_ln293_reg_680 == 1'd0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A2_FT0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_C_FT0_3_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_C_FT0_3_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2' pipeline 'VITIS_LOOP_327_1_VITIS_LOOP_328_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_327_1_VITIS_LOOP_328_2' in module 'read_C_FT0_3_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2'. Estimated max control fanout for pipeline is 15360.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_C_FT0_3_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_C_FT0_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_C_FT0_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A1_FT0_1_Pipeline_VITIS_LOOP_346_1_VITIS_LOOP_347_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_A1_FT0_1_Pipeline_VITIS_LOOP_346_1_VITIS_LOOP_347_2' pipeline 'VITIS_LOOP_346_1_VITIS_LOOP_347_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A1_FT0_1_Pipeline_VITIS_LOOP_346_1_VITIS_LOOP_347_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A1_FT0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A1_FT0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_B2_FT0_2_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_B2_FT0_2_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2' pipeline 'VITIS_LOOP_377_1_VITIS_LOOP_378_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_B2_FT0_2_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_B2_FT0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_B2_FT0_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'entry_proc' is 15855 from HDL expression: ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT0_level1_Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT0_level1_Block_entry4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_C_FT0_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_C_FT0_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2' pipeline 'VITIS_LOOP_327_1_VITIS_LOOP_328_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_327_1_VITIS_LOOP_328_2' in module 'read_C_FT0_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2'. Estimated max control fanout for pipeline is 15360.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_C_FT0_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_C_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_C_FT0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A1_FT0_Pipeline_VITIS_LOOP_346_1_VITIS_LOOP_347_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_A1_FT0_Pipeline_VITIS_LOOP_346_1_VITIS_LOOP_347_2' pipeline 'VITIS_LOOP_346_1_VITIS_LOOP_347_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11s_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_5ns_4_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A1_FT0_Pipeline_VITIS_LOOP_346_1_VITIS_LOOP_347_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.546 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A1_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A1_FT0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_B2_FT0_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_B2_FT0_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2' pipeline 'VITIS_LOOP_377_1_VITIS_LOOP_378_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11s_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_5ns_4_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_B2_FT0_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.561 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_B2_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_B2_FT0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.572 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task0_intra' is 30723 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 480 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0_intra'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.8 seconds. CPU system time: 0.53 seconds. Elapsed time: 10.33 seconds; current allocated memory: 2.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1_intra_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1_intra_Pipeline_VITIS_LOOP_241_1' pipeline 'VITIS_LOOP_241_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1_intra_Pipeline_VITIS_LOOP_241_1' is 95744, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)), ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 160 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1120 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1312 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1_intra_Pipeline_VITIS_LOOP_241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.71 seconds; current allocated memory: 2.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task1_intra' is 31203 from HDL expression: (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Generating core module 'mul_11s_7ns_11_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1_intra'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.71 seconds. CPU system time: 0.5 seconds. Elapsed time: 14.45 seconds; current allocated memory: 2.553 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT0_level1_Block_entry410_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT0_level1_Block_entry410_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_C_FT0_4_Pipeline_VITIS_LOOP_407_1_VITIS_LOOP_408_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_C_FT0_4_Pipeline_VITIS_LOOP_407_1_VITIS_LOOP_408_2' pipeline 'VITIS_LOOP_407_1_VITIS_LOOP_408_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_407_1_VITIS_LOOP_408_2' in module 'write_C_FT0_4_Pipeline_VITIS_LOOP_407_1_VITIS_LOOP_408_2', because the estimated Stream Port Number is 91, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1553.html
INFO: [RTGEN 206-104] Estimated max fanout for 'write_C_FT0_4_Pipeline_VITIS_LOOP_407_1_VITIS_LOOP_408_2' is 5248 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_4_32_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_81_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_C_FT0_4_Pipeline_VITIS_LOOP_407_1_VITIS_LOOP_408_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_C_FT0_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'write_C_FT0_4' is 15841 from HDL expression: ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_C_FT0_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 2.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT0_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT0_level1'.
INFO: [RTMG 210-285] Implementing FIFO 'i0_c_U(kernel_nlp_fifo_w3_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i0_c1_U(kernel_nlp_fifo_w3_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i0_c2_U(kernel_nlp_fifo_w3_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_0_val1_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_1_val2_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_2_val3_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_3_val4_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_4_val5_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_5_val6_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_6_val7_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_7_val8_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_8_val9_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_9_val10_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_10_val11_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_0_11_val12_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_0_val13_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_1_val14_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_2_val15_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_3_val16_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_4_val17_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_5_val18_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_6_val19_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_7_val20_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_8_val21_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_9_val22_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_10_val23_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_1_11_val24_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_0_val25_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_1_val26_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_2_val27_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_3_val28_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_4_val29_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_5_val30_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_6_val31_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_7_val32_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_8_val33_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_9_val34_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_10_val35_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_2_11_val36_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_0_val37_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_1_val38_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_2_val39_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_3_val40_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_4_val41_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_5_val42_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_6_val43_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_7_val44_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_8_val45_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_9_val46_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_10_val47_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_3_11_val48_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_4_0_val49_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_4_1_val50_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_4_2_val51_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_4_3_val52_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_4_4_val53_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_4_5_val54_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_4_6_val55_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_4_7_val56_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_4_8_val57_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_4_9_val58_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_4_10_val59_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_4_11_val60_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_5_0_val61_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_5_1_val62_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_5_2_val63_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_5_3_val64_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_5_4_val65_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_5_5_val66_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_5_6_val67_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_5_7_val68_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_5_8_val69_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_5_9_val70_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_5_10_val71_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_5_11_val72_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_6_0_val73_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_6_1_val74_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_6_2_val75_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_6_3_val76_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_6_4_val77_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_6_5_val78_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_6_6_val79_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_6_7_val80_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_6_8_val81_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_6_9_val82_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_6_10_val83_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_6_11_val84_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_7_0_val85_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_7_1_val86_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_7_2_val87_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_7_3_val88_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_7_4_val89_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_7_5_val90_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_7_6_val91_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_7_7_val92_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_7_8_val93_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_7_9_val94_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_7_10_val95_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_7_11_val96_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_8_0_val97_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_8_1_val98_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_8_2_val99_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_8_3_val100_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_8_4_val101_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_8_5_val102_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_8_6_val103_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_8_7_val104_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_8_8_val105_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_8_9_val106_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_8_10_val107_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_8_11_val108_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_9_0_val109_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_9_1_val110_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_9_2_val111_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_9_3_val112_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_9_4_val113_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_9_5_val114_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_9_6_val115_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_9_7_val116_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_9_8_val117_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_9_9_val118_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_9_10_val119_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_9_11_val120_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_10_0_val121_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_10_1_val122_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_10_2_val123_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_10_3_val124_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_10_4_val125_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_10_5_val126_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_10_6_val127_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_10_7_val128_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_10_8_val129_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_10_9_val130_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_10_10_val131_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_10_11_val132_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_11_0_val133_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_11_1_val134_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_11_2_val135_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_11_3_val136_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_11_4_val137_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_11_5_val138_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_11_6_val139_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_11_7_val140_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_11_8_val141_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_11_9_val142_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_11_10_val143_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_11_11_val144_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_12_0_val145_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_12_1_val146_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_12_2_val147_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_12_3_val148_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_12_4_val149_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_12_5_val150_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_12_6_val151_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_12_7_val152_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_12_8_val153_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_12_9_val154_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_12_10_val155_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_12_11_val156_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_13_0_val157_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_13_1_val158_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_13_2_val159_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_13_3_val160_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_13_4_val161_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_13_5_val162_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_13_6_val163_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_13_7_val164_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_13_8_val165_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_13_9_val166_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_13_10_val167_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_13_11_val168_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_14_0_val169_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_14_1_val170_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_14_2_val171_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_14_3_val172_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_14_4_val173_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_14_5_val174_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_14_6_val175_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_14_7_val176_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_14_8_val177_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_14_9_val178_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_14_10_val179_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_14_11_val180_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_15_0_val181_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_15_1_val182_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_15_2_val183_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_15_3_val184_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_15_4_val185_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_15_5_val186_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_15_6_val187_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_15_7_val188_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_15_8_val189_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_15_9_val190_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_15_10_val191_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_15_11_val192_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_16_0_val193_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_16_1_val194_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_16_2_val195_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_16_3_val196_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_16_4_val197_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_16_5_val198_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_16_6_val199_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_16_7_val200_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_16_8_val201_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_16_9_val202_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_16_10_val203_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_16_11_val204_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_17_0_val205_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_17_1_val206_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_17_2_val207_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_17_3_val208_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_17_4_val209_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_17_5_val210_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_17_6_val211_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_17_7_val212_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_17_8_val213_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_17_9_val214_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_17_10_val215_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_17_11_val216_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_18_0_val217_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_18_1_val218_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_18_2_val219_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_18_3_val220_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_18_4_val221_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_18_5_val222_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_18_6_val223_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_18_7_val224_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_18_8_val225_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_18_9_val226_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_18_10_val227_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_18_11_val228_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_19_0_val229_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_19_1_val230_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_19_2_val231_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_19_3_val232_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_19_4_val233_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_19_5_val234_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_19_6_val235_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_19_7_val236_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_19_8_val237_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_19_9_val238_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_19_10_val239_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_19_11_val240_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_20_0_val241_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_20_1_val242_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_20_2_val243_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_20_3_val244_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_20_4_val245_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_20_5_val246_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_20_6_val247_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_20_7_val248_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_20_8_val249_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_20_9_val250_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_20_10_val251_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_20_11_val252_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_21_0_val253_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_21_1_val254_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_21_2_val255_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_21_3_val256_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_21_4_val257_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_21_5_val258_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_21_6_val259_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_21_7_val260_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_21_8_val261_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_21_9_val262_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_21_10_val263_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_21_11_val264_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_22_0_val265_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_22_1_val266_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_22_2_val267_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_22_3_val268_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_22_4_val269_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_22_5_val270_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_22_6_val271_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_22_7_val272_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_22_8_val273_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_22_9_val274_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_22_10_val275_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_22_11_val276_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_23_0_val277_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_23_1_val278_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_23_2_val279_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_23_3_val280_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_23_4_val281_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_23_5_val282_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_23_6_val283_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_23_7_val284_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_23_8_val285_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_23_9_val286_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_23_10_val287_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_23_11_val288_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_24_0_val289_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_24_1_val290_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_24_2_val291_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_24_3_val292_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_24_4_val293_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_24_5_val294_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_24_6_val295_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_24_7_val296_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_24_8_val297_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_24_9_val298_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_24_10_val299_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_24_11_val300_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_25_0_val301_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_25_1_val302_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_25_2_val303_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_25_3_val304_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_25_4_val305_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_25_5_val306_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_25_6_val307_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_25_7_val308_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_25_8_val309_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_25_9_val310_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_25_10_val311_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_25_11_val312_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_26_0_val313_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_26_1_val314_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_26_2_val315_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_26_3_val316_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_26_4_val317_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_26_5_val318_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_26_6_val319_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_26_7_val320_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_26_8_val321_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_26_9_val322_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_26_10_val323_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_26_11_val324_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_27_0_val325_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_27_1_val326_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_27_2_val327_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_27_3_val328_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_27_4_val329_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_27_5_val330_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_27_6_val331_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_27_7_val332_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_27_8_val333_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_27_9_val334_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_27_10_val335_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_27_11_val336_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_28_0_val337_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_28_1_val338_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_28_2_val339_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_28_3_val340_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_28_4_val341_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_28_5_val342_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_28_6_val343_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_28_7_val344_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_28_8_val345_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_28_9_val346_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_28_10_val347_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_28_11_val348_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_29_0_val349_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_29_1_val350_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_29_2_val351_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_29_3_val352_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_29_4_val353_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_29_5_val354_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_29_6_val355_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_29_7_val356_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_29_8_val357_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_29_9_val358_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_29_10_val359_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_29_11_val360_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_30_0_val361_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_30_1_val362_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_30_2_val363_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_30_3_val364_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_30_4_val365_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_30_5_val366_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_30_6_val367_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_30_7_val368_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_30_8_val369_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_30_9_val370_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_30_10_val371_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_30_11_val372_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_31_0_val373_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_31_1_val374_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_31_2_val375_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_31_3_val376_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_31_4_val377_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_31_5_val378_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_31_6_val379_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_31_7_val380_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_31_8_val381_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_31_9_val382_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_31_10_val383_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_31_11_val384_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_32_0_val385_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_32_1_val386_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_32_2_val387_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_32_3_val388_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_32_4_val389_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_32_5_val390_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_32_6_val391_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_32_7_val392_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_32_8_val393_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_32_9_val394_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_32_10_val395_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_32_11_val396_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_33_0_val397_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_33_1_val398_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_33_2_val399_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_33_3_val400_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_33_4_val401_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_33_5_val402_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_33_6_val403_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_33_7_val404_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_33_8_val405_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_33_9_val406_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_33_10_val407_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_33_11_val408_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_34_0_val409_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_34_1_val410_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_34_2_val411_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_34_3_val412_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_34_4_val413_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_34_5_val414_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_34_6_val415_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_34_7_val416_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_34_8_val417_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_34_9_val418_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_34_10_val419_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_34_11_val420_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_35_0_val421_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_35_1_val422_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_35_2_val423_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_35_3_val424_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_35_4_val425_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_35_5_val426_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_35_6_val427_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_35_7_val428_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_35_8_val429_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_35_9_val430_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_35_10_val431_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_35_11_val432_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_36_0_val433_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_36_1_val434_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_36_2_val435_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_36_3_val436_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_36_4_val437_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_36_5_val438_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_36_6_val439_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_36_7_val440_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_36_8_val441_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_36_9_val442_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_36_10_val443_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_36_11_val444_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_37_0_val445_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_37_1_val446_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_37_2_val447_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_37_3_val448_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_37_4_val449_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_37_5_val450_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_37_6_val451_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_37_7_val452_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_37_8_val453_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_37_9_val454_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_37_10_val455_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_37_11_val456_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_38_0_val457_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_38_1_val458_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_38_2_val459_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_38_3_val460_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_38_4_val461_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_38_5_val462_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_38_6_val463_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_38_7_val464_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_38_8_val465_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_38_9_val466_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_38_10_val467_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_38_11_val468_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_39_0_val469_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_39_1_val470_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_39_2_val471_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_39_3_val472_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_39_4_val473_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_39_5_val474_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_39_6_val475_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_39_7_val476_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_39_8_val477_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_39_9_val478_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_39_10_val479_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_39_11_val480_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'j0_cast2_loc_channel_U(kernel_nlp_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln141_loc_c_channel_U(kernel_nlp_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln141_loc_c3_channel_U(kernel_nlp_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln141_loc_c4_channel_U(kernel_nlp_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_0_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_1_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_2_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_3_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_4_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_4_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_4_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_4_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_4_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_4_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_4_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_4_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_4_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_4_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_4_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_4_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_5_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_5_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_5_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_5_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_5_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_5_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_5_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_5_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_5_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_5_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_5_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_5_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_6_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_6_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_6_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_6_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_6_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_6_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_6_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_6_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_6_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_6_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_6_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_6_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_7_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_7_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_7_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_7_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_7_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_7_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_7_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_7_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_7_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_7_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_7_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_7_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_8_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_8_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_8_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_8_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_8_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_8_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_8_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_8_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_8_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_8_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_8_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_8_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_9_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_9_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_9_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_9_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_9_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_9_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_9_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_9_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_9_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_9_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_9_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_9_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_10_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_10_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_10_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_10_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_10_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_10_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_10_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_10_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_10_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_10_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_10_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_10_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_11_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_11_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_11_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_11_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_11_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_11_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_11_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_11_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_11_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_11_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_11_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_11_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_12_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_12_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_12_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_12_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_12_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_12_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_12_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_12_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_12_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_12_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_12_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_12_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_13_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_13_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_13_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_13_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_13_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_13_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_13_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_13_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_13_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_13_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_13_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_13_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_14_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_14_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_14_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_14_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_14_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_14_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_14_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_14_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_14_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_14_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_14_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_14_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_15_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_15_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_15_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_15_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_15_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_15_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_15_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_15_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_15_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_15_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_15_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_15_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_16_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_16_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_16_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_16_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_16_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_16_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_16_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_16_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_16_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_16_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_16_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_16_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_17_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_17_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_17_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_17_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_17_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_17_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_17_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_17_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_17_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_17_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_17_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_17_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_18_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_18_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_18_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_18_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_18_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_18_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_18_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_18_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_18_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_18_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_18_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_18_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_19_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_19_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_19_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_19_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_19_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_19_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_19_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_19_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_19_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_19_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_19_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_19_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_20_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_20_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_20_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_20_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_20_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_20_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_20_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_20_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_20_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_20_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_20_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_20_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_21_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_21_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_21_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_21_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_21_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_21_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_21_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_21_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_21_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_21_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_21_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_21_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_22_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_22_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_22_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_22_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_22_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_22_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_22_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_22_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_22_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_22_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_22_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_22_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_23_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_23_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_23_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_23_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_23_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_23_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_23_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_23_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_23_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_23_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_23_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_23_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_24_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_24_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_24_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_24_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_24_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_24_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_24_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_24_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_24_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_24_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_24_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_24_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_25_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_25_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_25_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_25_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_25_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_25_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_25_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_25_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_25_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_25_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_25_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_25_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_26_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_26_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_26_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_26_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_26_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_26_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_26_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_26_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_26_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_26_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_26_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_26_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_27_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_27_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_27_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_27_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_27_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_27_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_27_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_27_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_27_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_27_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_27_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_27_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_28_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_28_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_28_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_28_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_28_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_28_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_28_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_28_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_28_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_28_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_28_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_28_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_29_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_29_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_29_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_29_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_29_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_29_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_29_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_29_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_29_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_29_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_29_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_29_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_30_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_30_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_30_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_30_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_30_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_30_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_30_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_30_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_30_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_30_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_30_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_30_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_31_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_31_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_31_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_31_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_31_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_31_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_31_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_31_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_31_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_31_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_31_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_31_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_32_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_32_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_32_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_32_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_32_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_32_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_32_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_32_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_32_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_32_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_32_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_32_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_33_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_33_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_33_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_33_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_33_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_33_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_33_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_33_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_33_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_33_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_33_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_33_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_34_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_34_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_34_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_34_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_34_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_34_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_34_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_34_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_34_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_34_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_34_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_34_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_35_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_35_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_35_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_35_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_35_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_35_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_35_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_35_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_35_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_35_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_35_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_35_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_36_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_36_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_36_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_36_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_36_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_36_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_36_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_36_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_36_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_36_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_36_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_36_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_37_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_37_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_37_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_37_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_37_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_37_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_37_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_37_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_37_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_37_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_37_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_37_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_38_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_38_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_38_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_38_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_38_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_38_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_38_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_38_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_38_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_38_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_38_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_38_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_39_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_39_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_39_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_39_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_39_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_39_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_39_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_39_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_39_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_39_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_39_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_39_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln146_loc_channel_U(kernel_nlp_fifo_w6_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.03 seconds. CPU system time: 1.25 seconds. Elapsed time: 11.9 seconds; current allocated memory: 2.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_C_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_C_FT0' pipeline 'VITIS_LOOP_407_1_VITIS_LOOP_408_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_407_1_VITIS_LOOP_408_2' in module 'write_C_FT0', because the estimated Stream Port Number is 91, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1553.html
INFO: [RTGEN 206-104] Estimated max fanout for 'write_C_FT0' is 5248 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_4_32_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_81_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_C_FT0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.23 seconds; current allocated memory: 2.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FT0_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'FT0_level1' is 43589 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Finished creating RTL model for 'FT0_level1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.18 seconds. Elapsed time: 2 seconds; current allocated memory: 2.918 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FT0_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'FT0_level0' is 12480, found 3 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state4), (trunc_ln107_reg_5130 == 1'd0), (trunc_ln107_reg_5130 == 1'd1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'FT0_level0'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_FT0_level0_B1_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_FT0_level0_A1_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.58 seconds. CPU system time: 0.35 seconds. Elapsed time: 5.05 seconds; current allocated memory: 3.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_vC_for_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_vC_for_task0' pipeline 'VITIS_LOOP_57_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_vC_for_task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.08 seconds; current allocated memory: 3.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vC_for_task0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vA1_for_task1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vB1_for_task1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vB2_for_task1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vA2_for_task1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vC_for_task0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA1_for_task1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB1_for_task1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB2_for_task1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA2_for_task1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'vC_for_task0', 'vA1_for_task1', 'vB1_for_task1', 'vB2_for_task1', 'vA2_for_task1' and 'return' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process load_vB1_for_task1 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process load_vA1_for_task1 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process load_vA2_for_task1 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process load_vB2_for_task1 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-285] Implementing FIFO 'alpha_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B1_from_off_chip_to_S1_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A1_from_off_chip_to_S1_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A2_from_off_chip_to_S1_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B2_from_off_chip_to_S1_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_from_off_chip_to_S0_U(kernel_nlp_fifo_w128_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'vC_for_task0_c_U(kernel_nlp_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_to_off_chip_U(kernel_nlp_fifo_w128_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FT0_level0_U0_U(kernel_nlp_start_for_FT0_level0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_vC_for_task0_U0_U(kernel_nlp_start_for_store_vC_for_task0_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.193 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.15 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.59 seconds; current allocated memory: 3.212 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 23.13 seconds. CPU system time: 0.15 seconds. Elapsed time: 23.29 seconds; current allocated memory: 3.388 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 301.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 445.53 seconds. CPU system time: 7.71 seconds. Elapsed time: 458.98 seconds; current allocated memory: 3.123 GB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 448.19 seconds. Total CPU system time: 8.16 seconds. Total elapsed time: 462.21 seconds; peak allocated memory: 3.388 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Jan 10 12:35:40 2025...
