#HD: Setting Tcl Params:
	place.closeImportedSites == 1
	tcl.notrace == 1
	hd.visual == 0

#HD: Running synthesis for block cnn_layer_accel
ERROR: [Synth 8-1766] cannot open include file awe.vh [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:38]
ERROR: [Synth 8-1031] C_KERNAL_SIZE_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:66]
ERROR: [Synth 8-1031] C_MODE_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:67]
ERROR: [Synth 8-1031] C_P_OUTPUT_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:70]
ERROR: [Synth 8-1031] C_DATAIN_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:76]
ERROR: [Synth 8-1031] C_DATAIN_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:79]
ERROR: [Synth 8-1031] C_WEIGHT_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:81]
ERROR: [Synth 8-1031] C_WEIGHT_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:84]
ERROR: [Synth 8-1031] C_P_OUTPUT_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:88]
ERROR: [Synth 8-1031] C_P_OUTPUT_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:91]
ERROR: [Synth 8-1031] C_A_INPUT_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:96]
ERROR: [Synth 8-1031] C_B_INPUT_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:97]
ERROR: [Synth 8-1031] C_C_INPUT_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:98]
ERROR: [Synth 8-1031] C_A_INPUT_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:100]
ERROR: [Synth 8-1031] C_B_INPUT_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:101]
ERROR: [Synth 8-1031] C_C_INPUT_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:102]
ERROR: [Synth 8-1031] C_P_OUTPUT_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:104]
ERROR: [Synth 8-1031] C_P_OUTPUT_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:108]
ERROR: [Synth 8-1031] C_P_OUTPUT_WIDTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:111]
