
*** Running vivado
    with args -log RAT_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source RAT_wrapper.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source RAT_wrapper.tcl -notrace
Command: synth_design -top RAT_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 273.328 ; gain = 66.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAT_wrapper' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_WRAPPER.vhd:29]
INFO: [Synth 8-3491] module 'RAT_MCU' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:12' bound to instance 'CPU' of component 'RAT_MCU' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_WRAPPER.vhd:173]
INFO: [Synth 8-638] synthesizing module 'RAT_MCU' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:21]
INFO: [Synth 8-3491] module 'PC_MUX' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/PC_MUX.vhd:23' bound to instance 'P_MUX' of component 'PC_MUX' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:175]
INFO: [Synth 8-638] synthesizing module 'PC_MUX' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/PC_MUX.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'PC_MUX' (1#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/PC_MUX.vhd:29]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/PC.vhd:12' bound to instance 'P_CNT' of component 'PC' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:180]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/PC.vhd:20]
INFO: [Synth 8-4471] merging register 'PC_COUNT_reg[9:0]' into 'count_reg[9:0]' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/PC.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/PC.vhd:20]
INFO: [Synth 8-3491] module 'prog_rom' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/Assembly/prog_rom/prog_rom.vhd:21' bound to instance 'P_ROM' of component 'prog_rom' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:186]
INFO: [Synth 8-638] synthesizing module 'prog_rom' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/Assembly/prog_rom/prog_rom.vhd:29]
	Parameter INIT bound to: 20'b00000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0011110011111111001111001111001111001111001111111100111100111100111100111100111100111111110011111111001111110011111100111100111111111100000011011111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0001001000111110001000110011110000110100111111000000001001010101110011111100000000101100111111000000001001010101110011111100000000101101001111111100111111111111001111001111110011110011111100111100111100111100111111001111001111110011110011110011110011111111 
	Parameter INITP_04 bound to: 256'b1100111111111111001100111000001111111111110011001110000011111111111100110011100000111100111100111111111111001100111000001111001111001111111111110011001110001111001111001100111111110011000100001111111101111101001010100011001010001111111100001100011100000011 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011110011111111111100110011100000111100111111111111001100111000001111001111111111110011001110000011 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b1010000000000111011000000010110110100000000001100110000000101000101000000000010101100000001000111010000000000100011000000001111010100000000000110110000000011001101000000000001001100000000101001010000000000001011000000000111110100000000000000110000000001010 
	Parameter INIT_01 bound to: 256'b1010000000001111011000000000001110100000000011100110000000000111101000000000110101100000000001011010000000001100011000000000010110100000000010110110000000000101101000000000101001100000000001111010000000001001011000000011011110100000000010000110000000110010 
	Parameter INIT_02 bound to: 256'b1010000000010111011000000000000110100000000101100110000000000111101000000001010101100000000001001010000000010100011000000000011110100000000100110110000000000111101000000001001001100000000000101010000000010001011000000000001010100000000100000110000000000010 
	Parameter INIT_03 bound to: 256'b1010000000011111011000000000010110100000000111100110000000000101101000000001110101100000000001111010000000011100011000000000010010100000000110110110000000000111101000000001101001100000000001001010000000011001011000000000011110100000000110000110000000000111 
	Parameter INIT_04 bound to: 256'b1010000000100111011000000000011110100000001001100110000000000100101000000010010101100000000001111010000000100100011000000000000110100000001000110110000000000111101000000010001001100000000001001010000000100001011000000000010010100000001000000110000000000111 
	Parameter INIT_05 bound to: 256'b1010000000101111011000000000010010100000001011100110000000000100101000000010110101100000000001111010000000101100011000000000011110100000001010110110000000000101101000000010101001100000000001111010000000101001011000000000000110100000001010000110000000000111 
	Parameter INIT_06 bound to: 256'b1010000000110111011000000000011110100000001101100110000000000111101000000011010101100000000001011010000000110100011000000000011110100000001100110110000000000101101000000011001001100000000001111010000000110001011000000000010010100000001100000110000000000100 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010000100010100000001110110110000000000100101000000011101001100000000001001010000000111001011000000000011110100000001110000110000000000101 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0110111000000000011011010000000001101100000000000110101100000000011010100000000001101001000000000110100000000000011001110000000001100110000000010110010100000000011001000000000001100011000000000110001000000000011000010000101001100000000010100000000000000000 
	Parameter INIT_13 bound to: 256'b0110000100000001011000000000001101100010111111111000100111011000100100001110000110001001111010010100010110001001101000000000000001110100111111110111001111111111011100101111111101110001111111110111000000000000011011110000000001101110000001010110110100000011 
	Parameter INIT_14 bound to: 256'b0110000000100100011000010000001010001111011100010110101000000000011000110010000101100001000100001000111101110001011010100000000101100011000011100110000100000010100011110111000101100011001000010110000100000010100011110111000101101010000000000110001100100001 
	Parameter INIT_15 bound to: 256'b0110001100001000011000010000100110001111011100010110001100001000011000010000011110001111011100010110001100001000011000010000010110001111011100010110101000000000011000110000100001100001000000110110000000001111100011110111000101101010000000010110001100001110 
	Parameter INIT_16 bound to: 256'b0110000000011001100011110111000101100011000000110110000000010111100011110111000101101010000000010110001100000011011000010000101001100000000011111000111101110001011000110000100001100001000011111000111101110001011000110000100001100001000011011000111101110001 
	Parameter INIT_17 bound to: 256'b1000111101110001011000110000100001100001000011011000111101110001011010100000000001100011000010000110000100001001011000000001100110001111011100010110001100000011011000000010000110001111011100010110001100000011011000000001110110001111011100010110001100000011 
	Parameter INIT_18 bound to: 256'b0110000100001000011000000000011010001111011100010110001100000010011000000000100010001111011100010110001100000010011000010000101110001111011100010110001100000010011000000000101110001111011100010110101000000001011000110000001001100001000001100110000000001000 
	Parameter INIT_19 bound to: 256'b0110000000000111100011110111000101100011000000010110000100001011100011110111000101100011000000010110000000001011100011110111000101101010000000000110001100000001011000000000011110001111011100010110001100000011011000000000110110001111011100010110001100000011 
	Parameter INIT_1A bound to: 256'b1000111101110001011000110000000101100001000010101000111101110001011000110000000101100001000010010110000000001001100011110111000101100011000000100110000100001101100011110111000101100011000000100110000100000110011000000000100110001111011100010110001100000001 
	Parameter INIT_1B bound to: 256'b0100100110001000000010010000111100101001001000101000000000000010100100001100100101000001100001010100000010000100011000010001010101100000000101001001000011001001010000011000010101000000100001000100001010000110011000100000001101100001000101110110000000010100 
	Parameter INIT_1C bound to: 256'b1000111010101010010100100100100101001001100100000000100100001111000010010000000100001001000000010000100100000001000010010000000100101001001000101000111111111001011000010001010001100000000110100011000000100110010000110100101010001110001110100101000101001001 
	Parameter INIT_1D bound to: 256'b0010100100100011100011111111100101100001000101000110000000010000001100000010011001000011010010101000111011111010010100110100100101001001100110000000100100001111001010010010001110001111111110010110000100010100011000000001011000110000001001100100001101001010 
	Parameter INIT_1E bound to: 256'b0100100000001001010000101000011010100000000000111000111111111001011000010001010001100000000011000011000000100110010000110100101010001111011010100101010001001001010010011010000000001001000011110000100100000001000010010000000100001001000000010000100100000001 
	Parameter INIT_1F bound to: 256'b0100111100011010100000000000001010001111101000111100001100000001100100001100100101001000100001010100011110000100100001110000000110001111110010001000100000000001100011111100001000001010000000001001000011001001010001111000010001001000100001010100011100000001 
	Parameter INIT_20 bound to: 256'b1000100000000001100100001100100101001000100001000100011110000101010000101000011001000010100000010100001010000001100100000101100001100010000000001011000001001000000011110000000101101101000000110100111100011010010001110000100101001000000000010110111000000101 
	Parameter INIT_21 bound to: 256'b0100010110000010010010111000001101000110100000100010101100100101100000000000001001000101100010000100011010001000100000000000001010010000000110111100111000000001100000110000000110000111000000010100100000000001011011010000001110010000001010111100110100000001 
	Parameter INIT_22 bound to: 256'b1001000110010000010011011000100101101101000000001001000110000010000011010000000010010001100100110000101100110000010001011000100101001100100010010110110000000010100100010100101100001011101100000100111001011001100000000000001010010001000110110100101101110000 
	Parameter INIT_23 bound to: 256'b0110000100001011100011110111000101101010000000000110001100000010011000010000101001100000000111100100001010000110011000100000000010010001110010000110001011100000100100011100001000001100000000000000110001000000010011000101100101001101100010010110110100000001 
	Parameter INIT_24 bound to: 256'b0110001100000010011000010000101001100000000110100100001010000110011000100000000010010010011000000110001011100000100100100101101000001100000000000000110010000000010011000101100110001111011100010110001100000010011000010000110010001111011100010110001100000010 
	Parameter INIT_25 bound to: 256'b0100001010000110011000100000000010010010111110000110001011100000100100101111001000001100000000000000110000100000010011000101100110001111011100010110001100000010011000010000110010001111011100010110001100000010011000010000101110001111011100010110101000000000 
	Parameter INIT_26 bound to: 256'b0110001100000001011000010000101101100000000101000100001010000110011000100000000010010011011000000110001011100000100100110101101000001100000000000000110000010000010011000101100110001111011100010110101000000000011000110000000101100001000010110110000000010001 
	Parameter INIT_27 bound to: 256'b0110000100001000100011110111000101101010000000000110001100000001011000010000011101100000000010010100001010000110011000100000000010010011110010000110001011100000100100111100001000001100000000000000110000000001010011000101100110001111011100010110101000000000 
	Parameter INIT_28 bound to: 256'b0110000100001100100011110111000101101010000000000110001100000001011000010000101101100000000010010100001010000110011000100000000010010100010010000110001011100000100101000100001000001100000000000000110000000100010011000101100110001111011100010110001100000001 
	Parameter INIT_29 bound to: 256'b0110000100001010100011110111000101101010000000000110001100000001011000010000100101100000000001110100001010000110011000100000000010010100110010000110001011100000100101001100001000001100000000000000110000000010010011000101100110001111011100010110001100000001 
	Parameter INIT_2A bound to: 256'b0110000100001010100011110111000101101010000000000110001100000001011000010000100101100000000010110100001010000110011000100000000010010101010010000110001011100000100101010100001000001100000000000000110000001000010011000101100110001111011100010110001100000001 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000001010001111011100010110001100000001 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b1000110111101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_1024_x_18' to cell 'RAMB16_S18' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/Assembly/prog_rom/prog_rom.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'prog_rom' (3#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/Assembly/prog_rom/prog_rom.vhd:29]
INFO: [Synth 8-3491] module 'CONTROL_UNIT' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/CONTROL_UNIT.vhd:12' bound to instance 'C_UNIT' of component 'CONTROL_UNIT' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:189]
INFO: [Synth 8-638] synthesizing module 'CONTROL_UNIT' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/CONTROL_UNIT.vhd:31]
INFO: [Synth 8-226] default block is never used [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/CONTROL_UNIT.vhd:59]
WARNING: [Synth 8-614] signal 'INT' is read in the process but is not in the sensitivity list [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/CONTROL_UNIT.vhd:51]
WARNING: [Synth 8-614] signal 'C' is read in the process but is not in the sensitivity list [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/CONTROL_UNIT.vhd:51]
WARNING: [Synth 8-614] signal 'Z' is read in the process but is not in the sensitivity list [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/CONTROL_UNIT.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'CONTROL_UNIT' (4#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/CONTROL_UNIT.vhd:31]
INFO: [Synth 8-3491] module 'RF_MUX' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RF_MUX.vhd:10' bound to instance 'R_MUX' of component 'RF_MUX' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:201]
INFO: [Synth 8-638] synthesizing module 'RF_MUX' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RF_MUX.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RF_MUX.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'RF_MUX' (5#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RF_MUX.vhd:18]
INFO: [Synth 8-3491] module 'REG_FILE' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/REG_FILE.vhd:11' bound to instance 'R_FILE' of component 'REG_FILE' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:205]
INFO: [Synth 8-638] synthesizing module 'REG_FILE' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/REG_FILE.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'REG_FILE' (6#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/REG_FILE.vhd:19]
INFO: [Synth 8-3491] module 'ALU_MUX' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/ALU_MUX.vhd:11' bound to instance 'A_MUX' of component 'ALU_MUX' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:209]
INFO: [Synth 8-638] synthesizing module 'ALU_MUX' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/ALU_MUX.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/ALU_MUX.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ALU_MUX' (7#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/ALU_MUX.vhd:17]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/ALU.vhd:12' bound to instance 'A_UNIT' of component 'ALU' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:213]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/ALU.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/ALU.vhd:21]
INFO: [Synth 8-3491] module 'FLAGS' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/FLAGS.vhd:11' bound to instance 'F_UNIT' of component 'FLAGS' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:217]
INFO: [Synth 8-638] synthesizing module 'FLAGS' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/FLAGS.vhd:16]
WARNING: [Synth 8-614] signal 's_SHAD_Z' is read in the process but is not in the sensitivity list [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/FLAGS.vhd:29]
WARNING: [Synth 8-614] signal 's_SHAD_C' is read in the process but is not in the sensitivity list [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/FLAGS.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'FLAGS' (9#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/FLAGS.vhd:16]
INFO: [Synth 8-3491] module 'SP' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/SP.vhd:13' bound to instance 'SP_UNIT' of component 'SP' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:222]
INFO: [Synth 8-638] synthesizing module 'SP' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/SP.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'SP' (10#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/SP.vhd:22]
INFO: [Synth 8-3491] module 'SCR_ADDR_MUX' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/SCR_ADDR_MUX.vhd:11' bound to instance 'SCR_MUX_ADDR' of component 'SCR_ADDR_MUX' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:226]
INFO: [Synth 8-638] synthesizing module 'SCR_ADDR_MUX' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/SCR_ADDR_MUX.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/SCR_ADDR_MUX.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'SCR_ADDR_MUX' (11#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/SCR_ADDR_MUX.vhd:19]
INFO: [Synth 8-3491] module 'SCR_DATA_MUX' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/SCR_DATA_MUX.vhd:10' bound to instance 'SCR_MUX_DATA' of component 'SCR_DATA_MUX' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:231]
INFO: [Synth 8-638] synthesizing module 'SCR_DATA_MUX' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/SCR_DATA_MUX.vhd:16]
INFO: [Synth 8-226] default block is never used [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/SCR_DATA_MUX.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'SCR_DATA_MUX' (12#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/SCR_DATA_MUX.vhd:16]
INFO: [Synth 8-3491] module 'SCR' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/SCR.vhd:13' bound to instance 'SCR_UNIT' of component 'SCR' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:234]
INFO: [Synth 8-638] synthesizing module 'SCR' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/SCR.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'SCR' (13#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/SCR.vhd:20]
INFO: [Synth 8-3491] module 'I' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/I.vhd:10' bound to instance 'I_UNIT' of component 'I' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:238]
INFO: [Synth 8-638] synthesizing module 'I' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/I.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'I' (14#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/I.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'RAT_MCU' (15#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd:21]
INFO: [Synth 8-3491] module 'SEVEN_SEG_DRIVER' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/SEVEN_SEG_DRIVER.vhd:15' bound to instance 'SEVEN_SEG' of component 'SEVEN_SEG_DRIVER' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_WRAPPER.vhd:177]
INFO: [Synth 8-638] synthesizing module 'SEVEN_SEG_DRIVER' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/SEVEN_SEG_DRIVER.vhd:22]
INFO: [Synth 8-3491] module 'binToBCD' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/BIN_TO_BCD.vhd:10' bound to instance 'BIN_TO_BCD' of component 'binToBCD' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/SEVEN_SEG_DRIVER.vhd:42]
INFO: [Synth 8-638] synthesizing module 'binToBCD' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/BIN_TO_BCD.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'binToBCD' (16#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/BIN_TO_BCD.vhd:16]
INFO: [Synth 8-226] default block is never used [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/SEVEN_SEG_DRIVER.vhd:104]
INFO: [Synth 8-4471] merging register 's_DIGIT_VAL_reg[3:0]' into 'v_DIGIT_VAL_reg[3:0]' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/SEVEN_SEG_DRIVER.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'SEVEN_SEG_DRIVER' (17#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/SEVEN_SEG_DRIVER.vhd:22]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/UART_TX_CTRL.vhd:53' bound to instance 'UART' of component 'UART_TX_CTRL' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_WRAPPER.vhd:181]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/UART_TX_CTRL.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (18#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/UART_TX_CTRL.vhd:61]
INFO: [Synth 8-3491] module 'INT_HANDLER' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/INT_HANDLER.vhd:13' bound to instance 'INT_SEC' of component 'INT_HANDLER' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_WRAPPER.vhd:184]
INFO: [Synth 8-638] synthesizing module 'INT_HANDLER' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/INT_HANDLER.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'INT_HANDLER' (19#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/INT_HANDLER.vhd:18]
INFO: [Synth 8-3491] module 'static_VGA_wrapper' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/static_VGA_wrapper.vhd:47' bound to instance 'VGA_DRIVE' of component 'static_VGA_wrapper' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_WRAPPER.vhd:187]
INFO: [Synth 8-638] synthesizing module 'static_VGA_wrapper' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/static_VGA_wrapper.vhd:63]
INFO: [Synth 8-3491] module 'clk_div2' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/clock_div2.vhd:32' bound to instance 'clk_divider_1' of component 'clk_div2' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/static_VGA_wrapper.vhd:114]
INFO: [Synth 8-638] synthesizing module 'clk_div2' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/clock_div2.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'clk_div2' (20#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/clock_div2.vhd:37]
INFO: [Synth 8-3491] module 'clk_div2' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/clock_div2.vhd:32' bound to instance 'clk_divider_2' of component 'clk_div2' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/static_VGA_wrapper.vhd:117]
INFO: [Synth 8-3491] module 'clk_div2' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/clock_div2.vhd:32' bound to instance 'clk_divider_3' of component 'clk_div2' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/static_VGA_wrapper.vhd:120]
INFO: [Synth 8-3491] module 'clk_div2' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/clock_div2.vhd:32' bound to instance 'clk_divider_4' of component 'clk_div2' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/static_VGA_wrapper.vhd:123]
INFO: [Synth 8-3491] module 'vgaDriverBuffer' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/vgaDriverBuffer.vhd:19' bound to instance 'VGA_module' of component 'vgaDriverBuffer' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/static_VGA_wrapper.vhd:126]
INFO: [Synth 8-638] synthesizing module 'vgaDriverBuffer' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/vgaDriverBuffer.vhd:32]
INFO: [Synth 8-3491] module 'ram2k_8' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/ram2k_8.vhd:17' bound to instance 'frameBuffer' of component 'ram2k_8' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/vgaDriverBuffer.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ram2k_8' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/ram2k_8.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ram2k_8' (21#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/ram2k_8.vhd:27]
INFO: [Synth 8-3491] module 'VGAdrive' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/VGAdrive.vhd:19' bound to instance 'vga_out' of component 'VGAdrive' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/vgaDriverBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'VGAdrive' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/VGAdrive.vhd:44]
INFO: [Synth 8-4471] merging register 'row_reg[9:0]' into 'vertical_reg[9:0]' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/VGAdrive.vhd:109]
INFO: [Synth 8-4471] merging register 'column_reg[9:0]' into 'horizontal_reg[9:0]' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/VGAdrive.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'VGAdrive' (22#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/VGAdrive.vhd:44]
INFO: [Synth 8-3491] module 'vga_clk_div' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/vga_clk_div.vhd:14' bound to instance 'vga_clk' of component 'vga_clk_div' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/vgaDriverBuffer.vhd:106]
INFO: [Synth 8-638] synthesizing module 'vga_clk_div' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/vga_clk_div.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'vga_clk_div' (23#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/vga_clk_div.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'vgaDriverBuffer' (24#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/vgaDriverBuffer.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'static_VGA_wrapper' (25#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/static_VGA_wrapper.vhd:63]
INFO: [Synth 8-3491] module 'TIMER' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/TIMER.vhd:11' bound to instance 'Timer_CLK' of component 'TIMER' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_WRAPPER.vhd:192]
INFO: [Synth 8-638] synthesizing module 'TIMER' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/TIMER.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'TIMER' (26#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/TIMER.vhd:18]
INFO: [Synth 8-3491] module 'NES_CONTROLLER_READER' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/NES_CONTROLLER_READER.vhd:12' bound to instance 'NES_CONTROLLER' of component 'NES_CONTROLLER_READER' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_WRAPPER.vhd:195]
INFO: [Synth 8-638] synthesizing module 'NES_CONTROLLER_READER' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/NES_CONTROLLER_READER.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'NES_CONTROLLER_READER' (27#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/NES_CONTROLLER_READER.vhd:19]
INFO: [Synth 8-3491] module 'pseudo_random' declared at 'C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAND_NUMBER.vhd:10' bound to instance 'R_NUMBER' of component 'pseudo_random' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_WRAPPER.vhd:199]
INFO: [Synth 8-638] synthesizing module 'pseudo_random' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAND_NUMBER.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'pseudo_random' (28#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAND_NUMBER.vhd:14]
WARNING: [Synth 8-614] signal 's_sec' is read in the process but is not in the sensitivity list [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_WRAPPER.vhd:207]
WARNING: [Synth 8-614] signal 's_min' is read in the process but is not in the sensitivity list [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_WRAPPER.vhd:207]
WARNING: [Synth 8-614] signal 's_RAND_NUM' is read in the process but is not in the sensitivity list [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_WRAPPER.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'RAT_wrapper' (29#1) [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_WRAPPER.vhd:29]
WARNING: [Synth 8-3331] design NES_CONTROLLER_READER has unconnected port RST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 312.363 ; gain = 105.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 312.363 ; gain = 105.152
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/constrs_1/new/constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'INT'. [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/constrs_1/new/constraint.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/constrs_1/new/constraint.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'INT'. [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/constrs_1/new/constraint.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/constrs_1/new/constraint.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RAT_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RAT_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAMB16_S18 => RAMB18E1: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 595.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 595.203 ; gain = 387.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 595.203 ; gain = 387.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 595.203 ; gain = 387.992
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "I_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_OPY_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IO_STRB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_INCR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_DECR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_WE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_DATA_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_C_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_C_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_LD_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC_MUX_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_WR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_ADDR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Z" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_RESULT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "READY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "txState" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "bitIndex" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "INT_OUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_clkf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'NES_CONTROLLER_READER'
INFO: [Synth 8-5545] ROM "STATE_COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE_COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE_COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "STATE_COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "r_LEDS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_1_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_2_in" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'temp_RESULT_reg' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/ALU.vhd:33]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [C:/Users/Starr/Desktop/FINAL_PROJECT_CPE_233_WINTER_2017_STARR_GAZALI/RATPUTER/RATPUTER.srcs/sources_1/imports/new/ALU.vhd:85]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   latch |                             0000 |                             0000
                  read_a |                             0001 |                             0001
                  read_b |                             0010 |                             0010
                read_sel |                             0011 |                             0011
               read_strt |                             0100 |                             0100
                 read_up |                             0101 |                             0101
               read_down |                             0110 |                             0110
               read_left |                             0111 |                             0111
              read_right |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'NES_CONTROLLER_READER'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 595.203 ; gain = 387.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 24    
	   9 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 11    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	  16 Input      8 Bit        Muxes := 1     
	  51 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  51 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 40    
	  51 Input      1 Bit        Muxes := 12    
	  48 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 9     
	  14 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RAT_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module PC_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CONTROL_UNIT 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  51 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  51 Input      2 Bit        Muxes := 2     
	  51 Input      1 Bit        Muxes := 12    
	  48 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
Module RF_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module ALU_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module FLAGS 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SP 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module SCR_ADDR_MUX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module SCR_DATA_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module I 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module binToBCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 18    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 12    
Module SEVEN_SEG_DRIVER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module UART_TX_CTRL 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module INT_HANDLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VGAdrive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module vga_clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TIMER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NES_CONTROLLER_READER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 13    
Module pseudo_random 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 595.203 ; gain = 387.992
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CPU/C_UNIT/PC_MUX_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/A_UNIT/Z" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "UART/txState" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VGA_DRIVE/clk_divider_1/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VGA_DRIVE/clk_divider_1/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VGA_DRIVE/VGA_module/vga_clk/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VGA_DRIVE/VGA_module/vga_clk/tmp_clkf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Timer_CLK/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Timer_CLK/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NES_CONTROLLER/NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NES_CONTROLLER/NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NES_CONTROLLER/STATE_COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NES_CONTROLLER/STATE_COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "r_LEDS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O320" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_1_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_2_in" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design RAT_wrapper has port SEVEN_SEG_CATHODE[7] driven by constant 1
WARNING: [Synth 8-3917] design RAT_wrapper has port R_OUT[0] driven by constant 0
WARNING: [Synth 8-3917] design RAT_wrapper has port G_OUT[0] driven by constant 0
WARNING: [Synth 8-3917] design RAT_wrapper has port B_OUT[1] driven by constant 0
WARNING: [Synth 8-3917] design RAT_wrapper has port B_OUT[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 595.203 ; gain = 387.992
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 595.203 ; gain = 387.992

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM VGA_DRIVE/VGA_module/frameBuffer/mem_reg to conserve power
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+---------------------+---------------+----------------+
|Module Name  | RTL Object          | Depth x Width | Implemented As | 
+-------------+---------------------+---------------+----------------+
|CONTROL_UNIT | RF_WR               | 128x1         | LUT            | 
|CONTROL_UNIT | FLG_C_LD            | 128x1         | LUT            | 
|CONTROL_UNIT | FLG_Z_LD            | 128x1         | LUT            | 
|RAT_wrapper  | CPU/C_UNIT/RF_WR    | 128x1         | LUT            | 
|RAT_wrapper  | CPU/C_UNIT/FLG_C_LD | 128x1         | LUT            | 
|RAT_wrapper  | CPU/C_UNIT/FLG_Z_LD | 128x1         | LUT            | 
+-------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAT_wrapper | VGA_DRIVE/VGA_module/frameBuffer/mem_reg | 2 K x 8                | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------+-----------+----------------------+------------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives       | 
+------------+-------------------------+-----------+----------------------+------------------+
|RAT_wrapper | CPU/R_FILE/regFile_reg  | Implied   | 32 x 8               | RAM32X1D x 8     | 
|RAT_wrapper | CPU/SCR_UNIT/s_SRAM_reg | Implied   | 256 x 10             | RAM256X1S x 10   | 
+------------+-------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\UART/txData_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART/txData_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SEVEN_SEG/ANODE_reg[0] )
WARNING: [Synth 8-3332] Sequential element (SEVEN_SEG/ANODE_reg[0]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (UART/txData_reg[9]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (UART/txData_reg[0]) is unused and will be removed from module RAT_wrapper.
INFO: [Synth 8-3886] merging instance 'i_13/SEVEN_SEG/count_reg[19]' (FDC) to 'i_13/SEVEN_SEG/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_13/SEVEN_SEG/count_reg[21]' (FDC) to 'i_13/SEVEN_SEG/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_13/SEVEN_SEG/count_reg[25]' (FDC) to 'i_13/SEVEN_SEG/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_13/SEVEN_SEG/count_reg[26]' (FDC) to 'i_13/SEVEN_SEG/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_13/SEVEN_SEG/count_reg[28]' (FDC) to 'i_13/SEVEN_SEG/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_13/SEVEN_SEG/count_reg[22]' (FDC) to 'i_13/SEVEN_SEG/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_13/SEVEN_SEG/count_reg[20]' (FDC) to 'i_13/SEVEN_SEG/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_13/SEVEN_SEG/count_reg[24]' (FDC) to 'i_13/SEVEN_SEG/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_13/SEVEN_SEG/count_reg[27]' (FDC) to 'i_13/SEVEN_SEG/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_13/SEVEN_SEG/count_reg[23]' (FDC) to 'i_13/SEVEN_SEG/count_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/\SEVEN_SEG/count_reg[29] )
WARNING: [Synth 8-3332] Sequential element (CPU/A_UNIT/temp_RESULT_reg[8]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/A_UNIT/temp_RESULT_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/A_UNIT/temp_RESULT_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/A_UNIT/temp_RESULT_reg[5]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/A_UNIT/temp_RESULT_reg[4]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/A_UNIT/temp_RESULT_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/A_UNIT/temp_RESULT_reg[2]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/A_UNIT/temp_RESULT_reg[1]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/A_UNIT/temp_RESULT_reg[0]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (SEVEN_SEG/count_reg[19]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (SEVEN_SEG/count_reg[20]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (SEVEN_SEG/count_reg[21]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (SEVEN_SEG/count_reg[22]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (SEVEN_SEG/count_reg[23]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (SEVEN_SEG/count_reg[24]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (SEVEN_SEG/count_reg[25]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (SEVEN_SEG/count_reg[26]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (SEVEN_SEG/count_reg[27]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (SEVEN_SEG/count_reg[28]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (SEVEN_SEG/count_reg[29]) is unused and will be removed from module RAT_wrapper.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 595.203 ; gain = 387.992
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 595.203 ; gain = 387.992

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 595.203 ; gain = 387.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 595.203 ; gain = 387.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 612.707 ; gain = 405.496
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 612.707 ; gain = 405.496

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 612.707 ; gain = 405.496
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 612.707 ; gain = 405.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 612.707 ; gain = 405.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 612.707 ; gain = 405.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 612.707 ; gain = 405.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 612.707 ; gain = 405.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 612.707 ; gain = 405.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    72|
|3     |LUT1       |   189|
|4     |LUT2       |   115|
|5     |LUT3       |    51|
|6     |LUT4       |    84|
|7     |LUT5       |   122|
|8     |LUT6       |   264|
|9     |MUXF7      |     6|
|10    |RAM256X1S  |    10|
|11    |RAM32X1D   |     8|
|12    |RAMB16_S18 |     1|
|13    |RAMB18E1   |     1|
|14    |FDCE       |    38|
|15    |FDRE       |   348|
|16    |FDSE       |     1|
|17    |LD         |     1|
|18    |IBUF       |    11|
|19    |OBUF       |    37|
+------+-----------+------+

Report Instance Areas: 
+------+------------------+----------------------+------+
|      |Instance          |Module                |Cells |
+------+------------------+----------------------+------+
|1     |top               |                      |  1362|
|2     |  CPU             |RAT_MCU               |   350|
|3     |    A_UNIT        |ALU                   |    12|
|4     |    C_UNIT        |CONTROL_UNIT          |    20|
|5     |    F_UNIT        |FLAGS                 |    10|
|6     |    I_UNIT        |I                     |     1|
|7     |    P_CNT         |PC                    |    20|
|8     |    P_ROM         |prog_rom              |   231|
|9     |    R_FILE        |REG_FILE              |    25|
|10    |    SCR_UNIT      |SCR                   |    10|
|11    |    SP_UNIT       |SP                    |    21|
|12    |  INT_SEC         |INT_HANDLER           |    20|
|13    |  NES_CONTROLLER  |NES_CONTROLLER_READER |   269|
|14    |  R_NUMBER        |pseudo_random         |    29|
|15    |  SEVEN_SEG       |SEVEN_SEG_DRIVER      |   103|
|16    |  Timer_CLK       |TIMER                 |   122|
|17    |  UART            |UART_TX_CTRL          |   133|
|18    |  VGA_DRIVE       |static_VGA_wrapper    |   236|
|19    |    VGA_module    |vgaDriverBuffer       |   153|
|20    |      frameBuffer |ram2k_8               |     1|
|21    |      vga_clk     |vga_clk_div           |    83|
|22    |      vga_out     |VGAdrive              |    69|
|23    |    clk_divider_1 |clk_div2              |    83|
+------+------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 612.707 ; gain = 405.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 612.707 ; gain = 122.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 612.707 ; gain = 405.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LD => LDCE: 1 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAMB16_S18 => RAMB18E1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
198 Infos, 41 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 612.707 ; gain = 405.496
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 612.707 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 21:37:45 2017...
