;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Relais */
Relais__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Relais__0__MASK EQU 0x20
Relais__0__PC EQU CYREG_IO_PC_PRT15_PC5
Relais__0__PORT EQU 15
Relais__0__SHIFT EQU 5
Relais__AG EQU CYREG_PRT15_AG
Relais__AMUX EQU CYREG_PRT15_AMUX
Relais__BIE EQU CYREG_PRT15_BIE
Relais__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Relais__BYP EQU CYREG_PRT15_BYP
Relais__CTL EQU CYREG_PRT15_CTL
Relais__DM0 EQU CYREG_PRT15_DM0
Relais__DM1 EQU CYREG_PRT15_DM1
Relais__DM2 EQU CYREG_PRT15_DM2
Relais__DR EQU CYREG_PRT15_DR
Relais__INP_DIS EQU CYREG_PRT15_INP_DIS
Relais__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Relais__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Relais__LCD_EN EQU CYREG_PRT15_LCD_EN
Relais__MASK EQU 0x20
Relais__PORT EQU 15
Relais__PRT EQU CYREG_PRT15_PRT
Relais__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Relais__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Relais__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Relais__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Relais__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Relais__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Relais__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Relais__PS EQU CYREG_PRT15_PS
Relais__SHIFT EQU 5
Relais__SLW EQU CYREG_PRT15_SLW

/* Rx_GSM */
Rx_GSM__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Rx_GSM__0__MASK EQU 0x08
Rx_GSM__0__PC EQU CYREG_PRT2_PC3
Rx_GSM__0__PORT EQU 2
Rx_GSM__0__SHIFT EQU 3
Rx_GSM__AG EQU CYREG_PRT2_AG
Rx_GSM__AMUX EQU CYREG_PRT2_AMUX
Rx_GSM__BIE EQU CYREG_PRT2_BIE
Rx_GSM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_GSM__BYP EQU CYREG_PRT2_BYP
Rx_GSM__CTL EQU CYREG_PRT2_CTL
Rx_GSM__DM0 EQU CYREG_PRT2_DM0
Rx_GSM__DM1 EQU CYREG_PRT2_DM1
Rx_GSM__DM2 EQU CYREG_PRT2_DM2
Rx_GSM__DR EQU CYREG_PRT2_DR
Rx_GSM__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_GSM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rx_GSM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_GSM__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_GSM__MASK EQU 0x08
Rx_GSM__PORT EQU 2
Rx_GSM__PRT EQU CYREG_PRT2_PRT
Rx_GSM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_GSM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_GSM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_GSM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_GSM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_GSM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_GSM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_GSM__PS EQU CYREG_PRT2_PS
Rx_GSM__SHIFT EQU 3
Rx_GSM__SLW EQU CYREG_PRT2_SLW

/* Rx_SIG */
Rx_SIG__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Rx_SIG__0__MASK EQU 0x20
Rx_SIG__0__PC EQU CYREG_PRT2_PC5
Rx_SIG__0__PORT EQU 2
Rx_SIG__0__SHIFT EQU 5
Rx_SIG__AG EQU CYREG_PRT2_AG
Rx_SIG__AMUX EQU CYREG_PRT2_AMUX
Rx_SIG__BIE EQU CYREG_PRT2_BIE
Rx_SIG__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_SIG__BYP EQU CYREG_PRT2_BYP
Rx_SIG__CTL EQU CYREG_PRT2_CTL
Rx_SIG__DM0 EQU CYREG_PRT2_DM0
Rx_SIG__DM1 EQU CYREG_PRT2_DM1
Rx_SIG__DM2 EQU CYREG_PRT2_DM2
Rx_SIG__DR EQU CYREG_PRT2_DR
Rx_SIG__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_SIG__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rx_SIG__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_SIG__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_SIG__MASK EQU 0x20
Rx_SIG__PORT EQU 2
Rx_SIG__PRT EQU CYREG_PRT2_PRT
Rx_SIG__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_SIG__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_SIG__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_SIG__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_SIG__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_SIG__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_SIG__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_SIG__PS EQU CYREG_PRT2_PS
Rx_SIG__SHIFT EQU 5
Rx_SIG__SLW EQU CYREG_PRT2_SLW

/* Tx_GSM */
Tx_GSM__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Tx_GSM__0__MASK EQU 0x10
Tx_GSM__0__PC EQU CYREG_PRT2_PC4
Tx_GSM__0__PORT EQU 2
Tx_GSM__0__SHIFT EQU 4
Tx_GSM__AG EQU CYREG_PRT2_AG
Tx_GSM__AMUX EQU CYREG_PRT2_AMUX
Tx_GSM__BIE EQU CYREG_PRT2_BIE
Tx_GSM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_GSM__BYP EQU CYREG_PRT2_BYP
Tx_GSM__CTL EQU CYREG_PRT2_CTL
Tx_GSM__DM0 EQU CYREG_PRT2_DM0
Tx_GSM__DM1 EQU CYREG_PRT2_DM1
Tx_GSM__DM2 EQU CYREG_PRT2_DM2
Tx_GSM__DR EQU CYREG_PRT2_DR
Tx_GSM__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_GSM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Tx_GSM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_GSM__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_GSM__MASK EQU 0x10
Tx_GSM__PORT EQU 2
Tx_GSM__PRT EQU CYREG_PRT2_PRT
Tx_GSM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_GSM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_GSM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_GSM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_GSM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_GSM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_GSM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_GSM__PS EQU CYREG_PRT2_PS
Tx_GSM__SHIFT EQU 4
Tx_GSM__SLW EQU CYREG_PRT2_SLW

/* Tx_SIG */
Tx_SIG__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Tx_SIG__0__MASK EQU 0x40
Tx_SIG__0__PC EQU CYREG_PRT2_PC6
Tx_SIG__0__PORT EQU 2
Tx_SIG__0__SHIFT EQU 6
Tx_SIG__AG EQU CYREG_PRT2_AG
Tx_SIG__AMUX EQU CYREG_PRT2_AMUX
Tx_SIG__BIE EQU CYREG_PRT2_BIE
Tx_SIG__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_SIG__BYP EQU CYREG_PRT2_BYP
Tx_SIG__CTL EQU CYREG_PRT2_CTL
Tx_SIG__DM0 EQU CYREG_PRT2_DM0
Tx_SIG__DM1 EQU CYREG_PRT2_DM1
Tx_SIG__DM2 EQU CYREG_PRT2_DM2
Tx_SIG__DR EQU CYREG_PRT2_DR
Tx_SIG__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_SIG__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Tx_SIG__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_SIG__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_SIG__MASK EQU 0x40
Tx_SIG__PORT EQU 2
Tx_SIG__PRT EQU CYREG_PRT2_PRT
Tx_SIG__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_SIG__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_SIG__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_SIG__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_SIG__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_SIG__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_SIG__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_SIG__PS EQU CYREG_PRT2_PS
Tx_SIG__SHIFT EQU 6
Tx_SIG__SLW EQU CYREG_PRT2_SLW

/* UART_GSM_BUART */
UART_GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_GSM_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_GSM_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_GSM_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_GSM_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_GSM_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_GSM_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_GSM_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_GSM_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
UART_GSM_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_GSM_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
UART_GSM_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_GSM_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_GSM_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_GSM_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
UART_GSM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_GSM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_GSM_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_GSM_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_GSM_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_GSM_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_GSM_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
UART_GSM_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
UART_GSM_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_GSM_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_GSM_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_GSM_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_GSM_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_GSM_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_GSM_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_GSM_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_GSM_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_GSM_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_GSM_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_GSM_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_GSM_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_GSM_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_GSM_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_GSM_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_GSM_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_GSM_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_GSM_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_GSM_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_GSM_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_GSM_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_GSM_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_GSM_BUART_sRX_RxSts__3__POS EQU 3
UART_GSM_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_GSM_BUART_sRX_RxSts__4__POS EQU 4
UART_GSM_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_GSM_BUART_sRX_RxSts__5__POS EQU 5
UART_GSM_BUART_sRX_RxSts__MASK EQU 0x38
UART_GSM_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_GSM_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_GSM_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB12_A0
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB12_A1
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB12_D0
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB12_D1
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB12_F0
UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB12_F1
UART_GSM_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_GSM_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
UART_GSM_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
UART_GSM_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_GSM_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
UART_GSM_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
UART_GSM_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_GSM_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_GSM_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
UART_GSM_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
UART_GSM_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_GSM_BUART_sTX_TxSts__0__POS EQU 0
UART_GSM_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_GSM_BUART_sTX_TxSts__1__POS EQU 1
UART_GSM_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_GSM_BUART_sTX_TxSts__2__POS EQU 2
UART_GSM_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_GSM_BUART_sTX_TxSts__3__POS EQU 3
UART_GSM_BUART_sTX_TxSts__MASK EQU 0x0F
UART_GSM_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_GSM_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_GSM_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB15_ST

/* UART_GSM_IntClock */
UART_GSM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_GSM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_GSM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_GSM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_GSM_IntClock__INDEX EQU 0x00
UART_GSM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_GSM_IntClock__PM_ACT_MSK EQU 0x01
UART_GSM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_GSM_IntClock__PM_STBY_MSK EQU 0x01

/* UART_SIG_BUART */
UART_SIG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_SIG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_SIG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_SIG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_SIG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_SIG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_SIG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_SIG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_SIG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_SIG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_SIG_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
UART_SIG_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_SIG_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
UART_SIG_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_SIG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_SIG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_SIG_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
UART_SIG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_SIG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_SIG_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_SIG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_SIG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_SIG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_SIG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
UART_SIG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
UART_SIG_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_SIG_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_SIG_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_SIG_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_SIG_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_SIG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_SIG_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_SIG_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_SIG_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_SIG_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_SIG_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_SIG_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_SIG_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_SIG_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_SIG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_SIG_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_SIG_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_SIG_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_SIG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_SIG_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_SIG_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_SIG_BUART_sRX_RxSts__3__POS EQU 3
UART_SIG_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_SIG_BUART_sRX_RxSts__4__POS EQU 4
UART_SIG_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_SIG_BUART_sRX_RxSts__5__POS EQU 5
UART_SIG_BUART_sRX_RxSts__MASK EQU 0x38
UART_SIG_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_SIG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_SIG_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
UART_SIG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1
UART_SIG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_SIG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_SIG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_SIG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_SIG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_SIG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_SIG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_SIG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_SIG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_SIG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_SIG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_SIG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_SIG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_SIG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_SIG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_SIG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_SIG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_SIG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_SIG_BUART_sTX_TxSts__0__POS EQU 0
UART_SIG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_SIG_BUART_sTX_TxSts__1__POS EQU 1
UART_SIG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_SIG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_SIG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_SIG_BUART_sTX_TxSts__2__POS EQU 2
UART_SIG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_SIG_BUART_sTX_TxSts__3__POS EQU 3
UART_SIG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_SIG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_SIG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_SIG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST

/* UART_SIG_IntClock */
UART_SIG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_SIG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_SIG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_SIG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_SIG_IntClock__INDEX EQU 0x01
UART_SIG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_SIG_IntClock__PM_ACT_MSK EQU 0x02
UART_SIG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_SIG_IntClock__PM_STBY_MSK EQU 0x02

/* VBAT1 */
VBAT1__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
VBAT1__0__MASK EQU 0x08
VBAT1__0__PC EQU CYREG_IO_PC_PRT15_PC3
VBAT1__0__PORT EQU 15
VBAT1__0__SHIFT EQU 3
VBAT1__AG EQU CYREG_PRT15_AG
VBAT1__AMUX EQU CYREG_PRT15_AMUX
VBAT1__BIE EQU CYREG_PRT15_BIE
VBAT1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
VBAT1__BYP EQU CYREG_PRT15_BYP
VBAT1__CTL EQU CYREG_PRT15_CTL
VBAT1__DM0 EQU CYREG_PRT15_DM0
VBAT1__DM1 EQU CYREG_PRT15_DM1
VBAT1__DM2 EQU CYREG_PRT15_DM2
VBAT1__DR EQU CYREG_PRT15_DR
VBAT1__INP_DIS EQU CYREG_PRT15_INP_DIS
VBAT1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
VBAT1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
VBAT1__LCD_EN EQU CYREG_PRT15_LCD_EN
VBAT1__MASK EQU 0x08
VBAT1__PORT EQU 15
VBAT1__PRT EQU CYREG_PRT15_PRT
VBAT1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
VBAT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
VBAT1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
VBAT1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
VBAT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
VBAT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
VBAT1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
VBAT1__PS EQU CYREG_PRT15_PS
VBAT1__SHIFT EQU 3
VBAT1__SLW EQU CYREG_PRT15_SLW

/* VBAT2 */
VBAT2__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
VBAT2__0__MASK EQU 0x04
VBAT2__0__PC EQU CYREG_IO_PC_PRT15_PC2
VBAT2__0__PORT EQU 15
VBAT2__0__SHIFT EQU 2
VBAT2__AG EQU CYREG_PRT15_AG
VBAT2__AMUX EQU CYREG_PRT15_AMUX
VBAT2__BIE EQU CYREG_PRT15_BIE
VBAT2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
VBAT2__BYP EQU CYREG_PRT15_BYP
VBAT2__CTL EQU CYREG_PRT15_CTL
VBAT2__DM0 EQU CYREG_PRT15_DM0
VBAT2__DM1 EQU CYREG_PRT15_DM1
VBAT2__DM2 EQU CYREG_PRT15_DM2
VBAT2__DR EQU CYREG_PRT15_DR
VBAT2__INP_DIS EQU CYREG_PRT15_INP_DIS
VBAT2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
VBAT2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
VBAT2__LCD_EN EQU CYREG_PRT15_LCD_EN
VBAT2__MASK EQU 0x04
VBAT2__PORT EQU 15
VBAT2__PRT EQU CYREG_PRT15_PRT
VBAT2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
VBAT2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
VBAT2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
VBAT2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
VBAT2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
VBAT2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
VBAT2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
VBAT2__PS EQU CYREG_PRT15_PS
VBAT2__SHIFT EQU 2
VBAT2__SLW EQU CYREG_PRT15_SLW

/* VCHAR */
VCHAR__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
VCHAR__0__MASK EQU 0x02
VCHAR__0__PC EQU CYREG_IO_PC_PRT15_PC1
VCHAR__0__PORT EQU 15
VCHAR__0__SHIFT EQU 1
VCHAR__AG EQU CYREG_PRT15_AG
VCHAR__AMUX EQU CYREG_PRT15_AMUX
VCHAR__BIE EQU CYREG_PRT15_BIE
VCHAR__BIT_MASK EQU CYREG_PRT15_BIT_MASK
VCHAR__BYP EQU CYREG_PRT15_BYP
VCHAR__CTL EQU CYREG_PRT15_CTL
VCHAR__DM0 EQU CYREG_PRT15_DM0
VCHAR__DM1 EQU CYREG_PRT15_DM1
VCHAR__DM2 EQU CYREG_PRT15_DM2
VCHAR__DR EQU CYREG_PRT15_DR
VCHAR__INP_DIS EQU CYREG_PRT15_INP_DIS
VCHAR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
VCHAR__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
VCHAR__LCD_EN EQU CYREG_PRT15_LCD_EN
VCHAR__MASK EQU 0x02
VCHAR__PORT EQU 15
VCHAR__PRT EQU CYREG_PRT15_PRT
VCHAR__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
VCHAR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
VCHAR__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
VCHAR__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
VCHAR__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
VCHAR__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
VCHAR__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
VCHAR__PS EQU CYREG_PRT15_PS
VCHAR__SHIFT EQU 1
VCHAR__SLW EQU CYREG_PRT15_SLW

/* VPAN */
VPAN__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
VPAN__0__MASK EQU 0x01
VPAN__0__PC EQU CYREG_IO_PC_PRT15_PC0
VPAN__0__PORT EQU 15
VPAN__0__SHIFT EQU 0
VPAN__AG EQU CYREG_PRT15_AG
VPAN__AMUX EQU CYREG_PRT15_AMUX
VPAN__BIE EQU CYREG_PRT15_BIE
VPAN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
VPAN__BYP EQU CYREG_PRT15_BYP
VPAN__CTL EQU CYREG_PRT15_CTL
VPAN__DM0 EQU CYREG_PRT15_DM0
VPAN__DM1 EQU CYREG_PRT15_DM1
VPAN__DM2 EQU CYREG_PRT15_DM2
VPAN__DR EQU CYREG_PRT15_DR
VPAN__INP_DIS EQU CYREG_PRT15_INP_DIS
VPAN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
VPAN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
VPAN__LCD_EN EQU CYREG_PRT15_LCD_EN
VPAN__MASK EQU 0x01
VPAN__PORT EQU 15
VPAN__PRT EQU CYREG_PRT15_PRT
VPAN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
VPAN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
VPAN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
VPAN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
VPAN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
VPAN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
VPAN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
VPAN__PS EQU CYREG_PRT15_PS
VPAN__SHIFT EQU 0
VPAN__SLW EQU CYREG_PRT15_SLW

/* isr_rbat */
isr_rbat__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rbat__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rbat__INTC_MASK EQU 0x01
isr_rbat__INTC_NUMBER EQU 0
isr_rbat__INTC_PRIOR_NUM EQU 7
isr_rbat__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_rbat__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rbat__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_rch */
isr_rch__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rch__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rch__INTC_MASK EQU 0x02
isr_rch__INTC_NUMBER EQU 1
isr_rch__INTC_PRIOR_NUM EQU 7
isr_rch__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_rch__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rch__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_serial */
isr_serial__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_serial__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_serial__INTC_MASK EQU 0x04
isr_serial__INTC_NUMBER EQU 2
isr_serial__INTC_PRIOR_NUM EQU 7
isr_serial__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_serial__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_serial__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_vbat */
isr_vbat__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_vbat__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_vbat__INTC_MASK EQU 0x08
isr_vbat__INTC_NUMBER EQU 3
isr_vbat__INTC_PRIOR_NUM EQU 7
isr_vbat__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_vbat__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_vbat__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_vpan */
isr_vpan__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_vpan__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_vpan__INTC_MASK EQU 0x10
isr_vpan__INTC_NUMBER EQU 4
isr_vpan__INTC_PRIOR_NUM EQU 7
isr_vpan__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_vpan__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_vpan__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* niveau */
niveau__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
niveau__0__MASK EQU 0x01
niveau__0__PC EQU CYREG_PRT12_PC0
niveau__0__PORT EQU 12
niveau__0__SHIFT EQU 0
niveau__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
niveau__1__MASK EQU 0x02
niveau__1__PC EQU CYREG_PRT12_PC1
niveau__1__PORT EQU 12
niveau__1__SHIFT EQU 1
niveau__2__INTTYPE EQU CYREG_PICU12_INTTYPE2
niveau__2__MASK EQU 0x04
niveau__2__PC EQU CYREG_PRT12_PC2
niveau__2__PORT EQU 12
niveau__2__SHIFT EQU 2
niveau__3__INTTYPE EQU CYREG_PICU12_INTTYPE3
niveau__3__MASK EQU 0x08
niveau__3__PC EQU CYREG_PRT12_PC3
niveau__3__PORT EQU 12
niveau__3__SHIFT EQU 3
niveau__4__INTTYPE EQU CYREG_PICU12_INTTYPE4
niveau__4__MASK EQU 0x10
niveau__4__PC EQU CYREG_PRT12_PC4
niveau__4__PORT EQU 12
niveau__4__SHIFT EQU 4
niveau__5__INTTYPE EQU CYREG_PICU12_INTTYPE5
niveau__5__MASK EQU 0x20
niveau__5__PC EQU CYREG_PRT12_PC5
niveau__5__PORT EQU 12
niveau__5__SHIFT EQU 5
niveau__6__INTTYPE EQU CYREG_PICU12_INTTYPE6
niveau__6__MASK EQU 0x40
niveau__6__PC EQU CYREG_PRT12_PC6
niveau__6__PORT EQU 12
niveau__6__SHIFT EQU 6
niveau__7__INTTYPE EQU CYREG_PICU12_INTTYPE7
niveau__7__MASK EQU 0x80
niveau__7__PC EQU CYREG_PRT12_PC7
niveau__7__PORT EQU 12
niveau__7__SHIFT EQU 7
niveau__AG EQU CYREG_PRT12_AG
niveau__BIE EQU CYREG_PRT12_BIE
niveau__BIT_MASK EQU CYREG_PRT12_BIT_MASK
niveau__BYP EQU CYREG_PRT12_BYP
niveau__DM0 EQU CYREG_PRT12_DM0
niveau__DM1 EQU CYREG_PRT12_DM1
niveau__DM2 EQU CYREG_PRT12_DM2
niveau__DR EQU CYREG_PRT12_DR
niveau__INP_DIS EQU CYREG_PRT12_INP_DIS
niveau__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
niveau__MASK EQU 0xFF
niveau__PORT EQU 12
niveau__PRT EQU CYREG_PRT12_PRT
niveau__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
niveau__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
niveau__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
niveau__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
niveau__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
niveau__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
niveau__PS EQU CYREG_PRT12_PS
niveau__SHIFT EQU 0
niveau__SIO_CFG EQU CYREG_PRT12_SIO_CFG
niveau__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
niveau__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
niveau__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
niveau__SLW EQU CYREG_PRT12_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
