Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Mar 26 15:35:02 2018
| Host         : dots running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vcnnbd_wrapper_timing_summary_routed.rpt -rpx vcnnbd_wrapper_timing_summary_routed.rpx
| Design       : vcnnbd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.543     -810.482                     64                21905        0.052        0.000                      0                21905        3.750        0.000                       0                  7526  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -13.543     -810.482                     64                21575        0.052        0.000                      0                21575        3.750        0.000                       0                  7526  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.005        0.000                      0                  330        1.362        0.000                      0                  330  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           64  Failing Endpoints,  Worst Slack      -13.543ns,  Total Violation     -810.482ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.543ns  (required time - arrival time)
  Source:                 vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.360ns  (logic 11.443ns (48.986%)  route 11.917ns (51.014%))
  Logic Levels:           34  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.638     2.932    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X34Y71         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/Q
                         net (fo=2, routed)           0.578     4.028    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[10])
                                                      3.841     7.869 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[10]
                         net (fo=8, routed)           1.101     8.970    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/P[0]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.094 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.094    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/gen_no_z_tready.reg1_c_tdata_reg[14]_0[5]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.644 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.758    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.915 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.801    10.715    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/b_largest_del_i1
    SLICE_X39Y69         LUT5 (Prop_lut5_I2_O)        0.329    11.044 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4__0/O
                         net (fo=45, routed)          0.436    11.481    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.605 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_5/O
                         net (fo=3, routed)           0.736    12.341    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[15]_4
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.124    12.465 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.373    12.838    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[0]_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.124    12.962 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    12.962    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/gen_no_z_tready.reg1_c_tdata_reg[5][3]
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.338 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.620    13.958    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/gen_no_z_tready.reg1_c_tdata_reg[5]_0[3]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.124    14.082 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8/O
                         net (fo=1, routed)           0.563    14.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.768 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    14.768    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    15.013 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=2, routed)           0.318    15.331    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.298    15.629 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/STRUCT_ADD1.CARRY_MUX2_i_1/O
                         net (fo=1, routed)           0.000    15.629    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/gen_no_z_tready.reg1_c_tdata_reg[10]_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.162 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.162    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.279 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.279    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.396 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.396    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.513 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.513    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.630 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.630    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.747 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.747    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.070 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=2, routed)           0.627    17.697    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/add_mant[23]
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.306    18.003 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.003    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.535 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=31, routed)          1.441    19.976    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CARRYS_OUT[0]
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    20.100 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/m_axis_result_tdata[11]_INST_0_i_8/O
                         net (fo=3, routed)           0.690    20.790    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0
    SLICE_X45Y75         LUT3 (Prop_lut3_I2_O)        0.124    20.914 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_3/O
                         net (fo=3, routed)           0.692    21.606    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    21.730 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_2/O
                         net (fo=21, routed)          0.914    22.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124    22.768 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_2/O
                         net (fo=1, routed)           0.437    23.205    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.124    23.329 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_1/O
                         net (fo=1, routed)           0.000    23.329    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/gen_no_z_tready.reg1_c_tdata_reg[10]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.730 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.lsb_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.730    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/and_mux_out
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.844 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.rnd_chain_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.844    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.958 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    23.967    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.280 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=4, routed)           1.071    25.351    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/gen_no_z_tready.reg1_c_tdata_reg[15][0]
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.306    25.657 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11]_INST_0/O
                         net (fo=2, routed)           0.511    26.168    vcnnbd_i/conv1l_top_0/inst/mac_o[11]
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.124    26.292 r  vcnnbd_i/conv1l_top_0/inst/macinst0_i_5/O
                         net (fo=1, routed)           0.000    26.292    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/s_axis_c_tdata[11]
    SLICE_X39Y76         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.464    12.643    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X39Y76         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[11]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X39Y76         FDRE (Setup_fdre_C_D)        0.031    12.749    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -26.292    
  -------------------------------------------------------------------
                         slack                                -13.543    

Slack (VIOLATED) :        -13.405ns  (required time - arrival time)
  Source:                 vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.264ns  (logic 11.468ns (49.295%)  route 11.796ns (50.705%))
  Logic Levels:           34  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.638     2.932    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X34Y71         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/Q
                         net (fo=2, routed)           0.578     4.028    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[10])
                                                      3.841     7.869 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[10]
                         net (fo=8, routed)           1.101     8.970    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/P[0]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.094 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.094    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/gen_no_z_tready.reg1_c_tdata_reg[14]_0[5]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.644 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.758    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.915 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.801    10.715    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/b_largest_del_i1
    SLICE_X39Y69         LUT5 (Prop_lut5_I2_O)        0.329    11.044 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4__0/O
                         net (fo=45, routed)          0.436    11.481    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.605 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_5/O
                         net (fo=3, routed)           0.736    12.341    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[15]_4
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.124    12.465 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.373    12.838    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[0]_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.124    12.962 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    12.962    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/gen_no_z_tready.reg1_c_tdata_reg[5][3]
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.338 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.620    13.958    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/gen_no_z_tready.reg1_c_tdata_reg[5]_0[3]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.124    14.082 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8/O
                         net (fo=1, routed)           0.563    14.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.768 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    14.768    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    15.013 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=2, routed)           0.318    15.331    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.298    15.629 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/STRUCT_ADD1.CARRY_MUX2_i_1/O
                         net (fo=1, routed)           0.000    15.629    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/gen_no_z_tready.reg1_c_tdata_reg[10]_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.162 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.162    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.279 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.279    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.396 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.396    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.513 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.513    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.630 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.630    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.747 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.747    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.070 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=2, routed)           0.627    17.697    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/add_mant[23]
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.306    18.003 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.003    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.535 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=31, routed)          1.441    19.976    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CARRYS_OUT[0]
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    20.100 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/m_axis_result_tdata[11]_INST_0_i_8/O
                         net (fo=3, routed)           0.690    20.790    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0
    SLICE_X45Y75         LUT3 (Prop_lut3_I2_O)        0.124    20.914 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_3/O
                         net (fo=3, routed)           0.692    21.606    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    21.730 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_2/O
                         net (fo=21, routed)          0.914    22.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124    22.768 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_2/O
                         net (fo=1, routed)           0.437    23.205    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.124    23.329 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_1/O
                         net (fo=1, routed)           0.000    23.329    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/gen_no_z_tready.reg1_c_tdata_reg[10]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.730 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.lsb_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.730    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/and_mux_out
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.844 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.rnd_chain_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.844    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.958 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    23.967    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.280 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=4, routed)           0.822    25.101    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/gen_no_z_tready.reg1_c_tdata_reg[15][0]
    SLICE_X42Y75         LUT6 (Prop_lut6_I2_O)        0.306    25.407 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[12]_INST_0/O
                         net (fo=2, routed)           0.640    26.047    vcnnbd_i/conv1l_top_0/inst/mac_o[12]
    SLICE_X40Y75         LUT3 (Prop_lut3_I0_O)        0.149    26.196 r  vcnnbd_i/conv1l_top_0/inst/macinst0_i_4/O
                         net (fo=1, routed)           0.000    26.196    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/s_axis_c_tdata[12]
    SLICE_X40Y75         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.462    12.641    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X40Y75         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[12]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)        0.075    12.791    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                         -26.196    
  -------------------------------------------------------------------
                         slack                                -13.405    

Slack (VIOLATED) :        -13.357ns  (required time - arrival time)
  Source:                 vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.178ns  (logic 11.759ns (50.733%)  route 11.419ns (49.267%))
  Logic Levels:           33  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.667     2.961    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X35Y40         FDRE                                         r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[4]/Q
                         net (fo=2, routed)           0.686     4.103    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[4]_P[11])
                                                      3.841     7.944 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[11]
                         net (fo=8, routed)           1.065     9.009    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/P[1]
    SLICE_X36Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.133 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.133    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/gen_no_z_tready.reg1_c_tdata_reg[14]_0[5]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.666 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.666    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.783 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.940 f  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.643    10.583    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/b_largest_del_i1
    SLICE_X37Y42         LUT5 (Prop_lut5_I2_O)        0.332    10.915 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4__0/O
                         net (fo=45, routed)          0.438    11.354    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.478 f  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.671    12.148    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/gen_no_z_tready.reg1_c_tdata_reg[11]_4
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.124    12.272 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    12.272    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/gen_no_z_tready.reg1_c_tdata_reg[5][1]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.846 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.877    13.723    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/gen_no_z_tready.reg1_c_tdata_reg[5]_0[2]
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.310    14.033 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_4/O
                         net (fo=1, routed)           0.787    14.820    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.944 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_2/O
                         net (fo=1, routed)           0.000    14.944    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[0]
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I0_O)      0.209    15.153 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=2, routed)           0.495    15.649    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.297    15.946 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/STRUCT_ADD1.CARRY_MUX2_i_1/O
                         net (fo=1, routed)           0.000    15.946    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/gen_no_z_tready.reg1_c_tdata_reg[10]_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.496 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.496    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.610    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.724    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.838    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.952    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.265 f  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=2, routed)           0.724    17.988    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/add_mant[21]
    SLICE_X45Y42         LUT2 (Prop_lut2_I0_O)        0.306    18.294 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.294    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    18.785 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.862    19.648    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/c_int[1]
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.329    19.977 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/m_axis_result_tdata[14]_INST_0_i_7/O
                         net (fo=32, routed)          0.898    20.875    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[15]
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124    20.999 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__3/O
                         net (fo=2, routed)           0.820    21.819    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[0]_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.943 f  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_3/O
                         net (fo=1, routed)           0.718    22.661    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_3_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124    22.785 f  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_2/O
                         net (fo=1, routed)           0.351    23.136    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.124    23.260 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_1/O
                         net (fo=1, routed)           0.000    23.260    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/gen_no_z_tready.reg1_c_tdata_reg[10]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.661 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.lsb_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.661    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/and_mux_out
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.775 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.rnd_chain_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.775    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.889 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.889    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.202 f  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=4, routed)           0.344    24.546    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/gen_no_z_tready.reg1_c_tdata_reg[15][0]
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.306    24.852 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[14]_INST_0_i_4/O
                         net (fo=2, routed)           0.308    25.160    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[14]_INST_0_i_4_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I3_O)        0.124    25.284 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[14]_INST_0/O
                         net (fo=2, routed)           0.731    26.015    vcnnbd_i/conv1l_top_1/inst/mac_o[14]
    SLICE_X41Y46         LUT3 (Prop_lut3_I0_O)        0.124    26.139 r  vcnnbd_i/conv1l_top_1/inst/macinst0_i_2/O
                         net (fo=1, routed)           0.000    26.139    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/s_axis_c_tdata[14]
    SLICE_X41Y46         FDRE                                         r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.495    12.674    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X41Y46         FDRE                                         r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[14]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.032    12.782    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -26.139    
  -------------------------------------------------------------------
                         slack                                -13.357    

Slack (VIOLATED) :        -13.344ns  (required time - arrival time)
  Source:                 vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.210ns  (logic 11.443ns (49.301%)  route 11.767ns (50.699%))
  Logic Levels:           34  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.638     2.932    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X34Y71         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/Q
                         net (fo=2, routed)           0.578     4.028    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[10])
                                                      3.841     7.869 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[10]
                         net (fo=8, routed)           1.101     8.970    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/P[0]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.094 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.094    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/gen_no_z_tready.reg1_c_tdata_reg[14]_0[5]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.644 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.758    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.915 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.801    10.715    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/b_largest_del_i1
    SLICE_X39Y69         LUT5 (Prop_lut5_I2_O)        0.329    11.044 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4__0/O
                         net (fo=45, routed)          0.436    11.481    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.605 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_5/O
                         net (fo=3, routed)           0.736    12.341    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[15]_4
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.124    12.465 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.373    12.838    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[0]_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.124    12.962 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    12.962    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/gen_no_z_tready.reg1_c_tdata_reg[5][3]
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.338 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.620    13.958    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/gen_no_z_tready.reg1_c_tdata_reg[5]_0[3]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.124    14.082 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8/O
                         net (fo=1, routed)           0.563    14.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.768 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    14.768    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    15.013 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=2, routed)           0.318    15.331    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.298    15.629 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/STRUCT_ADD1.CARRY_MUX2_i_1/O
                         net (fo=1, routed)           0.000    15.629    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/gen_no_z_tready.reg1_c_tdata_reg[10]_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.162 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.162    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.279 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.279    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.396 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.396    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.513 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.513    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.630 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.630    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.747 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.747    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.070 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=2, routed)           0.627    17.697    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/add_mant[23]
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.306    18.003 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.003    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.535 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=31, routed)          1.441    19.976    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CARRYS_OUT[0]
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    20.100 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/m_axis_result_tdata[11]_INST_0_i_8/O
                         net (fo=3, routed)           0.690    20.790    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0
    SLICE_X45Y75         LUT3 (Prop_lut3_I2_O)        0.124    20.914 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_3/O
                         net (fo=3, routed)           0.692    21.606    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    21.730 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_2/O
                         net (fo=21, routed)          0.914    22.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124    22.768 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_2/O
                         net (fo=1, routed)           0.437    23.205    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.124    23.329 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_1/O
                         net (fo=1, routed)           0.000    23.329    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/gen_no_z_tready.reg1_c_tdata_reg[10]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.730 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.lsb_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.730    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/and_mux_out
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.844 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.rnd_chain_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.844    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.958 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    23.967    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.280 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=4, routed)           1.071    25.351    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/gen_no_z_tready.reg1_c_tdata_reg[15][0]
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.306    25.657 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[11]_INST_0/O
                         net (fo=2, routed)           0.361    26.018    vcnnbd_i/conv1l_top_0/inst/mac_o[11]
    SLICE_X38Y77         LUT6 (Prop_lut6_I0_O)        0.124    26.142 r  vcnnbd_i/conv1l_top_0/inst/mac_o_last[11]_i_1/O
                         net (fo=1, routed)           0.000    26.142    vcnnbd_i/conv1l_top_0/inst/mac_o_last[11]_i_1_n_0
    SLICE_X38Y77         FDCE                                         r  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.465    12.644    vcnnbd_i/conv1l_top_0/inst/clk
    SLICE_X38Y77         FDCE                                         r  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[11]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X38Y77         FDCE (Setup_fdce_C_D)        0.079    12.798    vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[11]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -26.142    
  -------------------------------------------------------------------
                         slack                                -13.344    

Slack (VIOLATED) :        -13.305ns  (required time - arrival time)
  Source:                 vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.166ns  (logic 11.245ns (48.541%)  route 11.921ns (51.459%))
  Logic Levels:           32  (CARRY4=14 DSP48E1=1 LUT2=2 LUT3=6 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.638     2.932    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X34Y71         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/Q
                         net (fo=2, routed)           0.578     4.028    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[10])
                                                      3.841     7.869 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[10]
                         net (fo=8, routed)           1.101     8.970    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/P[0]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.094 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.094    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/gen_no_z_tready.reg1_c_tdata_reg[14]_0[5]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.644 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.758    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.915 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.801    10.715    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/b_largest_del_i1
    SLICE_X39Y69         LUT5 (Prop_lut5_I2_O)        0.329    11.044 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4__0/O
                         net (fo=45, routed)          0.436    11.481    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.605 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_5/O
                         net (fo=3, routed)           0.736    12.341    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[15]_4
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.124    12.465 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.373    12.838    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[0]_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.124    12.962 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    12.962    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/gen_no_z_tready.reg1_c_tdata_reg[5][3]
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.338 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.620    13.958    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/gen_no_z_tready.reg1_c_tdata_reg[5]_0[3]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.124    14.082 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8/O
                         net (fo=1, routed)           0.563    14.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.768 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    14.768    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    15.013 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=2, routed)           0.318    15.331    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.298    15.629 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/STRUCT_ADD1.CARRY_MUX2_i_1/O
                         net (fo=1, routed)           0.000    15.629    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/gen_no_z_tready.reg1_c_tdata_reg[10]_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.162 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.162    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.279 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.279    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.396 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.396    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.513 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.513    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.630 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.630    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.747 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.747    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.070 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=2, routed)           0.627    17.697    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/add_mant[23]
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.306    18.003 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.003    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.535 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=31, routed)          1.441    19.976    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CARRYS_OUT[0]
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    20.100 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/m_axis_result_tdata[11]_INST_0_i_8/O
                         net (fo=3, routed)           0.690    20.790    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0
    SLICE_X45Y75         LUT3 (Prop_lut3_I2_O)        0.124    20.914 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_3/O
                         net (fo=3, routed)           0.692    21.606    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    21.730 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_2/O
                         net (fo=21, routed)          0.914    22.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124    22.768 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_2/O
                         net (fo=1, routed)           0.437    23.205    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.124    23.329 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_1/O
                         net (fo=1, routed)           0.000    23.329    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/gen_no_z_tready.reg1_c_tdata_reg[10]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.730 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.lsb_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.730    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/and_mux_out
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.043 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.rnd_chain_mux_CARRY4/O[3]
                         net (fo=1, routed)           0.919    24.962    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/round_mant[2]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.306    25.268 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[2]_INST_0/O
                         net (fo=2, routed)           0.676    25.944    vcnnbd_i/conv1l_top_0/inst/mac_o[2]
    SLICE_X40Y76         LUT3 (Prop_lut3_I0_O)        0.154    26.098 r  vcnnbd_i/conv1l_top_0/inst/macinst0_i_14/O
                         net (fo=1, routed)           0.000    26.098    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/s_axis_c_tdata[2]
    SLICE_X40Y76         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.464    12.643    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X40Y76         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[2]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X40Y76         FDRE (Setup_fdre_C_D)        0.075    12.793    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -26.098    
  -------------------------------------------------------------------
                         slack                                -13.305    

Slack (VIOLATED) :        -13.212ns  (required time - arrival time)
  Source:                 vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.075ns  (logic 11.443ns (49.590%)  route 11.632ns (50.410%))
  Logic Levels:           34  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.638     2.932    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X34Y71         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/Q
                         net (fo=2, routed)           0.578     4.028    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[10])
                                                      3.841     7.869 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[10]
                         net (fo=8, routed)           1.101     8.970    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/P[0]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.094 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.094    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/gen_no_z_tready.reg1_c_tdata_reg[14]_0[5]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.644 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.758    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.915 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.801    10.715    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/b_largest_del_i1
    SLICE_X39Y69         LUT5 (Prop_lut5_I2_O)        0.329    11.044 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4__0/O
                         net (fo=45, routed)          0.436    11.481    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.605 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_5/O
                         net (fo=3, routed)           0.736    12.341    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[15]_4
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.124    12.465 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.373    12.838    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[0]_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.124    12.962 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    12.962    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/gen_no_z_tready.reg1_c_tdata_reg[5][3]
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.338 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.620    13.958    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/gen_no_z_tready.reg1_c_tdata_reg[5]_0[3]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.124    14.082 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8/O
                         net (fo=1, routed)           0.563    14.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.768 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    14.768    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    15.013 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=2, routed)           0.318    15.331    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.298    15.629 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/STRUCT_ADD1.CARRY_MUX2_i_1/O
                         net (fo=1, routed)           0.000    15.629    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/gen_no_z_tready.reg1_c_tdata_reg[10]_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.162 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.162    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.279 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.279    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.396 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.396    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.513 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.513    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.630 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.630    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.747 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.747    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.070 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=2, routed)           0.627    17.697    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/add_mant[23]
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.306    18.003 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.003    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.535 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=31, routed)          1.441    19.976    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CARRYS_OUT[0]
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    20.100 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/m_axis_result_tdata[11]_INST_0_i_8/O
                         net (fo=3, routed)           0.690    20.790    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0
    SLICE_X45Y75         LUT3 (Prop_lut3_I2_O)        0.124    20.914 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_3/O
                         net (fo=3, routed)           0.692    21.606    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    21.730 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_2/O
                         net (fo=21, routed)          0.914    22.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124    22.768 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_2/O
                         net (fo=1, routed)           0.437    23.205    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.124    23.329 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_1/O
                         net (fo=1, routed)           0.000    23.329    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/gen_no_z_tready.reg1_c_tdata_reg[10]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.730 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.lsb_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.730    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/and_mux_out
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.844 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.rnd_chain_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.844    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.958 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    23.967    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.280 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=4, routed)           0.822    25.101    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/gen_no_z_tready.reg1_c_tdata_reg[15][0]
    SLICE_X42Y75         LUT6 (Prop_lut6_I2_O)        0.306    25.407 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[12]_INST_0/O
                         net (fo=2, routed)           0.476    25.883    vcnnbd_i/conv1l_top_0/inst/mac_o[12]
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.124    26.007 r  vcnnbd_i/conv1l_top_0/inst/mac_o_last[12]_i_1/O
                         net (fo=1, routed)           0.000    26.007    vcnnbd_i/conv1l_top_0/inst/mac_o_last[12]_i_1_n_0
    SLICE_X38Y76         FDCE                                         r  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.464    12.643    vcnnbd_i/conv1l_top_0/inst/clk
    SLICE_X38Y76         FDCE                                         r  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[12]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X38Y76         FDCE (Setup_fdce_C_D)        0.077    12.795    vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[12]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -26.007    
  -------------------------------------------------------------------
                         slack                                -13.212    

Slack (VIOLATED) :        -13.189ns  (required time - arrival time)
  Source:                 vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.006ns  (logic 11.567ns (50.278%)  route 11.439ns (49.722%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.638     2.932    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X34Y71         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/Q
                         net (fo=2, routed)           0.578     4.028    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[10])
                                                      3.841     7.869 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[10]
                         net (fo=8, routed)           1.101     8.970    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/P[0]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.094 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.094    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/gen_no_z_tready.reg1_c_tdata_reg[14]_0[5]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.644 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.758    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.915 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.801    10.715    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/b_largest_del_i1
    SLICE_X39Y69         LUT5 (Prop_lut5_I2_O)        0.329    11.044 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4__0/O
                         net (fo=45, routed)          0.436    11.481    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.605 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_5/O
                         net (fo=3, routed)           0.736    12.341    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[15]_4
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.124    12.465 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.373    12.838    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[0]_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.124    12.962 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    12.962    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/gen_no_z_tready.reg1_c_tdata_reg[5][3]
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.338 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.620    13.958    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/gen_no_z_tready.reg1_c_tdata_reg[5]_0[3]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.124    14.082 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8/O
                         net (fo=1, routed)           0.563    14.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.768 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    14.768    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    15.013 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=2, routed)           0.318    15.331    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.298    15.629 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/STRUCT_ADD1.CARRY_MUX2_i_1/O
                         net (fo=1, routed)           0.000    15.629    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/gen_no_z_tready.reg1_c_tdata_reg[10]_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.162 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.162    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.279 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.279    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.396 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.396    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.513 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.513    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.630 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.630    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.747 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.747    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.070 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=2, routed)           0.627    17.697    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/add_mant[23]
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.306    18.003 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.003    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.535 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=31, routed)          1.441    19.976    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CARRYS_OUT[0]
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    20.100 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/m_axis_result_tdata[11]_INST_0_i_8/O
                         net (fo=3, routed)           0.690    20.790    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0
    SLICE_X45Y75         LUT3 (Prop_lut3_I2_O)        0.124    20.914 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_3/O
                         net (fo=3, routed)           0.692    21.606    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    21.730 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_2/O
                         net (fo=21, routed)          0.914    22.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124    22.768 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_2/O
                         net (fo=1, routed)           0.437    23.205    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.124    23.329 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_1/O
                         net (fo=1, routed)           0.000    23.329    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/gen_no_z_tready.reg1_c_tdata_reg[10]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.730 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.lsb_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.730    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/and_mux_out
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.844 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.rnd_chain_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.844    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.958 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    23.967    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.280 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=4, routed)           0.344    24.624    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/gen_no_z_tready.reg1_c_tdata_reg[15][0]
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.306    24.930 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[14]_INST_0_i_4/O
                         net (fo=2, routed)           0.307    25.237    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[14]_INST_0_i_4_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I3_O)        0.124    25.361 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[14]_INST_0/O
                         net (fo=2, routed)           0.454    25.814    vcnnbd_i/conv1l_top_0/inst/mac_o[14]
    SLICE_X40Y76         LUT3 (Prop_lut3_I0_O)        0.124    25.938 r  vcnnbd_i/conv1l_top_0/inst/macinst0_i_2/O
                         net (fo=1, routed)           0.000    25.938    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/s_axis_c_tdata[14]
    SLICE_X40Y76         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.464    12.643    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X40Y76         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[14]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X40Y76         FDRE (Setup_fdre_C_D)        0.031    12.749    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -25.938    
  -------------------------------------------------------------------
                         slack                                -13.189    

Slack (VIOLATED) :        -13.145ns  (required time - arrival time)
  Source:                 vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.049ns  (logic 11.490ns (49.849%)  route 11.559ns (50.151%))
  Logic Levels:           34  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=6 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.638     2.932    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X34Y71         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/Q
                         net (fo=2, routed)           0.578     4.028    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[10])
                                                      3.841     7.869 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[10]
                         net (fo=8, routed)           1.101     8.970    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/P[0]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.094 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.094    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/gen_no_z_tready.reg1_c_tdata_reg[14]_0[5]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.644 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.758    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.915 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.801    10.715    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/b_largest_del_i1
    SLICE_X39Y69         LUT5 (Prop_lut5_I2_O)        0.329    11.044 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4__0/O
                         net (fo=45, routed)          0.436    11.481    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.605 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_5/O
                         net (fo=3, routed)           0.736    12.341    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[15]_4
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.124    12.465 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.373    12.838    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[0]_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.124    12.962 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    12.962    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/gen_no_z_tready.reg1_c_tdata_reg[5][3]
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.338 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.620    13.958    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/gen_no_z_tready.reg1_c_tdata_reg[5]_0[3]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.124    14.082 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8/O
                         net (fo=1, routed)           0.563    14.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.768 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    14.768    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    15.013 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=2, routed)           0.318    15.331    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.298    15.629 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/STRUCT_ADD1.CARRY_MUX2_i_1/O
                         net (fo=1, routed)           0.000    15.629    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/gen_no_z_tready.reg1_c_tdata_reg[10]_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.162 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.162    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.279 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.279    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.396 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.396    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.513 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.513    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.630 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.630    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.747 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.747    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.070 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=2, routed)           0.627    17.697    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/add_mant[23]
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.306    18.003 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.003    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.535 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=31, routed)          1.441    19.976    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CARRYS_OUT[0]
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    20.100 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/m_axis_result_tdata[11]_INST_0_i_8/O
                         net (fo=3, routed)           0.690    20.790    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0
    SLICE_X45Y75         LUT3 (Prop_lut3_I2_O)        0.124    20.914 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_3/O
                         net (fo=3, routed)           0.692    21.606    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    21.730 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_2/O
                         net (fo=21, routed)          0.914    22.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124    22.768 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_2/O
                         net (fo=1, routed)           0.437    23.205    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.124    23.329 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_1/O
                         net (fo=1, routed)           0.000    23.329    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/gen_no_z_tready.reg1_c_tdata_reg[10]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.730 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.lsb_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.730    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/and_mux_out
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.844 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.rnd_chain_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.844    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.958 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    23.967    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.301 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.557    24.858    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/round_mant[8]
    SLICE_X43Y77         LUT3 (Prop_lut3_I0_O)        0.303    25.161 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[8]_INST_0/O
                         net (fo=2, routed)           0.668    25.828    vcnnbd_i/conv1l_top_0/inst/mac_o[8]
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.153    25.981 r  vcnnbd_i/conv1l_top_0/inst/macinst0_i_8/O
                         net (fo=1, routed)           0.000    25.981    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/s_axis_c_tdata[8]
    SLICE_X42Y77         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.465    12.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X42Y77         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[8]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X42Y77         FDRE (Setup_fdre_C_D)        0.118    12.837    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -25.981    
  -------------------------------------------------------------------
                         slack                                -13.145    

Slack (VIOLATED) :        -13.137ns  (required time - arrival time)
  Source:                 vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.001ns  (logic 11.565ns (50.280%)  route 11.436ns (49.720%))
  Logic Levels:           32  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.667     2.961    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X35Y40         FDRE                                         r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[4]/Q
                         net (fo=2, routed)           0.686     4.103    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[4]_P[11])
                                                      3.841     7.944 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[11]
                         net (fo=8, routed)           1.065     9.009    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/P[1]
    SLICE_X36Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.133 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.133    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/gen_no_z_tready.reg1_c_tdata_reg[14]_0[5]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.666 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.666    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.783 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.940 f  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.643    10.583    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/b_largest_del_i1
    SLICE_X37Y42         LUT5 (Prop_lut5_I2_O)        0.332    10.915 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4__0/O
                         net (fo=45, routed)          0.438    11.354    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.478 f  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.671    12.148    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/gen_no_z_tready.reg1_c_tdata_reg[11]_4
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.124    12.272 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    12.272    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/gen_no_z_tready.reg1_c_tdata_reg[5][1]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.846 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.877    13.723    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/gen_no_z_tready.reg1_c_tdata_reg[5]_0[2]
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.310    14.033 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_4/O
                         net (fo=1, routed)           0.787    14.820    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.944 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_2/O
                         net (fo=1, routed)           0.000    14.944    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[0]
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I0_O)      0.209    15.153 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=2, routed)           0.495    15.649    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.297    15.946 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/STRUCT_ADD1.CARRY_MUX2_i_1/O
                         net (fo=1, routed)           0.000    15.946    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/gen_no_z_tready.reg1_c_tdata_reg[10]_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.496 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.496    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.610    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.724    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.838    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.952    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.265 f  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=2, routed)           0.724    17.988    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/add_mant[21]
    SLICE_X45Y42         LUT2 (Prop_lut2_I0_O)        0.306    18.294 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.294    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    18.785 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.862    19.648    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/c_int[1]
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.329    19.977 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/m_axis_result_tdata[14]_INST_0_i_7/O
                         net (fo=32, routed)          0.898    20.875    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[15]
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124    20.999 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__3/O
                         net (fo=2, routed)           0.820    21.819    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[0]_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.943 f  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_3/O
                         net (fo=1, routed)           0.718    22.661    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_3_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124    22.785 f  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_2/O
                         net (fo=1, routed)           0.351    23.136    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.124    23.260 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_1/O
                         net (fo=1, routed)           0.000    23.260    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/gen_no_z_tready.reg1_c_tdata_reg[10]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.661 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.lsb_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.661    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/and_mux_out
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.775 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.rnd_chain_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.775    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.889 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.889    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.111 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.733    24.843    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/round_mant[7]
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.299    25.142 r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[7]_INST_0/O
                         net (fo=2, routed)           0.668    25.810    vcnnbd_i/conv1l_top_1/inst/mac_o[7]
    SLICE_X41Y46         LUT3 (Prop_lut3_I0_O)        0.152    25.962 r  vcnnbd_i/conv1l_top_1/inst/macinst0_i_9/O
                         net (fo=1, routed)           0.000    25.962    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/s_axis_c_tdata[7]
    SLICE_X41Y46         FDRE                                         r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.495    12.674    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X41Y46         FDRE                                         r  vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[7]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.075    12.825    vcnnbd_i/conv1l_top_1/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -25.962    
  -------------------------------------------------------------------
                         slack                                -13.137    

Slack (VIOLATED) :        -13.135ns  (required time - arrival time)
  Source:                 vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.000ns  (logic 11.345ns (49.325%)  route 11.655ns (50.675%))
  Logic Levels:           34  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=6 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.638     2.932    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X34Y71         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_a_tdata_reg[6]/Q
                         net (fo=2, routed)           0.578     4.028    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[10])
                                                      3.841     7.869 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[10]
                         net (fo=8, routed)           1.101     8.970    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/P[0]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.094 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/mul/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     9.094    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/gen_no_z_tready.reg1_c_tdata_reg[14]_0[5]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.644 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.758    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.915 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.801    10.715    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/b_largest_del_i1
    SLICE_X39Y69         LUT5 (Prop_lut5_I2_O)        0.329    11.044 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4__0/O
                         net (fo=45, routed)          0.436    11.481    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.605 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_5/O
                         net (fo=3, routed)           0.736    12.341    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[15]_4
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.124    12.465 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.373    12.838    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[0]_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.124    12.962 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    12.962    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/gen_no_z_tready.reg1_c_tdata_reg[5][3]
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.338 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.620    13.958    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/gen_no_z_tready.reg1_c_tdata_reg[5]_0[3]
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.124    14.082 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8/O
                         net (fo=1, routed)           0.563    14.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.768 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/bma_exp_cc/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    14.768    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    15.013 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=2, routed)           0.318    15.331    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.298    15.629 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/STRUCT_ADD1.CARRY_MUX2_i_1/O
                         net (fo=1, routed)           0.000    15.629    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/gen_no_z_tready.reg1_c_tdata_reg[10]_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.162 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.162    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.279 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.279    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.396 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.396    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.513 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.513    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.630 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.630    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.747 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.747    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.070 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=2, routed)           0.627    17.697    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/add_mant[23]
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.306    18.003 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    18.003    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.535 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=31, routed)          1.441    19.976    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CARRYS_OUT[0]
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    20.100 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/m_axis_result_tdata[11]_INST_0_i_8/O
                         net (fo=3, routed)           0.690    20.790    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_0
    SLICE_X45Y75         LUT3 (Prop_lut3_I2_O)        0.124    20.914 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_3/O
                         net (fo=3, routed)           0.692    21.606    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    21.730 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/m_axis_result_tdata[11]_INST_0_i_2/O
                         net (fo=21, routed)          0.914    22.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/gen_no_z_tready.reg1_c_tdata_reg[11]
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124    22.768 f  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_2/O
                         net (fo=1, routed)           0.437    23.205    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.124    23.329 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.and_mux_i_1/O
                         net (fo=1, routed)           0.000    23.329    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/gen_no_z_tready.reg1_c_tdata_reg[10]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.730 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.lsb_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.730    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/and_mux_out
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.844 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.create_round_bit.rnd_chain_mux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.844    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.958 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    23.967    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.189 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.664    24.853    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/round_mant[7]
    SLICE_X38Y74         LUT3 (Prop_lut3_I0_O)        0.299    25.152 r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.STRUCT_ADD/m_axis_result_tdata[7]_INST_0/O
                         net (fo=2, routed)           0.656    25.808    vcnnbd_i/conv1l_top_0/inst/mac_o[7]
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.124    25.932 r  vcnnbd_i/conv1l_top_0/inst/macinst0_i_9/O
                         net (fo=1, routed)           0.000    25.932    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/s_axis_c_tdata[7]
    SLICE_X42Y77         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.465    12.644    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/aclk
    SLICE_X42Y77         FDRE                                         r  vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[7]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X42Y77         FDRE (Setup_fdre_C_D)        0.079    12.798    vcnnbd_i/conv1l_top_0/inst/macinst0/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/gen_no_z_tready.reg1_c_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -25.932    
  -------------------------------------------------------------------
                         slack                                -13.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i_reg[1036]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/axi_lite_slave_0/inst/slv_reg3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.043%)  route 0.240ns (62.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.634     0.970    vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/aclk
    SLICE_X47Y113        FDRE                                         r  vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i_reg[1036]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i_reg[1036]/Q
                         net (fo=4, routed)           0.240     1.351    vcnnbd_i/axi_lite_slave_0/inst/S_AXI_WDATA[11]
    SLICE_X51Y113        FDRE                                         r  vcnnbd_i/axi_lite_slave_0/inst/slv_reg3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.901     1.267    vcnnbd_i/axi_lite_slave_0/inst/S_AXI_ACLK
    SLICE_X51Y113        FDRE                                         r  vcnnbd_i/axi_lite_slave_0/inst/slv_reg3_reg[11]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X51Y113        FDRE (Hold_fdre_C_D)         0.070     1.298    vcnnbd_i/axi_lite_slave_0/inst/slv_reg3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 vcnnbd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.286%)  route 0.215ns (56.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.662     0.998    vcnnbd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X66Y100        FDRE                                         r  vcnnbd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     1.162 r  vcnnbd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.215     1.377    vcnnbd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/DIC0
    SLICE_X62Y98         RAMD32                                       r  vcnnbd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.849     1.215    vcnnbd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/WCLK
    SLICE_X62Y98         RAMD32                                       r  vcnnbd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMC/CLK
                         clock pessimism             -0.035     1.180    
    SLICE_X62Y98         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.324    vcnnbd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMC
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.763%)  route 0.220ns (57.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.659     0.995    vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X54Y101        FDRE                                         r  vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.220     1.379    vcnnbd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/DIB0
    SLICE_X58Y98         RAMD32                                       r  vcnnbd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.848     1.214    vcnnbd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/WCLK
    SLICE_X58Y98         RAMD32                                       r  vcnnbd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMB/CLK
                         clock pessimism             -0.035     1.179    
    SLICE_X58Y98         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.325    vcnnbd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMB
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 vcnnbd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1059]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.660     0.996    vcnnbd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X63Y109        FDRE                                         r  vcnnbd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1059]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  vcnnbd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1059]/Q
                         net (fo=1, routed)           0.113     1.250    vcnnbd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X62Y108        SRLC32E                                      r  vcnnbd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.933     1.299    vcnnbd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X62Y108        SRLC32E                                      r  vcnnbd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.287     1.012    
    SLICE_X62Y108        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.195    vcnnbd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/shift_reg_reg[0]_srl1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.639     0.975    vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X37Y102        FDRE                                         r  vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][23]/Q
                         net (fo=2, routed)           0.114     1.230    vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/w_accum_mesg[0]
    SLICE_X38Y102        SRLC32E                                      r  vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/shift_reg_reg[0]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.911     1.277    vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/aclk
    SLICE_X38Y102        SRLC32E                                      r  vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/shift_reg_reg[0]_srl1/CLK
                         clock pessimism             -0.286     0.991    
    SLICE_X38Y102        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.174    vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/shift_reg_reg[0]_srl1
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1091]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.246ns (67.404%)  route 0.119ns (32.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.656     0.992    vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X26Y100        FDRE                                         r  vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1091]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1091]/Q
                         net (fo=1, routed)           0.119     1.259    vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg_n_0_[1091]
    SLICE_X26Y99         LUT4 (Prop_lut4_I0_O)        0.098     1.357 r  vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[1091]_i_1__2/O
                         net (fo=1, routed)           0.000     1.357    vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[1091]_i_1__2_n_0
    SLICE_X26Y99         FDRE                                         r  vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.844     1.210    vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X26Y99         FDRE                                         r  vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.296    vcnnbd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.699%)  route 0.229ns (58.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.658     0.994    vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X54Y106        FDRE                                         r  vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.164     1.158 r  vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.229     1.387    vcnnbd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIB0
    SLICE_X54Y98         RAMD32                                       r  vcnnbd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.846     1.212    vcnnbd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X54Y98         RAMD32                                       r  vcnnbd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.035     1.177    
    SLICE_X54Y98         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.323    vcnnbd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 vcnnbd_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.695%)  route 0.229ns (58.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.638     0.974    vcnnbd_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[2].inst_opipe_payld/aclk
    SLICE_X46Y103        FDRE                                         r  vcnnbd_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  vcnnbd_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.229     1.367    vcnnbd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X46Y97         RAMD32                                       r  vcnnbd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.825     1.191    vcnnbd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X46Y97         RAMD32                                       r  vcnnbd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.303    vcnnbd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i_reg[1037]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/axi_lite_slave_0/inst/slv_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.450%)  route 0.236ns (62.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.634     0.970    vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/aclk
    SLICE_X47Y113        FDRE                                         r  vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i_reg[1037]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i_reg[1037]/Q
                         net (fo=4, routed)           0.236     1.347    vcnnbd_i/axi_lite_slave_0/inst/S_AXI_WDATA[12]
    SLICE_X50Y114        FDRE                                         r  vcnnbd_i/axi_lite_slave_0/inst/slv_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.901     1.267    vcnnbd_i/axi_lite_slave_0/inst/S_AXI_ACLK
    SLICE_X50Y114        FDRE                                         r  vcnnbd_i/axi_lite_slave_0/inst/slv_reg1_reg[12]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X50Y114        FDRE (Hold_fdre_C_D)         0.052     1.280    vcnnbd_i/axi_lite_slave_0/inst/slv_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.658     0.994    vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X55Y104        FDRE                                         r  vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.056     1.191    vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X54Y104        SRLC32E                                      r  vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.931     1.297    vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X54Y104        SRLC32E                                      r  vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.290     1.007    
    SLICE_X54Y104        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.124    vcnnbd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13   vcnnbd_i/intermediate_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13   vcnnbd_i/intermediate_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14   vcnnbd_i/output_bram_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14   vcnnbd_i/output_bram_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11   vcnnbd_i/output_bram_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11   vcnnbd_i/output_bram_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y10   vcnnbd_i/intermediate_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y10   vcnnbd_i/intermediate_bram_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14   vcnnbd_i/output_bram_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14   vcnnbd_i/output_bram_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y125  vcnnbd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y125  vcnnbd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y125  vcnnbd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y125  vcnnbd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y125  vcnnbd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y125  vcnnbd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y125  vcnnbd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y125  vcnnbd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y104  vcnnbd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y104  vcnnbd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90   vcnnbd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90   vcnnbd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90   vcnnbd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90   vcnnbd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90   vcnnbd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90   vcnnbd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90   vcnnbd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y90   vcnnbd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y89   vcnnbd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y89   vcnnbd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/mac_o_last_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 0.642ns (8.964%)  route 6.520ns (91.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.768     3.062    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          1.661     5.241    vcnnbd_i/conv1l_top_1/inst/rstn
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.124     5.365 f  vcnnbd_i/conv1l_top_1/inst/output_bram_wr_rst_INST_0/O
                         net (fo=173, routed)         4.859    10.224    vcnnbd_i/conv1l_top_1/inst/AR[0]
    SLICE_X45Y46         FDCE                                         f  vcnnbd_i/conv1l_top_1/inst/mac_o_last_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.494    12.674    vcnnbd_i/conv1l_top_1/inst/clk
    SLICE_X45Y46         FDCE                                         r  vcnnbd_i/conv1l_top_1/inst/mac_o_last_reg[10]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X45Y46         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    vcnnbd_i/conv1l_top_1/inst/mac_o_last_reg[10]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/mac_o_last_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 0.642ns (8.964%)  route 6.520ns (91.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.768     3.062    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          1.661     5.241    vcnnbd_i/conv1l_top_1/inst/rstn
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.124     5.365 f  vcnnbd_i/conv1l_top_1/inst/output_bram_wr_rst_INST_0/O
                         net (fo=173, routed)         4.859    10.224    vcnnbd_i/conv1l_top_1/inst/AR[0]
    SLICE_X45Y46         FDCE                                         f  vcnnbd_i/conv1l_top_1/inst/mac_o_last_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.494    12.674    vcnnbd_i/conv1l_top_1/inst/clk
    SLICE_X45Y46         FDCE                                         r  vcnnbd_i/conv1l_top_1/inst/mac_o_last_reg[12]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X45Y46         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    vcnnbd_i/conv1l_top_1/inst/mac_o_last_reg[12]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/mac_o_last_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 0.642ns (9.599%)  route 6.046ns (90.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.768     3.062    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          1.661     5.241    vcnnbd_i/conv1l_top_1/inst/rstn
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.124     5.365 f  vcnnbd_i/conv1l_top_1/inst/output_bram_wr_rst_INST_0/O
                         net (fo=173, routed)         4.385     9.750    vcnnbd_i/conv1l_top_1/inst/AR[0]
    SLICE_X49Y45         FDCE                                         f  vcnnbd_i/conv1l_top_1/inst/mac_o_last_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.493    12.672    vcnnbd_i/conv1l_top_1/inst/clk
    SLICE_X49Y45         FDCE                                         r  vcnnbd_i/conv1l_top_1/inst/mac_o_last_reg[11]/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X49Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    vcnnbd_i/conv1l_top_1/inst/mac_o_last_reg[11]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.642ns (9.630%)  route 6.025ns (90.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.768     3.062    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          2.834     6.414    vcnnbd_i/conv1l_top_0/inst/rstn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.538 f  vcnnbd_i/conv1l_top_0/inst/output_bram_wr_rst_INST_0/O
                         net (fo=160, routed)         3.190     9.729    vcnnbd_i/conv1l_top_0/inst/AR[0]
    SLICE_X40Y77         FDCE                                         f  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.465    12.644    vcnnbd_i/conv1l_top_0/inst/clk
    SLICE_X40Y77         FDCE                                         r  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[14]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X40Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[14]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.662ns  (logic 0.642ns (9.636%)  route 6.020ns (90.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.768     3.062    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          2.834     6.414    vcnnbd_i/conv1l_top_0/inst/rstn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.538 f  vcnnbd_i/conv1l_top_0/inst/output_bram_wr_rst_INST_0/O
                         net (fo=160, routed)         3.186     9.724    vcnnbd_i/conv1l_top_0/inst/AR[0]
    SLICE_X41Y77         FDCE                                         f  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.465    12.644    vcnnbd_i/conv1l_top_0/inst/clk
    SLICE_X41Y77         FDCE                                         r  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[6]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X41Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[6]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.662ns  (logic 0.642ns (9.636%)  route 6.020ns (90.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.768     3.062    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          2.834     6.414    vcnnbd_i/conv1l_top_0/inst/rstn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.538 f  vcnnbd_i/conv1l_top_0/inst/output_bram_wr_rst_INST_0/O
                         net (fo=160, routed)         3.186     9.724    vcnnbd_i/conv1l_top_0/inst/AR[0]
    SLICE_X41Y77         FDCE                                         f  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.465    12.644    vcnnbd_i/conv1l_top_0/inst/clk
    SLICE_X41Y77         FDCE                                         r  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[8]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X41Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[8]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.662ns  (logic 0.642ns (9.636%)  route 6.020ns (90.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.768     3.062    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          2.834     6.414    vcnnbd_i/conv1l_top_0/inst/rstn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.538 f  vcnnbd_i/conv1l_top_0/inst/output_bram_wr_rst_INST_0/O
                         net (fo=160, routed)         3.186     9.724    vcnnbd_i/conv1l_top_0/inst/AR[0]
    SLICE_X41Y77         FDCE                                         f  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.465    12.644    vcnnbd_i/conv1l_top_0/inst/clk
    SLICE_X41Y77         FDCE                                         r  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[9]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X41Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[9]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/weight_bram_rd_adddr_reg[12]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 0.642ns (9.398%)  route 6.190ns (90.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.768     3.062    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          1.661     5.241    vcnnbd_i/conv1l_top_1/inst/rstn
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.124     5.365 f  vcnnbd_i/conv1l_top_1/inst/output_bram_wr_rst_INST_0/O
                         net (fo=173, routed)         4.528     9.894    vcnnbd_i/conv1l_top_1/inst/AR[0]
    SLICE_X82Y73         FDPE                                         f  vcnnbd_i/conv1l_top_1/inst/weight_bram_rd_adddr_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.531    12.710    vcnnbd_i/conv1l_top_1/inst/clk
    SLICE_X82Y73         FDPE                                         r  vcnnbd_i/conv1l_top_1/inst/weight_bram_rd_adddr_reg[12]/C
                         clock pessimism              0.229    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X82Y73         FDPE (Recov_fdpe_C_PRE)     -0.361    12.424    vcnnbd_i/conv1l_top_1/inst/weight_bram_rd_adddr_reg[12]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.642ns (9.685%)  route 5.987ns (90.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.768     3.062    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          2.834     6.414    vcnnbd_i/conv1l_top_0/inst/rstn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.538 f  vcnnbd_i/conv1l_top_0/inst/output_bram_wr_rst_INST_0/O
                         net (fo=160, routed)         3.152     9.691    vcnnbd_i/conv1l_top_0/inst/AR[0]
    SLICE_X38Y77         FDCE                                         f  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.465    12.644    vcnnbd_i/conv1l_top_0/inst/clk
    SLICE_X38Y77         FDCE                                         r  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[11]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X38Y77         FDCE (Recov_fdce_C_CLR)     -0.319    12.300    vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[11]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.642ns (9.685%)  route 5.987ns (90.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.768     3.062    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          2.834     6.414    vcnnbd_i/conv1l_top_0/inst/rstn
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.538 f  vcnnbd_i/conv1l_top_0/inst/output_bram_wr_rst_INST_0/O
                         net (fo=160, routed)         3.152     9.691    vcnnbd_i/conv1l_top_0/inst/AR[0]
    SLICE_X38Y77         FDCE                                         f  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        1.465    12.644    vcnnbd_i/conv1l_top_0/inst/clk
    SLICE_X38Y77         FDCE                                         r  vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[2]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X38Y77         FDCE (Recov_fdce_C_CLR)     -0.319    12.300    vcnnbd_i/conv1l_top_0/inst/mac_o_last_reg[2]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  2.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/conv_wfltrs_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.209ns (16.092%)  route 1.090ns (83.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.597     0.933    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.164     1.097 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          0.779     1.876    vcnnbd_i/conv1l_top_1/inst/rstn
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.921 f  vcnnbd_i/conv1l_top_1/inst/output_bram_wr_rst_INST_0/O
                         net (fo=173, routed)         0.311     2.231    vcnnbd_i/conv1l_top_1/inst/AR[0]
    SLICE_X58Y71         FDCE                                         f  vcnnbd_i/conv1l_top_1/inst/conv_wfltrs_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.835     1.201    vcnnbd_i/conv1l_top_1/inst/clk
    SLICE_X58Y71         FDCE                                         r  vcnnbd_i/conv1l_top_1/inst/conv_wfltrs_reg[2]/C
                         clock pessimism             -0.264     0.937    
    SLICE_X58Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    vcnnbd_i/conv1l_top_1/inst/conv_wfltrs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/conv_wfltrs_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.209ns (16.092%)  route 1.090ns (83.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.597     0.933    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.164     1.097 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          0.779     1.876    vcnnbd_i/conv1l_top_1/inst/rstn
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.921 f  vcnnbd_i/conv1l_top_1/inst/output_bram_wr_rst_INST_0/O
                         net (fo=173, routed)         0.311     2.231    vcnnbd_i/conv1l_top_1/inst/AR[0]
    SLICE_X58Y71         FDCE                                         f  vcnnbd_i/conv1l_top_1/inst/conv_wfltrs_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.835     1.201    vcnnbd_i/conv1l_top_1/inst/clk
    SLICE_X58Y71         FDCE                                         r  vcnnbd_i/conv1l_top_1/inst/conv_wfltrs_reg[4]/C
                         clock pessimism             -0.264     0.937    
    SLICE_X58Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    vcnnbd_i/conv1l_top_1/inst/conv_wfltrs_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.209ns (16.011%)  route 1.096ns (83.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.597     0.933    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.164     1.097 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          0.779     1.876    vcnnbd_i/conv1l_top_1/inst/rstn
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.921 f  vcnnbd_i/conv1l_top_1/inst/output_bram_wr_rst_INST_0/O
                         net (fo=173, routed)         0.317     2.238    vcnnbd_i/conv1l_top_1/inst/AR[0]
    SLICE_X54Y69         FDCE                                         f  vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.835     1.201    vcnnbd_i/conv1l_top_1/inst/clk
    SLICE_X54Y69         FDCE                                         r  vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[5]/C
                         clock pessimism             -0.264     0.937    
    SLICE_X54Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/conv_wfltrs_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.209ns (16.092%)  route 1.090ns (83.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.597     0.933    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.164     1.097 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          0.779     1.876    vcnnbd_i/conv1l_top_1/inst/rstn
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.921 f  vcnnbd_i/conv1l_top_1/inst/output_bram_wr_rst_INST_0/O
                         net (fo=173, routed)         0.311     2.231    vcnnbd_i/conv1l_top_1/inst/AR[0]
    SLICE_X59Y71         FDCE                                         f  vcnnbd_i/conv1l_top_1/inst/conv_wfltrs_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.835     1.201    vcnnbd_i/conv1l_top_1/inst/clk
    SLICE_X59Y71         FDCE                                         r  vcnnbd_i/conv1l_top_1/inst/conv_wfltrs_reg[3]/C
                         clock pessimism             -0.264     0.937    
    SLICE_X59Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.845    vcnnbd_i/conv1l_top_1/inst/conv_wfltrs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.209ns (15.294%)  route 1.158ns (84.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.597     0.933    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.164     1.097 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          0.779     1.876    vcnnbd_i/conv1l_top_1/inst/rstn
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.921 f  vcnnbd_i/conv1l_top_1/inst/output_bram_wr_rst_INST_0/O
                         net (fo=173, routed)         0.378     2.299    vcnnbd_i/conv1l_top_1/inst/AR[0]
    SLICE_X54Y68         FDCE                                         f  vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.836     1.202    vcnnbd_i/conv1l_top_1/inst/clk
    SLICE_X54Y68         FDCE                                         r  vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[1]/C
                         clock pessimism             -0.264     0.938    
    SLICE_X54Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.209ns (15.294%)  route 1.158ns (84.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.597     0.933    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.164     1.097 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          0.779     1.876    vcnnbd_i/conv1l_top_1/inst/rstn
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.921 f  vcnnbd_i/conv1l_top_1/inst/output_bram_wr_rst_INST_0/O
                         net (fo=173, routed)         0.378     2.299    vcnnbd_i/conv1l_top_1/inst/AR[0]
    SLICE_X54Y68         FDCE                                         f  vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.836     1.202    vcnnbd_i/conv1l_top_1/inst/clk
    SLICE_X54Y68         FDCE                                         r  vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[3]/C
                         clock pessimism             -0.264     0.938    
    SLICE_X54Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.209ns (15.294%)  route 1.158ns (84.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.597     0.933    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.164     1.097 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          0.779     1.876    vcnnbd_i/conv1l_top_1/inst/rstn
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.921 f  vcnnbd_i/conv1l_top_1/inst/output_bram_wr_rst_INST_0/O
                         net (fo=173, routed)         0.378     2.299    vcnnbd_i/conv1l_top_1/inst/AR[0]
    SLICE_X54Y68         FDCE                                         f  vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.836     1.202    vcnnbd_i/conv1l_top_1/inst/clk
    SLICE_X54Y68         FDCE                                         r  vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[4]/C
                         clock pessimism             -0.264     0.938    
    SLICE_X54Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.209ns (15.294%)  route 1.158ns (84.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.597     0.933    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.164     1.097 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          0.779     1.876    vcnnbd_i/conv1l_top_1/inst/rstn
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.921 f  vcnnbd_i/conv1l_top_1/inst/output_bram_wr_rst_INST_0/O
                         net (fo=173, routed)         0.378     2.299    vcnnbd_i/conv1l_top_1/inst/AR[0]
    SLICE_X55Y68         FDCE                                         f  vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.836     1.202    vcnnbd_i/conv1l_top_1/inst/clk
    SLICE_X55Y68         FDCE                                         r  vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[2]/C
                         clock pessimism             -0.264     0.938    
    SLICE_X55Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/ap_done_r_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.209ns (14.828%)  route 1.200ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.597     0.933    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.164     1.097 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          0.779     1.876    vcnnbd_i/conv1l_top_1/inst/rstn
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.921 f  vcnnbd_i/conv1l_top_1/inst/output_bram_wr_rst_INST_0/O
                         net (fo=173, routed)         0.421     2.342    vcnnbd_i/conv1l_top_1/inst/AR[0]
    SLICE_X62Y71         FDCE                                         f  vcnnbd_i/conv1l_top_1/inst/ap_done_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.836     1.202    vcnnbd_i/conv1l_top_1/inst/clk
    SLICE_X62Y71         FDCE                                         r  vcnnbd_i/conv1l_top_1/inst/ap_done_r_reg/C
                         clock pessimism             -0.264     0.938    
    SLICE_X62Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    vcnnbd_i/conv1l_top_1/inst/ap_done_r_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.209ns (14.791%)  route 1.204ns (85.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.597     0.933    vcnnbd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.164     1.097 r  vcnnbd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=45, routed)          0.779     1.876    vcnnbd_i/conv1l_top_1/inst/rstn
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.921 f  vcnnbd_i/conv1l_top_1/inst/output_bram_wr_rst_INST_0/O
                         net (fo=173, routed)         0.425     2.346    vcnnbd_i/conv1l_top_1/inst/AR[0]
    SLICE_X54Y67         FDCE                                         f  vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vcnnbd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vcnnbd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vcnnbd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7528, routed)        0.837     1.203    vcnnbd_i/conv1l_top_1/inst/clk
    SLICE_X54Y67         FDCE                                         r  vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[0]/C
                         clock pessimism             -0.264     0.939    
    SLICE_X54Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.872    vcnnbd_i/conv1l_top_1/inst/conv_irows_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  1.474    





