Protel Design System Design Rule Check
PCB File : D:\altium\esp32_dht11\esp32_dht11.PcbDoc
Date     : 10/24/2022
Time     : 12:10:27 AM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Unplated multi-layer pad(s) detected
   Pad C2-4(5230mil,1835mil) on Multi-Layer on Net GND
   Pad C2-1(4930mil,1835mil) on Multi-Layer on Net +5
   Pad C2-2(5030mil,1835mil) on Multi-Layer on Net NetC2_2

Processing Rule : Clearance Constraint (Gap=15mil) (All),(All)
   Violation between Clearance Constraint: (12.598mil < 15mil) Between Pad U1-15(4135mil,2267.182mil) on Top Layer And Pad U1-16(4185mil,2267.182mil) on Top Layer 
   Violation between Clearance Constraint: (13.799mil < 15mil) Between Pad U1-16(4185mil,2267.182mil) on Top Layer And Track (4135mil,2195mil)(4135mil,2267.182mil) on Top Layer 
Rule Violations :2

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=15mil) (Max=35mil) (Preferred=20mil) (All)
   Violation between Width Constraint: Track (5055mil,3130mil)(5110mil,3130mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5065mil,2790mil)(5065mil,2855mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5065mil,2790mil)(5130mil,2725mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5110mil,3130mil)(5135mil,3105mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5130mil,2725mil)(5400mil,2725mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5135mil,2770mil)(5135mil,3105mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5135mil,2770mil)(5155mil,2750mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5155mil,2750mil)(5445mil,2750mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5310mil,2825mil)(5310mil,2890mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5310mil,2825mil)(5345mil,2790mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5345mil,2790mil)(5525mil,2790mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5360mil,2840mil)(5360mil,2890mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5360mil,2840mil)(5380mil,2820mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5380mil,2820mil)(5535mil,2820mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5400mil,2725mil)(5410mil,2715mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5410mil,2663.818mil)(5410mil,2715mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5445mil,2750mil)(5460mil,2735mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5460mil,2663.818mil)(5460mil,2735mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5525mil,2790mil)(5548.874mil,2766.126mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5535mil,2820mil)(5565mil,2790mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5548.874mil,2766.126mil)(5666mil,2766.126mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5565mil,2790mil)(5667.717mil,2790mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
   Violation between Width Constraint: Track (5666mil,2766.126mil)(5667.717mil,2764.409mil) on Top Layer Actual Width = 12mil, Target Width = 15mil
Rule Violations :23

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad JDC-1(3256.22mil,1900mil) on Multi-Layer Actual Slot Hole Width = 137.795mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad JDC-2(3020mil,1900mil) on Multi-Layer Actual Slot Hole Width = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad JDC-3(3157.795mil,1711.024mil) on Multi-Layer Actual Slot Hole Width = 118.11mil
Rule Violations :3

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CN1-0(5690.354mil,2711.26mil) on Multi-Layer And Pad CN1-1(5667.71mil,2738.819mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad CN1-0(5690.354mil,2868.74mil) on Multi-Layer And Pad CN1-5(5667.717mil,2841.181mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad CN1-1(5667.71mil,2738.819mil) on Top Layer And Pad CN1-2(5667.717mil,2764.409mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad CN1-2(5667.717mil,2764.409mil) on Top Layer And Pad CN1-3(5667.717mil,2790mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad CN1-3(5667.717mil,2790mil) on Top Layer And Pad CN1-4(5667.717mil,2815.591mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad CN1-4(5667.717mil,2815.591mil) on Top Layer And Pad CN1-5(5667.717mil,2841.181mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.819mil < 10mil) Between Pad Q1-2(2707.598mil,2750.551mil) on Top Layer And Via (2665mil,2750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad R4-1(3855mil,2915.002mil) on Top Layer And Via (3795mil,2895mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-1(4005.675mil,2977.032mil) on Top Layer And Pad U1-2(4005.675mil,2927.032mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-10(4005.675mil,2527.032mil) on Top Layer And Pad U1-11(4005.675mil,2477.032mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-10(4005.675mil,2527.032mil) on Top Layer And Pad U1-9(4005.675mil,2577.032mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-11(4005.675mil,2477.032mil) on Top Layer And Pad U1-12(4005.675mil,2427.032mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-12(4005.675mil,2427.032mil) on Top Layer And Pad U1-13(4005.675mil,2377.032mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-13(4005.675mil,2377.032mil) on Top Layer And Pad U1-14(4005.675mil,2327.032mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-15(4135mil,2267.182mil) on Top Layer And Pad U1-16(4185mil,2267.182mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.844mil < 10mil) Between Pad U1-15(4135mil,2267.182mil) on Top Layer And Via (4135mil,2195mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-16(4185mil,2267.182mil) on Top Layer And Pad U1-17(4235mil,2267.182mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-17(4235mil,2267.182mil) on Top Layer And Pad U1-18(4285mil,2267.182mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-18(4285mil,2267.182mil) on Top Layer And Pad U1-19(4335mil,2267.182mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-19(4335mil,2267.182mil) on Top Layer And Pad U1-20(4385mil,2267.19mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-2(4005.675mil,2927.032mil) on Top Layer And Pad U1-3(4005.675mil,2877.032mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-20(4385mil,2267.19mil) on Top Layer And Pad U1-21(4435mil,2267.19mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-21(4435mil,2267.19mil) on Top Layer And Pad U1-22(4485mil,2267.19mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-22(4485mil,2267.19mil) on Top Layer And Pad U1-23(4535mil,2267.19mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-23(4535mil,2267.19mil) on Top Layer And Pad U1-24(4585mil,2267.19mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-25(4714.325mil,2327.028mil) on Top Layer And Pad U1-26(4714.325mil,2377.028mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-26(4714.325mil,2377.028mil) on Top Layer And Pad U1-27(4714.325mil,2427.028mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-27(4714.325mil,2427.028mil) on Top Layer And Pad U1-28(4714.325mil,2477.028mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-28(4714.325mil,2477.028mil) on Top Layer And Pad U1-29(4714.325mil,2527.028mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-29(4714.325mil,2527.028mil) on Top Layer And Pad U1-30(4714.325mil,2577.028mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-3(4005.675mil,2877.032mil) on Top Layer And Pad U1-4(4005.675mil,2827.032mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-30(4714.325mil,2577.028mil) on Top Layer And Pad U1-31(4714.325mil,2627.028mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-31(4714.325mil,2627.028mil) on Top Layer And Pad U1-32(4714.325mil,2677.028mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-32(4714.325mil,2677.028mil) on Top Layer And Pad U1-33(4714.325mil,2727.028mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-33(4714.325mil,2727.028mil) on Top Layer And Pad U1-34(4714.325mil,2777.028mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-34(4714.325mil,2777.028mil) on Top Layer And Pad U1-35(4714.325mil,2827.028mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-35(4714.325mil,2827.028mil) on Top Layer And Pad U1-36(4714.325mil,2877.028mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-36(4714.325mil,2877.028mil) on Top Layer And Pad U1-37(4714.325mil,2927.028mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-37(4714.325mil,2927.028mil) on Top Layer And Pad U1-38(4714.325mil,2977.028mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-4(4005.675mil,2827.032mil) on Top Layer And Pad U1-5(4005.675mil,2777.032mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-5(4005.675mil,2777.032mil) on Top Layer And Pad U1-6(4005.675mil,2727.032mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-6(4005.675mil,2727.032mil) on Top Layer And Pad U1-7(4005.675mil,2677.032mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-7(4005.675mil,2677.032mil) on Top Layer And Pad U1-8(4005.675mil,2627.032mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad U1-8(4005.675mil,2627.032mil) on Top Layer And Pad U1-9(4005.675mil,2577.032mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.331mil < 10mil) Between Pad U2-11(3313.701mil,2795mil) on Top Layer And Via (3250mil,2795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.331mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U2-4(2920mil,2895mil) on Top Layer And Via (2985mil,2895mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad U2-5(2920mil,2845mil) on Top Layer And Via (2990mil,2845mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad U2-6(2920mil,2795mil) on Top Layer And Via (2990mil,2795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.63mil]
Rule Violations :48

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (2.338mil < 10mil) Between Arc (2890mil,2439mil) on Top Overlay And Pad VR1-2(2890mil,2340mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.543mil < 10mil) Between Arc (2890mil,2439mil) on Top Overlay And Pad VR1-3(2790mil,2540mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.083mil < 10mil) Between Arc (2890mil,2440mil) on Top Overlay And Pad VR1-2(2890mil,2340mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mil < 10mil) Between Arc (3665mil,1875mil) on Top Overlay And Pad C9-1(3665mil,1768.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3665mil,1875mil) on Top Overlay And Pad C9-1(3665mil,1768.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3665mil,1875mil) on Top Overlay And Pad C9-2(3665mil,1981.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3665mil,1875mil) on Top Overlay And Pad C9-2(3665mil,1981.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mil < 10mil) Between Arc (4370mil,1865mil) on Top Overlay And Pad C10-1(4370mil,1758.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4370mil,1865mil) on Top Overlay And Pad C10-1(4370mil,1758.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4370mil,1865mil) on Top Overlay And Pad C10-2(4370mil,1971.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4370mil,1865mil) on Top Overlay And Pad C10-2(4370mil,1971.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.986mil < 10mil) Between Arc (5588.83mil,2889.999mil) on Top Overlay And Pad U3-1(5560mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-1(4370mil,1758.701mil) on Top Layer And Track (4284.37mil,1735.079mil)(4337.206mil,1735.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-1(4370mil,1758.701mil) on Top Layer And Track (4337.206mil,1735.079mil)(4337.206mil,1745.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mil < 10mil) Between Pad C10-1(4370mil,1758.701mil) on Top Layer And Track (4404.577mil,1735.079mil)(4404.577mil,1745.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mil < 10mil) Between Pad C10-1(4370mil,1758.701mil) on Top Layer And Track (4404.577mil,1735.079mil)(4455.63mil,1735.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.965mil < 10mil) Between Pad C10-2(4370mil,1971.299mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.965mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.965mil < 10mil) Between Pad C10-2(4370mil,1971.299mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.965mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(4370mil,1971.299mil) on Top Layer And Track (4240.079mil,1994.921mil)(4336.535mil,1994.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(4370mil,1971.299mil) on Top Layer And Track (4266.85mil,1933.898mil)(4336.535mil,1933.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(4370mil,1971.299mil) on Top Layer And Track (4336.535mil,1933.898mil)(4336.535mil,1984.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(4370mil,1971.299mil) on Top Layer And Track (4403.465mil,1933.882mil)(4403.465mil,1984.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(4370mil,1971.299mil) on Top Layer And Track (4403.465mil,1933.882mil)(4473.15mil,1933.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(4370mil,1971.299mil) on Top Layer And Track (4403.465mil,1994.921mil)(4499.921mil,1994.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-1(3575mil,3110mil) on Top Layer And Text "R6" (3454mil,3082mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-1(3575mil,3110mil) on Top Layer And Track (3454mil,3077mil)(3607mil,3077mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-1(3575mil,3110mil) on Top Layer And Track (3454mil,3144mil)(3607mil,3144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-1(3575mil,3110mil) on Top Layer And Track (3513mil,3085mil)(3547mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-1(3575mil,3110mil) on Top Layer And Track (3513mil,3135mil)(3547mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C1-1(3575mil,3110mil) on Top Layer And Track (3607mil,3077mil)(3607mil,3144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C11-2(4635mil,1820mil) on Top Layer And Track (4601mil,1789mil)(4601mil,1942mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C11-2(4635mil,1820mil) on Top Layer And Track (4601mil,1789mil)(4668mil,1789mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C11-2(4635mil,1820mil) on Top Layer And Track (4610mil,1848mil)(4610mil,1882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C11-2(4635mil,1820mil) on Top Layer And Track (4660mil,1848mil)(4660mil,1882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-2(4635mil,1820mil) on Top Layer And Track (4668mil,1789mil)(4668mil,1942mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-2(3415mil,1835mil) on Top Layer And Track (3381mil,1804mil)(3381mil,1957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C1-2(3415mil,1835mil) on Top Layer And Track (3381mil,1804mil)(3448mil,1804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(3415mil,1835mil) on Top Layer And Track (3390mil,1863mil)(3390mil,1897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(3415mil,1835mil) on Top Layer And Track (3440mil,1863mil)(3440mil,1897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-2(3415mil,1835mil) on Top Layer And Track (3448mil,1804mil)(3448mil,1957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(3485mil,3110mil) on Top Layer And Text "R6" (3454mil,3082mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C1-2(3485mil,3110mil) on Top Layer And Track (3454mil,3077mil)(3454mil,3144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-2(3485mil,3110mil) on Top Layer And Track (3454mil,3077mil)(3607mil,3077mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-2(3485mil,3110mil) on Top Layer And Track (3454mil,3144mil)(3607mil,3144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(3485mil,3110mil) on Top Layer And Track (3513mil,3085mil)(3547mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(3485mil,3110mil) on Top Layer And Track (3513mil,3135mil)(3547mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(3850mil,3025mil) on Top Layer And Text "LED1" (3703mil,2974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(3850mil,3025mil) on Top Layer And Text "R4" (3828mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-2(3850mil,3025mil) on Top Layer And Track (3816mil,2994mil)(3816mil,3147mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C1-2(3850mil,3025mil) on Top Layer And Track (3816mil,2994mil)(3883mil,2994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(3850mil,3025mil) on Top Layer And Track (3825mil,3053mil)(3825mil,3087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(3850mil,3025mil) on Top Layer And Track (3875mil,3053mil)(3875mil,3087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-2(3850mil,3025mil) on Top Layer And Track (3883mil,2994mil)(3883mil,3147mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-2(5145mil,2075mil) on Top Layer And Track (5023mil,2041mil)(5176mil,2041mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-2(5145mil,2075mil) on Top Layer And Track (5023mil,2108mil)(5176mil,2108mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(5145mil,2075mil) on Top Layer And Track (5083mil,2050mil)(5117mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(5145mil,2075mil) on Top Layer And Track (5083mil,2100mil)(5117mil,2100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C1-2(5145mil,2075mil) on Top Layer And Track (5176mil,2041mil)(5176mil,2108mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C3-2(3725mil,3137.992mil) on Top Layer And Track (3693.504mil,2984.449mil)(3693.504mil,3165.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C3-2(3725mil,3137.992mil) on Top Layer And Track (3693.504mil,3165.551mil)(3756.496mil,3165.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C3-2(3725mil,3137.992mil) on Top Layer And Track (3756.496mil,2984.449mil)(3756.496mil,3165.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C4-1(3875mil,2550mil) on Top Layer And Track (3841mil,2429mil)(3841mil,2582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C4-1(3875mil,2550mil) on Top Layer And Track (3841mil,2582mil)(3908mil,2582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C4-1(3875mil,2550mil) on Top Layer And Track (3850mil,2488mil)(3850mil,2522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C4-1(3875mil,2550mil) on Top Layer And Track (3900mil,2488mil)(3900mil,2522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-1(3875mil,2550mil) on Top Layer And Track (3908mil,2429mil)(3908mil,2582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C5-2(4865mil,2455mil) on Top Layer And Track (4831mil,2424mil)(4831mil,2577mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C5-2(4865mil,2455mil) on Top Layer And Track (4831mil,2424mil)(4898mil,2424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C5-2(4865mil,2455mil) on Top Layer And Track (4840mil,2483mil)(4840mil,2517mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C5-2(4865mil,2455mil) on Top Layer And Track (4890mil,2483mil)(4890mil,2517mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C5-2(4865mil,2455mil) on Top Layer And Track (4898mil,2424mil)(4898mil,2577mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.519mil < 10mil) Between Pad C6-1(5345mil,2505mil) on Top Layer And Text "LED5" (5271mil,2412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.519mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C6-1(5345mil,2505mil) on Top Layer And Track (5313mil,2471mil)(5313mil,2538mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C6-1(5345mil,2505mil) on Top Layer And Track (5313mil,2471mil)(5466mil,2471mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-1(5345mil,2505mil) on Top Layer And Track (5313mil,2538mil)(5466mil,2538mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C6-1(5345mil,2505mil) on Top Layer And Track (5373mil,2480mil)(5407mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C6-1(5345mil,2505mil) on Top Layer And Track (5373mil,2530mil)(5407mil,2530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.519mil < 10mil) Between Pad C6-2(5435mil,2505mil) on Top Layer And Text "LED5" (5271mil,2412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.519mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.519mil < 10mil) Between Pad C6-2(5435mil,2505mil) on Top Layer And Text "R14" (5439mil,2412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.519mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C6-2(5435mil,2505mil) on Top Layer And Track (5313mil,2471mil)(5466mil,2471mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-2(5435mil,2505mil) on Top Layer And Track (5313mil,2538mil)(5466mil,2538mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C6-2(5435mil,2505mil) on Top Layer And Track (5373mil,2480mil)(5407mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C6-2(5435mil,2505mil) on Top Layer And Track (5373mil,2530mil)(5407mil,2530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C6-2(5435mil,2505mil) on Top Layer And Track (5466mil,2471mil)(5466mil,2538mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-1(5730mil,2345mil) on Top Layer And Track (5609mil,2312mil)(5762mil,2312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C7-1(5730mil,2345mil) on Top Layer And Track (5609mil,2379mil)(5762mil,2379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C7-1(5730mil,2345mil) on Top Layer And Track (5668mil,2320mil)(5702mil,2320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C7-1(5730mil,2345mil) on Top Layer And Track (5668mil,2370mil)(5702mil,2370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C7-1(5730mil,2345mil) on Top Layer And Track (5762mil,2312mil)(5762mil,2379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C8-1(5560mil,3035mil) on Top Layer And Track (5528mil,3001mil)(5528mil,3068mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C8-1(5560mil,3035mil) on Top Layer And Track (5528mil,3001mil)(5681mil,3001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C8-1(5560mil,3035mil) on Top Layer And Track (5528mil,3068mil)(5681mil,3068mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C8-1(5560mil,3035mil) on Top Layer And Track (5588mil,3010mil)(5622mil,3010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C8-1(5560mil,3035mil) on Top Layer And Track (5588mil,3060mil)(5622mil,3060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-2(5650mil,3035mil) on Top Layer And Text "CN1" (5631mil,3009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C8-2(5650mil,3035mil) on Top Layer And Track (5528mil,3001mil)(5681mil,3001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C8-2(5650mil,3035mil) on Top Layer And Track (5528mil,3068mil)(5681mil,3068mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C8-2(5650mil,3035mil) on Top Layer And Track (5588mil,3010mil)(5622mil,3010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C8-2(5650mil,3035mil) on Top Layer And Track (5588mil,3060mil)(5622mil,3060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C8-2(5650mil,3035mil) on Top Layer And Track (5681mil,3001mil)(5681mil,3068mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(3665mil,1768.701mil) on Top Layer And Track (3579.37mil,1745.079mil)(3632.206mil,1745.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(3665mil,1768.701mil) on Top Layer And Track (3632.206mil,1745.079mil)(3632.206mil,1755.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mil < 10mil) Between Pad C9-1(3665mil,1768.701mil) on Top Layer And Track (3699.577mil,1745.079mil)(3699.577mil,1755.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mil < 10mil) Between Pad C9-1(3665mil,1768.701mil) on Top Layer And Track (3699.577mil,1745.079mil)(3750.63mil,1745.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.965mil < 10mil) Between Pad C9-2(3665mil,1981.299mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.965mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.965mil < 10mil) Between Pad C9-2(3665mil,1981.299mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.965mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(3665mil,1981.299mil) on Top Layer And Track (3535.079mil,2004.921mil)(3631.535mil,2004.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(3665mil,1981.299mil) on Top Layer And Track (3561.85mil,1943.898mil)(3631.535mil,1943.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(3665mil,1981.299mil) on Top Layer And Track (3631.535mil,1943.898mil)(3631.535mil,1994.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(3665mil,1981.299mil) on Top Layer And Track (3698.465mil,1943.882mil)(3698.465mil,1994.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(3665mil,1981.299mil) on Top Layer And Track (3698.465mil,1943.882mil)(3768.15mil,1943.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(3665mil,1981.299mil) on Top Layer And Track (3698.465mil,2004.921mil)(3794.921mil,2004.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad CN1-1(5667.71mil,2738.819mil) on Top Layer And Track (5658.858mil,2640.394mil)(5658.858mil,2723.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad CN1-6(5775mil,2939.606mil) on Top Layer And Track (5658.858mil,2939.606mil)(5737.598mil,2939.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad CN1-6(5775mil,2939.606mil) on Top Layer And Track (5812.402mil,2941.575mil)(5873.425mil,2941.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad CN1-7(5775mil,2640.394mil) on Top Layer And Track (5658.858mil,2640.394mil)(5737.598mil,2640.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad CN1-7(5775mil,2640.394mil) on Top Layer And Track (5810.433mil,2640.394mil)(5873.425mil,2640.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DIO1-1(5710mil,2490mil) on Top Layer And Text "C7" (5616mil,2412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad DIO1-1(5710mil,2490mil) on Top Layer And Track (5682.244mil,2435mil)(5765mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad DIO1-1(5710mil,2490mil) on Top Layer And Track (5682.244mil,2545mil)(5765mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad DIO1-1(5710mil,2490mil) on Top Layer And Track (5765mil,2435mil)(5765mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.071mil < 10mil) Between Pad DIO1-2(5550mil,2490mil) on Top Layer And Text "LED5" (5271mil,2412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DIO1-2(5550mil,2490mil) on Top Layer And Text "R14" (5439mil,2412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Pad DIO1-2(5550mil,2490mil) on Top Layer And Track (5500mil,2445mil)(5500mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DIO1-2(5550mil,2490mil) on Top Layer And Track (5500mil,2445mil)(5510mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DIO1-2(5550mil,2490mil) on Top Layer And Track (5500mil,2535mil)(5510mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad DIO1-2(5550mil,2490mil) on Top Layer And Track (5510mil,2435mil)(5587.756mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad DIO1-2(5550mil,2490mil) on Top Layer And Track (5510mil,2545mil)(5587.756mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JDC-3(3157.795mil,1711.024mil) on Multi-Layer And Track (2724.724mil,1722.835mil)(3283.78mil,1722.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(3730mil,2825mil) on Top Layer And Text "S2" (3664mil,2783mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(3730mil,2825mil) on Top Layer And Track (3695mil,2825mil)(3695mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(3730mil,2825mil) on Top Layer And Track (3695mil,2825mil)(3700mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(3730mil,2825mil) on Top Layer And Track (3760mil,2825mil)(3765mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(3730mil,2825mil) on Top Layer And Track (3765mil,2825mil)(3765mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(3730mil,2915mil) on Top Layer And Track (3695mil,2825mil)(3695mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(3730mil,2915mil) on Top Layer And Track (3695mil,2915mil)(3700mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(3730mil,2915mil) on Top Layer And Track (3760mil,2915mil)(3765mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(3730mil,2915mil) on Top Layer And Track (3765mil,2825mil)(3765mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(3481.937mil,2685mil) on Top Layer And Track (3481.937mil,2650mil)(3481.937mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(3481.937mil,2685mil) on Top Layer And Track (3481.937mil,2650mil)(3571.937mil,2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(3481.937mil,2685mil) on Top Layer And Track (3481.937mil,2715mil)(3481.937mil,2720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(3481.937mil,2685mil) on Top Layer And Track (3481.937mil,2720mil)(3571.937mil,2720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(5375mil,3035mil) on Top Layer And Track (5375mil,3000mil)(5375mil,3005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(5375mil,3035mil) on Top Layer And Track (5375mil,3000mil)(5465mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(5375mil,3035mil) on Top Layer And Track (5375mil,3065mil)(5375mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(5375mil,3035mil) on Top Layer And Track (5375mil,3070mil)(5465mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(5465mil,3035mil) on Top Layer And Track (5375mil,3000mil)(5465mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(5465mil,3035mil) on Top Layer And Track (5375mil,3070mil)(5465mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(5465mil,3035mil) on Top Layer And Track (5465mil,3000mil)(5465mil,3005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(5465mil,3035mil) on Top Layer And Track (5465mil,3065mil)(5465mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED4-2(5280mil,3035mil) on Top Layer And Text "U3" (5192mil,2958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(5280mil,3035mil) on Top Layer And Track (5190mil,3000mil)(5280mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(5280mil,3035mil) on Top Layer And Track (5190mil,3070mil)(5280mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(5280mil,3035mil) on Top Layer And Track (5280mil,3000mil)(5280mil,3005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(5280mil,3035mil) on Top Layer And Track (5280mil,3065mil)(5280mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-2(5290mil,2345mil) on Top Layer And Track (5290mil,2310mil)(5290mil,2315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-2(5290mil,2345mil) on Top Layer And Track (5290mil,2310mil)(5380mil,2310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-2(5290mil,2345mil) on Top Layer And Track (5290mil,2375mil)(5290mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-2(5290mil,2345mil) on Top Layer And Track (5290mil,2380mil)(5380mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q1-1(2782.402mil,2750.551mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.795mil < 10mil) Between Pad Q1-1(2782.402mil,2750.551mil) on Top Layer And Track (2663mil,2782mil)(2817mil,2782mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad Q1-1(2782.402mil,2750.551mil) on Top Layer And Track (2685.945mil,2726.929mil)(2804.055mil,2726.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q1-1(2782.402mil,2750.551mil) on Top Layer And Track (2804.055mil,2683.622mil)(2804.055mil,2726.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q1-2(2707.598mil,2750.551mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.795mil < 10mil) Between Pad Q1-2(2707.598mil,2750.551mil) on Top Layer And Track (2663mil,2782mil)(2817mil,2782mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q1-2(2707.598mil,2750.551mil) on Top Layer And Track (2685.945mil,2683.622mil)(2685.945mil,2726.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad Q1-2(2707.598mil,2750.551mil) on Top Layer And Track (2685.945mil,2726.929mil)(2804.055mil,2726.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q1-3(2745mil,2660mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-3(2745mil,2660mil) on Top Layer And Text "VR1" (2693mil,2618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad Q1-3(2745mil,2660mil) on Top Layer And Track (2685.945mil,2683.622mil)(2804.055mil,2683.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q2-1(4980.276mil,3047.598mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-1(4980.276mil,3047.598mil) on Top Layer And Text "Q3" (4873mil,3003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q2-1(4980.276mil,3047.598mil) on Top Layer And Track (4913.346mil,3025.945mil)(4956.654mil,3025.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad Q2-1(4980.276mil,3047.598mil) on Top Layer And Track (4956.654mil,3025.945mil)(4956.654mil,3144.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q2-2(4980.276mil,3122.402mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q2-2(4980.276mil,3122.402mil) on Top Layer And Track (4913.346mil,3144.055mil)(4956.654mil,3144.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad Q2-2(4980.276mil,3122.402mil) on Top Layer And Track (4956.654mil,3025.945mil)(4956.654mil,3144.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q2-3(4889.724mil,3085mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.24mil < 10mil) Between Pad Q2-3(4889.724mil,3085mil) on Top Layer And Text "Q3" (4873mil,3003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad Q2-3(4889.724mil,3085mil) on Top Layer And Track (4913.346mil,3025.945mil)(4913.346mil,3144.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q3-1(4975.276mil,2872.598mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.838mil < 10mil) Between Pad Q3-1(4975.276mil,2872.598mil) on Top Layer And Text "S1" (4954mil,2788mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q3-1(4975.276mil,2872.598mil) on Top Layer And Track (4908.346mil,2850.945mil)(4951.654mil,2850.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad Q3-1(4975.276mil,2872.598mil) on Top Layer And Track (4951.654mil,2850.945mil)(4951.654mil,2969.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q3-3(4884.724mil,2910mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad Q3-3(4884.724mil,2910mil) on Top Layer And Track (4908.346mil,2850.945mil)(4908.346mil,2969.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(2700mil,2905mil) on Top Layer And Text "R11" (2669mil,2882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R10-1(2700mil,2905mil) on Top Layer And Track (2663mil,2872mil)(2817mil,2872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R10-1(2700mil,2905mil) on Top Layer And Track (2663mil,2938mil)(2817mil,2938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(2780mil,2905mil) on Top Layer And Text "R11" (2669mil,2882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R10-2(2780mil,2905mil) on Top Layer And Track (2663mil,2872mil)(2817mil,2872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R10-2(2780mil,2905mil) on Top Layer And Track (2663mil,2938mil)(2817mil,2938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(4950.002mil,2070mil) on Top Layer And Text "C2" (4841mil,1986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(4950.002mil,2070mil) on Top Layer And Track (4835mil,2037mil)(4975mil,2037mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(4950.002mil,2070mil) on Top Layer And Track (4835mil,2104mil)(4975mil,2104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(4950.002mil,2070mil) on Top Layer And Track (4888.002mil,2045mil)(4922.002mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(4950.002mil,2070mil) on Top Layer And Track (4888.002mil,2095mil)(4922.002mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R1-1(4950.002mil,2070mil) on Top Layer And Track (4975mil,2037mil)(4975mil,2104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(2780mil,2815mil) on Top Layer And Text "Q1" (2692mil,2802mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R11-1(2780mil,2815mil) on Top Layer And Track (2663mil,2782mil)(2817mil,2782mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R11-1(2780mil,2815mil) on Top Layer And Track (2663mil,2848mil)(2817mil,2848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(2700mil,2815mil) on Top Layer And Text "Q1" (2692mil,2802mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R11-2(2700mil,2815mil) on Top Layer And Track (2663mil,2782mil)(2817mil,2782mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R11-2(2700mil,2815mil) on Top Layer And Track (2663mil,2848mil)(2817mil,2848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(4860.002mil,2070mil) on Top Layer And Text "C2" (4841mil,1986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R1-2(4860.002mil,2070mil) on Top Layer And Track (4835mil,2037mil)(4835mil,2104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(4860.002mil,2070mil) on Top Layer And Track (4835mil,2037mil)(4975mil,2037mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(4860.002mil,2070mil) on Top Layer And Track (4835mil,2104mil)(4975mil,2104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(4860.002mil,2070mil) on Top Layer And Track (4888.002mil,2045mil)(4922.002mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(4860.002mil,2070mil) on Top Layer And Track (4888.002mil,2095mil)(4922.002mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(5385mil,3125mil) on Top Layer And Text "LED3" (5356mil,3102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(5385mil,3125mil) on Top Layer And Text "LED4" (5171mil,3102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R12-1(5385mil,3125mil) on Top Layer And Track (5348mil,3092mil)(5502mil,3092mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R12-1(5385mil,3125mil) on Top Layer And Track (5348mil,3158mil)(5502mil,3158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(5465mil,3125mil) on Top Layer And Text "LED3" (5356mil,3102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R12-2(5465mil,3125mil) on Top Layer And Track (5348mil,3092mil)(5502mil,3092mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R12-2(5465mil,3125mil) on Top Layer And Track (5348mil,3158mil)(5502mil,3158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(5190mil,3130mil) on Top Layer And Text "LED4" (5171mil,3102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R13-1(5190mil,3130mil) on Top Layer And Track (5153mil,3097mil)(5307mil,3097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R13-1(5190mil,3130mil) on Top Layer And Track (5153mil,3163mil)(5307mil,3163mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(5270mil,3130mil) on Top Layer And Text "LED4" (5171mil,3102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R13-2(5270mil,3130mil) on Top Layer And Track (5153mil,3097mil)(5307mil,3097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R13-2(5270mil,3130mil) on Top Layer And Track (5153mil,3163mil)(5307mil,3163mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R14-1(5470mil,2345mil) on Top Layer And Track (5433mil,2312mil)(5587mil,2312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R14-1(5470mil,2345mil) on Top Layer And Track (5433mil,2378mil)(5587mil,2378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R15-2(5065mil,2935mil) on Top Layer And Track (5032mil,2818mil)(5032mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R15-2(5065mil,2935mil) on Top Layer And Track (5098mil,2818mil)(5098mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R16-1(5055mil,3130mil) on Top Layer And Track (5022mil,3013mil)(5022mil,3167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R16-1(5055mil,3130mil) on Top Layer And Track (5088mil,3013mil)(5088mil,3167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-2(5055mil,3050mil) on Top Layer And Text "R15" (5038mil,3006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R16-2(5055mil,3050mil) on Top Layer And Track (5022mil,3013mil)(5022mil,3167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R16-2(5055mil,3050mil) on Top Layer And Track (5088mil,3013mil)(5088mil,3167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R2-1(4975mil,2330mil) on Top Layer And Track (4938mil,2297mil)(5092mil,2297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R2-1(4975mil,2330mil) on Top Layer And Track (4938mil,2363mil)(5092mil,2363mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R2-2(5055mil,2330mil) on Top Layer And Track (4938mil,2297mil)(5092mil,2297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R2-2(5055mil,2330mil) on Top Layer And Track (4938mil,2363mil)(5092mil,2363mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R3-1(3690mil,2330mil) on Top Layer And Track (3653mil,2297mil)(3807mil,2297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R3-1(3690mil,2330mil) on Top Layer And Track (3653mil,2363mil)(3807mil,2363mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R3-2(3770mil,2330mil) on Top Layer And Track (3653mil,2297mil)(3807mil,2297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R3-2(3770mil,2330mil) on Top Layer And Track (3653mil,2363mil)(3807mil,2363mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(3855mil,2915.002mil) on Top Layer And Track (3821mil,2800mil)(3821mil,2940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R4-1(3855mil,2915.002mil) on Top Layer And Track (3821mil,2940mil)(3888mil,2940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(3855mil,2915.002mil) on Top Layer And Track (3830mil,2853.002mil)(3830mil,2887.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(3855mil,2915.002mil) on Top Layer And Track (3880mil,2853.002mil)(3880mil,2887.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(3855mil,2915.002mil) on Top Layer And Track (3888mil,2800mil)(3888mil,2940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(3485mil,2895mil) on Top Layer And Text "R8" (3449mil,2832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R5-1(3485mil,2895mil) on Top Layer And Track (3448mil,2862mil)(3602mil,2862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R5-1(3485mil,2895mil) on Top Layer And Track (3448mil,2928mil)(3602mil,2928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-2(3565mil,2895mil) on Top Layer And Text "R8" (3449mil,2832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R5-2(3565mil,2895mil) on Top Layer And Track (3448mil,2862mil)(3602mil,2862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R5-2(3565mil,2895mil) on Top Layer And Track (3448mil,2928mil)(3602mil,2928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(3485mil,3015mil) on Top Layer And Text "R5" (3454mil,2962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R6-1(3485mil,3015mil) on Top Layer And Track (3448mil,2982mil)(3602mil,2982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R6-1(3485mil,3015mil) on Top Layer And Track (3448mil,3048mil)(3602mil,3048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(3565mil,3015mil) on Top Layer And Text "R5" (3454mil,2962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R6-2(3565mil,3015mil) on Top Layer And Track (3448mil,2982mil)(3602mil,2982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R6-2(3565mil,3015mil) on Top Layer And Track (3448mil,3048mil)(3602mil,3048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(2700mil,3085mil) on Top Layer And Text "R9" (2669mil,3062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R7-1(2700mil,3085mil) on Top Layer And Track (2663mil,3052mil)(2817mil,3052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R7-1(2700mil,3085mil) on Top Layer And Track (2663mil,3118mil)(2817mil,3118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(3560mil,2765mil) on Top Layer And Text "LED2" (3463mil,2752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R8-1(3560mil,2765mil) on Top Layer And Track (3443mil,2732mil)(3597mil,2732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R8-1(3560mil,2765mil) on Top Layer And Track (3443mil,2798mil)(3597mil,2798mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(3480mil,2765mil) on Top Layer And Text "LED2" (3463mil,2752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R8-2(3480mil,2765mil) on Top Layer And Track (3443mil,2732mil)(3597mil,2732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R8-2(3480mil,2765mil) on Top Layer And Track (3443mil,2798mil)(3597mil,2798mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(2700mil,2995mil) on Top Layer And Text "R10" (2669mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R9-1(2700mil,2995mil) on Top Layer And Track (2663mil,2962mil)(2817mil,2962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R9-1(2700mil,2995mil) on Top Layer And Track (2663mil,3028mil)(2817mil,3028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(2780mil,2995mil) on Top Layer And Text "R10" (2669mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R9-2(2780mil,2995mil) on Top Layer And Track (2663mil,2962mil)(2817mil,2962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R9-2(2780mil,2995mil) on Top Layer And Track (2663mil,3028mil)(2817mil,3028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(5020mil,2427.362mil) on Top Layer And Text "R2" (4944mil,2397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(5020mil,2427.362mil) on Top Layer And Track (4947mil,2458.858mil)(5093mil,2458.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(5020mil,2722.638mil) on Top Layer And Track (4947mil,2691.142mil)(5093mil,2691.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-1(3730mil,2422.362mil) on Top Layer And Text "R3" (3659mil,2397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-1(3730mil,2422.362mil) on Top Layer And Track (3657mil,2453.858mil)(3803mil,2453.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-2(3730mil,2717.638mil) on Top Layer And Track (3657mil,2686.142mil)(3803mil,2686.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.549mil < 10mil) Between Pad S3-1(3305mil,2180mil) on Multi-Layer And Track (3261mil,2136mil)(3574mil,2136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.403mil < 10mil) Between Pad S3-3(3505mil,2180mil) on Multi-Layer And Text "C9" (3543mil,2090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.403mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.567mil < 10mil) Between Pad S3-3(3505mil,2180mil) on Multi-Layer And Track (3261mil,2136mil)(3574mil,2136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.567mil < 10mil) Between Pad S3-4(3505mil,2480mil) on Multi-Layer And Track (3236mil,2522mil)(3574mil,2522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.567mil < 10mil) Between Pad S3-5(3405mil,2480mil) on Multi-Layer And Track (3236mil,2522mil)(3574mil,2522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.113mil < 10mil) Between Pad U1-1(4005.675mil,2977.032mil) on Top Layer And Track (4004.999mil,3003.846mil)(4004.999mil,3022.027mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.113mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.116mil < 10mil) Between Pad U1-15(4135mil,2267.182mil) on Top Layer And Track (4004.999mil,2263.013mil)(4108.183mil,2263.013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.116mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.115mil < 10mil) Between Pad U1-24(4585mil,2267.19mil) on Top Layer And Track (4611.816mil,2263.013mil)(4714.999mil,2263.013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.115mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.114mil < 10mil) Between Pad U1-25(4714.325mil,2327.028mil) on Top Layer And Track (4714.999mil,2263.013mil)(4714.999mil,2300.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.117mil < 10mil) Between Pad U1-38(4714.325mil,2977.028mil) on Top Layer And Track (4714.999mil,3003.846mil)(4714.999mil,3022.027mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.117mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad U2-1(2920mil,3045mil) on Top Layer And Track (2967.244mil,2665.669mil)(2967.244mil,3074.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad U2-10(3313.701mil,2745mil) on Top Layer And Track (3266.457mil,2665.669mil)(3266.457mil,3074.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad U2-11(3313.701mil,2795mil) on Top Layer And Track (3266.457mil,2665.669mil)(3266.457mil,3074.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad U2-12(3313.701mil,2845mil) on Top Layer And Track (3266.457mil,2665.669mil)(3266.457mil,3074.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad U2-13(3313.701mil,2895mil) on Top Layer And Track (3266.457mil,2665.669mil)(3266.457mil,3074.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad U2-14(3313.701mil,2945mil) on Top Layer And Track (3266.457mil,2665.669mil)(3266.457mil,3074.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad U2-15(3313.701mil,2995mil) on Top Layer And Track (3266.457mil,2665.669mil)(3266.457mil,3074.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad U2-16(3313.701mil,3045mil) on Top Layer And Track (3266.457mil,2665.669mil)(3266.457mil,3074.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad U2-2(2920mil,2995mil) on Top Layer And Track (2967.244mil,2665.669mil)(2967.244mil,3074.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad U2-4(2920mil,2895mil) on Top Layer And Track (2967.244mil,2665.669mil)(2967.244mil,3074.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad U2-5(2920mil,2845mil) on Top Layer And Track (2967.244mil,2665.669mil)(2967.244mil,3074.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad U2-6(2920mil,2795mil) on Top Layer And Track (2967.244mil,2665.669mil)(2967.244mil,3074.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad U2-7(2920mil,2745mil) on Top Layer And Track (2967.244mil,2665.669mil)(2967.244mil,3074.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad U2-8(2920mil,2695mil) on Top Layer And Track (2967.244mil,2665.669mil)(2967.244mil,3074.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.9mil < 10mil) Between Pad U2-9(3313.701mil,2695mil) on Top Layer And Track (3266.457mil,2665.669mil)(3266.457mil,3074.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-1(5560mil,2890mil) on Top Layer And Track (5185.15mil,2846.649mil)(5584.85mil,2846.649mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-10(5260mil,2663.818mil) on Top Layer And Track (5185.15mil,2707.169mil)(5584.85mil,2707.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-12(5360mil,2663.818mil) on Top Layer And Text "C6" (5320mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-12(5360mil,2663.818mil) on Top Layer And Track (5185.15mil,2707.169mil)(5584.85mil,2707.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-13(5410mil,2663.818mil) on Top Layer And Text "C6" (5320mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-13(5410mil,2663.818mil) on Top Layer And Track (5185.15mil,2707.169mil)(5584.85mil,2707.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-14(5460mil,2663.818mil) on Top Layer And Track (5185.15mil,2707.169mil)(5584.85mil,2707.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-15(5510mil,2663.818mil) on Top Layer And Text "DIO1" (5506mil,2579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-15(5510mil,2663.818mil) on Top Layer And Track (5185.15mil,2707.169mil)(5584.85mil,2707.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-2(5510mil,2890mil) on Top Layer And Track (5185.15mil,2846.649mil)(5584.85mil,2846.649mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-3(5460mil,2890mil) on Top Layer And Track (5185.15mil,2846.649mil)(5584.85mil,2846.649mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-4(5410mil,2890mil) on Top Layer And Track (5185.15mil,2846.649mil)(5584.85mil,2846.649mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-5(5360mil,2890mil) on Top Layer And Track (5185.15mil,2846.649mil)(5584.85mil,2846.649mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-7(5260mil,2890mil) on Top Layer And Track (5185.15mil,2846.649mil)(5584.85mil,2846.649mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U3-8(5210mil,2890mil) on Top Layer And Track (5185.15mil,2846.649mil)(5584.85mil,2846.649mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad U4-1(3909.016mil,1950.551mil) on Top Layer And Track (3954.291mil,1731.653mil)(3954.291mil,1987.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad U4-3(3909.016mil,1769.449mil) on Top Layer And Track (3954.291mil,1731.653mil)(3954.291mil,1987.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad U4-4(4141.299mil,1860mil) on Top Layer And Track (4096.024mil,1731.653mil)(4096.024mil,1987.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.983mil < 10mil) Between Pad VR1-2(2890mil,2340mil) on Multi-Layer And Track (2848.5mil,2294mil)(2936mil,2294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.983mil < 10mil) Between Pad VR1-3(2790mil,2540mil) on Multi-Layer And Track (2759mil,2584mil)(2810mil,2584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.864mil < 10mil) Between Pad VR1-3(2790mil,2540mil) on Multi-Layer And Track (2760mil,2333mil)(2760mil,2508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.864mil < 10mil) Between Pad VR1-3(2790mil,2540mil) on Multi-Layer And Track (2822mil,2570mil)(2959mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.917mil < 10mil) Between Pad VR1-3(2790mil,2540mil) on Multi-Layer And Track (2823mil,2511mil)(2958mil,2511mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.917mil]
Rule Violations :326

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Area Fill (3719.095mil,2947.047mil) (3730.906mil,3010.039mil) on Top Overlay And Text "LED1" (3703mil,2974mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.824mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "S1" (4954mil,2788mil) on Top Overlay Silk Text to Silk Clearance [5.824mil]
   Violation between Silk To Silk Clearance Constraint: (0.642mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "VR1" (2693mil,2618mil) on Top Overlay Silk Text to Silk Clearance [0.642mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (5616mil,2412mil) on Top Overlay And Track (5619.882mil,2465.315mil)(5619.882mil,2504.685mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (5616mil,2412mil) on Top Overlay And Track (5623.819mil,2485mil)(5643.504mil,2465.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.263mil < 10mil) Between Text "C7" (5616mil,2412mil) on Top Overlay And Track (5623.819mil,2485mil)(5643.504mil,2504.685mil) on Top Overlay Silk Text to Silk Clearance [4.263mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (5616mil,2412mil) on Top Overlay And Track (5633.662mil,2479.094mil)(5633.662mil,2490.906mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (5616mil,2412mil) on Top Overlay And Track (5639.567mil,2473.189mil)(5639.567mil,2496.811mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (5616mil,2412mil) on Top Overlay And Track (5643.504mil,2465.315mil)(5643.504mil,2504.685mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (5616mil,2412mil) on Top Overlay And Track (5682.244mil,2435mil)(5765mil,2435mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C8" (5536mil,3100mil) on Top Overlay And Text "LED3" (5356mil,3102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (3543mil,2090mil) on Top Overlay And Track (3261mil,2136mil)(3574mil,2136mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (3543mil,2090mil) on Top Overlay And Track (3574mil,2136mil)(3574mil,2522mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.5mil < 10mil) Between Text "CN1" (5631mil,3009mil) on Top Overlay And Track (5528mil,3001mil)(5681mil,3001mil) on Top Overlay Silk Text to Silk Clearance [0.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "CN1" (5631mil,3009mil) on Top Overlay And Track (5528mil,3068mil)(5681mil,3068mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.726mil < 10mil) Between Text "CN1" (5631mil,3009mil) on Top Overlay And Track (5588mil,3010mil)(5622mil,3010mil) on Top Overlay Silk Text to Silk Clearance [5.726mil]
   Violation between Silk To Silk Clearance Constraint: (2.057mil < 10mil) Between Text "CN1" (5631mil,3009mil) on Top Overlay And Track (5588mil,3060mil)(5622mil,3060mil) on Top Overlay Silk Text to Silk Clearance [2.057mil]
   Violation between Silk To Silk Clearance Constraint: (2.481mil < 10mil) Between Text "CN1" (5631mil,3009mil) on Top Overlay And Track (5681mil,3001mil)(5681mil,3068mil) on Top Overlay Silk Text to Silk Clearance [2.481mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (3703mil,2974mil) on Top Overlay And Text "R4" (3828mil,2972mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED2" (3463mil,2752mil) on Top Overlay And Text "S2" (3664mil,2783mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED2" (3463mil,2752mil) on Top Overlay And Track (3443mil,2798mil)(3597mil,2798mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED2" (3463mil,2752mil) on Top Overlay And Track (3597mil,2732mil)(3597mil,2798mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED3" (5356mil,3102mil) on Top Overlay And Text "LED4" (5171mil,3102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED3" (5356mil,3102mil) on Top Overlay And Track (5348mil,3092mil)(5348mil,3158mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.063mil < 10mil) Between Text "LED3" (5356mil,3102mil) on Top Overlay And Track (5348mil,3092mil)(5502mil,3092mil) on Top Overlay Silk Text to Silk Clearance [1.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED3" (5356mil,3102mil) on Top Overlay And Track (5348mil,3158mil)(5502mil,3158mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED3" (5356mil,3102mil) on Top Overlay And Track (5502mil,3092mil)(5502mil,3157mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.063mil < 10mil) Between Text "LED4" (5171mil,3102mil) on Top Overlay And Track (5153mil,3097mil)(5153mil,3163mil) on Top Overlay Silk Text to Silk Clearance [9.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED4" (5171mil,3102mil) on Top Overlay And Track (5153mil,3097mil)(5307mil,3097mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED4" (5171mil,3102mil) on Top Overlay And Track (5153mil,3163mil)(5307mil,3163mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED4" (5171mil,3102mil) on Top Overlay And Track (5307mil,3097mil)(5307mil,3162mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED4" (5171mil,3102mil) on Top Overlay And Track (5348mil,3092mil)(5348mil,3158mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.063mil < 10mil) Between Text "LED4" (5171mil,3102mil) on Top Overlay And Track (5348mil,3092mil)(5502mil,3092mil) on Top Overlay Silk Text to Silk Clearance [1.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED4" (5171mil,3102mil) on Top Overlay And Track (5348mil,3158mil)(5502mil,3158mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED5" (5271mil,2412mil) on Top Overlay And Text "R14" (5439mil,2412mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED5" (5271mil,2412mil) on Top Overlay And Track (5313mil,2471mil)(5466mil,2471mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.019mil < 10mil) Between Text "LED5" (5271mil,2412mil) on Top Overlay And Track (5373mil,2480mil)(5407mil,2480mil) on Top Overlay Silk Text to Silk Clearance [1.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED5" (5271mil,2412mil) on Top Overlay And Track (5466mil,2471mil)(5466mil,2538mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.134mil < 10mil) Between Text "LED5" (5271mil,2412mil) on Top Overlay And Track (5500mil,2445mil)(5500mil,2535mil) on Top Overlay Silk Text to Silk Clearance [0.134mil]
   Violation between Silk To Silk Clearance Constraint: (0.62mil < 10mil) Between Text "LED5" (5271mil,2412mil) on Top Overlay And Track (5500mil,2445mil)(5510mil,2435mil) on Top Overlay Silk Text to Silk Clearance [0.62mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q1" (2692mil,2802mil) on Top Overlay And Track (2663mil,2848mil)(2817mil,2848mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.082mil < 10mil) Between Text "Q1" (2692mil,2802mil) on Top Overlay And Track (2663mil,2872mil)(2817mil,2872mil) on Top Overlay Silk Text to Silk Clearance [1.082mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (2669mil,2972mil) on Top Overlay And Track (2663mil,2962mil)(2663mil,3028mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.063mil < 10mil) Between Text "R10" (2669mil,2972mil) on Top Overlay And Track (2663mil,2962mil)(2817mil,2962mil) on Top Overlay Silk Text to Silk Clearance [1.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (2669mil,2972mil) on Top Overlay And Track (2663mil,3028mil)(2817mil,3028mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (2669mil,2972mil) on Top Overlay And Track (2817mil,2962mil)(2817mil,3027mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (2669mil,2882mil) on Top Overlay And Track (2663mil,2872mil)(2663mil,2938mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.063mil < 10mil) Between Text "R11" (2669mil,2882mil) on Top Overlay And Track (2663mil,2872mil)(2817mil,2872mil) on Top Overlay Silk Text to Silk Clearance [1.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (2669mil,2882mil) on Top Overlay And Track (2663mil,2938mil)(2817mil,2938mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.105mil < 10mil) Between Text "R11" (2669mil,2882mil) on Top Overlay And Track (2817mil,2872mil)(2817mil,2937mil) on Top Overlay Silk Text to Silk Clearance [9.105mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (5159mil,3197mil) on Top Overlay And Text "R16" (5028mil,3201mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (5439mil,2412mil) on Top Overlay And Track (5313mil,2471mil)(5466mil,2471mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (5439mil,2412mil) on Top Overlay And Track (5466mil,2471mil)(5466mil,2538mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (5439mil,2412mil) on Top Overlay And Track (5500mil,2445mil)(5500mil,2535mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (5439mil,2412mil) on Top Overlay And Track (5500mil,2445mil)(5510mil,2435mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (5439mil,2412mil) on Top Overlay And Track (5510mil,2435mil)(5587.756mil,2435mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (5038mil,3006mil) on Top Overlay And Text "U3" (5192mil,2958mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.063mil < 10mil) Between Text "R15" (5038mil,3006mil) on Top Overlay And Track (5022mil,3013mil)(5022mil,3167mil) on Top Overlay Silk Text to Silk Clearance [7.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (5038mil,3006mil) on Top Overlay And Track (5022mil,3013mil)(5087mil,3013mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.044mil < 10mil) Between Text "R15" (5038mil,3006mil) on Top Overlay And Track (5088mil,3013mil)(5088mil,3167mil) on Top Overlay Silk Text to Silk Clearance [1.044mil]
   Violation between Silk To Silk Clearance Constraint: (2.224mil < 10mil) Between Text "R15" (5038mil,3006mil) on Top Overlay And Track (5190mil,3000mil)(5190mil,3005mil) on Top Overlay Silk Text to Silk Clearance [2.224mil]
   Violation between Silk To Silk Clearance Constraint: (5.76mil < 10mil) Between Text "R15" (5038mil,3006mil) on Top Overlay And Track (5190mil,3000mil)(5280mil,3000mil) on Top Overlay Silk Text to Silk Clearance [5.76mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (5038mil,3006mil) on Top Overlay And Track (5190mil,3065mil)(5190mil,3070mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (5038mil,3006mil) on Top Overlay And Track (5190mil,3070mil)(5280mil,3070mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (4944mil,2397mil) on Top Overlay And Track (4947mil,2458.858mil)(4947mil,2691.142mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (4944mil,2397mil) on Top Overlay And Track (4947mil,2458.858mil)(5093mil,2458.858mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (3659mil,2397mil) on Top Overlay And Track (3657mil,2453.858mil)(3657mil,2686.142mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (3659mil,2397mil) on Top Overlay And Track (3657mil,2453.858mil)(3803mil,2453.858mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.5mil < 10mil) Between Text "R4" (3828mil,2972mil) on Top Overlay And Track (3816mil,2994mil)(3816mil,3147mil) on Top Overlay Silk Text to Silk Clearance [4.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (3828mil,2972mil) on Top Overlay And Track (3816mil,2994mil)(3883mil,2994mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (3828mil,2972mil) on Top Overlay And Track (3883mil,2994mil)(3883mil,3147mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (3454mil,2962mil) on Top Overlay And Track (3448mil,2982mil)(3448mil,3048mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (3454mil,2962mil) on Top Overlay And Track (3448mil,2982mil)(3602mil,2982mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (3454mil,3082mil) on Top Overlay And Track (3454mil,3077mil)(3454mil,3144mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (3454mil,3082mil) on Top Overlay And Track (3454mil,3077mil)(3607mil,3077mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (3454mil,3082mil) on Top Overlay And Track (3454mil,3144mil)(3607mil,3144mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (3454mil,3082mil) on Top Overlay And Track (3513mil,3085mil)(3547mil,3085mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (3454mil,3082mil) on Top Overlay And Track (3513mil,3135mil)(3547mil,3135mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (3449mil,2832mil) on Top Overlay And Track (3448mil,2862mil)(3448mil,2928mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (3449mil,2832mil) on Top Overlay And Track (3448mil,2862mil)(3602mil,2862mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9" (2669mil,3062mil) on Top Overlay And Track (2663mil,3052mil)(2663mil,3118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.063mil < 10mil) Between Text "R9" (2669mil,3062mil) on Top Overlay And Track (2663mil,3052mil)(2817mil,3052mil) on Top Overlay Silk Text to Silk Clearance [1.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9" (2669mil,3062mil) on Top Overlay And Track (2663mil,3118mil)(2817mil,3118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.887mil < 10mil) Between Text "S1" (4954mil,2788mil) on Top Overlay And Track (4908.346mil,2850.945mil)(4951.654mil,2850.945mil) on Top Overlay Silk Text to Silk Clearance [1.887mil]
   Violation between Silk To Silk Clearance Constraint: (1.887mil < 10mil) Between Text "S1" (4954mil,2788mil) on Top Overlay And Track (4951.654mil,2850.945mil)(4951.654mil,2969.055mil) on Top Overlay Silk Text to Silk Clearance [1.887mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "S1" (4954mil,2788mil) on Top Overlay And Track (5032mil,2818mil)(5032mil,2972mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "S1" (4954mil,2788mil) on Top Overlay And Track (5032mil,2818mil)(5098mil,2818mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "S2" (3664mil,2783mil) on Top Overlay And Track (3695mil,2825mil)(3695mil,2915mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.924mil < 10mil) Between Text "S2" (3664mil,2783mil) on Top Overlay And Track (3695mil,2825mil)(3700mil,2825mil) on Top Overlay Silk Text to Silk Clearance [1.924mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "S2" (3664mil,2783mil) on Top Overlay And Track (3760mil,2825mil)(3765mil,2825mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "S2" (3664mil,2783mil) on Top Overlay And Track (3765mil,2825mil)(3765mil,2915mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U1" (3970mil,3308mil) on Top Overlay And Track (2640mil,3365mil)(4240mil,3365mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (5192mil,2958mil) on Top Overlay And Track (5190mil,3000mil)(5190mil,3005mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (5192mil,2958mil) on Top Overlay And Track (5190mil,3000mil)(5280mil,3000mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.886mil < 10mil) Between Text "U3" (5192mil,2958mil) on Top Overlay And Track (5280mil,3000mil)(5280mil,3005mil) on Top Overlay Silk Text to Silk Clearance [2.886mil]
   Violation between Silk To Silk Clearance Constraint: (0.096mil < 10mil) Between Text "VR1" (2693mil,2618mil) on Top Overlay And Track (2685.945mil,2683.622mil)(2685.945mil,2726.929mil) on Top Overlay Silk Text to Silk Clearance [0.096mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR1" (2693mil,2618mil) on Top Overlay And Track (2685.945mil,2683.622mil)(2804.055mil,2683.622mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.418mil < 10mil) Between Text "VR1" (2693mil,2618mil) on Top Overlay And Track (2804.055mil,2683.622mil)(2804.055mil,2726.929mil) on Top Overlay Silk Text to Silk Clearance [8.418mil]
Rule Violations :98

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01