#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jan 20 14:53:44 2020
# Process ID: 952
# Current directory: C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Max Pooling/Max Pooling.runs/synth_1
# Command line: vivado.exe -log max_pooling.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source max_pooling.tcl
# Log file: C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Max Pooling/Max Pooling.runs/synth_1/max_pooling.vds
# Journal file: C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Max Pooling/Max Pooling.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source max_pooling.tcl -notrace
Command: synth_design -top max_pooling -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2228 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 343.426 ; gain = 100.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'max_pooling' [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Max Pooling/Max Pooling.srcs/sources_1/new/max_pooling.v:23]
	Parameter In_W bound to: 18 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter C bound to: 3 - type: integer 
	Parameter R_P bound to: 2 - type: integer 
	Parameter C_P bound to: 2 - type: integer 
	Parameter P bound to: 0 - type: integer 
	Parameter S bound to: 1 - type: integer 
	Parameter Timeperiod bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'max_data' [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Max Pooling/Max Pooling.srcs/sources_1/new/max_data.v:22]
	Parameter In_d_W bound to: 18 - type: integer 
	Parameter R bound to: 2 - type: integer 
	Parameter C bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'max_value' [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Max Pooling/Max Pooling.srcs/sources_1/new/max_value.v:22]
	Parameter In_d_W bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'max_value' (1#1) [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Max Pooling/Max Pooling.srcs/sources_1/new/max_value.v:22]
INFO: [Synth 8-256] done synthesizing module 'max_data' (2#1) [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Max Pooling/Max Pooling.srcs/sources_1/new/max_data.v:22]
INFO: [Synth 8-256] done synthesizing module 'max_pooling' (3#1) [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Max Pooling/Max Pooling.srcs/sources_1/new/max_pooling.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 395.512 ; gain = 152.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 395.512 ; gain = 152.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 395.512 ; gain = 152.449
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Y_reg' [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Max Pooling/Max Pooling.srcs/sources_1/new/max_value.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 395.512 ; gain = 152.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
+---Muxes : 
	   4 Input     72 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module max_pooling 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
+---Muxes : 
	   4 Input     72 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module max_value 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 523.645 ; gain = 280.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 523.645 ; gain = 280.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 527.738 ; gain = 284.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 527.738 ; gain = 284.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 527.738 ; gain = 284.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 527.738 ; gain = 284.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 527.738 ; gain = 284.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 527.738 ; gain = 284.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 527.738 ; gain = 284.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    72|
|3     |LUT2   |   157|
|4     |LUT3   |   216|
|5     |LUT4   |   432|
|6     |FDRE   |   144|
|7     |LD     |   216|
|8     |IBUF   |   167|
|9     |OBUF   |    72|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+-------------+------+
|      |Instance                |Module       |Cells |
+------+------------------------+-------------+------+
|1     |top                     |             |  1477|
|2     |  \genblk3[0].find_max  |max_data     |   255|
|3     |    \genblk2[0].DUT     |max_value_11 |   134|
|4     |    \genblk2[1].DUT     |max_value_12 |    79|
|5     |    \genblk2[2].DUT     |max_value_13 |    42|
|6     |  \genblk3[1].find_max  |max_data_0   |   255|
|7     |    \genblk2[0].DUT     |max_value_8  |   134|
|8     |    \genblk2[1].DUT     |max_value_9  |    79|
|9     |    \genblk2[2].DUT     |max_value_10 |    42|
|10    |  \genblk3[2].find_max  |max_data_1   |   255|
|11    |    \genblk2[0].DUT     |max_value_5  |   115|
|12    |    \genblk2[1].DUT     |max_value_6  |    79|
|13    |    \genblk2[2].DUT     |max_value_7  |    61|
|14    |  \genblk3[3].find_max  |max_data_2   |   255|
|15    |    \genblk2[0].DUT     |max_value    |   115|
|16    |    \genblk2[1].DUT     |max_value_3  |    79|
|17    |    \genblk2[2].DUT     |max_value_4  |    61|
+------+------------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 527.738 ; gain = 284.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 527.738 ; gain = 284.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 527.738 ; gain = 284.676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 455 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 216 instances were transformed.
  LD => LDCE: 216 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 639.773 ; gain = 409.574
INFO: [Common 17-1381] The checkpoint 'C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Max Pooling/Max Pooling.runs/synth_1/max_pooling.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file max_pooling_utilization_synth.rpt -pb max_pooling_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.501 . Memory (MB): peak = 639.773 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 20 14:54:58 2020...
