#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 18 08:28:48 2024
# Process ID: 81972
# Current directory: D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent75888 D:\Kuliah\SEM_7\magang\TUGAS\FInalProject\final_project\final_project.xpr
# Log file: D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/vivado.log
# Journal file: D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project\vivado.jou
# Running On        :LAPTOP-O0TDC06K
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i5-13420H
# CPU Frequency     :2611 MHz
# CPU Physical cores:8
# CPU Logical cores :12
# Host memory       :16869 MB
# Swap memory       :13958 MB
# Total Virtual     :30827 MB
# Available Virtual :6969 MB
#-----------------------------------------------------------
start_gui
open_project D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/ann.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/pe.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/register.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/sigmoid.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/systolic1x1.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/systolic1x6.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/systolic6x6.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/axis_ann.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/systolic_6x6.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/ann_tb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/axis_ann_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1616.695 ; gain = 486.035
update_compile_order -fileset sources_1
add_files {D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x1.v D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/axis_ann.v D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic6x6.v D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/sigmoid.v D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v}
update_compile_order -fileset sources_1
open_bd_design {D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:axis_ann:1.0 - axis_ann_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <design_1> from block design file <D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1803.348 ; gain = 140.180
update_files -from_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v -to_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/ann.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/ann.v' with file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v'.
update_compile_order -fileset sources_1
update_files -from_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/axis_ann.v -to_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/axis_ann.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/axis_ann.v' with file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/axis_ann.v'.
update_compile_order -fileset sources_1
update_files -from_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v -to_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/pe.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/pe.v' with file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v'.
update_compile_order -fileset sources_1
update_files -from_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v -to_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/register.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/register.v' with file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v'.
update_compile_order -fileset sources_1
update_files -from_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/sigmoid.v -to_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/sigmoid.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/sigmoid.v' with file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/sigmoid.v'.
update_compile_order -fileset sources_1
update_files -from_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x1.v -to_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/systolic1x1.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/systolic1x1.v' with file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x1.v'.
update_compile_order -fileset sources_1
update_files -from_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v -to_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/systolic1x6.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/systolic1x6.v' with file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v'.
update_compile_order -fileset sources_1
update_files -from_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic6x6.v -to_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/systolic6x6.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/systolic6x6.v' with file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic6x6.v'.
update_compile_order -fileset sources_1
update_files -from_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sim_1/new/ann_tb.v -to_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/ann_tb.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/ann_tb.v' with file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sim_1/new/ann_tb.v'.
update_files -from_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sim_1/new/axis_ann_tb.v -to_files D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/axis_ann_tb.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/axis_ann_tb.v' with file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sim_1/new/axis_ann_tb.v'.
set_property top ann_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ann_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ann_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim/sc_xtlm_design_1_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim/sc_xtlm_design_1_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim/sc_xtlm_design_1_smartconnect_1_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_17 -L xilinx_vip -prj ann_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ann
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys1x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys1x6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic6x6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sim_1/new/ann_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ann_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ann_tb_behav xil_defaultlib.ann_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ann_tb_behav xil_defaultlib.ann_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'a_doutb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sim_1/new/ann_tb.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:248]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:250]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:50]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:53]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:63]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:66]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:76]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:79]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:89]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:92]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:102]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:691]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v" Line 1. Module ann doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=10...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=512,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pe
Compiling module xil_defaultlib.sys1x1
Compiling module xil_defaultlib.sys1x6
Compiling module xil_defaultlib.register(WIDTH=1)
Compiling module xil_defaultlib.systolic
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.ann
Compiling module xil_defaultlib.ann_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ann_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1861.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ann_tb_behav -key {Behavioral:sim_1:Functional:ann_tb} -tclbatch {ann_tb.tcl} -protoinst "protoinst_files/bd_48ac.protoinst" -protoinst "protoinst_files/bd_886d.protoinst" -protoinst "protoinst_files/bd_88fd.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_886d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_886d.protoinst for the following reason(s):
There are no instances of module "bd_886d" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_88fd.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_88fd.protoinst for the following reason(s):
There are no instances of module "bd_88fd" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source ann_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_0  Scope: ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_0  Scope: ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ann_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1895.629 ; gain = 64.809
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/cnt_main_reg}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/k_enb}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/k_addrb}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/k_doutb}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/wb_enb}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/wb_addrb}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/wb_doutb}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/a1}} {{/ann_tb/dut/a2}} {{/ann_tb/dut/a3}} {{/ann_tb/dut/a4}} {{/ann_tb/dut/a5}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/a0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/sig_out_valid}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/a_ena}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/a_wea}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/a_addra}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/a_dina}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 us
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_0  Scope: ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_0  Scope: ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top axis_ann_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'axis_ann_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'axis_ann_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim/sc_xtlm_design_1_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim/sc_xtlm_design_1_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim/sc_xtlm_design_1_smartconnect_1_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_17 -L xilinx_vip -prj axis_ann_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/axis_ann.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_ann
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sim_1/new/axis_ann_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_ann_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axis_ann_tb_behav xil_defaultlib.axis_ann_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axis_ann_tb_behav xil_defaultlib.axis_ann_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:248]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:250]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:50]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:53]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:63]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:66]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:76]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:79]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:89]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:92]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:102]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:691]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/axis_ann.v" Line 1. Module axis_ann doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v" Line 1. Module ann doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module xil_defaultlib.register(WIDTH=1)
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=10...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=512,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pe
Compiling module xil_defaultlib.sys1x1
Compiling module xil_defaultlib.sys1x6
Compiling module xil_defaultlib.systolic
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.ann
Compiling module xil_defaultlib.axis_ann
Compiling module xil_defaultlib.axis_ann_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axis_ann_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2200.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "axis_ann_tb_behav -key {Behavioral:sim_1:Functional:axis_ann_tb} -tclbatch {axis_ann_tb.tcl} -protoinst "protoinst_files/bd_48ac.protoinst" -protoinst "protoinst_files/bd_886d.protoinst" -protoinst "protoinst_files/bd_88fd.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_886d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_886d.protoinst for the following reason(s):
There are no instances of module "bd_886d" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_88fd.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_88fd.protoinst for the following reason(s):
There are no instances of module "bd_88fd" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source axis_ann_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.xpm_fifo_axis_0.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/xpm_fifo_axis_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_16  Scope: axis_ann_tb.dut.xpm_fifo_axis_0.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_55  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_55  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.xpm_fifo_axis_1.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/xpm_fifo_axis_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_16  Scope: axis_ann_tb.dut.xpm_fifo_axis_1.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axis_ann_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2200.023 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 3 us
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.xpm_fifo_axis_0.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/xpm_fifo_axis_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_16  Scope: axis_ann_tb.dut.xpm_fifo_axis_0.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_55  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_55  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.xpm_fifo_axis_1.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/xpm_fifo_axis_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_16  Scope: axis_ann_tb.dut.xpm_fifo_axis_1.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/utils_1/imports/synth_1/ann.dcp with file D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec 18 09:11:04 2024] Launched synth_1...
Run output will be captured here: D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.runs/synth_1/runme.log
[Wed Dec 18 09:11:04 2024] Launched impl_1...
Run output will be captured here: D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.680 . Memory (MB): peak = 2915.129 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 3102.016 ; gain = 4.695
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3513.148 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3513.148 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3513.148 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3513.148 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4012.164 ; gain = 499.016
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4012.164 ; gain = 499.016
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4012.164 ; gain = 499.016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4012.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 77 instances were transformed.
  DSP48E2 => DSP48E2 (inverted pins: RSTA, RSTB) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 30 instances
  DSP48E2 => DSP48E2 (inverted pins: RSTA, RSTB, RSTP) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 6 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 39 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 4223.930 ; gain = 1421.859
file copy -force D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.runs/impl_1/design_1_wrapper.bit D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.bit
set_property top design_1_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
write_bd_tcl -force D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.tcl
WARNING: [BD 41-2925] The design that will be created by this Tcl script contains the following module references: axis_ann.
Please add the sources of those modules before sourcing this Tcl script or use write_project_tcl.
INFO: [BD 5-148] Tcl file written out <D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.tcl>.

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 09:39:54 2024...
