#! /home/haiyan/Research/yosys-sta/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-53-g30f1de906)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555564e414c0 .scope module, "adder_16bit_tb" "adder_16bit_tb" 2 3;
 .timescale -9 -12;
P_0x555564e41380 .param/real "CLK_PERIOD" 0 2 6, Cr<m5000000000000000gfc5>; value=10.0000
v0x555564ebfa30_0 .var "a", 15 0;
v0x555564ebfb10_0 .var "b", 15 0;
v0x555564ebfbb0_0 .var "cin", 0 0;
v0x555564ebfc50_0 .net "cout", 0 0, L_0x555564ed6670;  1 drivers
v0x555564ebfcf0_0 .net "overflow", 0 0, L_0x555564ed6c40;  1 drivers
v0x555564ebfd90_0 .net "sum", 15 0, L_0x555564ed3580;  1 drivers
S_0x555564e416a0 .scope task, "check_result" "check_result" 2 71, 2 71 0, S_0x555564e414c0;
 .timescale -9 -12;
v0x555564e8dcf0_0 .var "a_val", 15 0;
v0x555564e8dd90_0 .var "actual_cout", 0 0;
v0x555564eaebc0_0 .var "actual_overflow", 0 0;
v0x555564eaec60_0 .var "actual_sum", 15 0;
v0x555564eaed40_0 .var "b_val", 15 0;
v0x555564eaee70_0 .var "cin_val", 0 0;
v0x555564eaef30_0 .var "expected_cout", 0 0;
v0x555564eaeff0_0 .var "expected_overflow", 0 0;
v0x555564eaf0b0_0 .var "expected_sum", 15 0;
TD_adder_16bit_tb.check_result ;
    %delay 2000, 0;
    %load/vec4 v0x555564ebfd90_0;
    %store/vec4 v0x555564eaec60_0, 0, 16;
    %load/vec4 v0x555564ebfc50_0;
    %store/vec4 v0x555564e8dd90_0, 0, 1;
    %load/vec4 v0x555564ebfcf0_0;
    %store/vec4 v0x555564eaebc0_0, 0, 1;
    %load/vec4 v0x555564eaec60_0;
    %load/vec4 v0x555564eaf0b0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 88 "$display", "ERROR: Sum mismatch" {0 0 0};
    %vpi_call 2 89 "$display", "  a = 0x%04X, b = 0x%04X, cin = %b", v0x555564e8dcf0_0, v0x555564eaed40_0, v0x555564eaee70_0 {0 0 0};
    %vpi_call 2 90 "$display", "  Expected sum = 0x%04X, Actual sum = 0x%04X", v0x555564eaf0b0_0, v0x555564eaec60_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 92 "$display", "PASS: Sum matches" {0 0 0};
T_0.1 ;
    %load/vec4 v0x555564e8dd90_0;
    %load/vec4 v0x555564eaef30_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %vpi_call 2 96 "$display", "ERROR: Cout mismatch" {0 0 0};
    %vpi_call 2 97 "$display", "  Expected cout = %b, Actual cout = %b", v0x555564eaef30_0, v0x555564e8dd90_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 99 "$display", "PASS: Cout matches" {0 0 0};
T_0.3 ;
    %load/vec4 v0x555564eaebc0_0;
    %load/vec4 v0x555564eaeff0_0;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %vpi_call 2 103 "$display", "ERROR: Overflow mismatch" {0 0 0};
    %vpi_call 2 104 "$display", "  Expected overflow = %b, Actual overflow = %b", v0x555564eaeff0_0, v0x555564eaebc0_0 {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 106 "$display", "PASS: Overflow matches" {0 0 0};
T_0.5 ;
    %end;
S_0x555564eaf190 .scope module, "uut" "adder_16bit" 2 17, 3 1 0, S_0x555564e414c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "overflow";
L_0x555564ed6560 .functor BUFZ 1, v0x555564ebfbb0_0, C4<0>, C4<0>, C4<0>;
L_0x555564ed61e0 .functor XNOR 1, L_0x555564ed6760, L_0x555564ed6140, C4<0>, C4<0>;
L_0x555564ed6430 .functor XOR 1, L_0x555564ed62f0, L_0x555564ed6390, C4<0>, C4<0>;
L_0x555564ed6c40 .functor AND 1, L_0x555564ed61e0, L_0x555564ed6430, C4<1>, C4<1>;
v0x555564ebed40_0 .net *"_ivl_197", 0 0, L_0x555564ed6560;  1 drivers
v0x555564ebee40_0 .net *"_ivl_201", 0 0, L_0x555564ed6760;  1 drivers
v0x555564ebef20_0 .net *"_ivl_203", 0 0, L_0x555564ed6140;  1 drivers
v0x555564ebefe0_0 .net *"_ivl_204", 0 0, L_0x555564ed61e0;  1 drivers
v0x555564ebf0a0_0 .net *"_ivl_207", 0 0, L_0x555564ed62f0;  1 drivers
v0x555564ebf180_0 .net *"_ivl_209", 0 0, L_0x555564ed6390;  1 drivers
v0x555564ebf260_0 .net *"_ivl_210", 0 0, L_0x555564ed6430;  1 drivers
v0x555564ebf320_0 .net "a", 15 0, v0x555564ebfa30_0;  1 drivers
v0x555564ebf400_0 .net "b", 15 0, v0x555564ebfb10_0;  1 drivers
v0x555564ebf570_0 .net "carry", 16 0, L_0x555564ed5b00;  1 drivers
v0x555564ebf650_0 .net "cin", 0 0, v0x555564ebfbb0_0;  1 drivers
v0x555564ebf710_0 .net "cout", 0 0, L_0x555564ed6670;  alias, 1 drivers
v0x555564ebf7d0_0 .net "overflow", 0 0, L_0x555564ed6c40;  alias, 1 drivers
v0x555564ebf890_0 .net "sum", 15 0, L_0x555564ed3580;  alias, 1 drivers
L_0x555564ebfe60 .part v0x555564ebfa30_0, 0, 1;
L_0x555564ebff80 .part v0x555564ebfb10_0, 0, 1;
L_0x555564ec0110 .part L_0x555564ed5b00, 0, 1;
L_0x555564ec0280 .part v0x555564ebfa30_0, 0, 1;
L_0x555564ec0350 .part v0x555564ebfb10_0, 0, 1;
L_0x555564ec0530 .part L_0x555564ed5b00, 0, 1;
L_0x555564ec0660 .part v0x555564ebfa30_0, 0, 1;
L_0x555564ec0790 .part v0x555564ebfb10_0, 0, 1;
L_0x555564ec0c10 .part v0x555564ebfa30_0, 1, 1;
L_0x555564ec0cb0 .part v0x555564ebfb10_0, 1, 1;
L_0x555564ec0e70 .part L_0x555564ed5b00, 1, 1;
L_0x555564ec1020 .part v0x555564ebfa30_0, 1, 1;
L_0x555564ec1130 .part v0x555564ebfb10_0, 1, 1;
L_0x555564ec12e0 .part L_0x555564ed5b00, 1, 1;
L_0x555564ec1490 .part v0x555564ebfa30_0, 1, 1;
L_0x555564ec1530 .part v0x555564ebfb10_0, 1, 1;
L_0x555564ec1970 .part v0x555564ebfa30_0, 2, 1;
L_0x555564ec1a10 .part v0x555564ebfb10_0, 2, 1;
L_0x555564ec1c60 .part L_0x555564ed5b00, 2, 1;
L_0x555564ec1e10 .part v0x555564ebfa30_0, 2, 1;
L_0x555564ec1ab0 .part v0x555564ebfb10_0, 2, 1;
L_0x555564ec2070 .part L_0x555564ed5b00, 2, 1;
L_0x555564ec21d0 .part v0x555564ebfa30_0, 2, 1;
L_0x555564ec2270 .part v0x555564ebfb10_0, 2, 1;
L_0x555564ec27b0 .part v0x555564ebfa30_0, 3, 1;
L_0x555564ec2850 .part v0x555564ebfb10_0, 3, 1;
L_0x555564ec2ae0 .part L_0x555564ed5b00, 3, 1;
L_0x555564ec2c90 .part v0x555564ebfa30_0, 3, 1;
L_0x555564ec2e20 .part v0x555564ebfb10_0, 3, 1;
L_0x555564ec2fd0 .part L_0x555564ed5b00, 3, 1;
L_0x555564ec3280 .part v0x555564ebfa30_0, 3, 1;
L_0x555564ec3320 .part v0x555564ebfb10_0, 3, 1;
L_0x555564ec38a0 .part v0x555564ebfa30_0, 4, 1;
L_0x555564ec3940 .part v0x555564ebfb10_0, 4, 1;
L_0x555564ec3c10 .part L_0x555564ed5b00, 4, 1;
L_0x555564ec3dc0 .part v0x555564ebfa30_0, 4, 1;
L_0x555564ec3f90 .part v0x555564ebfb10_0, 4, 1;
L_0x555564ec4140 .part L_0x555564ed5b00, 4, 1;
L_0x555564ec4320 .part v0x555564ebfa30_0, 4, 1;
L_0x555564ec43c0 .part v0x555564ebfb10_0, 4, 1;
L_0x555564ec4b90 .part v0x555564ebfa30_0, 5, 1;
L_0x555564ec4c30 .part v0x555564ebfb10_0, 5, 1;
L_0x555564ec4f40 .part L_0x555564ed5b00, 5, 1;
L_0x555564ec50f0 .part v0x555564ebfa30_0, 5, 1;
L_0x555564ec5300 .part v0x555564ebfb10_0, 5, 1;
L_0x555564ec54b0 .part L_0x555564ed5b00, 5, 1;
L_0x555564ec56d0 .part v0x555564ebfa30_0, 5, 1;
L_0x555564ec5770 .part v0x555564ebfb10_0, 5, 1;
L_0x555564ec5d70 .part v0x555564ebfa30_0, 6, 1;
L_0x555564ec5e10 .part v0x555564ebfb10_0, 6, 1;
L_0x555564ec6160 .part L_0x555564ed5b00, 6, 1;
L_0x555564ec6310 .part v0x555564ebfa30_0, 6, 1;
L_0x555564ec6560 .part v0x555564ebfb10_0, 6, 1;
L_0x555564ec6710 .part L_0x555564ed5b00, 6, 1;
L_0x555564ec6970 .part v0x555564ebfa30_0, 6, 1;
L_0x555564ec6a10 .part v0x555564ebfb10_0, 6, 1;
L_0x555564ec7050 .part v0x555564ebfa30_0, 7, 1;
L_0x555564ec70f0 .part v0x555564ebfb10_0, 7, 1;
L_0x555564ec7480 .part L_0x555564ed5b00, 7, 1;
L_0x555564ec7630 .part v0x555564ebfa30_0, 7, 1;
L_0x555564ec78c0 .part v0x555564ebfb10_0, 7, 1;
L_0x555564ec7a70 .part L_0x555564ed5b00, 7, 1;
L_0x555564ec7f20 .part v0x555564ebfa30_0, 7, 1;
L_0x555564ec7fc0 .part v0x555564ebfb10_0, 7, 1;
L_0x555564ec8640 .part v0x555564ebfa30_0, 8, 1;
L_0x555564ec86e0 .part v0x555564ebfb10_0, 8, 1;
L_0x555564ec8ab0 .part L_0x555564ed5b00, 8, 1;
L_0x555564ec8c60 .part v0x555564ebfa30_0, 8, 1;
L_0x555564ec8f30 .part v0x555564ebfb10_0, 8, 1;
L_0x555564ec90e0 .part L_0x555564ed5b00, 8, 1;
L_0x555564ec93c0 .part v0x555564ebfa30_0, 8, 1;
L_0x555564ec9460 .part v0x555564ebfb10_0, 8, 1;
L_0x555564ec9b20 .part v0x555564ebfa30_0, 9, 1;
L_0x555564ec9bc0 .part v0x555564ebfb10_0, 9, 1;
L_0x555564ec9fd0 .part L_0x555564ed5b00, 9, 1;
L_0x555564eca180 .part v0x555564ebfa30_0, 9, 1;
L_0x555564eca490 .part v0x555564ebfb10_0, 9, 1;
L_0x555564eca640 .part L_0x555564ed5b00, 9, 1;
L_0x555564eca960 .part v0x555564ebfa30_0, 9, 1;
L_0x555564ecaa00 .part v0x555564ebfb10_0, 9, 1;
L_0x555564ecb100 .part v0x555564ebfa30_0, 10, 1;
L_0x555564ecb5b0 .part v0x555564ebfb10_0, 10, 1;
L_0x555564ecbe10 .part L_0x555564ed5b00, 10, 1;
L_0x555564ecbfc0 .part v0x555564ebfa30_0, 10, 1;
L_0x555564ecc310 .part v0x555564ebfb10_0, 10, 1;
L_0x555564ecc4c0 .part L_0x555564ed5b00, 10, 1;
L_0x555564ecc820 .part v0x555564ebfa30_0, 10, 1;
L_0x555564ecc8c0 .part v0x555564ebfb10_0, 10, 1;
L_0x555564ecd000 .part v0x555564ebfa30_0, 11, 1;
L_0x555564ecd0a0 .part v0x555564ebfb10_0, 11, 1;
L_0x555564ecd530 .part L_0x555564ed5b00, 11, 1;
L_0x555564ecd6e0 .part v0x555564ebfa30_0, 11, 1;
L_0x555564ecda70 .part v0x555564ebfb10_0, 11, 1;
L_0x555564ecdc20 .part L_0x555564ed5b00, 11, 1;
L_0x555564ecdfc0 .part v0x555564ebfa30_0, 11, 1;
L_0x555564ece060 .part v0x555564ebfb10_0, 11, 1;
L_0x555564ece7e0 .part v0x555564ebfa30_0, 12, 1;
L_0x555564ece880 .part v0x555564ebfb10_0, 12, 1;
L_0x555564eced50 .part L_0x555564ed5b00, 12, 1;
L_0x555564ecef00 .part v0x555564ebfa30_0, 12, 1;
L_0x555564ecf2d0 .part v0x555564ebfb10_0, 12, 1;
L_0x555564ecf480 .part L_0x555564ed5b00, 12, 1;
L_0x555564ecf860 .part v0x555564ebfa30_0, 12, 1;
L_0x555564ecf900 .part v0x555564ebfb10_0, 12, 1;
L_0x555564ed00c0 .part v0x555564ebfa30_0, 13, 1;
L_0x555564ed0160 .part v0x555564ebfb10_0, 13, 1;
L_0x555564ed0670 .part L_0x555564ed5b00, 13, 1;
L_0x555564ed0820 .part v0x555564ebfa30_0, 13, 1;
L_0x555564ed0c30 .part v0x555564ebfb10_0, 13, 1;
L_0x555564ed0de0 .part L_0x555564ed5b00, 13, 1;
L_0x555564ed1200 .part v0x555564ebfa30_0, 13, 1;
L_0x555564ed12a0 .part v0x555564ebfb10_0, 13, 1;
L_0x555564ed1aa0 .part v0x555564ebfa30_0, 14, 1;
L_0x555564ed1b40 .part v0x555564ebfb10_0, 14, 1;
L_0x555564ed2090 .part L_0x555564ed5b00, 14, 1;
L_0x555564ed2240 .part v0x555564ebfa30_0, 14, 1;
L_0x555564ed2690 .part v0x555564ebfb10_0, 14, 1;
L_0x555564ed2840 .part L_0x555564ed5b00, 14, 1;
L_0x555564ed2ca0 .part v0x555564ebfa30_0, 14, 1;
L_0x555564ed2d40 .part v0x555564ebfb10_0, 14, 1;
LS_0x555564ed3580_0_0 .concat8 [ 1 1 1 1], L_0x555564e8db80, L_0x555564ec0f10, L_0x555564ec1d00, L_0x555564ec2b80;
LS_0x555564ed3580_0_4 .concat8 [ 1 1 1 1], L_0x555564ec3cb0, L_0x555564ec4fe0, L_0x555564ec6200, L_0x555564ec7520;
LS_0x555564ed3580_0_8 .concat8 [ 1 1 1 1], L_0x555564ec8b50, L_0x555564eca070, L_0x555564ecbeb0, L_0x555564ecd5d0;
LS_0x555564ed3580_0_12 .concat8 [ 1 1 1 1], L_0x555564ecedf0, L_0x555564ed0710, L_0x555564ed2130, L_0x555564ed45e0;
L_0x555564ed3580 .concat8 [ 4 4 4 4], LS_0x555564ed3580_0_0, LS_0x555564ed3580_0_4, LS_0x555564ed3580_0_8, LS_0x555564ed3580_0_12;
L_0x555564ed3b20 .part v0x555564ebfa30_0, 15, 1;
L_0x555564ed3fa0 .part v0x555564ebfb10_0, 15, 1;
L_0x555564ed4150 .part L_0x555564ed5b00, 15, 1;
L_0x555564ed4740 .part v0x555564ebfa30_0, 15, 1;
L_0x555564ed47e0 .part v0x555564ebfb10_0, 15, 1;
L_0x555564ed4d90 .part L_0x555564ed5b00, 15, 1;
L_0x555564ed5240 .part v0x555564ebfa30_0, 15, 1;
L_0x555564ed56f0 .part v0x555564ebfb10_0, 15, 1;
LS_0x555564ed5b00_0_0 .concat8 [ 1 1 1 1], L_0x555564ed6560, L_0x555564ec0ac0, L_0x555564ec1820, L_0x555564ec2660;
LS_0x555564ed5b00_0_4 .concat8 [ 1 1 1 1], L_0x555564ec3750, L_0x555564ec4a40, L_0x555564ec5c20, L_0x555564ec6f00;
LS_0x555564ed5b00_0_8 .concat8 [ 1 1 1 1], L_0x555564ec84f0, L_0x555564ec99d0, L_0x555564ecafb0, L_0x555564ecceb0;
LS_0x555564ed5b00_0_12 .concat8 [ 1 1 1 1], L_0x555564ece690, L_0x555564ecff70, L_0x555564ed1950, L_0x555564ed3430;
LS_0x555564ed5b00_0_16 .concat8 [ 1 0 0 0], L_0x555564ed59b0;
LS_0x555564ed5b00_1_0 .concat8 [ 4 4 4 4], LS_0x555564ed5b00_0_0, LS_0x555564ed5b00_0_4, LS_0x555564ed5b00_0_8, LS_0x555564ed5b00_0_12;
LS_0x555564ed5b00_1_4 .concat8 [ 1 0 0 0], LS_0x555564ed5b00_0_16;
L_0x555564ed5b00 .concat8 [ 16 1 0 0], LS_0x555564ed5b00_1_0, LS_0x555564ed5b00_1_4;
L_0x555564ed6670 .part L_0x555564ed5b00, 16, 1;
L_0x555564ed6760 .part v0x555564ebfa30_0, 15, 1;
L_0x555564ed6140 .part v0x555564ebfb10_0, 15, 1;
L_0x555564ed62f0 .part v0x555564ebfa30_0, 15, 1;
L_0x555564ed6390 .part L_0x555564ed3580, 15, 1;
S_0x555564eaf410 .scope generate, "full_adder_stage[0]" "full_adder_stage[0]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564eaf610 .param/l "i" 1 3 16, +C4<00>;
L_0x555564e8db10 .functor XOR 1, L_0x555564ebfe60, L_0x555564ebff80, C4<0>, C4<0>;
L_0x555564e8db80 .functor XOR 1, L_0x555564e8db10, L_0x555564ec0110, C4<0>, C4<0>;
L_0x555564ec03f0 .functor AND 1, L_0x555564ec0280, L_0x555564ec0350, C4<1>, C4<1>;
L_0x555564ec0910 .functor XOR 1, L_0x555564ec0660, L_0x555564ec0790, C4<0>, C4<0>;
L_0x555564ec09b0 .functor AND 1, L_0x555564ec0530, L_0x555564ec0910, C4<1>, C4<1>;
L_0x555564ec0ac0 .functor OR 1, L_0x555564ec03f0, L_0x555564ec09b0, C4<0>, C4<0>;
v0x555564eaf6f0_0 .net *"_ivl_0", 0 0, L_0x555564ebfe60;  1 drivers
v0x555564eaf7d0_0 .net *"_ivl_1", 0 0, L_0x555564ebff80;  1 drivers
v0x555564eaf8b0_0 .net *"_ivl_11", 0 0, L_0x555564ec0530;  1 drivers
v0x555564eaf970_0 .net *"_ivl_12", 0 0, L_0x555564ec0660;  1 drivers
v0x555564eafa50_0 .net *"_ivl_13", 0 0, L_0x555564ec0790;  1 drivers
v0x555564eafb80_0 .net *"_ivl_14", 0 0, L_0x555564ec0910;  1 drivers
v0x555564eafc60_0 .net *"_ivl_16", 0 0, L_0x555564ec09b0;  1 drivers
v0x555564eafd40_0 .net *"_ivl_18", 0 0, L_0x555564ec0ac0;  1 drivers
v0x555564eafe20_0 .net *"_ivl_2", 0 0, L_0x555564e8db10;  1 drivers
v0x555564eaff00_0 .net *"_ivl_4", 0 0, L_0x555564ec0110;  1 drivers
v0x555564eaffe0_0 .net *"_ivl_5", 0 0, L_0x555564e8db80;  1 drivers
v0x555564eb00c0_0 .net *"_ivl_7", 0 0, L_0x555564ec0280;  1 drivers
v0x555564eb01a0_0 .net *"_ivl_8", 0 0, L_0x555564ec0350;  1 drivers
v0x555564eb0280_0 .net *"_ivl_9", 0 0, L_0x555564ec03f0;  1 drivers
S_0x555564eb0360 .scope generate, "full_adder_stage[1]" "full_adder_stage[1]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564eb0530 .param/l "i" 1 3 16, +C4<01>;
L_0x555564ec0db0 .functor XOR 1, L_0x555564ec0c10, L_0x555564ec0cb0, C4<0>, C4<0>;
L_0x555564ec0f10 .functor XOR 1, L_0x555564ec0db0, L_0x555564ec0e70, C4<0>, C4<0>;
L_0x555564ec11d0 .functor AND 1, L_0x555564ec1020, L_0x555564ec1130, C4<1>, C4<1>;
L_0x555564ec10c0 .functor XOR 1, L_0x555564ec1490, L_0x555564ec1530, C4<0>, C4<0>;
L_0x555564ec1710 .functor AND 1, L_0x555564ec12e0, L_0x555564ec10c0, C4<1>, C4<1>;
L_0x555564ec1820 .functor OR 1, L_0x555564ec11d0, L_0x555564ec1710, C4<0>, C4<0>;
v0x555564eb05f0_0 .net *"_ivl_0", 0 0, L_0x555564ec0c10;  1 drivers
v0x555564eb06d0_0 .net *"_ivl_1", 0 0, L_0x555564ec0cb0;  1 drivers
v0x555564eb07b0_0 .net *"_ivl_11", 0 0, L_0x555564ec12e0;  1 drivers
v0x555564eb0870_0 .net *"_ivl_12", 0 0, L_0x555564ec1490;  1 drivers
v0x555564eb0950_0 .net *"_ivl_13", 0 0, L_0x555564ec1530;  1 drivers
v0x555564eb0a80_0 .net *"_ivl_14", 0 0, L_0x555564ec10c0;  1 drivers
v0x555564eb0b60_0 .net *"_ivl_16", 0 0, L_0x555564ec1710;  1 drivers
v0x555564eb0c40_0 .net *"_ivl_18", 0 0, L_0x555564ec1820;  1 drivers
v0x555564eb0d20_0 .net *"_ivl_2", 0 0, L_0x555564ec0db0;  1 drivers
v0x555564eb0e90_0 .net *"_ivl_4", 0 0, L_0x555564ec0e70;  1 drivers
v0x555564eb0f70_0 .net *"_ivl_5", 0 0, L_0x555564ec0f10;  1 drivers
v0x555564eb1050_0 .net *"_ivl_7", 0 0, L_0x555564ec1020;  1 drivers
v0x555564eb1130_0 .net *"_ivl_8", 0 0, L_0x555564ec1130;  1 drivers
v0x555564eb1210_0 .net *"_ivl_9", 0 0, L_0x555564ec11d0;  1 drivers
S_0x555564eb12f0 .scope generate, "full_adder_stage[2]" "full_adder_stage[2]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564eb14a0 .param/l "i" 1 3 16, +C4<010>;
L_0x555564ec1b50 .functor XOR 1, L_0x555564ec1970, L_0x555564ec1a10, C4<0>, C4<0>;
L_0x555564ec1d00 .functor XOR 1, L_0x555564ec1b50, L_0x555564ec1c60, C4<0>, C4<0>;
L_0x555564ec1f60 .functor AND 1, L_0x555564ec1e10, L_0x555564ec1ab0, C4<1>, C4<1>;
L_0x555564ec23e0 .functor XOR 1, L_0x555564ec21d0, L_0x555564ec2270, C4<0>, C4<0>;
L_0x555564ec2550 .functor AND 1, L_0x555564ec2070, L_0x555564ec23e0, C4<1>, C4<1>;
L_0x555564ec2660 .functor OR 1, L_0x555564ec1f60, L_0x555564ec2550, C4<0>, C4<0>;
v0x555564eb1560_0 .net *"_ivl_0", 0 0, L_0x555564ec1970;  1 drivers
v0x555564eb1640_0 .net *"_ivl_1", 0 0, L_0x555564ec1a10;  1 drivers
v0x555564eb1720_0 .net *"_ivl_11", 0 0, L_0x555564ec2070;  1 drivers
v0x555564eb17e0_0 .net *"_ivl_12", 0 0, L_0x555564ec21d0;  1 drivers
v0x555564eb18c0_0 .net *"_ivl_13", 0 0, L_0x555564ec2270;  1 drivers
v0x555564eb19f0_0 .net *"_ivl_14", 0 0, L_0x555564ec23e0;  1 drivers
v0x555564eb1ad0_0 .net *"_ivl_16", 0 0, L_0x555564ec2550;  1 drivers
v0x555564eb1bb0_0 .net *"_ivl_18", 0 0, L_0x555564ec2660;  1 drivers
v0x555564eb1c90_0 .net *"_ivl_2", 0 0, L_0x555564ec1b50;  1 drivers
v0x555564eb1e00_0 .net *"_ivl_4", 0 0, L_0x555564ec1c60;  1 drivers
v0x555564eb1ee0_0 .net *"_ivl_5", 0 0, L_0x555564ec1d00;  1 drivers
v0x555564eb1fc0_0 .net *"_ivl_7", 0 0, L_0x555564ec1e10;  1 drivers
v0x555564eb20a0_0 .net *"_ivl_8", 0 0, L_0x555564ec1ab0;  1 drivers
v0x555564eb2180_0 .net *"_ivl_9", 0 0, L_0x555564ec1f60;  1 drivers
S_0x555564eb2260 .scope generate, "full_adder_stage[3]" "full_adder_stage[3]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564eb2410 .param/l "i" 1 3 16, +C4<011>;
L_0x555564ec29d0 .functor XOR 1, L_0x555564ec27b0, L_0x555564ec2850, C4<0>, C4<0>;
L_0x555564ec2b80 .functor XOR 1, L_0x555564ec29d0, L_0x555564ec2ae0, C4<0>, C4<0>;
L_0x555564ec2ec0 .functor AND 1, L_0x555564ec2c90, L_0x555564ec2e20, C4<1>, C4<1>;
L_0x555564ec34d0 .functor XOR 1, L_0x555564ec3280, L_0x555564ec3320, C4<0>, C4<0>;
L_0x555564ec3640 .functor AND 1, L_0x555564ec2fd0, L_0x555564ec34d0, C4<1>, C4<1>;
L_0x555564ec3750 .functor OR 1, L_0x555564ec2ec0, L_0x555564ec3640, C4<0>, C4<0>;
v0x555564eb24f0_0 .net *"_ivl_0", 0 0, L_0x555564ec27b0;  1 drivers
v0x555564eb25d0_0 .net *"_ivl_1", 0 0, L_0x555564ec2850;  1 drivers
v0x555564eb26b0_0 .net *"_ivl_11", 0 0, L_0x555564ec2fd0;  1 drivers
v0x555564eb2770_0 .net *"_ivl_12", 0 0, L_0x555564ec3280;  1 drivers
v0x555564eb2850_0 .net *"_ivl_13", 0 0, L_0x555564ec3320;  1 drivers
v0x555564eb2980_0 .net *"_ivl_14", 0 0, L_0x555564ec34d0;  1 drivers
v0x555564eb2a60_0 .net *"_ivl_16", 0 0, L_0x555564ec3640;  1 drivers
v0x555564eb2b40_0 .net *"_ivl_18", 0 0, L_0x555564ec3750;  1 drivers
v0x555564eb2c20_0 .net *"_ivl_2", 0 0, L_0x555564ec29d0;  1 drivers
v0x555564eb2d90_0 .net *"_ivl_4", 0 0, L_0x555564ec2ae0;  1 drivers
v0x555564eb2e70_0 .net *"_ivl_5", 0 0, L_0x555564ec2b80;  1 drivers
v0x555564eb2f50_0 .net *"_ivl_7", 0 0, L_0x555564ec2c90;  1 drivers
v0x555564eb3030_0 .net *"_ivl_8", 0 0, L_0x555564ec2e20;  1 drivers
v0x555564eb3110_0 .net *"_ivl_9", 0 0, L_0x555564ec2ec0;  1 drivers
S_0x555564eb31f0 .scope generate, "full_adder_stage[4]" "full_adder_stage[4]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564eb33f0 .param/l "i" 1 3 16, +C4<0100>;
L_0x555564ec3b00 .functor XOR 1, L_0x555564ec38a0, L_0x555564ec3940, C4<0>, C4<0>;
L_0x555564ec3cb0 .functor XOR 1, L_0x555564ec3b00, L_0x555564ec3c10, C4<0>, C4<0>;
L_0x555564ec4030 .functor AND 1, L_0x555564ec3dc0, L_0x555564ec3f90, C4<1>, C4<1>;
L_0x555564ec47c0 .functor XOR 1, L_0x555564ec4320, L_0x555564ec43c0, C4<0>, C4<0>;
L_0x555564ec4930 .functor AND 1, L_0x555564ec4140, L_0x555564ec47c0, C4<1>, C4<1>;
L_0x555564ec4a40 .functor OR 1, L_0x555564ec4030, L_0x555564ec4930, C4<0>, C4<0>;
v0x555564eb34d0_0 .net *"_ivl_0", 0 0, L_0x555564ec38a0;  1 drivers
v0x555564eb35b0_0 .net *"_ivl_1", 0 0, L_0x555564ec3940;  1 drivers
v0x555564eb3690_0 .net *"_ivl_11", 0 0, L_0x555564ec4140;  1 drivers
v0x555564eb3750_0 .net *"_ivl_12", 0 0, L_0x555564ec4320;  1 drivers
v0x555564eb3830_0 .net *"_ivl_13", 0 0, L_0x555564ec43c0;  1 drivers
v0x555564eb3960_0 .net *"_ivl_14", 0 0, L_0x555564ec47c0;  1 drivers
v0x555564eb3a40_0 .net *"_ivl_16", 0 0, L_0x555564ec4930;  1 drivers
v0x555564eb3b20_0 .net *"_ivl_18", 0 0, L_0x555564ec4a40;  1 drivers
v0x555564eb3c00_0 .net *"_ivl_2", 0 0, L_0x555564ec3b00;  1 drivers
v0x555564eb3d70_0 .net *"_ivl_4", 0 0, L_0x555564ec3c10;  1 drivers
v0x555564eb3e50_0 .net *"_ivl_5", 0 0, L_0x555564ec3cb0;  1 drivers
v0x555564eb3f30_0 .net *"_ivl_7", 0 0, L_0x555564ec3dc0;  1 drivers
v0x555564eb4010_0 .net *"_ivl_8", 0 0, L_0x555564ec3f90;  1 drivers
v0x555564eb40f0_0 .net *"_ivl_9", 0 0, L_0x555564ec4030;  1 drivers
S_0x555564eb41d0 .scope generate, "full_adder_stage[5]" "full_adder_stage[5]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564eb4380 .param/l "i" 1 3 16, +C4<0101>;
L_0x555564ec4e30 .functor XOR 1, L_0x555564ec4b90, L_0x555564ec4c30, C4<0>, C4<0>;
L_0x555564ec4fe0 .functor XOR 1, L_0x555564ec4e30, L_0x555564ec4f40, C4<0>, C4<0>;
L_0x555564ec53a0 .functor AND 1, L_0x555564ec50f0, L_0x555564ec5300, C4<1>, C4<1>;
L_0x555564ec59a0 .functor XOR 1, L_0x555564ec56d0, L_0x555564ec5770, C4<0>, C4<0>;
L_0x555564ec5b10 .functor AND 1, L_0x555564ec54b0, L_0x555564ec59a0, C4<1>, C4<1>;
L_0x555564ec5c20 .functor OR 1, L_0x555564ec53a0, L_0x555564ec5b10, C4<0>, C4<0>;
v0x555564eb4460_0 .net *"_ivl_0", 0 0, L_0x555564ec4b90;  1 drivers
v0x555564eb4540_0 .net *"_ivl_1", 0 0, L_0x555564ec4c30;  1 drivers
v0x555564eb4620_0 .net *"_ivl_11", 0 0, L_0x555564ec54b0;  1 drivers
v0x555564eb46e0_0 .net *"_ivl_12", 0 0, L_0x555564ec56d0;  1 drivers
v0x555564eb47c0_0 .net *"_ivl_13", 0 0, L_0x555564ec5770;  1 drivers
v0x555564eb48f0_0 .net *"_ivl_14", 0 0, L_0x555564ec59a0;  1 drivers
v0x555564eb49d0_0 .net *"_ivl_16", 0 0, L_0x555564ec5b10;  1 drivers
v0x555564eb4ab0_0 .net *"_ivl_18", 0 0, L_0x555564ec5c20;  1 drivers
v0x555564eb4b90_0 .net *"_ivl_2", 0 0, L_0x555564ec4e30;  1 drivers
v0x555564eb4d00_0 .net *"_ivl_4", 0 0, L_0x555564ec4f40;  1 drivers
v0x555564eb4de0_0 .net *"_ivl_5", 0 0, L_0x555564ec4fe0;  1 drivers
v0x555564eb4ec0_0 .net *"_ivl_7", 0 0, L_0x555564ec50f0;  1 drivers
v0x555564eb4fa0_0 .net *"_ivl_8", 0 0, L_0x555564ec5300;  1 drivers
v0x555564eb5080_0 .net *"_ivl_9", 0 0, L_0x555564ec53a0;  1 drivers
S_0x555564eb5160 .scope generate, "full_adder_stage[6]" "full_adder_stage[6]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564eb5310 .param/l "i" 1 3 16, +C4<0110>;
L_0x555564ec6050 .functor XOR 1, L_0x555564ec5d70, L_0x555564ec5e10, C4<0>, C4<0>;
L_0x555564ec6200 .functor XOR 1, L_0x555564ec6050, L_0x555564ec6160, C4<0>, C4<0>;
L_0x555564ec6600 .functor AND 1, L_0x555564ec6310, L_0x555564ec6560, C4<1>, C4<1>;
L_0x555564ec6c80 .functor XOR 1, L_0x555564ec6970, L_0x555564ec6a10, C4<0>, C4<0>;
L_0x555564ec6df0 .functor AND 1, L_0x555564ec6710, L_0x555564ec6c80, C4<1>, C4<1>;
L_0x555564ec6f00 .functor OR 1, L_0x555564ec6600, L_0x555564ec6df0, C4<0>, C4<0>;
v0x555564eb53f0_0 .net *"_ivl_0", 0 0, L_0x555564ec5d70;  1 drivers
v0x555564eb54d0_0 .net *"_ivl_1", 0 0, L_0x555564ec5e10;  1 drivers
v0x555564eb55b0_0 .net *"_ivl_11", 0 0, L_0x555564ec6710;  1 drivers
v0x555564eb5670_0 .net *"_ivl_12", 0 0, L_0x555564ec6970;  1 drivers
v0x555564eb5750_0 .net *"_ivl_13", 0 0, L_0x555564ec6a10;  1 drivers
v0x555564eb5880_0 .net *"_ivl_14", 0 0, L_0x555564ec6c80;  1 drivers
v0x555564eb5960_0 .net *"_ivl_16", 0 0, L_0x555564ec6df0;  1 drivers
v0x555564eb5a40_0 .net *"_ivl_18", 0 0, L_0x555564ec6f00;  1 drivers
v0x555564eb5b20_0 .net *"_ivl_2", 0 0, L_0x555564ec6050;  1 drivers
v0x555564eb5c90_0 .net *"_ivl_4", 0 0, L_0x555564ec6160;  1 drivers
v0x555564eb5d70_0 .net *"_ivl_5", 0 0, L_0x555564ec6200;  1 drivers
v0x555564eb5e50_0 .net *"_ivl_7", 0 0, L_0x555564ec6310;  1 drivers
v0x555564eb5f30_0 .net *"_ivl_8", 0 0, L_0x555564ec6560;  1 drivers
v0x555564eb6010_0 .net *"_ivl_9", 0 0, L_0x555564ec6600;  1 drivers
S_0x555564eb60f0 .scope generate, "full_adder_stage[7]" "full_adder_stage[7]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564eb62a0 .param/l "i" 1 3 16, +C4<0111>;
L_0x555564ec7370 .functor XOR 1, L_0x555564ec7050, L_0x555564ec70f0, C4<0>, C4<0>;
L_0x555564ec7520 .functor XOR 1, L_0x555564ec7370, L_0x555564ec7480, C4<0>, C4<0>;
L_0x555564ec7960 .functor AND 1, L_0x555564ec7630, L_0x555564ec78c0, C4<1>, C4<1>;
L_0x555564ec8270 .functor XOR 1, L_0x555564ec7f20, L_0x555564ec7fc0, C4<0>, C4<0>;
L_0x555564ec83e0 .functor AND 1, L_0x555564ec7a70, L_0x555564ec8270, C4<1>, C4<1>;
L_0x555564ec84f0 .functor OR 1, L_0x555564ec7960, L_0x555564ec83e0, C4<0>, C4<0>;
v0x555564eb6380_0 .net *"_ivl_0", 0 0, L_0x555564ec7050;  1 drivers
v0x555564eb6460_0 .net *"_ivl_1", 0 0, L_0x555564ec70f0;  1 drivers
v0x555564eb6540_0 .net *"_ivl_11", 0 0, L_0x555564ec7a70;  1 drivers
v0x555564eb6600_0 .net *"_ivl_12", 0 0, L_0x555564ec7f20;  1 drivers
v0x555564eb66e0_0 .net *"_ivl_13", 0 0, L_0x555564ec7fc0;  1 drivers
v0x555564eb6810_0 .net *"_ivl_14", 0 0, L_0x555564ec8270;  1 drivers
v0x555564eb68f0_0 .net *"_ivl_16", 0 0, L_0x555564ec83e0;  1 drivers
v0x555564eb69d0_0 .net *"_ivl_18", 0 0, L_0x555564ec84f0;  1 drivers
v0x555564eb6ab0_0 .net *"_ivl_2", 0 0, L_0x555564ec7370;  1 drivers
v0x555564eb6c20_0 .net *"_ivl_4", 0 0, L_0x555564ec7480;  1 drivers
v0x555564eb6d00_0 .net *"_ivl_5", 0 0, L_0x555564ec7520;  1 drivers
v0x555564eb6de0_0 .net *"_ivl_7", 0 0, L_0x555564ec7630;  1 drivers
v0x555564eb6ec0_0 .net *"_ivl_8", 0 0, L_0x555564ec78c0;  1 drivers
v0x555564eb6fa0_0 .net *"_ivl_9", 0 0, L_0x555564ec7960;  1 drivers
S_0x555564eb7080 .scope generate, "full_adder_stage[8]" "full_adder_stage[8]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564eb33a0 .param/l "i" 1 3 16, +C4<01000>;
L_0x555564ec89a0 .functor XOR 1, L_0x555564ec8640, L_0x555564ec86e0, C4<0>, C4<0>;
L_0x555564ec8b50 .functor XOR 1, L_0x555564ec89a0, L_0x555564ec8ab0, C4<0>, C4<0>;
L_0x555564ec8fd0 .functor AND 1, L_0x555564ec8c60, L_0x555564ec8f30, C4<1>, C4<1>;
L_0x555564ec9750 .functor XOR 1, L_0x555564ec93c0, L_0x555564ec9460, C4<0>, C4<0>;
L_0x555564ec98c0 .functor AND 1, L_0x555564ec90e0, L_0x555564ec9750, C4<1>, C4<1>;
L_0x555564ec99d0 .functor OR 1, L_0x555564ec8fd0, L_0x555564ec98c0, C4<0>, C4<0>;
v0x555564eb7350_0 .net *"_ivl_0", 0 0, L_0x555564ec8640;  1 drivers
v0x555564eb7430_0 .net *"_ivl_1", 0 0, L_0x555564ec86e0;  1 drivers
v0x555564eb7510_0 .net *"_ivl_11", 0 0, L_0x555564ec90e0;  1 drivers
v0x555564eb75d0_0 .net *"_ivl_12", 0 0, L_0x555564ec93c0;  1 drivers
v0x555564eb76b0_0 .net *"_ivl_13", 0 0, L_0x555564ec9460;  1 drivers
v0x555564eb77e0_0 .net *"_ivl_14", 0 0, L_0x555564ec9750;  1 drivers
v0x555564eb78c0_0 .net *"_ivl_16", 0 0, L_0x555564ec98c0;  1 drivers
v0x555564eb79a0_0 .net *"_ivl_18", 0 0, L_0x555564ec99d0;  1 drivers
v0x555564eb7a80_0 .net *"_ivl_2", 0 0, L_0x555564ec89a0;  1 drivers
v0x555564eb7bf0_0 .net *"_ivl_4", 0 0, L_0x555564ec8ab0;  1 drivers
v0x555564eb7cd0_0 .net *"_ivl_5", 0 0, L_0x555564ec8b50;  1 drivers
v0x555564eb7db0_0 .net *"_ivl_7", 0 0, L_0x555564ec8c60;  1 drivers
v0x555564eb7e90_0 .net *"_ivl_8", 0 0, L_0x555564ec8f30;  1 drivers
v0x555564eb7f70_0 .net *"_ivl_9", 0 0, L_0x555564ec8fd0;  1 drivers
S_0x555564eb8050 .scope generate, "full_adder_stage[9]" "full_adder_stage[9]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564eb8200 .param/l "i" 1 3 16, +C4<01001>;
L_0x555564ec9ec0 .functor XOR 1, L_0x555564ec9b20, L_0x555564ec9bc0, C4<0>, C4<0>;
L_0x555564eca070 .functor XOR 1, L_0x555564ec9ec0, L_0x555564ec9fd0, C4<0>, C4<0>;
L_0x555564eca530 .functor AND 1, L_0x555564eca180, L_0x555564eca490, C4<1>, C4<1>;
L_0x555564ecad30 .functor XOR 1, L_0x555564eca960, L_0x555564ecaa00, C4<0>, C4<0>;
L_0x555564ecaea0 .functor AND 1, L_0x555564eca640, L_0x555564ecad30, C4<1>, C4<1>;
L_0x555564ecafb0 .functor OR 1, L_0x555564eca530, L_0x555564ecaea0, C4<0>, C4<0>;
v0x555564eb82e0_0 .net *"_ivl_0", 0 0, L_0x555564ec9b20;  1 drivers
v0x555564eb83c0_0 .net *"_ivl_1", 0 0, L_0x555564ec9bc0;  1 drivers
v0x555564eb84a0_0 .net *"_ivl_11", 0 0, L_0x555564eca640;  1 drivers
v0x555564eb8560_0 .net *"_ivl_12", 0 0, L_0x555564eca960;  1 drivers
v0x555564eb8640_0 .net *"_ivl_13", 0 0, L_0x555564ecaa00;  1 drivers
v0x555564eb8770_0 .net *"_ivl_14", 0 0, L_0x555564ecad30;  1 drivers
v0x555564eb8850_0 .net *"_ivl_16", 0 0, L_0x555564ecaea0;  1 drivers
v0x555564eb8930_0 .net *"_ivl_18", 0 0, L_0x555564ecafb0;  1 drivers
v0x555564eb8a10_0 .net *"_ivl_2", 0 0, L_0x555564ec9ec0;  1 drivers
v0x555564eb8b80_0 .net *"_ivl_4", 0 0, L_0x555564ec9fd0;  1 drivers
v0x555564eb8c60_0 .net *"_ivl_5", 0 0, L_0x555564eca070;  1 drivers
v0x555564eb8d40_0 .net *"_ivl_7", 0 0, L_0x555564eca180;  1 drivers
v0x555564eb8e20_0 .net *"_ivl_8", 0 0, L_0x555564eca490;  1 drivers
v0x555564eb8f00_0 .net *"_ivl_9", 0 0, L_0x555564eca530;  1 drivers
S_0x555564eb8fe0 .scope generate, "full_adder_stage[10]" "full_adder_stage[10]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564eb9190 .param/l "i" 1 3 16, +C4<01010>;
L_0x555564ecbd00 .functor XOR 1, L_0x555564ecb100, L_0x555564ecb5b0, C4<0>, C4<0>;
L_0x555564ecbeb0 .functor XOR 1, L_0x555564ecbd00, L_0x555564ecbe10, C4<0>, C4<0>;
L_0x555564ecc3b0 .functor AND 1, L_0x555564ecbfc0, L_0x555564ecc310, C4<1>, C4<1>;
L_0x555564eccc30 .functor XOR 1, L_0x555564ecc820, L_0x555564ecc8c0, C4<0>, C4<0>;
L_0x555564eccda0 .functor AND 1, L_0x555564ecc4c0, L_0x555564eccc30, C4<1>, C4<1>;
L_0x555564ecceb0 .functor OR 1, L_0x555564ecc3b0, L_0x555564eccda0, C4<0>, C4<0>;
v0x555564eb9270_0 .net *"_ivl_0", 0 0, L_0x555564ecb100;  1 drivers
v0x555564eb9350_0 .net *"_ivl_1", 0 0, L_0x555564ecb5b0;  1 drivers
v0x555564eb9430_0 .net *"_ivl_11", 0 0, L_0x555564ecc4c0;  1 drivers
v0x555564eb94f0_0 .net *"_ivl_12", 0 0, L_0x555564ecc820;  1 drivers
v0x555564eb95d0_0 .net *"_ivl_13", 0 0, L_0x555564ecc8c0;  1 drivers
v0x555564eb9700_0 .net *"_ivl_14", 0 0, L_0x555564eccc30;  1 drivers
v0x555564eb97e0_0 .net *"_ivl_16", 0 0, L_0x555564eccda0;  1 drivers
v0x555564eb98c0_0 .net *"_ivl_18", 0 0, L_0x555564ecceb0;  1 drivers
v0x555564eb99a0_0 .net *"_ivl_2", 0 0, L_0x555564ecbd00;  1 drivers
v0x555564eb9b10_0 .net *"_ivl_4", 0 0, L_0x555564ecbe10;  1 drivers
v0x555564eb9bf0_0 .net *"_ivl_5", 0 0, L_0x555564ecbeb0;  1 drivers
v0x555564eb9cd0_0 .net *"_ivl_7", 0 0, L_0x555564ecbfc0;  1 drivers
v0x555564eb9db0_0 .net *"_ivl_8", 0 0, L_0x555564ecc310;  1 drivers
v0x555564eb9e90_0 .net *"_ivl_9", 0 0, L_0x555564ecc3b0;  1 drivers
S_0x555564eb9f70 .scope generate, "full_adder_stage[11]" "full_adder_stage[11]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564eba120 .param/l "i" 1 3 16, +C4<01011>;
L_0x555564ecd420 .functor XOR 1, L_0x555564ecd000, L_0x555564ecd0a0, C4<0>, C4<0>;
L_0x555564ecd5d0 .functor XOR 1, L_0x555564ecd420, L_0x555564ecd530, C4<0>, C4<0>;
L_0x555564ecdb10 .functor AND 1, L_0x555564ecd6e0, L_0x555564ecda70, C4<1>, C4<1>;
L_0x555564ece410 .functor XOR 1, L_0x555564ecdfc0, L_0x555564ece060, C4<0>, C4<0>;
L_0x555564ece580 .functor AND 1, L_0x555564ecdc20, L_0x555564ece410, C4<1>, C4<1>;
L_0x555564ece690 .functor OR 1, L_0x555564ecdb10, L_0x555564ece580, C4<0>, C4<0>;
v0x555564eba200_0 .net *"_ivl_0", 0 0, L_0x555564ecd000;  1 drivers
v0x555564eba2e0_0 .net *"_ivl_1", 0 0, L_0x555564ecd0a0;  1 drivers
v0x555564eba3c0_0 .net *"_ivl_11", 0 0, L_0x555564ecdc20;  1 drivers
v0x555564eba480_0 .net *"_ivl_12", 0 0, L_0x555564ecdfc0;  1 drivers
v0x555564eba560_0 .net *"_ivl_13", 0 0, L_0x555564ece060;  1 drivers
v0x555564eba690_0 .net *"_ivl_14", 0 0, L_0x555564ece410;  1 drivers
v0x555564eba770_0 .net *"_ivl_16", 0 0, L_0x555564ece580;  1 drivers
v0x555564eba850_0 .net *"_ivl_18", 0 0, L_0x555564ece690;  1 drivers
v0x555564eba930_0 .net *"_ivl_2", 0 0, L_0x555564ecd420;  1 drivers
v0x555564ebaaa0_0 .net *"_ivl_4", 0 0, L_0x555564ecd530;  1 drivers
v0x555564ebab80_0 .net *"_ivl_5", 0 0, L_0x555564ecd5d0;  1 drivers
v0x555564ebac60_0 .net *"_ivl_7", 0 0, L_0x555564ecd6e0;  1 drivers
v0x555564ebad40_0 .net *"_ivl_8", 0 0, L_0x555564ecda70;  1 drivers
v0x555564ebae20_0 .net *"_ivl_9", 0 0, L_0x555564ecdb10;  1 drivers
S_0x555564ebaf00 .scope generate, "full_adder_stage[12]" "full_adder_stage[12]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564ebb0b0 .param/l "i" 1 3 16, +C4<01100>;
L_0x555564ecec40 .functor XOR 1, L_0x555564ece7e0, L_0x555564ece880, C4<0>, C4<0>;
L_0x555564ecedf0 .functor XOR 1, L_0x555564ecec40, L_0x555564eced50, C4<0>, C4<0>;
L_0x555564ecf370 .functor AND 1, L_0x555564ecef00, L_0x555564ecf2d0, C4<1>, C4<1>;
L_0x555564ecfcf0 .functor XOR 1, L_0x555564ecf860, L_0x555564ecf900, C4<0>, C4<0>;
L_0x555564ecfe60 .functor AND 1, L_0x555564ecf480, L_0x555564ecfcf0, C4<1>, C4<1>;
L_0x555564ecff70 .functor OR 1, L_0x555564ecf370, L_0x555564ecfe60, C4<0>, C4<0>;
v0x555564ebb190_0 .net *"_ivl_0", 0 0, L_0x555564ece7e0;  1 drivers
v0x555564ebb270_0 .net *"_ivl_1", 0 0, L_0x555564ece880;  1 drivers
v0x555564ebb350_0 .net *"_ivl_11", 0 0, L_0x555564ecf480;  1 drivers
v0x555564ebb410_0 .net *"_ivl_12", 0 0, L_0x555564ecf860;  1 drivers
v0x555564ebb4f0_0 .net *"_ivl_13", 0 0, L_0x555564ecf900;  1 drivers
v0x555564ebb620_0 .net *"_ivl_14", 0 0, L_0x555564ecfcf0;  1 drivers
v0x555564ebb700_0 .net *"_ivl_16", 0 0, L_0x555564ecfe60;  1 drivers
v0x555564ebb7e0_0 .net *"_ivl_18", 0 0, L_0x555564ecff70;  1 drivers
v0x555564ebb8c0_0 .net *"_ivl_2", 0 0, L_0x555564ecec40;  1 drivers
v0x555564ebba30_0 .net *"_ivl_4", 0 0, L_0x555564eced50;  1 drivers
v0x555564ebbb10_0 .net *"_ivl_5", 0 0, L_0x555564ecedf0;  1 drivers
v0x555564ebbbf0_0 .net *"_ivl_7", 0 0, L_0x555564ecef00;  1 drivers
v0x555564ebbcd0_0 .net *"_ivl_8", 0 0, L_0x555564ecf2d0;  1 drivers
v0x555564ebbdb0_0 .net *"_ivl_9", 0 0, L_0x555564ecf370;  1 drivers
S_0x555564ebbe90 .scope generate, "full_adder_stage[13]" "full_adder_stage[13]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564ebc040 .param/l "i" 1 3 16, +C4<01101>;
L_0x555564ed0560 .functor XOR 1, L_0x555564ed00c0, L_0x555564ed0160, C4<0>, C4<0>;
L_0x555564ed0710 .functor XOR 1, L_0x555564ed0560, L_0x555564ed0670, C4<0>, C4<0>;
L_0x555564ed0cd0 .functor AND 1, L_0x555564ed0820, L_0x555564ed0c30, C4<1>, C4<1>;
L_0x555564ed16d0 .functor XOR 1, L_0x555564ed1200, L_0x555564ed12a0, C4<0>, C4<0>;
L_0x555564ed1840 .functor AND 1, L_0x555564ed0de0, L_0x555564ed16d0, C4<1>, C4<1>;
L_0x555564ed1950 .functor OR 1, L_0x555564ed0cd0, L_0x555564ed1840, C4<0>, C4<0>;
v0x555564ebc120_0 .net *"_ivl_0", 0 0, L_0x555564ed00c0;  1 drivers
v0x555564ebc200_0 .net *"_ivl_1", 0 0, L_0x555564ed0160;  1 drivers
v0x555564ebc2e0_0 .net *"_ivl_11", 0 0, L_0x555564ed0de0;  1 drivers
v0x555564ebc3a0_0 .net *"_ivl_12", 0 0, L_0x555564ed1200;  1 drivers
v0x555564ebc480_0 .net *"_ivl_13", 0 0, L_0x555564ed12a0;  1 drivers
v0x555564ebc5b0_0 .net *"_ivl_14", 0 0, L_0x555564ed16d0;  1 drivers
v0x555564ebc690_0 .net *"_ivl_16", 0 0, L_0x555564ed1840;  1 drivers
v0x555564ebc770_0 .net *"_ivl_18", 0 0, L_0x555564ed1950;  1 drivers
v0x555564ebc850_0 .net *"_ivl_2", 0 0, L_0x555564ed0560;  1 drivers
v0x555564ebc9c0_0 .net *"_ivl_4", 0 0, L_0x555564ed0670;  1 drivers
v0x555564ebcaa0_0 .net *"_ivl_5", 0 0, L_0x555564ed0710;  1 drivers
v0x555564ebcb80_0 .net *"_ivl_7", 0 0, L_0x555564ed0820;  1 drivers
v0x555564ebcc60_0 .net *"_ivl_8", 0 0, L_0x555564ed0c30;  1 drivers
v0x555564ebcd40_0 .net *"_ivl_9", 0 0, L_0x555564ed0cd0;  1 drivers
S_0x555564ebce20 .scope generate, "full_adder_stage[14]" "full_adder_stage[14]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564ebcfd0 .param/l "i" 1 3 16, +C4<01110>;
L_0x555564ed1f80 .functor XOR 1, L_0x555564ed1aa0, L_0x555564ed1b40, C4<0>, C4<0>;
L_0x555564ed2130 .functor XOR 1, L_0x555564ed1f80, L_0x555564ed2090, C4<0>, C4<0>;
L_0x555564ed2730 .functor AND 1, L_0x555564ed2240, L_0x555564ed2690, C4<1>, C4<1>;
L_0x555564ed31b0 .functor XOR 1, L_0x555564ed2ca0, L_0x555564ed2d40, C4<0>, C4<0>;
L_0x555564ed3320 .functor AND 1, L_0x555564ed2840, L_0x555564ed31b0, C4<1>, C4<1>;
L_0x555564ed3430 .functor OR 1, L_0x555564ed2730, L_0x555564ed3320, C4<0>, C4<0>;
v0x555564ebd0b0_0 .net *"_ivl_0", 0 0, L_0x555564ed1aa0;  1 drivers
v0x555564ebd190_0 .net *"_ivl_1", 0 0, L_0x555564ed1b40;  1 drivers
v0x555564ebd270_0 .net *"_ivl_11", 0 0, L_0x555564ed2840;  1 drivers
v0x555564ebd330_0 .net *"_ivl_12", 0 0, L_0x555564ed2ca0;  1 drivers
v0x555564ebd410_0 .net *"_ivl_13", 0 0, L_0x555564ed2d40;  1 drivers
v0x555564ebd540_0 .net *"_ivl_14", 0 0, L_0x555564ed31b0;  1 drivers
v0x555564ebd620_0 .net *"_ivl_16", 0 0, L_0x555564ed3320;  1 drivers
v0x555564ebd700_0 .net *"_ivl_18", 0 0, L_0x555564ed3430;  1 drivers
v0x555564ebd7e0_0 .net *"_ivl_2", 0 0, L_0x555564ed1f80;  1 drivers
v0x555564ebd950_0 .net *"_ivl_4", 0 0, L_0x555564ed2090;  1 drivers
v0x555564ebda30_0 .net *"_ivl_5", 0 0, L_0x555564ed2130;  1 drivers
v0x555564ebdb10_0 .net *"_ivl_7", 0 0, L_0x555564ed2240;  1 drivers
v0x555564ebdbf0_0 .net *"_ivl_8", 0 0, L_0x555564ed2690;  1 drivers
v0x555564ebdcd0_0 .net *"_ivl_9", 0 0, L_0x555564ed2730;  1 drivers
S_0x555564ebddb0 .scope generate, "full_adder_stage[15]" "full_adder_stage[15]" 3 16, 3 16 0, S_0x555564eaf190;
 .timescale 0 0;
P_0x555564ebdf60 .param/l "i" 1 3 16, +C4<01111>;
L_0x555564ed4040 .functor XOR 1, L_0x555564ed3b20, L_0x555564ed3fa0, C4<0>, C4<0>;
L_0x555564ed45e0 .functor XOR 1, L_0x555564ed4040, L_0x555564ed4150, C4<0>, C4<0>;
L_0x555564ed4c80 .functor AND 1, L_0x555564ed4740, L_0x555564ed47e0, C4<1>, C4<1>;
L_0x555564ed5790 .functor XOR 1, L_0x555564ed5240, L_0x555564ed56f0, C4<0>, C4<0>;
L_0x555564ed58a0 .functor AND 1, L_0x555564ed4d90, L_0x555564ed5790, C4<1>, C4<1>;
L_0x555564ed59b0 .functor OR 1, L_0x555564ed4c80, L_0x555564ed58a0, C4<0>, C4<0>;
v0x555564ebe040_0 .net *"_ivl_0", 0 0, L_0x555564ed3b20;  1 drivers
v0x555564ebe120_0 .net *"_ivl_1", 0 0, L_0x555564ed3fa0;  1 drivers
v0x555564ebe200_0 .net *"_ivl_11", 0 0, L_0x555564ed4d90;  1 drivers
v0x555564ebe2c0_0 .net *"_ivl_12", 0 0, L_0x555564ed5240;  1 drivers
v0x555564ebe3a0_0 .net *"_ivl_13", 0 0, L_0x555564ed56f0;  1 drivers
v0x555564ebe4d0_0 .net *"_ivl_14", 0 0, L_0x555564ed5790;  1 drivers
v0x555564ebe5b0_0 .net *"_ivl_16", 0 0, L_0x555564ed58a0;  1 drivers
v0x555564ebe690_0 .net *"_ivl_18", 0 0, L_0x555564ed59b0;  1 drivers
v0x555564ebe770_0 .net *"_ivl_2", 0 0, L_0x555564ed4040;  1 drivers
v0x555564ebe8e0_0 .net *"_ivl_4", 0 0, L_0x555564ed4150;  1 drivers
v0x555564ebe9c0_0 .net *"_ivl_5", 0 0, L_0x555564ed45e0;  1 drivers
v0x555564ebeaa0_0 .net *"_ivl_7", 0 0, L_0x555564ed4740;  1 drivers
v0x555564ebeb80_0 .net *"_ivl_8", 0 0, L_0x555564ed47e0;  1 drivers
v0x555564ebec60_0 .net *"_ivl_9", 0 0, L_0x555564ed4c80;  1 drivers
    .scope S_0x555564e414c0;
T_1 ;
    %vpi_call 2 28 "$display", "=== Starting Testbench for adder_16bit ===" {0 0 0};
    %vpi_call 2 31 "$dumpfile", "adder_16bit_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555564e414c0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555564ebfa30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555564ebfb10_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564ebfbb0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 41 "$display", "=== Test Case: basic_addition ===" {0 0 0};
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x555564ebfa30_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x555564ebfb10_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564ebfbb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x555564ebfa30_0;
    %store/vec4 v0x555564e8dcf0_0, 0, 16;
    %load/vec4 v0x555564ebfb10_0;
    %store/vec4 v0x555564eaed40_0, 0, 16;
    %load/vec4 v0x555564ebfbb0_0;
    %store/vec4 v0x555564eaee70_0, 0, 1;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x555564eaf0b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564eaef30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564eaeff0_0, 0, 1;
    %fork TD_adder_16bit_tb.check_result, S_0x555564e416a0;
    %join;
    %vpi_call 2 46 "$display", "=== Test Case: carry_propagation ===" {0 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x555564ebfa30_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x555564ebfb10_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564ebfbb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x555564ebfa30_0;
    %store/vec4 v0x555564e8dcf0_0, 0, 16;
    %load/vec4 v0x555564ebfb10_0;
    %store/vec4 v0x555564eaed40_0, 0, 16;
    %load/vec4 v0x555564ebfbb0_0;
    %store/vec4 v0x555564eaee70_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555564eaf0b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555564eaef30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564eaeff0_0, 0, 1;
    %fork TD_adder_16bit_tb.check_result, S_0x555564e416a0;
    %join;
    %vpi_call 2 51 "$display", "=== Test Case: overflow_detection ===" {0 0 0};
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x555564ebfa30_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x555564ebfb10_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564ebfbb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x555564ebfa30_0;
    %store/vec4 v0x555564e8dcf0_0, 0, 16;
    %load/vec4 v0x555564ebfb10_0;
    %store/vec4 v0x555564eaed40_0, 0, 16;
    %load/vec4 v0x555564ebfbb0_0;
    %store/vec4 v0x555564eaee70_0, 0, 1;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x555564eaf0b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564eaef30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555564eaeff0_0, 0, 1;
    %fork TD_adder_16bit_tb.check_result, S_0x555564e416a0;
    %join;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x555564ebfa30_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x555564ebfb10_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564ebfbb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x555564ebfa30_0;
    %store/vec4 v0x555564e8dcf0_0, 0, 16;
    %load/vec4 v0x555564ebfb10_0;
    %store/vec4 v0x555564eaed40_0, 0, 16;
    %load/vec4 v0x555564ebfbb0_0;
    %store/vec4 v0x555564eaee70_0, 0, 1;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x555564eaf0b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564eaef30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555564eaeff0_0, 0, 1;
    %fork TD_adder_16bit_tb.check_result, S_0x555564e416a0;
    %join;
    %vpi_call 2 59 "$display", "=== Test Case: boundary_values ===" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555564ebfa30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555564ebfb10_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564ebfbb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x555564ebfa30_0;
    %store/vec4 v0x555564e8dcf0_0, 0, 16;
    %load/vec4 v0x555564ebfb10_0;
    %store/vec4 v0x555564eaed40_0, 0, 16;
    %load/vec4 v0x555564ebfbb0_0;
    %store/vec4 v0x555564eaee70_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555564eaf0b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564eaef30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564eaeff0_0, 0, 1;
    %fork TD_adder_16bit_tb.check_result, S_0x555564e416a0;
    %join;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x555564ebfa30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555564ebfb10_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564ebfbb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x555564ebfa30_0;
    %store/vec4 v0x555564e8dcf0_0, 0, 16;
    %load/vec4 v0x555564ebfb10_0;
    %store/vec4 v0x555564eaed40_0, 0, 16;
    %load/vec4 v0x555564ebfbb0_0;
    %store/vec4 v0x555564eaee70_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x555564eaf0b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564eaef30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555564eaeff0_0, 0, 1;
    %fork TD_adder_16bit_tb.check_result, S_0x555564e416a0;
    %join;
    %vpi_call 2 66 "$display", "=== Testbench Finished ===" {0 0 0};
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x555564e414c0;
T_2 ;
    %vpi_call 2 113 "$monitor", "Time=%0t | a=0x%04X | b=0x%04X | cin=%b | sum=0x%04X | cout=%b | overflow=%b", $time, v0x555564ebfa30_0, v0x555564ebfb10_0, v0x555564ebfbb0_0, v0x555564ebfd90_0, v0x555564ebfc50_0, v0x555564ebfcf0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "file_workspace/testbenches/adder_16bit_tb.v";
    "file_workspace/designs/adder_16bit.v";
