verilog work "seven_segment.v"
