-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_tpg_0_0_MultiPixStream2AXIvideo is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ovrlayYUV_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    ovrlayYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_empty_n : IN STD_LOGIC;
    ovrlayYUV_read : OUT STD_LOGIC;
    m_axis_video_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    m_axis_video_TVALID : OUT STD_LOGIC;
    m_axis_video_TREADY : IN STD_LOGIC;
    m_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    height : IN STD_LOGIC_VECTOR (15 downto 0);
    width : IN STD_LOGIC_VECTOR (15 downto 0);
    colorFormat : IN STD_LOGIC_VECTOR (7 downto 0);
    fid_in : IN STD_LOGIC_VECTOR (0 downto 0);
    fid : OUT STD_LOGIC_VECTOR (0 downto 0);
    fid_ap_vld : OUT STD_LOGIC;
    field_id : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of design_1_v_tpg_0_0_MultiPixStream2AXIvideo is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv16_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000011";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fidStored : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal counter : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal trunc_ln882_fu_179_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_117_fu_183_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cmp103_fu_201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp19248_fu_207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal switch_le_fu_219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln993_fu_225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln993_1_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_275_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_2_reg_426 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start : STD_LOGIC;
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_done : STD_LOGIC;
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_idle : STD_LOGIC;
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_ready : STD_LOGIC;
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ovrlayYUV_read : STD_LOGIC;
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_icmp_ln975 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TVALID : STD_LOGIC;
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TREADY : STD_LOGIC;
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TKEEP : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TSTRB : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_sub : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_counter_loc_1_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_counter_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_phi_ln991_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_phi_ln991_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_counter : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_counter_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln934_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal counter_loc_0_fu_106 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_ln991_loc_fu_110 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_94 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal empty_fu_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln993_fu_320_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sof_fu_102 : STD_LOGIC_VECTOR (0 downto 0);
    signal fid_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal zext_ln883_fu_187_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_118_fu_213_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln993_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1008_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln993_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1006_fu_314_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sof : IN STD_LOGIC_VECTOR (0 downto 0);
        width_load_cast1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ovrlayYUV_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        ovrlayYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        ovrlayYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        ovrlayYUV_empty_n : IN STD_LOGIC;
        ovrlayYUV_read : OUT STD_LOGIC;
        icmp_ln975 : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        m_axis_video_TVALID : OUT STD_LOGIC;
        m_axis_video_TREADY : IN STD_LOGIC;
        m_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        sub : IN STD_LOGIC_VECTOR (10 downto 0);
        counter_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        counter_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        counter_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        phi_ln991_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        phi_ln991_out_ap_vld : OUT STD_LOGIC;
        counter : OUT STD_LOGIC_VECTOR (15 downto 0);
        counter_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151 : component design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start,
        ap_done => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_done,
        ap_idle => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_idle,
        ap_ready => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_ready,
        sof => sof_fu_102,
        width_load_cast1 => empty_117_fu_183_p1,
        ovrlayYUV_dout => ovrlayYUV_dout,
        ovrlayYUV_num_data_valid => ap_const_lv5_0,
        ovrlayYUV_fifo_cap => ap_const_lv5_0,
        ovrlayYUV_empty_n => ovrlayYUV_empty_n,
        ovrlayYUV_read => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ovrlayYUV_read,
        icmp_ln975 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_icmp_ln975,
        m_axis_video_TDATA => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TDATA,
        m_axis_video_TVALID => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TVALID,
        m_axis_video_TREADY => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TREADY,
        m_axis_video_TKEEP => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TKEEP,
        m_axis_video_TSTRB => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TSTRB,
        m_axis_video_TUSER => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TUSER,
        m_axis_video_TLAST => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TLAST,
        m_axis_video_TID => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TID,
        m_axis_video_TDEST => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TDEST,
        sub => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_sub,
        counter_loc_1_out_i => counter_loc_0_fu_106,
        counter_loc_1_out_o => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_counter_loc_1_out_o,
        counter_loc_1_out_o_ap_vld => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_counter_loc_1_out_o_ap_vld,
        phi_ln991_out => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_phi_ln991_out,
        phi_ln991_out_ap_vld => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_phi_ln991_out_ap_vld,
        counter => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_counter,
        counter_ap_vld => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_counter_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln934_fu_270_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    fid_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                fid_preg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln934_fu_270_p2 = ap_const_lv1_1))) then 
                    fid_preg <= empty_fu_98;
                end if; 
            end if;
        end if;
    end process;


    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg <= ap_const_logic_0;
            else
                if (((cmp19248_fu_207_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln934_fu_270_p2 = ap_const_lv1_0))) then 
                    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_ready = ap_const_logic_1)) then 
                    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    counter_loc_0_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                counter_loc_0_fu_106 <= counter;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_counter_loc_1_out_o_ap_vld = ap_const_logic_1))) then 
                counter_loc_0_fu_106 <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_counter_loc_1_out_o;
            end if; 
        end if;
    end process;

    empty_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                empty_fu_98 <= fidStored;
            elsif (((cmp19248_fu_207_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                empty_fu_98 <= select_ln993_fu_320_p3;
            end if; 
        end if;
    end process;

    i_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_94 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                i_fu_94 <= i_2_reg_426;
            end if; 
        end if;
    end process;

    sof_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sof_fu_102 <= ap_const_lv1_1;
            elsif (((cmp19248_fu_207_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sof_fu_102 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_counter_ap_vld = ap_const_logic_1))) then
                counter <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_counter;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln934_fu_270_p2 = ap_const_lv1_1))) then
                fidStored <= empty_fu_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_2_reg_426 <= i_2_fu_275_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_phi_ln991_out_ap_vld = ap_const_logic_1))) then
                phi_ln991_loc_fu_110 <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_phi_ln991_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, cmp19248_fu_207_p2, ap_CS_fsm_state2, grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_done, icmp_ln934_fu_270_p2, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln934_fu_270_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((cmp19248_fu_207_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln934_fu_270_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    and_ln993_fu_298_p2 <= (phi_ln991_loc_fu_110 and icmp_ln993_fu_225_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_done)
    begin
        if ((grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln934_fu_270_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln934_fu_270_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln934_fu_270_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln934_fu_270_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp103_fu_201_p2 <= "1" when (field_id = ap_const_lv16_3) else "0";
    cmp19248_fu_207_p2 <= "1" when (empty_117_fu_183_p1 = ap_const_lv10_0) else "0";
    empty_117_fu_183_p1 <= width(10 - 1 downto 0);
    empty_118_fu_213_p2 <= (field_id or ap_const_lv16_1);

    fid_assign_proc : process(ap_CS_fsm_state2, icmp_ln934_fu_270_p2, empty_fu_98, fid_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln934_fu_270_p2 = ap_const_lv1_1))) then 
            fid <= empty_fu_98;
        else 
            fid <= fid_preg;
        end if; 
    end process;


    fid_ap_vld_assign_proc : process(ap_CS_fsm_state2, icmp_ln934_fu_270_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln934_fu_270_p2 = ap_const_lv1_1))) then 
            fid_ap_vld <= ap_const_logic_1;
        else 
            fid_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ap_start_reg;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_icmp_ln975 <= "1" when (colorFormat = ap_const_lv8_0) else "0";
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TREADY <= (m_axis_video_TREADY and ap_CS_fsm_state3);
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_sub <= std_logic_vector(unsigned(zext_ln883_fu_187_p1) + unsigned(ap_const_lv11_7FF));
    i_2_fu_275_p2 <= std_logic_vector(unsigned(i_fu_94) + unsigned(ap_const_lv10_1));
    icmp_ln934_fu_270_p2 <= "1" when (i_fu_94 = trunc_ln882_fu_179_p1) else "0";
    icmp_ln993_1_fu_231_p2 <= "0" when (empty_118_fu_213_p2 = ap_const_lv16_1) else "1";
    icmp_ln993_fu_225_p2 <= "0" when (field_id = ap_const_lv16_0) else "1";
    m_axis_video_TDATA <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TDATA;
    m_axis_video_TDEST <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TDEST;
    m_axis_video_TID <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TID;
    m_axis_video_TKEEP <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TKEEP;
    m_axis_video_TLAST <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TLAST;
    m_axis_video_TSTRB <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TSTRB;
    m_axis_video_TUSER <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TUSER;
    m_axis_video_TVALID <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_m_axis_video_TVALID;
    or_ln993_fu_303_p2 <= (icmp_ln993_1_fu_231_p2 or and_ln993_fu_298_p2);

    ovrlayYUV_read_assign_proc : process(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ovrlayYUV_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ovrlayYUV_read <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151_ovrlayYUV_read;
        else 
            ovrlayYUV_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1006_fu_314_p3 <= 
        xor_ln1008_fu_308_p2 when (cmp103_fu_201_p2(0) = '1') else 
        fid_in;
    select_ln993_fu_320_p3 <= 
        or_ln993_fu_303_p2 when (switch_le_fu_219_p2(0) = '1') else 
        select_ln1006_fu_314_p3;
    switch_le_fu_219_p2 <= "1" when (unsigned(field_id) < unsigned(ap_const_lv16_3)) else "0";
    trunc_ln882_fu_179_p1 <= height(10 - 1 downto 0);
    xor_ln1008_fu_308_p2 <= (phi_ln991_loc_fu_110 xor ap_const_lv1_1);
    zext_ln883_fu_187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_117_fu_183_p1),11));
end behav;
