// Seed: 154589621
module module_0 ();
  wire id_1, id_2;
endmodule
module module_1 #(
    parameter id_11 = 32'd52,
    parameter id_12 = 32'd71
) (
    inout wand id_0,
    input wor id_1,
    output supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    output wor id_5,
    output supply0 id_6,
    output tri0 id_7,
    output uwire id_8
);
  always begin
    id_6 = id_0;
  end
  wor id_10;
  module_0(); defparam id_11.id_12 = (1);
  initial id_6 = id_10;
endmodule
module module_2 (
    input tri id_0,
    output supply0 id_1,
    input tri id_2,
    output tri id_3,
    output tri1 id_4,
    output wand id_5,
    output tri id_6
    , id_57,
    input wand id_7,
    input tri1 id_8,
    output supply0 id_9,
    output tri0 id_10,
    output wire id_11,
    input uwire id_12,
    input uwire id_13,
    output uwire id_14,
    output supply1 id_15,
    input tri1 id_16,
    output uwire id_17,
    output wor id_18,
    output wor id_19,
    output tri1 id_20,
    input supply0 id_21,
    output wor id_22,
    input wand id_23,
    output wor id_24,
    output supply0 id_25,
    input supply0 id_26,
    output supply1 id_27,
    output supply0 id_28,
    input wor id_29,
    input wor id_30,
    input uwire id_31,
    output wor id_32,
    input tri1 id_33,
    input wand id_34,
    input supply0 id_35,
    input wor id_36,
    input wire id_37,
    output wire id_38,
    input supply0 id_39,
    input tri0 id_40,
    input uwire id_41
    , id_58,
    output wor id_42,
    input wor id_43,
    input tri1 id_44,
    input tri1 id_45,
    input wand id_46,
    input uwire id_47,
    input supply0 id_48,
    output tri1 id_49,
    output tri1 id_50,
    input wand id_51,
    input uwire id_52,
    input supply1 id_53,
    input uwire id_54,
    output tri id_55
);
  wire id_59;
  wire id_60;
  module_0();
  wire id_61;
  assign id_57 = 1'b0;
  assign id_18 = id_7;
  assign id_24 = id_26;
  assign id_11 = id_26;
endmodule
