
---------- Begin Simulation Statistics ----------
final_tick                               805417501832500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44471                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828896                       # Number of bytes of host memory used
host_op_rate                                    90764                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   224.87                       # Real time elapsed on the host
host_tick_rate                               32166293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      20409937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007233                       # Number of seconds simulated
sim_ticks                                  7233162500                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     72.22%     72.22% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        94176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        190933                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1845382                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          214                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2603694                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       411049                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1845382                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1434333                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2603872                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              88                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13013772                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6028237                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          218                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2602501                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2365556                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts         8442                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       20409919                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14461208                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.411356                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.982462                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11551014     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       235140      1.63%     81.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        13397      0.09%     81.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       176492      1.22%     82.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        18284      0.13%     82.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        28786      0.20%     83.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        30778      0.21%     83.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        41761      0.29%     83.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2365556     16.36%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14461208                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            7                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          20409909                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4520333                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15752360     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4520333     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       137216      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     20409919                       # Class of committed instruction
system.switch_cpus.commit.refs                4657549                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              20409919                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.446630                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.446630                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10859264                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20421352                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           649993                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2798503                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            253                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        154498                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4521954                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1703                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              137490                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2603872                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            822950                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13638067                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            76                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10008877                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          189                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             506                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.179996                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       824017                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       411137                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.691875                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14462530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.412198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.911776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11276361     77.97%     77.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           394840      2.73%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1190      0.01%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           134392      0.93%     81.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           332267      2.30%     83.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            37593      0.26%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             4419      0.03%     84.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           171728      1.19%     85.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2109740     14.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14462530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3774                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          282                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2602768                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.411240                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4659510                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             137490                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            2209                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4522480                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       137774                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20418422                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4522020                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          431                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20415426                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             33                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        844176                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            253                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        844204                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          202                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2125                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          557                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          258                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           24                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24751926                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20414785                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.697705                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17269535                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.411196                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20414949                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36034355                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17674608                       # number of integer regfile writes
system.switch_cpus.ipc                       0.691262                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.691262                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          132      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      15756049     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4522147     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       137533      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20415861                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              407969                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019983                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          407917     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             25      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            27      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20823698                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     55702263                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     20414785                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20426858                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20418422                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20415861                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         8396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           46                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        13177                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14462530                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.411638                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.415540                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9850517     68.11%     68.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       757257      5.24%     73.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       387898      2.68%     76.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       436665      3.02%     79.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       576068      3.98%     83.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       755872      5.23%     88.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       808991      5.59%     93.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       478861      3.31%     97.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       410401      2.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14462530                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.411270                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              822977                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    31                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          148                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           32                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4522480                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       137774                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9865502                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14466304                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          849927                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      23697321                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          45437                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           748298                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9953274                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           333                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      58930069                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20420143                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23708697                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2854643                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            253                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      10009390                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            11223                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     36044260                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1093977                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             32514013                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40838169                       # The number of ROB writes
system.switch_cpus.timesIdled                      37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       101832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        93155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       204732                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          93155                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              96751                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           36                       # Transaction distribution
system.membus.trans_dist::CleanEvict            94140                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         96751                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       287690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       287690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 287690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6194752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6194752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6194752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96757                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96757    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96757                       # Request fanout histogram
system.membus.reqLayer2.occupancy           216419000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          513683000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7233162500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            102893                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           81                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          196494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               6                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            43                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       102851                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           86                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       307545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                307631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6585664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6588416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           94743                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           197643                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.471330                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.499179                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 104488     52.87%     52.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  93155     47.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             197643                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102408000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         154278000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             61500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         6142                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6142                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         6142                       # number of overall hits
system.l2.overall_hits::total                    6142                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        96711                       # number of demand (read+write) misses
system.l2.demand_misses::total                  96758                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           41                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        96711                       # number of overall misses
system.l2.overall_misses::total                 96758                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3173500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7358460500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7361634000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3173500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7358460500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7361634000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       102853                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102900                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       102853                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102900                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.940284                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.940311                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.940284                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.940311                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77402.439024                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76087.110050                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76082.949214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77402.439024                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76087.110050                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76082.949214                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  36                       # number of writebacks
system.l2.writebacks::total                        36                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        96711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             96752                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        96711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            96752                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2763500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6391360500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6394124000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2763500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6391360500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6394124000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.940284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.940253                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.940284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.940253                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67402.439024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66087.213450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66087.770795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67402.439024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66087.213450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66087.770795                       # average overall mshr miss latency
system.l2.replacements                          94743                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           45                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               45                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           45                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           45                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        92589                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         92589                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       307500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        307500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        51250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        51250                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       247500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       247500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        41250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        41250                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3173500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3173500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           41                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             43                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77402.439024                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73802.325581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2763500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2763500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67402.439024                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67402.439024                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         6142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        96705                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           96709                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7358153000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7358153000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       102847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        102851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.940280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.940283                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76088.651052                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76085.503934                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        96705                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        96705                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6391113000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6391113000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.940280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.940244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66088.754459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66088.754459                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2023.960384                       # Cycle average of tags in use
system.l2.tags.total_refs                       97563                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     94743                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.029765                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              805410268670500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.167454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.045095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.744936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.334396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2022.668503                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.987631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988262                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1452                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    915719                       # Number of tag accesses
system.l2.tags.data_accesses                   915719                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6189440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6192448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        96710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               96757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           36                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 36                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             35393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       362774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    855703159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             856119021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       362774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           380470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         318533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               318533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         318533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            35393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       362774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    855703159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            856437554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        41.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     96680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000598750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              195327                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       96751                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         36                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96751                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       36                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     30                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       5.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    607870750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  483605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2421389500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6284.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25034.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    81526                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 96751                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   36                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   76450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    407.380727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.811911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.302915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4728     31.12%     31.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4298     28.29%     59.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          674      4.44%     63.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          337      2.22%     66.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          327      2.15%     68.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          203      1.34%     69.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          205      1.35%     70.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          368      2.42%     73.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4052     26.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15192                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                6190144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6192064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       855.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    856.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7233023500                       # Total gap between requests
system.mem_ctrls.avgGap                      74731.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6187520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 362773.544766898267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 855437714.830822587013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           41                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        96710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           36                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1077250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2420312250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26274.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25026.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             49251720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             26170320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           363040440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     570385920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2976826140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        270587040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4256261580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        588.437157                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    674912000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    241280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6316960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             59240580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             31483320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           327547500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     570385920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2839419090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        386417760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4214494170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.662725                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    950162250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    241280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6041709750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 805410268670000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7233152000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       822899                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           822909                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       822899                       # number of overall hits
system.cpu.icache.overall_hits::total          822909                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             53                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total            53                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3840000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3840000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3840000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3840000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       822950                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       822962                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       822950                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       822962                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000062                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000062                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75294.117647                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72452.830189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75294.117647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72452.830189                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           41                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3235000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3235000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3235000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3235000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78902.439024                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78902.439024                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78902.439024                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78902.439024                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       822899                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          822909                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            53                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3840000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3840000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       822950                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       822962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000062                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75294.117647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72452.830189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3235000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3235000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78902.439024                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78902.439024                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000298                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      805410268670500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000018                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000281                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.083984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1645967                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1645967                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3900661                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3900662                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3900661                       # number of overall hits
system.cpu.dcache.overall_hits::total         3900662                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       758273                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         758277                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       758273                       # number of overall misses
system.cpu.dcache.overall_misses::total        758277                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  47130535500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47130535500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  47130535500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47130535500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4658934                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4658939                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4658934                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4658939                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.162757                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.162757                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.162757                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.162757                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62155.101791                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62154.773915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62155.101791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62154.773915                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          565                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.388889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           45                       # number of writebacks
system.cpu.dcache.writebacks::total                45                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       655420                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       655420                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       655420                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       655420                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       102853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       102853                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7577233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7577233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7577233000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7577233000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022077                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022076                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022077                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022076                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73670.510340                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73670.510340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73670.510340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73670.510340                       # average overall mshr miss latency
system.cpu.dcache.replacements                 101832                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3763453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3763454                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       758265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        758269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  47130141000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47130141000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4521718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4521723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.167694                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.167695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62155.237285                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62154.909406                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       655418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       655418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       102847                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       102847                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7576916500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7576916500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73671.730823                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73671.730823                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       137208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         137208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       394500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       394500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       137216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       137216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49312.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49312.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       316500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       316500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        52750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        52750                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 805417501832500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.009131                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3694676                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            101832                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.282072                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      805410268671000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.009131                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          839                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9420734                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9420734                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               805438411057000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59268                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829624                       # Number of bytes of host memory used
host_op_rate                                   120965                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   674.90                       # Real time elapsed on the host
host_tick_rate                               30981427                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      81639053                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020909                       # Number of seconds simulated
sim_ticks                                 20909224500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       275612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        551238                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5508689                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          500                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7810842                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1233169                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5508689                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      4275520                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7811239                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             144                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          272                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          39039646                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18083376                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          500                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7807342                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7024958                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        23301                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       61229116                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     41814724                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.464296                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.017894                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     33027347     78.98%     78.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       691779      1.65%     80.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49923      0.12%     80.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       597101      1.43%     82.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        64729      0.15%     82.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       114382      0.27%     82.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        95837      0.23%     82.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       148668      0.36%     83.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7024958     16.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     41814724                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           37                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          61229072                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              13560940                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           44      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     47256406     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     13560940     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       411726      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     61229116                       # Class of committed instruction
system.switch_cpus.commit.refs               13972666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              61229116                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.393948                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.393948                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      31103837                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       61260482                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1952946                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8343229                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            586                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        417716                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13565078                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4817                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              412414                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     9                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7811239                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2468447                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              39348745                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30024660                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles            1172                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.186789                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2468971                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1233313                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.717976                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     41818314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.465122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.946017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         32237513     77.09%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1128889      2.70%     79.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             3256      0.01%     79.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           429034      1.03%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1107089      2.65%     83.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           132004      0.32%     83.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            15083      0.04%     83.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           455999      1.09%     84.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6309447     15.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     41818314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          627                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7807969                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.464520                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13977827                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             412414                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           13288                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13566746                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       413127                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61252324                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13565413                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1129                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      61243953                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            150                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1040037                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            586                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1040207                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           72                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          510                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         5805                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1402                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           93                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          558                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           69                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74908750                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              61242301                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.692943                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51907491                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.464480                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               61242701                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        108100010                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        53022037                       # number of integer regfile writes
system.switch_cpus.ipc                       0.717387                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.717387                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          287      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      47266510     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13565773     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       412511      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            3      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       61245084                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               4                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           12                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           16                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1235168                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020168                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1234951     99.98%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            115      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           101      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            1      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       62479961                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    165543842                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     61242301                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     61275621                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           61252324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          61245084                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        23221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          206                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        36875                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     41818314                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.464552                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.442758                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     27929836     66.79%     66.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2308104      5.52%     72.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1203610      2.88%     75.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1297945      3.10%     78.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1813487      4.34%     82.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2106528      5.04%     87.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2449574      5.86%     93.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1521947      3.64%     97.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1187283      2.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     41818314                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.464547                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2468451                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     5                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          708                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          161                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13566746                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       413127                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        29595187                       # number of misc regfile reads
system.switch_cpus.numCycles                 41818449                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1061350                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      71090986                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         145894                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2246532                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       29867561                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           757                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     176780256                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61256932                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71121821                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8461257                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            586                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      30048589                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            30852                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups            8                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    108127690                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3525355                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             96042183                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           122508442                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       307681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       270925                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       615367                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         270925                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  20909224500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             275599                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          154                       # Transaction distribution
system.membus.trans_dist::CleanEvict           275458                       # Transaction distribution
system.membus.trans_dist::ReadExReq                27                       # Transaction distribution
system.membus.trans_dist::ReadExResp               27                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        275599                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       826864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       826864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 826864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17649920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     17649920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17649920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            275626                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  275626    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              275626                       # Request fanout histogram
system.membus.reqLayer2.occupancy           624245000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1462597250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  20909224500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20909224500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  20909224500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  20909224500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            307659                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          374                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          583082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               27                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              27                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             5                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       307654                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       923043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                923053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19705664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19705984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          275775                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           583461                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.464341                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.498727                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 312536     53.57%     53.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 270925     46.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             583461                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          307903500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         461521500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              7500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  20909224500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        32060                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32060                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        32060                       # number of overall hits
system.l2.overall_hits::total                   32060                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       275621                       # number of demand (read+write) misses
system.l2.demand_misses::total                 275626                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       275621                       # number of overall misses
system.l2.overall_misses::total                275626                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       481500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20946796500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20947278000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       481500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20946796500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20947278000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       307681                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               307686                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       307681                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              307686                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.895801                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.895803                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.895801                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.895803                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        96300                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75998.550546                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75998.918825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        96300                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75998.550546                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75998.918825                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 154                       # number of writebacks
system.l2.writebacks::total                       154                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       275621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            275626                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       275621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           275626                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       431500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18190586500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18191018000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       431500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18190586500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18191018000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.895801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.895803                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.895801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.895803                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        86300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65998.550546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65998.918825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        86300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65998.550546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65998.918825                       # average overall mshr miss latency
system.l2.replacements                         275775                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          220                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              220                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          220                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          220                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       270761                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        270761                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           27                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  27                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1144000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1144000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           27                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                27                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 42370.370370                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 42370.370370                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           27                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             27                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       874000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       874000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 32370.370370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 32370.370370                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       481500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       481500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        96300                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        96300                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       431500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       431500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        86300                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        86300                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        32060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             32060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       275594                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          275594                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  20945652500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20945652500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       307654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        307654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.895792                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.895792                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76001.845105                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76001.845105                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       275594                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       275594                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18189712500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18189712500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.895792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.895792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66001.845105                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66001.845105                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  20909224500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      359185                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    277823                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.292856                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.576369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.015476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2047.408155                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          430                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          517                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          957                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2737243                       # Number of tag accesses
system.l2.tags.data_accesses                  2737243                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20909224500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     17639744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17640064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         9856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            9856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       275621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              275626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          154                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                154                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        15304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    843634540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843649845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        15304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            15304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         471371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               471371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         471371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        15304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    843634540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            844121215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    275460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000650500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              556442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      275626                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        154                       # Number of write requests accepted
system.mem_ctrls.readBursts                    275626                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      154                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    161                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   148                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1712184500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1377325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6877153250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6215.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24965.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   233161                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                275626                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  154                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  218722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    416.716356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.180379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   414.217317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13646     32.26%     32.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10719     25.34%     57.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2069      4.89%     62.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          936      2.21%     64.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          865      2.04%     66.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          652      1.54%     68.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          869      2.05%     70.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1450      3.43%     73.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11097     26.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42303                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               17629760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17640064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       843.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20909221500                       # Total gap between requests
system.mem_ctrls.avgGap                      75818.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     17629440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 15304.250045237211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 843141743.492208361626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            5                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       275621                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          154                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       223500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6876929750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     44700.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24950.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            127299060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             67661055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1001899080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1650923040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8501394960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        870072960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12219250155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        584.395187                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2183649000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    698360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18027215500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            174751500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             92878830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           964921020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1650923040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8397067860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        957927360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12238469610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.314372                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2336785750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    698360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17874078750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 805410268670000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    28142376500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 805438411057000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3291341                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3291351                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3291341                       # number of overall hits
system.cpu.icache.overall_hits::total         3291351                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             58                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total            58                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4334500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4334500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4334500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4334500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3291397                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3291409                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3291397                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3291409                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77401.785714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74732.758621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77401.785714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74732.758621                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3724500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3724500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3724500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3724500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80967.391304                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80967.391304                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80967.391304                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80967.391304                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3291341                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3291351                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            58                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4334500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4334500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3291397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3291409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77401.785714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74732.758621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3724500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3724500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80967.391304                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80967.391304                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 805438411057000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.001497                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3291399                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                48                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          68570.812500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      805410268670500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000070                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.001427                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6582866                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6582866                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 805438411057000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805438411057000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805438411057000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 805438411057000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805438411057000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805438411057000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 805438411057000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15658567                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15658568                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15658567                       # number of overall hits
system.cpu.dcache.overall_hits::total        15658568                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2976554                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2976558                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2976554                       # number of overall misses
system.cpu.dcache.overall_misses::total       2976558                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 181113676499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 181113676499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 181113676499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 181113676499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18635121                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18635126                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18635121                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18635126                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.159728                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.159728                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.159728                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.159728                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60846.763237                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60846.681469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60846.763237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60846.681469                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3048                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               101                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.178218                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          265                       # number of writebacks
system.cpu.dcache.writebacks::total               265                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2566020                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2566020                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2566020                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2566020                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       410534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       410534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       410534                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       410534                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  29322198500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29322198500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  29322198500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29322198500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022030                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022030                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022030                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022030                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71424.531220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71424.531220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71424.531220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71424.531220                       # average overall mshr miss latency
system.cpu.dcache.replacements                 409513                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     15109667                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        15109668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2976512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2976516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 181111865000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 181111865000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18086179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18086184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.164574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.164574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60847.013215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60846.931446                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2566011                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2566011                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       410501                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       410501                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29320697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29320697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71426.615282                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71426.615282                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       548900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1811499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1811499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       548942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 43130.928571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43130.928571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           33                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1501500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1501500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        45500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        45500                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 805438411057000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.035714                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16069105                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            410537                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.141673                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      805410268671000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.035713                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000035                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000035                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          880                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37680789                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37680789                       # Number of data accesses

---------- End Simulation Statistics   ----------
