============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/XILINX_EXE/TD_5.6/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     13456
   Run Date =   Sat Nov 11 22:47:03 2023

   Run on =     DESKTOP-1HJPLU7
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-1007 : analyze verilog file ../../gpio_controler.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (39 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 72 instances
RUN-0007 : 4 luts, 37 seqs, 0 mslices, 0 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 79 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 34 nets have 2 pins
RUN-1001 : 39 nets have [3 - 5] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   1   |     1      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 2
PHY-3001 : Initial placement ...
PHY-3001 : design contains 70 instances, 4 luts, 37 seqs, 0 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-0007 : Cell area utilization is 0%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 265, tnet num: 77, tinst num: 70, tnode num: 377, tedge num: 327.
TMR-2508 : Levelizing timing graph completed, there are 5 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 77 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.117796s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 12972.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 6471.5, overlap = 0
PHY-3002 : Step(2): len = 5050.6, overlap = 0
PHY-3002 : Step(3): len = 4321.4, overlap = 0
PHY-3002 : Step(4): len = 4113.5, overlap = 0
PHY-3002 : Step(5): len = 3741.7, overlap = 0
PHY-3002 : Step(6): len = 3551.9, overlap = 0
PHY-3002 : Step(7): len = 3459, overlap = 0
PHY-3002 : Step(8): len = 3464.9, overlap = 0
PHY-3002 : Step(9): len = 3424.9, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000208199
PHY-3002 : Step(10): len = 3354, overlap = 0
PHY-3002 : Step(11): len = 3353.8, overlap = 0
PHY-3002 : Step(12): len = 3353.8, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000416399
PHY-3002 : Step(13): len = 3424.8, overlap = 0
PHY-3002 : Step(14): len = 3436, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002938s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 77 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003899s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (400.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.71427e-05
PHY-3002 : Step(15): len = 3345.8, overlap = 0
PHY-3002 : Step(16): len = 3307.1, overlap = 0
PHY-3002 : Step(17): len = 3306.7, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000114285
PHY-3002 : Step(18): len = 3321.2, overlap = 0
PHY-3002 : Step(19): len = 3316.8, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 77 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001968s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.63332e-05
PHY-3002 : Step(20): len = 3385.4, overlap = 1.5625
PHY-3002 : Step(21): len = 3385.4, overlap = 1.5625
PHY-3002 : Step(22): len = 3402.7, overlap = 1.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.26665e-05
PHY-3002 : Step(23): len = 3549.7, overlap = 1.5
PHY-3002 : Step(24): len = 3549.7, overlap = 1.5
PHY-3002 : Step(25): len = 3547.9, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000165099
PHY-3002 : Step(26): len = 3729, overlap = 1.5
PHY-3002 : Step(27): len = 3743, overlap = 1.5
PHY-3002 : Step(28): len = 3723.4, overlap = 1.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000330198
PHY-3002 : Step(29): len = 3815.9, overlap = 1.5
PHY-3002 : Step(30): len = 3866.1, overlap = 1.5
PHY-3002 : Step(31): len = 3882.5, overlap = 1.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000660395
PHY-3002 : Step(32): len = 4028.2, overlap = 1.5
PHY-3002 : Step(33): len = 4043.8, overlap = 1.5
PHY-3002 : Step(34): len = 4063.9, overlap = 1.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00132079
PHY-3002 : Step(35): len = 4098.2, overlap = 1.5
PHY-3002 : Step(36): len = 4098.2, overlap = 1.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00264158
PHY-3002 : Step(37): len = 4113.6, overlap = 1.5
PHY-3002 : Step(38): len = 4113.6, overlap = 1.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00528316
PHY-3002 : Step(39): len = 4122.7, overlap = 1.5
PHY-3002 : Step(40): len = 4122.7, overlap = 1.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0105663
PHY-3002 : Step(41): len = 4449.6, overlap = 1.5
PHY-3002 : Step(42): len = 4456.1, overlap = 1.5
PHY-3002 : Step(43): len = 4451.6, overlap = 1.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0211326
PHY-3002 : Step(44): len = 4454.4, overlap = 1.5
PHY-3002 : Step(45): len = 4444, overlap = 1.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0422653
PHY-3002 : Step(46): len = 4444, overlap = 1.5
PHY-3002 : Step(47): len = 4444, overlap = 1.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0683852
PHY-3002 : Step(48): len = 4447.5, overlap = 1.5
PHY-3002 : Step(49): len = 4447.5, overlap = 1.5
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 265, tnet num: 77, tinst num: 70, tnode num: 377, tedge num: 327.
TMR-2508 : Levelizing timing graph completed, there are 5 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 1.50 peak overflow 1.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/79.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5296, over cnt = 4(0%), over = 27, worst = 18
PHY-1001 : End global iterations;  0.005941s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 13.15, top5 = 4.78, top10 = 2.80, top15 = 1.87.
PHY-1001 : End incremental global routing;  0.020643s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 77 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.001412s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (1106.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.022759s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.3%)

OPT-1001 : Current memory(MB): used = 127, reserve = 97, peak = 127.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 60/79.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5296, over cnt = 4(0%), over = 27, worst = 18
PHY-1002 : len = 5392, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 5408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003526s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 10.72, top5 = 4.95, top10 = 2.98, top15 = 2.00.
OPT-1001 : End congestion update;  0.011571s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 77 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.000820s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.012436s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Current memory(MB): used = 127, reserve = 97, peak = 127.
OPT-1001 : End physical optimization;  0.174936s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4 LUT to BLE ...
SYN-4008 : Packed 4 LUT and 3 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 34 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 38/139 primitive instances ...
PHY-3001 : End packing;  0.002880s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (542.6%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 55 instances
RUN-1001 : 12 mslices, 12 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 31 nets have 2 pins
RUN-1001 : 39 nets have [3 - 5] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 53 instances, 24 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 4426.2, Over = 4
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 232, tnet num: 74, tinst num: 53, tnode num: 317, tedge num: 281.
TMR-2508 : Levelizing timing graph completed, there are 5 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.128801s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000191088
PHY-3002 : Step(50): len = 3971.3, overlap = 3
PHY-3002 : Step(51): len = 3796.9, overlap = 3
PHY-3002 : Step(52): len = 3803, overlap = 3
PHY-3002 : Step(53): len = 3837.9, overlap = 3
PHY-3002 : Step(54): len = 3853.3, overlap = 3
PHY-3002 : Step(55): len = 3854.1, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000382177
PHY-3002 : Step(56): len = 3908.3, overlap = 3
PHY-3002 : Step(57): len = 3931.3, overlap = 3
PHY-3002 : Step(58): len = 3936.1, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000764354
PHY-3002 : Step(59): len = 3973, overlap = 3
PHY-3002 : Step(60): len = 4000.9, overlap = 3
PHY-3002 : Step(61): len = 4023.8, overlap = 3
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00152871
PHY-3002 : Step(62): len = 4044.1, overlap = 3
PHY-3002 : Step(63): len = 4057, overlap = 3
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00284704
PHY-3002 : Step(64): len = 4059.7, overlap = 3
PHY-3002 : Step(65): len = 4071.2, overlap = 3
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00569409
PHY-3002 : Step(66): len = 4076.4, overlap = 3
PHY-3002 : Step(67): len = 4088.8, overlap = 3
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0104524
PHY-3002 : Step(68): len = 4089, overlap = 3
PHY-3002 : Step(69): len = 4088.6, overlap = 3
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.016912
PHY-3002 : Step(70): len = 4088.6, overlap = 3
PHY-3002 : Step(71): len = 4088.6, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005791s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 4175.2
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000853s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00124224
PHY-3002 : Step(72): len = 4046.9, overlap = 1.25
PHY-3002 : Step(73): len = 3994.5, overlap = 1
PHY-3002 : Step(74): len = 3969.3, overlap = 0.75
PHY-3002 : Step(75): len = 3975.6, overlap = 0.75
PHY-3002 : Step(76): len = 3959.8, overlap = 1
PHY-3002 : Step(77): len = 3941.9, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002154s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3953.2, Over = 0
PHY-3001 : End spreading;  0.000654s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 3953.2, Over = 0
RUN-1003 : finish command "place" in  1.545079s wall, 1.921875s user + 1.156250s system = 3.078125s CPU (199.2%)

RUN-1004 : used memory is 125 MB, reserved memory is 95 MB, peak memory is 128 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 55 instances
RUN-1001 : 12 mslices, 12 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 31 nets have 2 pins
RUN-1001 : 39 nets have [3 - 5] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 232, tnet num: 74, tinst num: 53, tnode num: 317, tedge num: 281.
TMR-2508 : Levelizing timing graph completed, there are 5 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 12 mslices, 12 lslices, 25 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005766s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 8.83, top5 = 4.57, top10 = 2.73, top15 = 1.83.
PHY-1001 : End global routing;  0.015630s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 143, reserve = 113, peak = 145.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 233, reserve = 205, peak = 233.
PHY-1001 : End build detailed router design. 1.292387s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (99.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 2% nets.
PHY-1022 : len = 2288, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.088255s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.2%)

PHY-1001 : Current memory(MB): used = 244, reserve = 216, peak = 244.
PHY-1001 : End phase 1; 0.091001s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 9% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Patch 40 net; 0.125610s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.5%)

PHY-1022 : len = 9240, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 244, reserve = 216, peak = 244.
PHY-1001 : End initial routed; 0.211166s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/60(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.124627s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 244, reserve = 216, peak = 244.
PHY-1001 : End phase 2; 0.335840s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (102.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 9240, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.001608s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 9240, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.004359s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/60(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.120606s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : End commit to database; 0.013097s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.3%)

PHY-1001 : Current memory(MB): used = 251, reserve = 223, peak = 251.
PHY-1001 : End phase 3; 0.163151s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.8%)

PHY-1003 : Routed, final wirelength = 9240
PHY-1001 : Current memory(MB): used = 251, reserve = 223, peak = 251.
PHY-1001 : End export database. 0.002309s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  1.951210s wall, 1.921875s user + 0.031250s system = 1.953125s CPU (100.1%)

RUN-1003 : finish command "route" in  2.134866s wall, 2.109375s user + 0.031250s system = 2.140625s CPU (100.3%)

RUN-1004 : used memory is 226 MB, reserved memory is 199 MB, peak memory is 251 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        19
  #input                    6
  #output                  13
  #inout                    0

Utilization Statistics
#lut                        4   out of   5824    0.07%
#reg                       37   out of   5824    0.64%
#le                        38
  #lut only                 1   out of     38    2.63%
  #reg only                34   out of     38   89.47%
  #lut&reg                  3   out of     38    7.89%
#dsp                        0   out of     10    0.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       19   out of     55   34.55%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet           Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf     GCLK               pll                u_pll/pll_inst.clkc0    26
#2        I_clk_25m_dup_1    GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------+
|Instance    |Module  |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------+
|top         |SF1_SOC |38     |4       |0       |37      |0       |0       |
|  u_SF1_MCU |SF1_MCU |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm |38     |4       |0       |37      |0       |0       |
|  u_pll     |pll     |0      |0       |0       |0       |0       |0       |
+--------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1        20   
    #2         2        35   
    #3         3        2    
    #4       11-50      1    
  Average     1.95           

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 53
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 846
BIT-1002 : Init feedthrough completely, num: 1
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 240 valid insts, and 1571 bits set as '1'.
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_224703.log"
