{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 13:51:56 2024 " "Info: Processing started: Wed Oct 16 13:51:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab1 -c lab1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1 -c lab1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "d\[1\] out 9.379 ns Longest " "Info: Longest tpd from source pin \"d\[1\]\" to destination pin \"out\" is 9.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns d\[1\] 1 PIN PIN_9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_9; Fanout = 1; PIN Node = 'd\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "lab1.v" "" { Text "C:/Users/Administrator/Desktop/projects/plis/RS-p21/lab1.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.482 ns) + CELL(0.275 ns) 5.609 ns mux210:M2\|out~1 2 COMB LCCOMB_X1_Y11_N0 1 " "Info: 2: + IC(4.482 ns) + CELL(0.275 ns) = 5.609 ns; Loc. = LCCOMB_X1_Y11_N0; Fanout = 1; COMB Node = 'mux210:M2\|out~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.757 ns" { d[1] mux210:M2|out~1 } "NODE_NAME" } } { "lab1.v" "" { Text "C:/Users/Administrator/Desktop/projects/plis/RS-p21/lab1.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.419 ns) 6.277 ns mux210:M2\|out~2 3 COMB LCCOMB_X1_Y11_N10 1 " "Info: 3: + IC(0.249 ns) + CELL(0.419 ns) = 6.277 ns; Loc. = LCCOMB_X1_Y11_N10; Fanout = 1; COMB Node = 'mux210:M2\|out~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { mux210:M2|out~1 mux210:M2|out~2 } "NODE_NAME" } } { "lab1.v" "" { Text "C:/Users/Administrator/Desktop/projects/plis/RS-p21/lab1.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(2.642 ns) 9.379 ns out 4 PIN PIN_8 0 " "Info: 4: + IC(0.460 ns) + CELL(2.642 ns) = 9.379 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { mux210:M2|out~2 out } "NODE_NAME" } } { "lab1.v" "" { Text "C:/Users/Administrator/Desktop/projects/plis/RS-p21/lab1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.188 ns ( 44.65 % ) " "Info: Total cell delay = 4.188 ns ( 44.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.191 ns ( 55.35 % ) " "Info: Total interconnect delay = 5.191 ns ( 55.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.379 ns" { d[1] mux210:M2|out~1 mux210:M2|out~2 out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.379 ns" { d[1] {} d[1]~combout {} mux210:M2|out~1 {} mux210:M2|out~2 {} out {} } { 0.000ns 0.000ns 4.482ns 0.249ns 0.460ns } { 0.000ns 0.852ns 0.275ns 0.419ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 13:51:56 2024 " "Info: Processing ended: Wed Oct 16 13:51:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
