trace of the failure to read a pack.
Caused by clock not incrementing due to no read of port6
BTGL or EIM instruction used to read modify write.

D200  Input port 2
D600  input port 6
E201  read port 2 (got 01)
1674  Write port 6

D6FF  Outputs port 6
1619  Write port6 19
D200  Read Port2 -> 00
16F0  Write port6 F0
1600
E200
1600
1670
160A
1650
1600
E246          
E246
1601
E204
1681
E204
1681
E204
1681          
E204
1681
E204
1681
E204
1681
E204
1681          
E204
1681
E204
1681
1680
1670
160A
1650          
1600
1674
D6FF
1619
D200
16F0
1600
E200          
1600
1670
160A
D2FF
1200
160A
1670
D200          
1600
1602
E246
1670
1600
1600
E246
E246          
1601
E204
1681
E204
1681
E204
1681
E204          
1681
E204
1681
E204
1681
E204
1681
E204          
1681
E204
1681
1680
1670
160A
D2FF
1200          
160A
1670
D200
1600
1602
E246
1670
1600          
1600
1674
D6FF
1619
D200
16F0
1600
E200          
1600
1670
160A
D2FF
1200
160A
1670
D200          
1600
1602
E246
1670
1600
1600
E246
E246          

	  //         SCLK           =0
	  //         SMR            =1
	  //         SPGM           =2
	  //         SOE_B          =3
	  //         SS1_B          =4
	  //         SS2_B          =5
	  //         SS3_B          =6
	  //         PACON_B        =7


Sizing rampack
D200   P2 in
D600   P6 in
E201   Rd p2 -> 01
1674   Wr p6 74         SPGM SS1 SS2 SS3
D6FF   p6 outputs
1619   wr p6 19         SS1 SOE SCLK
D200   p2 inputs
1679   wr p6 79
1639   wr p6 39
E200   read p2 -> 00
1638   wr p6 38
1678   wr p6 78
167A   wr p6 7a
1670   wr p6 70
1630
E200          
1674
D6FF
1619
D200
1679
1659
E200
1658          
1678
167A
D2FF
1200
165A
167A
D200
1672          
1652
E200
1672
1670
1650
E200
1674
D6FF          
1619
D200
1679
1669
E200
1668
1678
167A          
D2FF
1200
166A
167A
D200
1672
1662
E201          
1672
1670
1660
E200
1670
1678
D2FF
12FF          
1668
E200
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          
16691668  16691668  16691668  16691668          
16691668  16691668  16691668  16691668          
16691668  16691668  16691668  16691668          
16691668  16691668  16691668  16691668          
16691668  16691668  16691668  16691668          

	  //         SCLK           =0
	  //         SMR            =1
	  //         SPGM           =2
	  //         SOE_B          =3
	  //         SS1_B          =4
	  //         SS2_B          =5
	  //         SS3_B          =6
	  //         PACON_B        =7

Sizing rampack

trace_port : 0x20011B80 <Hex>
  Address   0 - 3     4 - 7     8 - B     C - F               
D200   p2 inputs
D600   p6 inputs
E201   Read p2 =>01
1674   wr p6 74        SS1 SS2 SS3 SPGM
D6FF   p6 outputs
1619   WR p6 19        SS1 SOE SCLK   F20b OIM
D200   p2 inputs
1679   p6 => SS1 SS2 SS3 SOE SCLK       
1639   p6 => SS1 SS2     SOE SCLK
E200   Read p2=> 00
1638   WR p6 SS1 SS2     SOE
1678   WR p6 SS1 SS2 SS3 SOE
167A   WR p6 SS1 SS2 SS3 SOE SMR
1670   WR p6 SS1 SS2 SS3 
1630   WR p6 SS1 SS2 
E200   RD p2 => 00
1674   WR p6 SS1 SS2 SS3 PGM

D6FF   P6 outputs
1619    WR p6 19        SS1 SOE SCLK
D200   p2 inputs
1679   p6 => SS1 SS2 SS3 SOE SCLK 
1659   p6 => SS1     SS3 SOE SCLK 
E200   Read p2=> 00
1658      
1678
167A
D2FF
1200
165A
167A
D200
1672          
1652
E200
1672
1670
1650
E200
1674
D6FF          
1619
D200
1679
1669
E200
1668
1678
167A          
D2FF
1200
166A
167A
D200
1672
1662
E201  RD p2 => 01
1672
1670
1660
E2FD
E2FD
1661
E2FD
1660          
E2FD
1661
E2FD
1660
E2FD
1661
E2FD
1660          
E2FD
1661
E2FD
1660
E2FD
1661
E2FD
1660          
1660
1670
167A
D2FF
1200   WR p2 => 00
166A
167A
D200          
1672
1662
E201   RD p2 =. 01
1672
1670
1660
1670
1678          
D2FF
12FF   WR p2 => FF
1668  
E2FD   RD p2 => FD
1669   WR p6 => SS2 SS3 OE CLK
1668   WR p6 => SS2 SS3 OE
1669   WR p6 => SS2 SS3 OE CLK
1668   WR p6 => SS2 SS3 OE
1669   WR p6 => SS2 SS3 OE CLK
1668
1669
1668
1669
1668
1669
1668          
1669
1668
1669
1668
1669
1668
1669
1668          

