(pcb /home/majsterklepka/Dokumenty/dekada_rezystywna_2/dekada2.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type jumper)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 146515 -81455 195285 -136165)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 1000.1)
      (clearance 1000.1 (type default_smd))
      (clearance 250 (type smd_smd))
    )
  )
  (placement
    (component Socket_Strips:Socket_Strip_Straight_1x02_Pitch2.54mm
      (place J1 186690 -90170 front 0 (PN Conn_01x02_Female))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1 148590 -130810 front 0 (PN 1R))
      (place R2 148590 -125730 front 0 (PN 2R))
      (place R3 148590 -120650 front 0 (PN 3R))
      (place R4 148590 -115570 front 0 (PN 4R))
      (place R5 148590 -110490 front 0 (PN 5R))
      (place R6 148590 -105410 front 0 (PN 6R))
      (place R7 148590 -100330 front 0 (PN 7R))
      (place R8 148590 -95250 front 0 (PN 8R))
      (place R9 148590 -90170 front 0 (PN 9R))
    )
    (component Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R10 148590 -85090 front 0 (PN 10R))
    )
    (component Buttons_Switches_THT:SW_DIP_x10_W7.62mm_Slide
      (place SW1 179070 -107950 front 0 (PN SW_DIP_x10))
    )
  )
  (library
    (image Socket_Strips:Socket_Strip_Straight_1x02_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -3810))
      (outline (path signal 100  -1270 -3810  1270 -3810))
      (outline (path signal 100  1270 -3810  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  1330 -3870  1330 -1270))
      (outline (path signal 120  1330 -1270  -1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  600 980  600 1310))
      (outline (path signal 120  600 1310  7020 1310))
      (outline (path signal 120  7020 1310  7020 980))
      (outline (path signal 120  600 -980  600 -1310))
      (outline (path signal 120  600 -1310  7020 -1310))
      (outline (path signal 120  7020 -1310  7020 -980))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  8700 -1600))
      (outline (path signal 50  8700 -1600  8700 1600))
      (outline (path signal 50  8700 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 120  1950 860  1950 -860))
      (outline (path signal 120  1950 -860  5670 -860))
      (outline (path signal 120  5670 -860  5670 860))
      (outline (path signal 120  5670 860  1950 860))
      (outline (path signal 120  880 0  1950 0))
      (outline (path signal 120  6740 0  5670 0))
      (outline (path signal 50  -950 1150  -950 -1150))
      (outline (path signal 50  -950 -1150  8600 -1150))
      (outline (path signal 50  8600 -1150  8600 1150))
      (outline (path signal 50  8600 1150  -950 1150))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
    )
    (image Buttons_Switches_THT:SW_DIP_x10_W7.62mm_Slide
      (outline (path signal 120  -1400 2680  -1400 1410))
      (outline (path signal 120  -1400 2680  1140 2680))
      (outline (path signal 100  -80 2360  8700 2360))
      (outline (path signal 100  8700 2360  8700 -25220))
      (outline (path signal 100  8700 -25220  -1080 -25220))
      (outline (path signal 100  -1080 -25220  -1080 1360))
      (outline (path signal 100  -1080 1360  -80 2360))
      (outline (path signal 100  1780 635  1780 -635))
      (outline (path signal 100  1780 -635  5840 -635))
      (outline (path signal 100  5840 -635  5840 635))
      (outline (path signal 100  5840 635  1780 635))
      (outline (path signal 100  3810 635  3810 -635))
      (outline (path signal 100  1780 -1905  1780 -3175))
      (outline (path signal 100  1780 -3175  5840 -3175))
      (outline (path signal 100  5840 -3175  5840 -1905))
      (outline (path signal 100  5840 -1905  1780 -1905))
      (outline (path signal 100  3810 -1905  3810 -3175))
      (outline (path signal 100  1780 -4445  1780 -5715))
      (outline (path signal 100  1780 -5715  5840 -5715))
      (outline (path signal 100  5840 -5715  5840 -4445))
      (outline (path signal 100  5840 -4445  1780 -4445))
      (outline (path signal 100  3810 -4445  3810 -5715))
      (outline (path signal 100  1780 -6985  1780 -8255))
      (outline (path signal 100  1780 -8255  5840 -8255))
      (outline (path signal 100  5840 -8255  5840 -6985))
      (outline (path signal 100  5840 -6985  1780 -6985))
      (outline (path signal 100  3810 -6985  3810 -8255))
      (outline (path signal 100  1780 -9525  1780 -10795))
      (outline (path signal 100  1780 -10795  5840 -10795))
      (outline (path signal 100  5840 -10795  5840 -9525))
      (outline (path signal 100  5840 -9525  1780 -9525))
      (outline (path signal 100  3810 -9525  3810 -10795))
      (outline (path signal 100  1780 -12065  1780 -13335))
      (outline (path signal 100  1780 -13335  5840 -13335))
      (outline (path signal 100  5840 -13335  5840 -12065))
      (outline (path signal 100  5840 -12065  1780 -12065))
      (outline (path signal 100  3810 -12065  3810 -13335))
      (outline (path signal 100  1780 -14605  1780 -15875))
      (outline (path signal 100  1780 -15875  5840 -15875))
      (outline (path signal 100  5840 -15875  5840 -14605))
      (outline (path signal 100  5840 -14605  1780 -14605))
      (outline (path signal 100  3810 -14605  3810 -15875))
      (outline (path signal 100  1780 -17145  1780 -18415))
      (outline (path signal 100  1780 -18415  5840 -18415))
      (outline (path signal 100  5840 -18415  5840 -17145))
      (outline (path signal 100  5840 -17145  1780 -17145))
      (outline (path signal 100  3810 -17145  3810 -18415))
      (outline (path signal 100  1780 -19685  1780 -20955))
      (outline (path signal 100  1780 -20955  5840 -20955))
      (outline (path signal 100  5840 -20955  5840 -19685))
      (outline (path signal 100  5840 -19685  1780 -19685))
      (outline (path signal 100  3810 -19685  3810 -20955))
      (outline (path signal 100  1780 -22225  1780 -23495))
      (outline (path signal 100  1780 -23495  5840 -23495))
      (outline (path signal 100  5840 -23495  5840 -22225))
      (outline (path signal 100  5840 -22225  1780 -22225))
      (outline (path signal 100  3810 -22225  3810 -23495))
      (outline (path signal 120  -1200 2480  8820 2480))
      (outline (path signal 120  8820 2480  8820 -25340))
      (outline (path signal 120  8820 -25340  -1200 -25340))
      (outline (path signal 120  -1200 -25340  -1200 2480))
      (outline (path signal 120  1780 635  1780 -635))
      (outline (path signal 120  1780 -635  5840 -635))
      (outline (path signal 120  5840 -635  5840 635))
      (outline (path signal 120  5840 635  1780 635))
      (outline (path signal 120  3810 635  3810 -635))
      (outline (path signal 120  1780 -1905  1780 -3175))
      (outline (path signal 120  1780 -3175  5840 -3175))
      (outline (path signal 120  5840 -3175  5840 -1905))
      (outline (path signal 120  5840 -1905  1780 -1905))
      (outline (path signal 120  3810 -1905  3810 -3175))
      (outline (path signal 120  1780 -4445  1780 -5715))
      (outline (path signal 120  1780 -5715  5840 -5715))
      (outline (path signal 120  5840 -5715  5840 -4445))
      (outline (path signal 120  5840 -4445  1780 -4445))
      (outline (path signal 120  3810 -4445  3810 -5715))
      (outline (path signal 120  1780 -6985  1780 -8255))
      (outline (path signal 120  1780 -8255  5840 -8255))
      (outline (path signal 120  5840 -8255  5840 -6985))
      (outline (path signal 120  5840 -6985  1780 -6985))
      (outline (path signal 120  3810 -6985  3810 -8255))
      (outline (path signal 120  1780 -9525  1780 -10795))
      (outline (path signal 120  1780 -10795  5840 -10795))
      (outline (path signal 120  5840 -10795  5840 -9525))
      (outline (path signal 120  5840 -9525  1780 -9525))
      (outline (path signal 120  3810 -9525  3810 -10795))
      (outline (path signal 120  1780 -12065  1780 -13335))
      (outline (path signal 120  1780 -13335  5840 -13335))
      (outline (path signal 120  5840 -13335  5840 -12065))
      (outline (path signal 120  5840 -12065  1780 -12065))
      (outline (path signal 120  3810 -12065  3810 -13335))
      (outline (path signal 120  1780 -14605  1780 -15875))
      (outline (path signal 120  1780 -15875  5840 -15875))
      (outline (path signal 120  5840 -15875  5840 -14605))
      (outline (path signal 120  5840 -14605  1780 -14605))
      (outline (path signal 120  3810 -14605  3810 -15875))
      (outline (path signal 120  1780 -17145  1780 -18415))
      (outline (path signal 120  1780 -18415  5840 -18415))
      (outline (path signal 120  5840 -18415  5840 -17145))
      (outline (path signal 120  5840 -17145  1780 -17145))
      (outline (path signal 120  3810 -17145  3810 -18415))
      (outline (path signal 120  1780 -19685  1780 -20955))
      (outline (path signal 120  1780 -20955  5840 -20955))
      (outline (path signal 120  5840 -20955  5840 -19685))
      (outline (path signal 120  5840 -19685  1780 -19685))
      (outline (path signal 120  3810 -19685  3810 -20955))
      (outline (path signal 120  1780 -22225  1780 -23495))
      (outline (path signal 120  1780 -23495  5840 -23495))
      (outline (path signal 120  5840 -23495  5840 -22225))
      (outline (path signal 120  5840 -22225  1780 -22225))
      (outline (path signal 120  3810 -22225  3810 -23495))
      (outline (path signal 50  -1400 2700  -1400 -25500))
      (outline (path signal 50  -1400 -25500  9000 -25500))
      (outline (path signal 50  9000 -25500  9000 2700))
      (outline (path signal 50  9000 2700  -1400 2700))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(J1-Pad1)"
      (pins J1-1 R1-1 R2-1 R3-1 R4-1 R5-1 R6-1 R7-1 R8-1 R9-1 R10-1)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2 SW1-11 SW1-12 SW1-13 SW1-14 SW1-15 SW1-16 SW1-17 SW1-18 SW1-19 SW1-20)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 SW1-10)
    )
    (net "Net-(R2-Pad2)"
      (pins R2-2 SW1-9)
    )
    (net "Net-(R3-Pad2)"
      (pins R3-2 SW1-8)
    )
    (net "Net-(R4-Pad2)"
      (pins R4-2 SW1-7)
    )
    (net "Net-(R5-Pad2)"
      (pins R5-2 SW1-6)
    )
    (net "Net-(R6-Pad2)"
      (pins R6-2 SW1-5)
    )
    (net "Net-(R7-Pad2)"
      (pins R7-2 SW1-4)
    )
    (net "Net-(R8-Pad2)"
      (pins R8-2 SW1-3)
    )
    (net "Net-(R9-Pad2)"
      (pins R9-2 SW1-2)
    )
    (net "Net-(R10-Pad2)"
      (pins R10-2 SW1-1)
    )
    (class kicad_default
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 1000.1)
      )
    )
    (class Power "" "Net-(J1-Pad1)" "Net-(J1-Pad2)" "Net-(R1-Pad2)" "Net-(R10-Pad2)"
      "Net-(R2-Pad2)" "Net-(R3-Pad2)" "Net-(R4-Pad2)" "Net-(R5-Pad2)" "Net-(R6-Pad2)"
      "Net-(R7-Pad2)" "Net-(R8-Pad2)" "Net-(R9-Pad2)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 1000)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
