<HTML><HEAD><TITLE>Xilinx System Settings Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<center><big><big><b>System Settings</b></big></big></center><br>
<A NAME="Environment Settings"></A>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='5'><B> Environment Settings </B></TD>
</tr>
<tr bgcolor='#ffff99'>
<td><b>Environment Variable</b></td>
<td><b>xst</b></td>
<td><b>ngdbuild</b></td>
<td><b>map</b></td>
<td><b>par</b></td>
</tr>
<tr>
<td>PATHEXT</td>
<td><font color=gray>&lt;&nbsp;data not available&nbsp;&gt;</font></td>
<td>.COM;<br>.EXE;<br>.BAT;<br>.CMD;<br>.VBS;<br>.VBE;<br>.JS;<br>.JSE;<br>.WSF;<br>.WSH;<br>.MSC;<br>.RB;<br>.RBW;<br>.PY</td>
<td>.COM;<br>.EXE;<br>.BAT;<br>.CMD;<br>.VBS;<br>.VBE;<br>.JS;<br>.JSE;<br>.WSF;<br>.WSH;<br>.MSC;<br>.RB;<br>.RBW;<br>.PY</td>
<td>.COM;<br>.EXE;<br>.BAT;<br>.CMD;<br>.VBS;<br>.VBE;<br>.JS;<br>.JSE;<br>.WSF;<br>.WSH;<br>.MSC;<br>.RB;<br>.RBW;<br>.PY</td>
</tr>
<tr>
<td>Path</td>
<td><font color=gray>&lt;&nbsp;data not available&nbsp;&gt;</font></td>
<td>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\\lib\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\\bin\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\lib\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\..\..\..\DocNav;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\PlanAhead\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\bin\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\lib\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnu\microblaze\nt\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnu\powerpc-eabi\nt\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnuwin\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnu\arm\nt\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnu\microblaze\linux_toolchain\nt64_be\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnu\microblaze\linux_toolchain\nt64_le\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\common\bin\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\common\lib\nt64;<br>C:\ProgramData\Oracle\Java\javapath;<br>C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v6.5\bin;<br>C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v6.5\libnvvp;<br>C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common;<br>C:\Program Files\Java\jdk1.7.0_40\bin;<br>C:\Program Files (x86)\PHP\;<br>C:\RailsInstaller\Git\cmd;<br>C:\RailsInstaller\Ruby1.9.3\bin;<br>C:\Ruby200\bin;<br>C:\Program Files\Common Files\Microsoft Shared\Windows Live;<br>C:\Program Files (x86)\Common Files\Microsoft Shared\Windows Live;<br>C:\Windows\system32;<br>C:\Windows;<br>C:\Windows\System32\Wbem;<br>C:\Windows\System32\WindowsPowerShell\v1.0\;<br>C:\Program Files (x86)\Windows Live\Shared;<br>C:\Program Files (x86)\EgisTec MyWinLocker\x64;<br>C:\Program Files (x86)\EgisTec MyWinLocker\;<br>c:\altera\91\quartus\bin;<br>c:\iverilog\bin;<br>C:\Program Files\TortoiseHg\;<br>C:\Program Files (x86)\Ghdl\Bin;<br>C:\cygwin64\bin;<br>C:\Anaconda;<br>C:\Anaconda\Scripts;<br>C:\Program Files\Microsoft SQL Server\110\Tools\Binn\;<br>C:\Program Files (x86)\Microsoft SDKs\TypeScript\1.0\;<br>C:\Program Files (x86)\CMake\bin;<br>C:\NVPACK\android-ndk-r10c;<br>C:\Program Files (x86)\Windows Kits\8.1\Windows Performance Toolkit\;<br>C:\opencv\build\x86\vc12\bin;<br>C:\altera\13.1\quartus\bin;<br>D:\Program\Android\sdk\platform-tools;<br>C:\modeltech_10.1a\win32;<br>C:\Modeltech_pe_edu_10.2c\win32pe_edu;<br>C:\Program Files (x86)\IDM Computer Solutions\UltraFinder\;<br>C:\AppServ\Apache2.2\bin;<br>C:\AppServ\php6;<br>C:\AppServ\MySQL\bin;<br>C:\Program Files (x86)\Racket\</td>
<td>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\\lib\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\\bin\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\lib\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\..\..\..\DocNav;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\PlanAhead\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\bin\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\lib\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnu\microblaze\nt\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnu\powerpc-eabi\nt\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnuwin\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnu\arm\nt\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnu\microblaze\linux_toolchain\nt64_be\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnu\microblaze\linux_toolchain\nt64_le\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\common\bin\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\common\lib\nt64;<br>C:\ProgramData\Oracle\Java\javapath;<br>C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v6.5\bin;<br>C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v6.5\libnvvp;<br>C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common;<br>C:\Program Files\Java\jdk1.7.0_40\bin;<br>C:\Program Files (x86)\PHP\;<br>C:\RailsInstaller\Git\cmd;<br>C:\RailsInstaller\Ruby1.9.3\bin;<br>C:\Ruby200\bin;<br>C:\Program Files\Common Files\Microsoft Shared\Windows Live;<br>C:\Program Files (x86)\Common Files\Microsoft Shared\Windows Live;<br>C:\Windows\system32;<br>C:\Windows;<br>C:\Windows\System32\Wbem;<br>C:\Windows\System32\WindowsPowerShell\v1.0\;<br>C:\Program Files (x86)\Windows Live\Shared;<br>C:\Program Files (x86)\EgisTec MyWinLocker\x64;<br>C:\Program Files (x86)\EgisTec MyWinLocker\;<br>c:\altera\91\quartus\bin;<br>c:\iverilog\bin;<br>C:\Program Files\TortoiseHg\;<br>C:\Program Files (x86)\Ghdl\Bin;<br>C:\cygwin64\bin;<br>C:\Anaconda;<br>C:\Anaconda\Scripts;<br>C:\Program Files\Microsoft SQL Server\110\Tools\Binn\;<br>C:\Program Files (x86)\Microsoft SDKs\TypeScript\1.0\;<br>C:\Program Files (x86)\CMake\bin;<br>C:\NVPACK\android-ndk-r10c;<br>C:\Program Files (x86)\Windows Kits\8.1\Windows Performance Toolkit\;<br>C:\opencv\build\x86\vc12\bin;<br>C:\altera\13.1\quartus\bin;<br>D:\Program\Android\sdk\platform-tools;<br>C:\modeltech_10.1a\win32;<br>C:\Modeltech_pe_edu_10.2c\win32pe_edu;<br>C:\Program Files (x86)\IDM Computer Solutions\UltraFinder\;<br>C:\AppServ\Apache2.2\bin;<br>C:\AppServ\php6;<br>C:\AppServ\MySQL\bin;<br>C:\Program Files (x86)\Racket\</td>
<td>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\\lib\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\\bin\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\lib\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\..\..\..\DocNav;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\PlanAhead\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\bin\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\lib\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnu\microblaze\nt\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnu\powerpc-eabi\nt\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnuwin\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnu\arm\nt\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnu\microblaze\linux_toolchain\nt64_be\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK\gnu\microblaze\linux_toolchain\nt64_le\bin;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\common\bin\nt64;<br>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\common\lib\nt64;<br>C:\ProgramData\Oracle\Java\javapath;<br>C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v6.5\bin;<br>C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v6.5\libnvvp;<br>C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common;<br>C:\Program Files\Java\jdk1.7.0_40\bin;<br>C:\Program Files (x86)\PHP\;<br>C:\RailsInstaller\Git\cmd;<br>C:\RailsInstaller\Ruby1.9.3\bin;<br>C:\Ruby200\bin;<br>C:\Program Files\Common Files\Microsoft Shared\Windows Live;<br>C:\Program Files (x86)\Common Files\Microsoft Shared\Windows Live;<br>C:\Windows\system32;<br>C:\Windows;<br>C:\Windows\System32\Wbem;<br>C:\Windows\System32\WindowsPowerShell\v1.0\;<br>C:\Program Files (x86)\Windows Live\Shared;<br>C:\Program Files (x86)\EgisTec MyWinLocker\x64;<br>C:\Program Files (x86)\EgisTec MyWinLocker\;<br>c:\altera\91\quartus\bin;<br>c:\iverilog\bin;<br>C:\Program Files\TortoiseHg\;<br>C:\Program Files (x86)\Ghdl\Bin;<br>C:\cygwin64\bin;<br>C:\Anaconda;<br>C:\Anaconda\Scripts;<br>C:\Program Files\Microsoft SQL Server\110\Tools\Binn\;<br>C:\Program Files (x86)\Microsoft SDKs\TypeScript\1.0\;<br>C:\Program Files (x86)\CMake\bin;<br>C:\NVPACK\android-ndk-r10c;<br>C:\Program Files (x86)\Windows Kits\8.1\Windows Performance Toolkit\;<br>C:\opencv\build\x86\vc12\bin;<br>C:\altera\13.1\quartus\bin;<br>D:\Program\Android\sdk\platform-tools;<br>C:\modeltech_10.1a\win32;<br>C:\Modeltech_pe_edu_10.2c\win32pe_edu;<br>C:\Program Files (x86)\IDM Computer Solutions\UltraFinder\;<br>C:\AppServ\Apache2.2\bin;<br>C:\AppServ\php6;<br>C:\AppServ\MySQL\bin;<br>C:\Program Files (x86)\Racket\</td>
</tr>
<tr>
<td>XILINX</td>
<td><font color=gray>&lt;&nbsp;data not available&nbsp;&gt;</font></td>
<td>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\</td>
<td>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\</td>
<td>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\</td>
</tr>
<tr>
<td>XILINX_DSP</td>
<td><font color=gray>&lt;&nbsp;data not available&nbsp;&gt;</font></td>
<td>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE</td>
<td>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE</td>
<td>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE</td>
</tr>
<tr>
<td>XILINX_EDK</td>
<td><font color=gray>&lt;&nbsp;data not available&nbsp;&gt;</font></td>
<td>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK</td>
<td>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK</td>
<td>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\EDK</td>
</tr>
<tr>
<td>XILINX_PLANAHEAD</td>
<td><font color=gray>&lt;&nbsp;data not available&nbsp;&gt;</font></td>
<td>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\PlanAhead</td>
<td>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\PlanAhead</td>
<td>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\PlanAhead</td>
</tr>
</TABLE>
<A NAME="Translation Property Settings"></A>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>Translation Property Settings </B></TD>
</tr>
<tr bgcolor='#ffff99'>
<td><b>Switch Name</b></td>
<td><b>Property Name</b></td>
<td><b>Value</b></td>
<td><b>Default Value</b></td>
</tr>
<tr>
<td>-bm</td>
<td>&nbsp;</td>
<td>sobelEdge.bmm</td>
<td>None</td>
</tr>
<tr>
<td>-intstyle</td>
<td>&nbsp;</td>
<td>ise</td>
<td>None</td>
</tr>
<tr>
<td>-dd</td>
<td>&nbsp;</td>
<td>_ngo</td>
<td>None</td>
</tr>
<tr>
<td>-p</td>
<td>&nbsp;</td>
<td>xc6slx45-csg324-3</td>
<td>None</td>
</tr>
<tr>
<td>-sd</td>
<td>Macro Search Path</td>
<td>ipcore_dir</td>
<td>None</td>
</tr>
<tr>
<td>-uc</td>
<td>&nbsp;</td>
<td>atlys.ucf</td>
<td>None</td>
</tr>
</TABLE>
<A NAME="Map Property Settings"></A>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>Map Property Settings </B></TD>
</tr>
<tr bgcolor='#ffff99'>
<td><b>Switch Name</b></td>
<td><b>Property Name</b></td>
<td><b>Value</b></td>
<td><b>Default Value</b></td>
</tr>
<tr>
<td>-detail</td>
<td>Generate Detailed MAP Report</td>
<td>TRUE</td>
<td>TRUE</td>
</tr>
<tr>
<td>-ol</td>
<td>Place & Route Effort Level (Overall)</td>
<td>std</td>
<td>high</td>
</tr>
<tr>
<td>-xt</td>
<td>Extra Cost Tables</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>-global_opt</td>
<td>Global Optimization map</td>
<td>TRUE</td>
<td>FALSE</td>
</tr>
<tr>
<td>-ir</td>
<td>Use RLOC Constraints</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>-mt</td>
<td>Enable Multi-Threading</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>-t</td>
<td>Starting Placer Cost Table (1-100) Map</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>-r</td>
<td>Register Ordering</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>-equivalent_register_removal</td>
<td>Equivalent Register Removal</td>
<td>TRUE</td>
<td>TRUE</td>
</tr>
<tr>
<td>-intstyle</td>
<td>&nbsp;</td>
<td>ise</td>
<td>None</td>
</tr>
<tr>
<td>-lc</td>
<td>LUT Combining</td>
<td>auto</td>
<td>off</td>
</tr>
<tr>
<td>-o</td>
<td>&nbsp;</td>
<td>VmodCAM_Ref_map.ncd</td>
<td>None</td>
</tr>
<tr>
<td>-w</td>
<td>&nbsp;</td>
<td>true</td>
<td>false</td>
</tr>
<tr>
<td>-pr</td>
<td>Pack I/O Registers/Latches into IOBs</td>
<td>i</td>
<td>off</td>
</tr>
<tr>
<td>-p</td>
<td>&nbsp;</td>
<td>xc6slx45-csg324-3</td>
<td>None</td>
</tr>
</TABLE>
<A NAME="Place and Route Property Settings"></A>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>Place and Route Property Settings </B></TD>
</tr>
<tr bgcolor='#ffff99'>
<td><b>Switch Name</b></td>
<td><b>Property Name</b></td>
<td><b>Value</b></td>
<td><b>Default Value</b></td>
</tr>
<tr>
<td>-intstyle</td>
<td>&nbsp;</td>
<td>ise</td>
<td>&nbsp;</td>
</tr>
<tr>
<td>-mt</td>
<td>Enable Multi-Threading</td>
<td>2</td>
<td>off</td>
</tr>
<tr>
<td>-ol</td>
<td>Place & Route Effort Level (Overall)</td>
<td>std</td>
<td>std</td>
</tr>
<tr>
<td>-w</td>
<td>&nbsp;</td>
<td>true</td>
<td>false</td>
</tr>
</TABLE>
<A NAME="Operating System Information"></A>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='5'><B> Operating System Information </B></TD>
</tr>
<tr bgcolor='#ffff99'>
<td><b>Operating System Information</b></td>
<td><b>xst</b></td>
<td><b>ngdbuild</b></td>
<td><b>map</b></td>
<td><b>par</b></td>
</tr>
<tr>
<td>CPU Architecture/Speed</td>
<td><font color=gray>&lt;&nbsp; data not available &nbsp;&gt;</font></td>
<td>Intel(R) Core(TM) i5-2410M CPU @ 2.30GHz/2294 MHz</td>
<td>Intel(R) Core(TM) i5-2410M CPU @ 2.30GHz/2294 MHz</td>
<td>Intel(R) Core(TM) i5-2410M CPU @ 2.30GHz/2294 MHz</td>
</tr>
<tr>
<td>Host</td>
<td><font color=gray>&lt;&nbsp; data not available &nbsp;&gt;</font></td>
<td>MDM-PC</td>
<td>MDM-PC</td>
<td>MDM-PC</td>
</tr>
<tr>
<td>OS Name</td>
<td><font color=gray>&lt;&nbsp; data not available &nbsp;&gt;</font></td>
<td>Microsoft Windows 7 , 64-bit</td>
<td>Microsoft Windows 7 , 64-bit</td>
<td>Microsoft Windows 7 , 64-bit</td>
</tr>
<tr>
<td>OS Release</td>
<td><font color=gray>&lt;&nbsp; data not available &nbsp;&gt;</font></td>
<td>Service Pack 1  (build 7601)</td>
<td>Service Pack 1  (build 7601)</td>
<td>Service Pack 1  (build 7601)</td>
</tr>
</TABLE>
</BODY> </HTML>