library ieee;
use ieee.std_logic_1164.all;
--USE ieee.std_logic_arith.all;
use ieee.numeric_std.all;
--use ieee.std_logic_unsigned.all;

library work;
use work.mult_4x4_pack.all;
	
entity vectorStore is
	port( 	
		clk	:in	std_logic;
		load	:in	std_logic;
		
		p0_u 	:in	t_3c_array;
		P1_u 	:in	t_3c_array;
		P2_u 	:in	t_3c_array;
		P3_u 	:in	t_3c_array;
		P4_u 	:in	t_3c_array;
		P5_u 	:in	t_3c_array;
		P6_u 	:in	t_3c_array;
		P7_u 	:in	t_3c_array;

		p0_v 	:in	t_3c_array;
		P1_v 	:in	t_3c_array;
		P2_v 	:in	t_3c_array;
		P3_v 	:in	t_3c_array;
		P4_v 	:in	t_3c_array;
		P5_v 	:in	t_3c_array;
		P6_v 	:in	t_3c_array;
		P7_v 	:in	t_3c_array;
		
		data	:out std_logic_vector(17 downto 0);
		
		loadData:out std_logic
		
	);
END vectorStore;

architecture behaviour of vectorStore is
signal loaded : std_logic:='0';
begin
	process(clk,load)
	begin
		if rising_edge(clk) then
			if load = '1' then
				rdy  <= '0';
				loaded <= '0';
				for i in 0 to 2 loop
					w0(i)<=p0(i);
					w1(i)<=p1(i);
					w2(i)<=p2(i);
					w3(i)<=p3(i);
					w4(i)<=p4(i);
					w5(i)<=p5(i);
					w6(i)<=p6(i);
					w7(i)<=p7(i);
				end loop;
				loaded <= '1';
			elsif load = '0' then
				if loaded = '1' then
					rdy <= '1';
				end if;
			end if;
		end if;
	end process;

end behaviour;