
ECSE444FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007084  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  08007214  08007214  00017214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073a4  080073a4  00020044  2**0
                  CONTENTS
  4 .ARM          00000008  080073a4  080073a4  000173a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073ac  080073ac  00020044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073ac  080073ac  000173ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073b0  080073b0  000173b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000044  20000000  080073b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001260  20000044  080073f8  00020044  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200012a4  080073f8  000212a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f457  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003c03  00000000  00000000  0003f4cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001b08  00000000  00000000  000430d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001930  00000000  00000000  00044bd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a7df  00000000  00000000  00046508  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015aa9  00000000  00000000  00070ce7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00102c94  00000000  00000000  00086790  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00189424  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071b4  00000000  00000000  001894a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000044 	.word	0x20000044
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080071fc 	.word	0x080071fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000048 	.word	0x20000048
 80001cc:	080071fc 	.word	0x080071fc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b972 	b.w	80004dc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	4688      	mov	r8, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14b      	bne.n	80002b6 <__udivmoddi4+0xa6>
 800021e:	428a      	cmp	r2, r1
 8000220:	4615      	mov	r5, r2
 8000222:	d967      	bls.n	80002f4 <__udivmoddi4+0xe4>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0720 	rsb	r7, r2, #32
 800022e:	fa01 f302 	lsl.w	r3, r1, r2
 8000232:	fa20 f707 	lsr.w	r7, r0, r7
 8000236:	4095      	lsls	r5, r2
 8000238:	ea47 0803 	orr.w	r8, r7, r3
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbb8 f7fe 	udiv	r7, r8, lr
 8000248:	fa1f fc85 	uxth.w	ip, r5
 800024c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000250:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000254:	fb07 f10c 	mul.w	r1, r7, ip
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18eb      	adds	r3, r5, r3
 800025e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000262:	f080 811b 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8118 	bls.w	800049c <__udivmoddi4+0x28c>
 800026c:	3f02      	subs	r7, #2
 800026e:	442b      	add	r3, r5
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0fe 	udiv	r0, r3, lr
 8000278:	fb0e 3310 	mls	r3, lr, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fc0c 	mul.w	ip, r0, ip
 8000284:	45a4      	cmp	ip, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	192c      	adds	r4, r5, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295
 800028e:	f080 8107 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000292:	45a4      	cmp	ip, r4
 8000294:	f240 8104 	bls.w	80004a0 <__udivmoddi4+0x290>
 8000298:	3802      	subs	r0, #2
 800029a:	442c      	add	r4, r5
 800029c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a0:	eba4 040c 	sub.w	r4, r4, ip
 80002a4:	2700      	movs	r7, #0
 80002a6:	b11e      	cbz	r6, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c6 4300 	strd	r4, r3, [r6]
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0xbe>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80eb 	beq.w	8000496 <__udivmoddi4+0x286>
 80002c0:	2700      	movs	r7, #0
 80002c2:	e9c6 0100 	strd	r0, r1, [r6]
 80002c6:	4638      	mov	r0, r7
 80002c8:	4639      	mov	r1, r7
 80002ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ce:	fab3 f783 	clz	r7, r3
 80002d2:	2f00      	cmp	r7, #0
 80002d4:	d147      	bne.n	8000366 <__udivmoddi4+0x156>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xd0>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fa 	bhi.w	80004d4 <__udivmoddi4+0x2c4>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb61 0303 	sbc.w	r3, r1, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	4698      	mov	r8, r3
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d0e0      	beq.n	80002b0 <__udivmoddi4+0xa0>
 80002ee:	e9c6 4800 	strd	r4, r8, [r6]
 80002f2:	e7dd      	b.n	80002b0 <__udivmoddi4+0xa0>
 80002f4:	b902      	cbnz	r2, 80002f8 <__udivmoddi4+0xe8>
 80002f6:	deff      	udf	#255	; 0xff
 80002f8:	fab2 f282 	clz	r2, r2
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f040 808f 	bne.w	8000420 <__udivmoddi4+0x210>
 8000302:	1b49      	subs	r1, r1, r5
 8000304:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000308:	fa1f f885 	uxth.w	r8, r5
 800030c:	2701      	movs	r7, #1
 800030e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fb0e 111c 	mls	r1, lr, ip, r1
 8000318:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800031c:	fb08 f10c 	mul.w	r1, r8, ip
 8000320:	4299      	cmp	r1, r3
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x124>
 8000324:	18eb      	adds	r3, r5, r3
 8000326:	f10c 30ff 	add.w	r0, ip, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4299      	cmp	r1, r3
 800032e:	f200 80cd 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 8000332:	4684      	mov	ip, r0
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb1 f0fe 	udiv	r0, r1, lr
 800033c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000344:	fb08 f800 	mul.w	r8, r8, r0
 8000348:	45a0      	cmp	r8, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x14c>
 800034c:	192c      	adds	r4, r5, r4
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x14a>
 8000354:	45a0      	cmp	r8, r4
 8000356:	f200 80b6 	bhi.w	80004c6 <__udivmoddi4+0x2b6>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 0408 	sub.w	r4, r4, r8
 8000360:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000364:	e79f      	b.n	80002a6 <__udivmoddi4+0x96>
 8000366:	f1c7 0c20 	rsb	ip, r7, #32
 800036a:	40bb      	lsls	r3, r7
 800036c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000370:	ea4e 0e03 	orr.w	lr, lr, r3
 8000374:	fa01 f407 	lsl.w	r4, r1, r7
 8000378:	fa20 f50c 	lsr.w	r5, r0, ip
 800037c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000380:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000384:	4325      	orrs	r5, r4
 8000386:	fbb3 f9f8 	udiv	r9, r3, r8
 800038a:	0c2c      	lsrs	r4, r5, #16
 800038c:	fb08 3319 	mls	r3, r8, r9, r3
 8000390:	fa1f fa8e 	uxth.w	sl, lr
 8000394:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000398:	fb09 f40a 	mul.w	r4, r9, sl
 800039c:	429c      	cmp	r4, r3
 800039e:	fa02 f207 	lsl.w	r2, r2, r7
 80003a2:	fa00 f107 	lsl.w	r1, r0, r7
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1e 0303 	adds.w	r3, lr, r3
 80003ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80003b0:	f080 8087 	bcs.w	80004c2 <__udivmoddi4+0x2b2>
 80003b4:	429c      	cmp	r4, r3
 80003b6:	f240 8084 	bls.w	80004c2 <__udivmoddi4+0x2b2>
 80003ba:	f1a9 0902 	sub.w	r9, r9, #2
 80003be:	4473      	add	r3, lr
 80003c0:	1b1b      	subs	r3, r3, r4
 80003c2:	b2ad      	uxth	r5, r5
 80003c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c8:	fb08 3310 	mls	r3, r8, r0, r3
 80003cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003d4:	45a2      	cmp	sl, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1e 0404 	adds.w	r4, lr, r4
 80003dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e0:	d26b      	bcs.n	80004ba <__udivmoddi4+0x2aa>
 80003e2:	45a2      	cmp	sl, r4
 80003e4:	d969      	bls.n	80004ba <__udivmoddi4+0x2aa>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4474      	add	r4, lr
 80003ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003ee:	fba0 8902 	umull	r8, r9, r0, r2
 80003f2:	eba4 040a 	sub.w	r4, r4, sl
 80003f6:	454c      	cmp	r4, r9
 80003f8:	46c2      	mov	sl, r8
 80003fa:	464b      	mov	r3, r9
 80003fc:	d354      	bcc.n	80004a8 <__udivmoddi4+0x298>
 80003fe:	d051      	beq.n	80004a4 <__udivmoddi4+0x294>
 8000400:	2e00      	cmp	r6, #0
 8000402:	d069      	beq.n	80004d8 <__udivmoddi4+0x2c8>
 8000404:	ebb1 050a 	subs.w	r5, r1, sl
 8000408:	eb64 0403 	sbc.w	r4, r4, r3
 800040c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000410:	40fd      	lsrs	r5, r7
 8000412:	40fc      	lsrs	r4, r7
 8000414:	ea4c 0505 	orr.w	r5, ip, r5
 8000418:	e9c6 5400 	strd	r5, r4, [r6]
 800041c:	2700      	movs	r7, #0
 800041e:	e747      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f703 	lsr.w	r7, r0, r3
 8000428:	4095      	lsls	r5, r2
 800042a:	fa01 f002 	lsl.w	r0, r1, r2
 800042e:	fa21 f303 	lsr.w	r3, r1, r3
 8000432:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000436:	4338      	orrs	r0, r7
 8000438:	0c01      	lsrs	r1, r0, #16
 800043a:	fbb3 f7fe 	udiv	r7, r3, lr
 800043e:	fa1f f885 	uxth.w	r8, r5
 8000442:	fb0e 3317 	mls	r3, lr, r7, r3
 8000446:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044a:	fb07 f308 	mul.w	r3, r7, r8
 800044e:	428b      	cmp	r3, r1
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x256>
 8000456:	1869      	adds	r1, r5, r1
 8000458:	f107 3cff 	add.w	ip, r7, #4294967295
 800045c:	d22f      	bcs.n	80004be <__udivmoddi4+0x2ae>
 800045e:	428b      	cmp	r3, r1
 8000460:	d92d      	bls.n	80004be <__udivmoddi4+0x2ae>
 8000462:	3f02      	subs	r7, #2
 8000464:	4429      	add	r1, r5
 8000466:	1acb      	subs	r3, r1, r3
 8000468:	b281      	uxth	r1, r0
 800046a:	fbb3 f0fe 	udiv	r0, r3, lr
 800046e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb00 f308 	mul.w	r3, r0, r8
 800047a:	428b      	cmp	r3, r1
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x27e>
 800047e:	1869      	adds	r1, r5, r1
 8000480:	f100 3cff 	add.w	ip, r0, #4294967295
 8000484:	d217      	bcs.n	80004b6 <__udivmoddi4+0x2a6>
 8000486:	428b      	cmp	r3, r1
 8000488:	d915      	bls.n	80004b6 <__udivmoddi4+0x2a6>
 800048a:	3802      	subs	r0, #2
 800048c:	4429      	add	r1, r5
 800048e:	1ac9      	subs	r1, r1, r3
 8000490:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000494:	e73b      	b.n	800030e <__udivmoddi4+0xfe>
 8000496:	4637      	mov	r7, r6
 8000498:	4630      	mov	r0, r6
 800049a:	e709      	b.n	80002b0 <__udivmoddi4+0xa0>
 800049c:	4607      	mov	r7, r0
 800049e:	e6e7      	b.n	8000270 <__udivmoddi4+0x60>
 80004a0:	4618      	mov	r0, r3
 80004a2:	e6fb      	b.n	800029c <__udivmoddi4+0x8c>
 80004a4:	4541      	cmp	r1, r8
 80004a6:	d2ab      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004ac:	eb69 020e 	sbc.w	r2, r9, lr
 80004b0:	3801      	subs	r0, #1
 80004b2:	4613      	mov	r3, r2
 80004b4:	e7a4      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b6:	4660      	mov	r0, ip
 80004b8:	e7e9      	b.n	800048e <__udivmoddi4+0x27e>
 80004ba:	4618      	mov	r0, r3
 80004bc:	e795      	b.n	80003ea <__udivmoddi4+0x1da>
 80004be:	4667      	mov	r7, ip
 80004c0:	e7d1      	b.n	8000466 <__udivmoddi4+0x256>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e77c      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c6:	3802      	subs	r0, #2
 80004c8:	442c      	add	r4, r5
 80004ca:	e747      	b.n	800035c <__udivmoddi4+0x14c>
 80004cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d0:	442b      	add	r3, r5
 80004d2:	e72f      	b.n	8000334 <__udivmoddi4+0x124>
 80004d4:	4638      	mov	r0, r7
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xda>
 80004d8:	4637      	mov	r7, r6
 80004da:	e6e9      	b.n	80002b0 <__udivmoddi4+0xa0>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004e6:	2300      	movs	r3, #0
 80004e8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004ea:	2003      	movs	r0, #3
 80004ec:	f000 f8ff 	bl	80006ee <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004f0:	2000      	movs	r0, #0
 80004f2:	f006 fd59 	bl	8006fa8 <HAL_InitTick>
 80004f6:	4603      	mov	r3, r0
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d002      	beq.n	8000502 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80004fc:	2301      	movs	r3, #1
 80004fe:	71fb      	strb	r3, [r7, #7]
 8000500:	e001      	b.n	8000506 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000502:	f006 fba5 	bl	8006c50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000506:	79fb      	ldrb	r3, [r7, #7]
}
 8000508:	4618      	mov	r0, r3
 800050a:	3708      	adds	r7, #8
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}

08000510 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000514:	4b06      	ldr	r3, [pc, #24]	; (8000530 <HAL_IncTick+0x20>)
 8000516:	781b      	ldrb	r3, [r3, #0]
 8000518:	461a      	mov	r2, r3
 800051a:	4b06      	ldr	r3, [pc, #24]	; (8000534 <HAL_IncTick+0x24>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	4413      	add	r3, r2
 8000520:	4a04      	ldr	r2, [pc, #16]	; (8000534 <HAL_IncTick+0x24>)
 8000522:	6013      	str	r3, [r2, #0]
}
 8000524:	bf00      	nop
 8000526:	46bd      	mov	sp, r7
 8000528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop
 8000530:	20000004 	.word	0x20000004
 8000534:	20000fc0 	.word	0x20000fc0

08000538 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
  return uwTick;
 800053c:	4b03      	ldr	r3, [pc, #12]	; (800054c <HAL_GetTick+0x14>)
 800053e:	681b      	ldr	r3, [r3, #0]
}
 8000540:	4618      	mov	r0, r3
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	20000fc0 	.word	0x20000fc0

08000550 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000558:	f7ff ffee 	bl	8000538 <HAL_GetTick>
 800055c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000568:	d005      	beq.n	8000576 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800056a:	4b09      	ldr	r3, [pc, #36]	; (8000590 <HAL_Delay+0x40>)
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	461a      	mov	r2, r3
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	4413      	add	r3, r2
 8000574:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000576:	bf00      	nop
 8000578:	f7ff ffde 	bl	8000538 <HAL_GetTick>
 800057c:	4602      	mov	r2, r0
 800057e:	68bb      	ldr	r3, [r7, #8]
 8000580:	1ad3      	subs	r3, r2, r3
 8000582:	68fa      	ldr	r2, [r7, #12]
 8000584:	429a      	cmp	r2, r3
 8000586:	d8f7      	bhi.n	8000578 <HAL_Delay+0x28>
  {
  }
}
 8000588:	bf00      	nop
 800058a:	3710      	adds	r7, #16
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	20000004 	.word	0x20000004

08000594 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000594:	b480      	push	{r7}
 8000596:	b085      	sub	sp, #20
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	f003 0307 	and.w	r3, r3, #7
 80005a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005a4:	4b0c      	ldr	r3, [pc, #48]	; (80005d8 <__NVIC_SetPriorityGrouping+0x44>)
 80005a6:	68db      	ldr	r3, [r3, #12]
 80005a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005aa:	68ba      	ldr	r2, [r7, #8]
 80005ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005b0:	4013      	ands	r3, r2
 80005b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005c6:	4a04      	ldr	r2, [pc, #16]	; (80005d8 <__NVIC_SetPriorityGrouping+0x44>)
 80005c8:	68bb      	ldr	r3, [r7, #8]
 80005ca:	60d3      	str	r3, [r2, #12]
}
 80005cc:	bf00      	nop
 80005ce:	3714      	adds	r7, #20
 80005d0:	46bd      	mov	sp, r7
 80005d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d6:	4770      	bx	lr
 80005d8:	e000ed00 	.word	0xe000ed00

080005dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005e0:	4b04      	ldr	r3, [pc, #16]	; (80005f4 <__NVIC_GetPriorityGrouping+0x18>)
 80005e2:	68db      	ldr	r3, [r3, #12]
 80005e4:	0a1b      	lsrs	r3, r3, #8
 80005e6:	f003 0307 	and.w	r3, r3, #7
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	46bd      	mov	sp, r7
 80005ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f2:	4770      	bx	lr
 80005f4:	e000ed00 	.word	0xe000ed00

080005f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b083      	sub	sp, #12
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	4603      	mov	r3, r0
 8000600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000606:	2b00      	cmp	r3, #0
 8000608:	db0b      	blt.n	8000622 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800060a:	79fb      	ldrb	r3, [r7, #7]
 800060c:	f003 021f 	and.w	r2, r3, #31
 8000610:	4907      	ldr	r1, [pc, #28]	; (8000630 <__NVIC_EnableIRQ+0x38>)
 8000612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000616:	095b      	lsrs	r3, r3, #5
 8000618:	2001      	movs	r0, #1
 800061a:	fa00 f202 	lsl.w	r2, r0, r2
 800061e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000622:	bf00      	nop
 8000624:	370c      	adds	r7, #12
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	e000e100 	.word	0xe000e100

08000634 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	6039      	str	r1, [r7, #0]
 800063e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000644:	2b00      	cmp	r3, #0
 8000646:	db0a      	blt.n	800065e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	b2da      	uxtb	r2, r3
 800064c:	490c      	ldr	r1, [pc, #48]	; (8000680 <__NVIC_SetPriority+0x4c>)
 800064e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000652:	0112      	lsls	r2, r2, #4
 8000654:	b2d2      	uxtb	r2, r2
 8000656:	440b      	add	r3, r1
 8000658:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800065c:	e00a      	b.n	8000674 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065e:	683b      	ldr	r3, [r7, #0]
 8000660:	b2da      	uxtb	r2, r3
 8000662:	4908      	ldr	r1, [pc, #32]	; (8000684 <__NVIC_SetPriority+0x50>)
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	f003 030f 	and.w	r3, r3, #15
 800066a:	3b04      	subs	r3, #4
 800066c:	0112      	lsls	r2, r2, #4
 800066e:	b2d2      	uxtb	r2, r2
 8000670:	440b      	add	r3, r1
 8000672:	761a      	strb	r2, [r3, #24]
}
 8000674:	bf00      	nop
 8000676:	370c      	adds	r7, #12
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	e000e100 	.word	0xe000e100
 8000684:	e000ed00 	.word	0xe000ed00

08000688 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000688:	b480      	push	{r7}
 800068a:	b089      	sub	sp, #36	; 0x24
 800068c:	af00      	add	r7, sp, #0
 800068e:	60f8      	str	r0, [r7, #12]
 8000690:	60b9      	str	r1, [r7, #8]
 8000692:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	f003 0307 	and.w	r3, r3, #7
 800069a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800069c:	69fb      	ldr	r3, [r7, #28]
 800069e:	f1c3 0307 	rsb	r3, r3, #7
 80006a2:	2b04      	cmp	r3, #4
 80006a4:	bf28      	it	cs
 80006a6:	2304      	movcs	r3, #4
 80006a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006aa:	69fb      	ldr	r3, [r7, #28]
 80006ac:	3304      	adds	r3, #4
 80006ae:	2b06      	cmp	r3, #6
 80006b0:	d902      	bls.n	80006b8 <NVIC_EncodePriority+0x30>
 80006b2:	69fb      	ldr	r3, [r7, #28]
 80006b4:	3b03      	subs	r3, #3
 80006b6:	e000      	b.n	80006ba <NVIC_EncodePriority+0x32>
 80006b8:	2300      	movs	r3, #0
 80006ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006bc:	f04f 32ff 	mov.w	r2, #4294967295
 80006c0:	69bb      	ldr	r3, [r7, #24]
 80006c2:	fa02 f303 	lsl.w	r3, r2, r3
 80006c6:	43da      	mvns	r2, r3
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	401a      	ands	r2, r3
 80006cc:	697b      	ldr	r3, [r7, #20]
 80006ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006d0:	f04f 31ff 	mov.w	r1, #4294967295
 80006d4:	697b      	ldr	r3, [r7, #20]
 80006d6:	fa01 f303 	lsl.w	r3, r1, r3
 80006da:	43d9      	mvns	r1, r3
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e0:	4313      	orrs	r3, r2
         );
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	3724      	adds	r7, #36	; 0x24
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr

080006ee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006ee:	b580      	push	{r7, lr}
 80006f0:	b082      	sub	sp, #8
 80006f2:	af00      	add	r7, sp, #0
 80006f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006f6:	6878      	ldr	r0, [r7, #4]
 80006f8:	f7ff ff4c 	bl	8000594 <__NVIC_SetPriorityGrouping>
}
 80006fc:	bf00      	nop
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}

08000704 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b086      	sub	sp, #24
 8000708:	af00      	add	r7, sp, #0
 800070a:	4603      	mov	r3, r0
 800070c:	60b9      	str	r1, [r7, #8]
 800070e:	607a      	str	r2, [r7, #4]
 8000710:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000712:	2300      	movs	r3, #0
 8000714:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000716:	f7ff ff61 	bl	80005dc <__NVIC_GetPriorityGrouping>
 800071a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800071c:	687a      	ldr	r2, [r7, #4]
 800071e:	68b9      	ldr	r1, [r7, #8]
 8000720:	6978      	ldr	r0, [r7, #20]
 8000722:	f7ff ffb1 	bl	8000688 <NVIC_EncodePriority>
 8000726:	4602      	mov	r2, r0
 8000728:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800072c:	4611      	mov	r1, r2
 800072e:	4618      	mov	r0, r3
 8000730:	f7ff ff80 	bl	8000634 <__NVIC_SetPriority>
}
 8000734:	bf00      	nop
 8000736:	3718      	adds	r7, #24
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800074a:	4618      	mov	r0, r3
 800074c:	f7ff ff54 	bl	80005f8 <__NVIC_EnableIRQ>
}
 8000750:	bf00      	nop
 8000752:	3708      	adds	r7, #8
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}

08000758 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	2b00      	cmp	r3, #0
 8000764:	d101      	bne.n	800076a <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8000766:	2301      	movs	r3, #1
 8000768:	e014      	b.n	8000794 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	791b      	ldrb	r3, [r3, #4]
 800076e:	b2db      	uxtb	r3, r3
 8000770:	2b00      	cmp	r3, #0
 8000772:	d105      	bne.n	8000780 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	2200      	movs	r2, #0
 8000778:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800077a:	6878      	ldr	r0, [r7, #4]
 800077c:	f006 fa8c 	bl	8006c98 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2202      	movs	r2, #2
 8000784:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	2200      	movs	r2, #0
 800078a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	2201      	movs	r2, #1
 8000790:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8000792:	2300      	movs	r3, #0
}
 8000794:	4618      	mov	r0, r3
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}

0800079c <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80007ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80007b2:	d120      	bne.n	80007f6 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80007be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80007c2:	d118      	bne.n	80007f6 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	2204      	movs	r2, #4
 80007c8:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	691b      	ldr	r3, [r3, #16]
 80007ce:	f043 0201 	orr.w	r2, r3, #1
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	681a      	ldr	r2, [r3, #0]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80007ee:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80007f0:	6878      	ldr	r0, [r7, #4]
 80007f2:	f000 f82d 	bl	8000850 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000800:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000804:	d120      	bne.n	8000848 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800080c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000810:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000814:	d118      	bne.n	8000848 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	2204      	movs	r2, #4
 800081a:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	691b      	ldr	r3, [r3, #16]
 8000820:	f043 0202 	orr.w	r2, r3, #2
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000830:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	681a      	ldr	r2, [r3, #0]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8000840:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8000842:	6878      	ldr	r0, [r7, #4]
 8000844:	f000 f928 	bl	8000a98 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8000848:	bf00      	nop
 800084a:	3708      	adds	r7, #8
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}

08000850 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8000850:	b480      	push	{r7}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8000858:	bf00      	nop
 800085a:	370c      	adds	r7, #12
 800085c:	46bd      	mov	sp, r7
 800085e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000862:	4770      	bx	lr

08000864 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b088      	sub	sp, #32
 8000868:	af00      	add	r7, sp, #0
 800086a:	60f8      	str	r0, [r7, #12]
 800086c:	60b9      	str	r1, [r7, #8]
 800086e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8000870:	2300      	movs	r3, #0
 8000872:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	795b      	ldrb	r3, [r3, #5]
 8000878:	2b01      	cmp	r3, #1
 800087a:	d101      	bne.n	8000880 <HAL_DAC_ConfigChannel+0x1c>
 800087c:	2302      	movs	r3, #2
 800087e:	e107      	b.n	8000a90 <HAL_DAC_ConfigChannel+0x22c>
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	2201      	movs	r2, #1
 8000884:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	2202      	movs	r2, #2
 800088a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	2b04      	cmp	r3, #4
 8000892:	d174      	bne.n	800097e <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8000894:	f7ff fe50 	bl	8000538 <HAL_GetTick>
 8000898:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d134      	bne.n	800090a <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80008a0:	e011      	b.n	80008c6 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80008a2:	f7ff fe49 	bl	8000538 <HAL_GetTick>
 80008a6:	4602      	mov	r2, r0
 80008a8:	69fb      	ldr	r3, [r7, #28]
 80008aa:	1ad3      	subs	r3, r2, r3
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d90a      	bls.n	80008c6 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	691b      	ldr	r3, [r3, #16]
 80008b4:	f043 0208 	orr.w	r2, r3, #8
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	2203      	movs	r2, #3
 80008c0:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80008c2:	2303      	movs	r3, #3
 80008c4:	e0e4      	b.n	8000a90 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d1e6      	bne.n	80008a2 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 80008d4:	2001      	movs	r0, #1
 80008d6:	f7ff fe3b 	bl	8000550 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	68ba      	ldr	r2, [r7, #8]
 80008e0:	6992      	ldr	r2, [r2, #24]
 80008e2:	641a      	str	r2, [r3, #64]	; 0x40
 80008e4:	e01e      	b.n	8000924 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80008e6:	f7ff fe27 	bl	8000538 <HAL_GetTick>
 80008ea:	4602      	mov	r2, r0
 80008ec:	69fb      	ldr	r3, [r7, #28]
 80008ee:	1ad3      	subs	r3, r2, r3
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d90a      	bls.n	800090a <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	691b      	ldr	r3, [r3, #16]
 80008f8:	f043 0208 	orr.w	r2, r3, #8
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	2203      	movs	r2, #3
 8000904:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8000906:	2303      	movs	r3, #3
 8000908:	e0c2      	b.n	8000a90 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000910:	2b00      	cmp	r3, #0
 8000912:	dbe8      	blt.n	80008e6 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8000914:	2001      	movs	r0, #1
 8000916:	f7ff fe1b 	bl	8000550 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	68ba      	ldr	r2, [r7, #8]
 8000920:	6992      	ldr	r2, [r2, #24]
 8000922:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	f003 0310 	and.w	r3, r3, #16
 8000930:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8000934:	fa01 f303 	lsl.w	r3, r1, r3
 8000938:	43db      	mvns	r3, r3
 800093a:	ea02 0103 	and.w	r1, r2, r3
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	69da      	ldr	r2, [r3, #28]
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	f003 0310 	and.w	r3, r3, #16
 8000948:	409a      	lsls	r2, r3
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	430a      	orrs	r2, r1
 8000950:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	f003 0310 	and.w	r3, r3, #16
 800095e:	21ff      	movs	r1, #255	; 0xff
 8000960:	fa01 f303 	lsl.w	r3, r1, r3
 8000964:	43db      	mvns	r3, r3
 8000966:	ea02 0103 	and.w	r1, r2, r3
 800096a:	68bb      	ldr	r3, [r7, #8]
 800096c:	6a1a      	ldr	r2, [r3, #32]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	f003 0310 	and.w	r3, r3, #16
 8000974:	409a      	lsls	r2, r3
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	430a      	orrs	r2, r1
 800097c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	691b      	ldr	r3, [r3, #16]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d11d      	bne.n	80009c2 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800098c:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	f003 0310 	and.w	r3, r3, #16
 8000994:	221f      	movs	r2, #31
 8000996:	fa02 f303 	lsl.w	r3, r2, r3
 800099a:	43db      	mvns	r3, r3
 800099c:	69ba      	ldr	r2, [r7, #24]
 800099e:	4013      	ands	r3, r2
 80009a0:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80009a2:	68bb      	ldr	r3, [r7, #8]
 80009a4:	695b      	ldr	r3, [r3, #20]
 80009a6:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	f003 0310 	and.w	r3, r3, #16
 80009ae:	697a      	ldr	r2, [r7, #20]
 80009b0:	fa02 f303 	lsl.w	r3, r2, r3
 80009b4:	69ba      	ldr	r2, [r7, #24]
 80009b6:	4313      	orrs	r3, r2
 80009b8:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	69ba      	ldr	r2, [r7, #24]
 80009c0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009c8:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	f003 0310 	and.w	r3, r3, #16
 80009d0:	2207      	movs	r2, #7
 80009d2:	fa02 f303 	lsl.w	r3, r2, r3
 80009d6:	43db      	mvns	r3, r3
 80009d8:	69ba      	ldr	r2, [r7, #24]
 80009da:	4013      	ands	r3, r2
 80009dc:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80009de:	68bb      	ldr	r3, [r7, #8]
 80009e0:	681a      	ldr	r2, [r3, #0]
 80009e2:	68bb      	ldr	r3, [r7, #8]
 80009e4:	689b      	ldr	r3, [r3, #8]
 80009e6:	431a      	orrs	r2, r3
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	68db      	ldr	r3, [r3, #12]
 80009ec:	4313      	orrs	r3, r2
 80009ee:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	f003 0310 	and.w	r3, r3, #16
 80009f6:	697a      	ldr	r2, [r7, #20]
 80009f8:	fa02 f303 	lsl.w	r3, r2, r3
 80009fc:	69ba      	ldr	r2, [r7, #24]
 80009fe:	4313      	orrs	r3, r2
 8000a00:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	69ba      	ldr	r2, [r7, #24]
 8000a08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	6819      	ldr	r1, [r3, #0]
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	f003 0310 	and.w	r3, r3, #16
 8000a16:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1e:	43da      	mvns	r2, r3
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	400a      	ands	r2, r1
 8000a26:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	f003 0310 	and.w	r3, r3, #16
 8000a36:	f640 72fc 	movw	r2, #4092	; 0xffc
 8000a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3e:	43db      	mvns	r3, r3
 8000a40:	69ba      	ldr	r2, [r7, #24]
 8000a42:	4013      	ands	r3, r2
 8000a44:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8000a46:	68bb      	ldr	r3, [r7, #8]
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	f003 0310 	and.w	r3, r3, #16
 8000a52:	697a      	ldr	r2, [r7, #20]
 8000a54:	fa02 f303 	lsl.w	r3, r2, r3
 8000a58:	69ba      	ldr	r2, [r7, #24]
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	69ba      	ldr	r2, [r7, #24]
 8000a64:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	6819      	ldr	r1, [r3, #0]
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	f003 0310 	and.w	r3, r3, #16
 8000a72:	22c0      	movs	r2, #192	; 0xc0
 8000a74:	fa02 f303 	lsl.w	r3, r2, r3
 8000a78:	43da      	mvns	r2, r3
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	400a      	ands	r2, r1
 8000a80:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	2201      	movs	r2, #1
 8000a86:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8000a8e:	2300      	movs	r3, #0
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	3720      	adds	r7, #32
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}

08000a98 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8000aa0:	bf00      	nop
 8000aa2:	370c      	adds	r7, #12
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aaa:	4770      	bx	lr

08000aac <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d101      	bne.n	8000abe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000aba:	2301      	movs	r3, #1
 8000abc:	e098      	b.n	8000bf0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	461a      	mov	r2, r3
 8000ac4:	4b4d      	ldr	r3, [pc, #308]	; (8000bfc <HAL_DMA_Init+0x150>)
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d80f      	bhi.n	8000aea <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	461a      	mov	r2, r3
 8000ad0:	4b4b      	ldr	r3, [pc, #300]	; (8000c00 <HAL_DMA_Init+0x154>)
 8000ad2:	4413      	add	r3, r2
 8000ad4:	4a4b      	ldr	r2, [pc, #300]	; (8000c04 <HAL_DMA_Init+0x158>)
 8000ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8000ada:	091b      	lsrs	r3, r3, #4
 8000adc:	009a      	lsls	r2, r3, #2
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4a48      	ldr	r2, [pc, #288]	; (8000c08 <HAL_DMA_Init+0x15c>)
 8000ae6:	641a      	str	r2, [r3, #64]	; 0x40
 8000ae8:	e00e      	b.n	8000b08 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	461a      	mov	r2, r3
 8000af0:	4b46      	ldr	r3, [pc, #280]	; (8000c0c <HAL_DMA_Init+0x160>)
 8000af2:	4413      	add	r3, r2
 8000af4:	4a43      	ldr	r2, [pc, #268]	; (8000c04 <HAL_DMA_Init+0x158>)
 8000af6:	fba2 2303 	umull	r2, r3, r2, r3
 8000afa:	091b      	lsrs	r3, r3, #4
 8000afc:	009a      	lsls	r2, r3, #2
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4a42      	ldr	r2, [pc, #264]	; (8000c10 <HAL_DMA_Init+0x164>)
 8000b06:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2202      	movs	r2, #2
 8000b0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000b1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b22:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000b2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	691b      	ldr	r3, [r3, #16]
 8000b32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	699b      	ldr	r3, [r3, #24]
 8000b3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	6a1b      	ldr	r3, [r3, #32]
 8000b4a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000b4c:	68fa      	ldr	r2, [r7, #12]
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	68fa      	ldr	r2, [r7, #12]
 8000b58:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	689b      	ldr	r3, [r3, #8]
 8000b5e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000b62:	d039      	beq.n	8000bd8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b68:	4a27      	ldr	r2, [pc, #156]	; (8000c08 <HAL_DMA_Init+0x15c>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d11a      	bne.n	8000ba4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000b6e:	4b29      	ldr	r3, [pc, #164]	; (8000c14 <HAL_DMA_Init+0x168>)
 8000b70:	681a      	ldr	r2, [r3, #0]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b76:	f003 031c 	and.w	r3, r3, #28
 8000b7a:	210f      	movs	r1, #15
 8000b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b80:	43db      	mvns	r3, r3
 8000b82:	4924      	ldr	r1, [pc, #144]	; (8000c14 <HAL_DMA_Init+0x168>)
 8000b84:	4013      	ands	r3, r2
 8000b86:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000b88:	4b22      	ldr	r3, [pc, #136]	; (8000c14 <HAL_DMA_Init+0x168>)
 8000b8a:	681a      	ldr	r2, [r3, #0]
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6859      	ldr	r1, [r3, #4]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b94:	f003 031c 	and.w	r3, r3, #28
 8000b98:	fa01 f303 	lsl.w	r3, r1, r3
 8000b9c:	491d      	ldr	r1, [pc, #116]	; (8000c14 <HAL_DMA_Init+0x168>)
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	600b      	str	r3, [r1, #0]
 8000ba2:	e019      	b.n	8000bd8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000ba4:	4b1c      	ldr	r3, [pc, #112]	; (8000c18 <HAL_DMA_Init+0x16c>)
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bac:	f003 031c 	and.w	r3, r3, #28
 8000bb0:	210f      	movs	r1, #15
 8000bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb6:	43db      	mvns	r3, r3
 8000bb8:	4917      	ldr	r1, [pc, #92]	; (8000c18 <HAL_DMA_Init+0x16c>)
 8000bba:	4013      	ands	r3, r2
 8000bbc:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000bbe:	4b16      	ldr	r3, [pc, #88]	; (8000c18 <HAL_DMA_Init+0x16c>)
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	6859      	ldr	r1, [r3, #4]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bca:	f003 031c 	and.w	r3, r3, #28
 8000bce:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd2:	4911      	ldr	r1, [pc, #68]	; (8000c18 <HAL_DMA_Init+0x16c>)
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2200      	movs	r2, #0
 8000bdc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2201      	movs	r2, #1
 8000be2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2200      	movs	r2, #0
 8000bea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8000bee:	2300      	movs	r3, #0
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	3714      	adds	r7, #20
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr
 8000bfc:	40020407 	.word	0x40020407
 8000c00:	bffdfff8 	.word	0xbffdfff8
 8000c04:	cccccccd 	.word	0xcccccccd
 8000c08:	40020000 	.word	0x40020000
 8000c0c:	bffdfbf8 	.word	0xbffdfbf8
 8000c10:	40020400 	.word	0x40020400
 8000c14:	400200a8 	.word	0x400200a8
 8000c18:	400204a8 	.word	0x400204a8

08000c1c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b084      	sub	sp, #16
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c38:	f003 031c 	and.w	r3, r3, #28
 8000c3c:	2204      	movs	r2, #4
 8000c3e:	409a      	lsls	r2, r3
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	4013      	ands	r3, r2
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d026      	beq.n	8000c96 <HAL_DMA_IRQHandler+0x7a>
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	f003 0304 	and.w	r3, r3, #4
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d021      	beq.n	8000c96 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f003 0320 	and.w	r3, r3, #32
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d107      	bne.n	8000c70 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f022 0204 	bic.w	r2, r2, #4
 8000c6e:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c74:	f003 021c 	and.w	r2, r3, #28
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7c:	2104      	movs	r1, #4
 8000c7e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c82:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d071      	beq.n	8000d70 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c90:	6878      	ldr	r0, [r7, #4]
 8000c92:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8000c94:	e06c      	b.n	8000d70 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c9a:	f003 031c 	and.w	r3, r3, #28
 8000c9e:	2202      	movs	r2, #2
 8000ca0:	409a      	lsls	r2, r3
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d02e      	beq.n	8000d08 <HAL_DMA_IRQHandler+0xec>
 8000caa:	68bb      	ldr	r3, [r7, #8]
 8000cac:	f003 0302 	and.w	r3, r3, #2
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d029      	beq.n	8000d08 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f003 0320 	and.w	r3, r3, #32
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d10b      	bne.n	8000cda <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f022 020a 	bic.w	r2, r2, #10
 8000cd0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cde:	f003 021c 	and.w	r2, r3, #28
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce6:	2102      	movs	r1, #2
 8000ce8:	fa01 f202 	lsl.w	r2, r1, r2
 8000cec:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d038      	beq.n	8000d70 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000d06:	e033      	b.n	8000d70 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d0c:	f003 031c 	and.w	r3, r3, #28
 8000d10:	2208      	movs	r2, #8
 8000d12:	409a      	lsls	r2, r3
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	4013      	ands	r3, r2
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d02a      	beq.n	8000d72 <HAL_DMA_IRQHandler+0x156>
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	f003 0308 	and.w	r3, r3, #8
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d025      	beq.n	8000d72 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f022 020e 	bic.w	r2, r2, #14
 8000d34:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d3a:	f003 021c 	and.w	r2, r3, #28
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d42:	2101      	movs	r1, #1
 8000d44:	fa01 f202 	lsl.w	r2, r1, r2
 8000d48:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	2201      	movs	r2, #1
 8000d54:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d004      	beq.n	8000d72 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8000d70:	bf00      	nop
 8000d72:	bf00      	nop
}
 8000d74:	3710      	adds	r7, #16
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
	...

08000d7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b087      	sub	sp, #28
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 8000d84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d86:	2300      	movs	r3, #0
 8000d88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d8a:	e17f      	b.n	800108c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	2101      	movs	r1, #1
 8000d92:	697b      	ldr	r3, [r7, #20]
 8000d94:	fa01 f303 	lsl.w	r3, r1, r3
 8000d98:	4013      	ands	r3, r2
 8000d9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	f000 8171 	beq.w	8001086 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	d00b      	beq.n	8000dc4 <HAL_GPIO_Init+0x48>
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	2b02      	cmp	r3, #2
 8000db2:	d007      	beq.n	8000dc4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000db8:	2b11      	cmp	r3, #17
 8000dba:	d003      	beq.n	8000dc4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	2b12      	cmp	r3, #18
 8000dc2:	d130      	bne.n	8000e26 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	689b      	ldr	r3, [r3, #8]
 8000dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	005b      	lsls	r3, r3, #1
 8000dce:	2203      	movs	r2, #3
 8000dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd4:	43db      	mvns	r3, r3
 8000dd6:	693a      	ldr	r2, [r7, #16]
 8000dd8:	4013      	ands	r3, r2
 8000dda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	68da      	ldr	r2, [r3, #12]
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	fa02 f303 	lsl.w	r3, r2, r3
 8000de8:	693a      	ldr	r2, [r7, #16]
 8000dea:	4313      	orrs	r3, r2
 8000dec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	693a      	ldr	r2, [r7, #16]
 8000df2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	43db      	mvns	r3, r3
 8000e04:	693a      	ldr	r2, [r7, #16]
 8000e06:	4013      	ands	r3, r2
 8000e08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	091b      	lsrs	r3, r3, #4
 8000e10:	f003 0201 	and.w	r2, r3, #1
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	f003 0303 	and.w	r3, r3, #3
 8000e2e:	2b03      	cmp	r3, #3
 8000e30:	d118      	bne.n	8000e64 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000e38:	2201      	movs	r2, #1
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e40:	43db      	mvns	r3, r3
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	4013      	ands	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	08db      	lsrs	r3, r3, #3
 8000e4e:	f003 0201 	and.w	r2, r3, #1
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	693a      	ldr	r2, [r7, #16]
 8000e62:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	68db      	ldr	r3, [r3, #12]
 8000e68:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	2203      	movs	r2, #3
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	43db      	mvns	r3, r3
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	4013      	ands	r3, r2
 8000e7a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	689a      	ldr	r2, [r3, #8]
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	2b02      	cmp	r3, #2
 8000e9a:	d003      	beq.n	8000ea4 <HAL_GPIO_Init+0x128>
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	2b12      	cmp	r3, #18
 8000ea2:	d123      	bne.n	8000eec <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	08da      	lsrs	r2, r3, #3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3208      	adds	r2, #8
 8000eac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	f003 0307 	and.w	r3, r3, #7
 8000eb8:	009b      	lsls	r3, r3, #2
 8000eba:	220f      	movs	r2, #15
 8000ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec0:	43db      	mvns	r3, r3
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	691a      	ldr	r2, [r3, #16]
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	f003 0307 	and.w	r3, r3, #7
 8000ed2:	009b      	lsls	r3, r3, #2
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	693a      	ldr	r2, [r7, #16]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	08da      	lsrs	r2, r3, #3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	3208      	adds	r2, #8
 8000ee6:	6939      	ldr	r1, [r7, #16]
 8000ee8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	2203      	movs	r2, #3
 8000ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8000efc:	43db      	mvns	r3, r3
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	4013      	ands	r3, r2
 8000f02:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	f003 0203 	and.w	r2, r3, #3
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	005b      	lsls	r3, r3, #1
 8000f10:	fa02 f303 	lsl.w	r3, r2, r3
 8000f14:	693a      	ldr	r2, [r7, #16]
 8000f16:	4313      	orrs	r3, r2
 8000f18:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	693a      	ldr	r2, [r7, #16]
 8000f1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	f000 80ac 	beq.w	8001086 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f2e:	4b5e      	ldr	r3, [pc, #376]	; (80010a8 <HAL_GPIO_Init+0x32c>)
 8000f30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f32:	4a5d      	ldr	r2, [pc, #372]	; (80010a8 <HAL_GPIO_Init+0x32c>)
 8000f34:	f043 0301 	orr.w	r3, r3, #1
 8000f38:	6613      	str	r3, [r2, #96]	; 0x60
 8000f3a:	4b5b      	ldr	r3, [pc, #364]	; (80010a8 <HAL_GPIO_Init+0x32c>)
 8000f3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f46:	4a59      	ldr	r2, [pc, #356]	; (80010ac <HAL_GPIO_Init+0x330>)
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	089b      	lsrs	r3, r3, #2
 8000f4c:	3302      	adds	r3, #2
 8000f4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f52:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	f003 0303 	and.w	r3, r3, #3
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	220f      	movs	r2, #15
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	43db      	mvns	r3, r3
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	4013      	ands	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f70:	d025      	beq.n	8000fbe <HAL_GPIO_Init+0x242>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4a4e      	ldr	r2, [pc, #312]	; (80010b0 <HAL_GPIO_Init+0x334>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d01f      	beq.n	8000fba <HAL_GPIO_Init+0x23e>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4a4d      	ldr	r2, [pc, #308]	; (80010b4 <HAL_GPIO_Init+0x338>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d019      	beq.n	8000fb6 <HAL_GPIO_Init+0x23a>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a4c      	ldr	r2, [pc, #304]	; (80010b8 <HAL_GPIO_Init+0x33c>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d013      	beq.n	8000fb2 <HAL_GPIO_Init+0x236>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4a4b      	ldr	r2, [pc, #300]	; (80010bc <HAL_GPIO_Init+0x340>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d00d      	beq.n	8000fae <HAL_GPIO_Init+0x232>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4a4a      	ldr	r2, [pc, #296]	; (80010c0 <HAL_GPIO_Init+0x344>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d007      	beq.n	8000faa <HAL_GPIO_Init+0x22e>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a49      	ldr	r2, [pc, #292]	; (80010c4 <HAL_GPIO_Init+0x348>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d101      	bne.n	8000fa6 <HAL_GPIO_Init+0x22a>
 8000fa2:	2306      	movs	r3, #6
 8000fa4:	e00c      	b.n	8000fc0 <HAL_GPIO_Init+0x244>
 8000fa6:	2307      	movs	r3, #7
 8000fa8:	e00a      	b.n	8000fc0 <HAL_GPIO_Init+0x244>
 8000faa:	2305      	movs	r3, #5
 8000fac:	e008      	b.n	8000fc0 <HAL_GPIO_Init+0x244>
 8000fae:	2304      	movs	r3, #4
 8000fb0:	e006      	b.n	8000fc0 <HAL_GPIO_Init+0x244>
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	e004      	b.n	8000fc0 <HAL_GPIO_Init+0x244>
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	e002      	b.n	8000fc0 <HAL_GPIO_Init+0x244>
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e000      	b.n	8000fc0 <HAL_GPIO_Init+0x244>
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	697a      	ldr	r2, [r7, #20]
 8000fc2:	f002 0203 	and.w	r2, r2, #3
 8000fc6:	0092      	lsls	r2, r2, #2
 8000fc8:	4093      	lsls	r3, r2
 8000fca:	693a      	ldr	r2, [r7, #16]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fd0:	4936      	ldr	r1, [pc, #216]	; (80010ac <HAL_GPIO_Init+0x330>)
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	089b      	lsrs	r3, r3, #2
 8000fd6:	3302      	adds	r3, #2
 8000fd8:	693a      	ldr	r2, [r7, #16]
 8000fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000fde:	4b3a      	ldr	r3, [pc, #232]	; (80010c8 <HAL_GPIO_Init+0x34c>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	4013      	ands	r3, r2
 8000fec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d003      	beq.n	8001002 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000ffa:	693a      	ldr	r2, [r7, #16]
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001002:	4a31      	ldr	r2, [pc, #196]	; (80010c8 <HAL_GPIO_Init+0x34c>)
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001008:	4b2f      	ldr	r3, [pc, #188]	; (80010c8 <HAL_GPIO_Init+0x34c>)
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	43db      	mvns	r3, r3
 8001012:	693a      	ldr	r2, [r7, #16]
 8001014:	4013      	ands	r3, r2
 8001016:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001020:	2b00      	cmp	r3, #0
 8001022:	d003      	beq.n	800102c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001024:	693a      	ldr	r2, [r7, #16]
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	4313      	orrs	r3, r2
 800102a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800102c:	4a26      	ldr	r2, [pc, #152]	; (80010c8 <HAL_GPIO_Init+0x34c>)
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001032:	4b25      	ldr	r3, [pc, #148]	; (80010c8 <HAL_GPIO_Init+0x34c>)
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	43db      	mvns	r3, r3
 800103c:	693a      	ldr	r2, [r7, #16]
 800103e:	4013      	ands	r3, r2
 8001040:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800104a:	2b00      	cmp	r3, #0
 800104c:	d003      	beq.n	8001056 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800104e:	693a      	ldr	r2, [r7, #16]
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	4313      	orrs	r3, r2
 8001054:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001056:	4a1c      	ldr	r2, [pc, #112]	; (80010c8 <HAL_GPIO_Init+0x34c>)
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800105c:	4b1a      	ldr	r3, [pc, #104]	; (80010c8 <HAL_GPIO_Init+0x34c>)
 800105e:	68db      	ldr	r3, [r3, #12]
 8001060:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	43db      	mvns	r3, r3
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	4013      	ands	r3, r2
 800106a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001074:	2b00      	cmp	r3, #0
 8001076:	d003      	beq.n	8001080 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001078:	693a      	ldr	r2, [r7, #16]
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	4313      	orrs	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001080:	4a11      	ldr	r2, [pc, #68]	; (80010c8 <HAL_GPIO_Init+0x34c>)
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	3301      	adds	r3, #1
 800108a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	fa22 f303 	lsr.w	r3, r2, r3
 8001096:	2b00      	cmp	r3, #0
 8001098:	f47f ae78 	bne.w	8000d8c <HAL_GPIO_Init+0x10>
  }
}
 800109c:	bf00      	nop
 800109e:	371c      	adds	r7, #28
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	40021000 	.word	0x40021000
 80010ac:	40010000 	.word	0x40010000
 80010b0:	48000400 	.word	0x48000400
 80010b4:	48000800 	.word	0x48000800
 80010b8:	48000c00 	.word	0x48000c00
 80010bc:	48001000 	.word	0x48001000
 80010c0:	48001400 	.word	0x48001400
 80010c4:	48001800 	.word	0x48001800
 80010c8:	40010400 	.word	0x40010400

080010cc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b087      	sub	sp, #28
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80010da:	e0cd      	b.n	8001278 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80010dc:	2201      	movs	r2, #1
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	fa02 f303 	lsl.w	r3, r2, r3
 80010e4:	683a      	ldr	r2, [r7, #0]
 80010e6:	4013      	ands	r3, r2
 80010e8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	f000 80c0 	beq.w	8001272 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80010f2:	4a68      	ldr	r2, [pc, #416]	; (8001294 <HAL_GPIO_DeInit+0x1c8>)
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	089b      	lsrs	r3, r3, #2
 80010f8:	3302      	adds	r3, #2
 80010fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010fe:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	f003 0303 	and.w	r3, r3, #3
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	220f      	movs	r2, #15
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	4013      	ands	r3, r2
 8001112:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800111a:	d025      	beq.n	8001168 <HAL_GPIO_DeInit+0x9c>
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4a5e      	ldr	r2, [pc, #376]	; (8001298 <HAL_GPIO_DeInit+0x1cc>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d01f      	beq.n	8001164 <HAL_GPIO_DeInit+0x98>
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4a5d      	ldr	r2, [pc, #372]	; (800129c <HAL_GPIO_DeInit+0x1d0>)
 8001128:	4293      	cmp	r3, r2
 800112a:	d019      	beq.n	8001160 <HAL_GPIO_DeInit+0x94>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4a5c      	ldr	r2, [pc, #368]	; (80012a0 <HAL_GPIO_DeInit+0x1d4>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d013      	beq.n	800115c <HAL_GPIO_DeInit+0x90>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	4a5b      	ldr	r2, [pc, #364]	; (80012a4 <HAL_GPIO_DeInit+0x1d8>)
 8001138:	4293      	cmp	r3, r2
 800113a:	d00d      	beq.n	8001158 <HAL_GPIO_DeInit+0x8c>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	4a5a      	ldr	r2, [pc, #360]	; (80012a8 <HAL_GPIO_DeInit+0x1dc>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d007      	beq.n	8001154 <HAL_GPIO_DeInit+0x88>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4a59      	ldr	r2, [pc, #356]	; (80012ac <HAL_GPIO_DeInit+0x1e0>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d101      	bne.n	8001150 <HAL_GPIO_DeInit+0x84>
 800114c:	2306      	movs	r3, #6
 800114e:	e00c      	b.n	800116a <HAL_GPIO_DeInit+0x9e>
 8001150:	2307      	movs	r3, #7
 8001152:	e00a      	b.n	800116a <HAL_GPIO_DeInit+0x9e>
 8001154:	2305      	movs	r3, #5
 8001156:	e008      	b.n	800116a <HAL_GPIO_DeInit+0x9e>
 8001158:	2304      	movs	r3, #4
 800115a:	e006      	b.n	800116a <HAL_GPIO_DeInit+0x9e>
 800115c:	2303      	movs	r3, #3
 800115e:	e004      	b.n	800116a <HAL_GPIO_DeInit+0x9e>
 8001160:	2302      	movs	r3, #2
 8001162:	e002      	b.n	800116a <HAL_GPIO_DeInit+0x9e>
 8001164:	2301      	movs	r3, #1
 8001166:	e000      	b.n	800116a <HAL_GPIO_DeInit+0x9e>
 8001168:	2300      	movs	r3, #0
 800116a:	697a      	ldr	r2, [r7, #20]
 800116c:	f002 0203 	and.w	r2, r2, #3
 8001170:	0092      	lsls	r2, r2, #2
 8001172:	4093      	lsls	r3, r2
 8001174:	68fa      	ldr	r2, [r7, #12]
 8001176:	429a      	cmp	r2, r3
 8001178:	d132      	bne.n	80011e0 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800117a:	4b4d      	ldr	r3, [pc, #308]	; (80012b0 <HAL_GPIO_DeInit+0x1e4>)
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	43db      	mvns	r3, r3
 8001182:	494b      	ldr	r1, [pc, #300]	; (80012b0 <HAL_GPIO_DeInit+0x1e4>)
 8001184:	4013      	ands	r3, r2
 8001186:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001188:	4b49      	ldr	r3, [pc, #292]	; (80012b0 <HAL_GPIO_DeInit+0x1e4>)
 800118a:	685a      	ldr	r2, [r3, #4]
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	43db      	mvns	r3, r3
 8001190:	4947      	ldr	r1, [pc, #284]	; (80012b0 <HAL_GPIO_DeInit+0x1e4>)
 8001192:	4013      	ands	r3, r2
 8001194:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8001196:	4b46      	ldr	r3, [pc, #280]	; (80012b0 <HAL_GPIO_DeInit+0x1e4>)
 8001198:	689a      	ldr	r2, [r3, #8]
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	43db      	mvns	r3, r3
 800119e:	4944      	ldr	r1, [pc, #272]	; (80012b0 <HAL_GPIO_DeInit+0x1e4>)
 80011a0:	4013      	ands	r3, r2
 80011a2:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 80011a4:	4b42      	ldr	r3, [pc, #264]	; (80012b0 <HAL_GPIO_DeInit+0x1e4>)
 80011a6:	68da      	ldr	r2, [r3, #12]
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	43db      	mvns	r3, r3
 80011ac:	4940      	ldr	r1, [pc, #256]	; (80012b0 <HAL_GPIO_DeInit+0x1e4>)
 80011ae:	4013      	ands	r3, r2
 80011b0:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	f003 0303 	and.w	r3, r3, #3
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	220f      	movs	r2, #15
 80011bc:	fa02 f303 	lsl.w	r3, r2, r3
 80011c0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80011c2:	4a34      	ldr	r2, [pc, #208]	; (8001294 <HAL_GPIO_DeInit+0x1c8>)
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	089b      	lsrs	r3, r3, #2
 80011c8:	3302      	adds	r3, #2
 80011ca:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	43da      	mvns	r2, r3
 80011d2:	4830      	ldr	r0, [pc, #192]	; (8001294 <HAL_GPIO_DeInit+0x1c8>)
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	089b      	lsrs	r3, r3, #2
 80011d8:	400a      	ands	r2, r1
 80011da:	3302      	adds	r3, #2
 80011dc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	2103      	movs	r1, #3
 80011ea:	fa01 f303 	lsl.w	r3, r1, r3
 80011ee:	431a      	orrs	r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	08da      	lsrs	r2, r3, #3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3208      	adds	r2, #8
 80011fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	f003 0307 	and.w	r3, r3, #7
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	220f      	movs	r2, #15
 800120a:	fa02 f303 	lsl.w	r3, r2, r3
 800120e:	43db      	mvns	r3, r3
 8001210:	697a      	ldr	r2, [r7, #20]
 8001212:	08d2      	lsrs	r2, r2, #3
 8001214:	4019      	ands	r1, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	3208      	adds	r2, #8
 800121a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	689a      	ldr	r2, [r3, #8]
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	2103      	movs	r1, #3
 8001228:	fa01 f303 	lsl.w	r3, r1, r3
 800122c:	43db      	mvns	r3, r3
 800122e:	401a      	ands	r2, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	685a      	ldr	r2, [r3, #4]
 8001238:	2101      	movs	r1, #1
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	fa01 f303 	lsl.w	r3, r1, r3
 8001240:	43db      	mvns	r3, r3
 8001242:	401a      	ands	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	68da      	ldr	r2, [r3, #12]
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	2103      	movs	r1, #3
 8001252:	fa01 f303 	lsl.w	r3, r1, r3
 8001256:	43db      	mvns	r3, r3
 8001258:	401a      	ands	r2, r3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001262:	2101      	movs	r1, #1
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	fa01 f303 	lsl.w	r3, r1, r3
 800126a:	43db      	mvns	r3, r3
 800126c:	401a      	ands	r2, r3
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	3301      	adds	r3, #1
 8001276:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001278:	683a      	ldr	r2, [r7, #0]
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	fa22 f303 	lsr.w	r3, r2, r3
 8001280:	2b00      	cmp	r3, #0
 8001282:	f47f af2b 	bne.w	80010dc <HAL_GPIO_DeInit+0x10>
  }
}
 8001286:	bf00      	nop
 8001288:	371c      	adds	r7, #28
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	40010000 	.word	0x40010000
 8001298:	48000400 	.word	0x48000400
 800129c:	48000800 	.word	0x48000800
 80012a0:	48000c00 	.word	0x48000c00
 80012a4:	48001000 	.word	0x48001000
 80012a8:	48001400 	.word	0x48001400
 80012ac:	48001800 	.word	0x48001800
 80012b0:	40010400 	.word	0x40010400

080012b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	460b      	mov	r3, r1
 80012be:	807b      	strh	r3, [r7, #2]
 80012c0:	4613      	mov	r3, r2
 80012c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012c4:	787b      	ldrb	r3, [r7, #1]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d003      	beq.n	80012d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012ca:	887a      	ldrh	r2, [r7, #2]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80012d0:	e002      	b.n	80012d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80012d2:	887a      	ldrh	r2, [r7, #2]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80012d8:	bf00      	nop
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr

080012e4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b085      	sub	sp, #20
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	460b      	mov	r3, r1
 80012ee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	695b      	ldr	r3, [r3, #20]
 80012f4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012f6:	887a      	ldrh	r2, [r7, #2]
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	4013      	ands	r3, r2
 80012fc:	041a      	lsls	r2, r3, #16
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	43d9      	mvns	r1, r3
 8001302:	887b      	ldrh	r3, [r7, #2]
 8001304:	400b      	ands	r3, r1
 8001306:	431a      	orrs	r2, r3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	619a      	str	r2, [r3, #24]
}
 800130c:	bf00      	nop
 800130e:	3714      	adds	r7, #20
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001322:	4b08      	ldr	r3, [pc, #32]	; (8001344 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001324:	695a      	ldr	r2, [r3, #20]
 8001326:	88fb      	ldrh	r3, [r7, #6]
 8001328:	4013      	ands	r3, r2
 800132a:	2b00      	cmp	r3, #0
 800132c:	d006      	beq.n	800133c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800132e:	4a05      	ldr	r2, [pc, #20]	; (8001344 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001330:	88fb      	ldrh	r3, [r7, #6]
 8001332:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001334:	88fb      	ldrh	r3, [r7, #6]
 8001336:	4618      	mov	r0, r3
 8001338:	f005 f90a 	bl	8006550 <HAL_GPIO_EXTI_Callback>
  }
}
 800133c:	bf00      	nop
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40010400 	.word	0x40010400

08001348 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d101      	bne.n	800135a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	e081      	b.n	800145e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001360:	b2db      	uxtb	r3, r3
 8001362:	2b00      	cmp	r3, #0
 8001364:	d106      	bne.n	8001374 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2200      	movs	r2, #0
 800136a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f005 fd06 	bl	8006d80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2224      	movs	r2, #36	; 0x24
 8001378:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f022 0201 	bic.w	r2, r2, #1
 800138a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	685a      	ldr	r2, [r3, #4]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001398:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	689a      	ldr	r2, [r3, #8]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80013a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d107      	bne.n	80013c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	689a      	ldr	r2, [r3, #8]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80013be:	609a      	str	r2, [r3, #8]
 80013c0:	e006      	b.n	80013d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	689a      	ldr	r2, [r3, #8]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80013ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	2b02      	cmp	r3, #2
 80013d6:	d104      	bne.n	80013e2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80013e0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	6812      	ldr	r2, [r2, #0]
 80013ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80013f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013f4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	68da      	ldr	r2, [r3, #12]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001404:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	691a      	ldr	r2, [r3, #16]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	695b      	ldr	r3, [r3, #20]
 800140e:	ea42 0103 	orr.w	r1, r2, r3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	699b      	ldr	r3, [r3, #24]
 8001416:	021a      	lsls	r2, r3, #8
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	430a      	orrs	r2, r1
 800141e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	69d9      	ldr	r1, [r3, #28]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6a1a      	ldr	r2, [r3, #32]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	430a      	orrs	r2, r1
 800142e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f042 0201 	orr.w	r2, r2, #1
 800143e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2200      	movs	r2, #0
 8001444:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2220      	movs	r2, #32
 800144a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2200      	movs	r2, #0
 8001452:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2200      	movs	r2, #0
 8001458:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800145c:	2300      	movs	r3, #0
}
 800145e:	4618      	mov	r0, r3
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b082      	sub	sp, #8
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d101      	bne.n	8001478 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8001474:	2301      	movs	r3, #1
 8001476:	e021      	b.n	80014bc <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2224      	movs	r2, #36	; 0x24
 800147c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f022 0201 	bic.w	r2, r2, #1
 800148e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f005 fcb9 	bl	8006e08 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2200      	movs	r2, #0
 800149a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2200      	movs	r2, #0
 80014a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2200      	movs	r2, #0
 80014a8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2200      	movs	r2, #0
 80014ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2200      	movs	r2, #0
 80014b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80014ba:	2300      	movs	r3, #0
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b088      	sub	sp, #32
 80014c8:	af02      	add	r7, sp, #8
 80014ca:	60f8      	str	r0, [r7, #12]
 80014cc:	4608      	mov	r0, r1
 80014ce:	4611      	mov	r1, r2
 80014d0:	461a      	mov	r2, r3
 80014d2:	4603      	mov	r3, r0
 80014d4:	817b      	strh	r3, [r7, #10]
 80014d6:	460b      	mov	r3, r1
 80014d8:	813b      	strh	r3, [r7, #8]
 80014da:	4613      	mov	r3, r2
 80014dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2b20      	cmp	r3, #32
 80014e8:	f040 80f9 	bne.w	80016de <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80014ec:	6a3b      	ldr	r3, [r7, #32]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d002      	beq.n	80014f8 <HAL_I2C_Mem_Write+0x34>
 80014f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d105      	bne.n	8001504 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014fe:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e0ed      	b.n	80016e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800150a:	2b01      	cmp	r3, #1
 800150c:	d101      	bne.n	8001512 <HAL_I2C_Mem_Write+0x4e>
 800150e:	2302      	movs	r3, #2
 8001510:	e0e6      	b.n	80016e0 <HAL_I2C_Mem_Write+0x21c>
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	2201      	movs	r2, #1
 8001516:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800151a:	f7ff f80d 	bl	8000538 <HAL_GetTick>
 800151e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	9300      	str	r3, [sp, #0]
 8001524:	2319      	movs	r3, #25
 8001526:	2201      	movs	r2, #1
 8001528:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800152c:	68f8      	ldr	r0, [r7, #12]
 800152e:	f000 fac3 	bl	8001ab8 <I2C_WaitOnFlagUntilTimeout>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e0d1      	b.n	80016e0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	2221      	movs	r2, #33	; 0x21
 8001540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	2240      	movs	r2, #64	; 0x40
 8001548:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	2200      	movs	r2, #0
 8001550:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	6a3a      	ldr	r2, [r7, #32]
 8001556:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800155c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	2200      	movs	r2, #0
 8001562:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001564:	88f8      	ldrh	r0, [r7, #6]
 8001566:	893a      	ldrh	r2, [r7, #8]
 8001568:	8979      	ldrh	r1, [r7, #10]
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	9301      	str	r3, [sp, #4]
 800156e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001570:	9300      	str	r3, [sp, #0]
 8001572:	4603      	mov	r3, r0
 8001574:	68f8      	ldr	r0, [r7, #12]
 8001576:	f000 f9d3 	bl	8001920 <I2C_RequestMemoryWrite>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d005      	beq.n	800158c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	2200      	movs	r2, #0
 8001584:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e0a9      	b.n	80016e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001590:	b29b      	uxth	r3, r3
 8001592:	2bff      	cmp	r3, #255	; 0xff
 8001594:	d90e      	bls.n	80015b4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	22ff      	movs	r2, #255	; 0xff
 800159a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015a0:	b2da      	uxtb	r2, r3
 80015a2:	8979      	ldrh	r1, [r7, #10]
 80015a4:	2300      	movs	r3, #0
 80015a6:	9300      	str	r3, [sp, #0]
 80015a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80015ac:	68f8      	ldr	r0, [r7, #12]
 80015ae:	f000 fba5 	bl	8001cfc <I2C_TransferConfig>
 80015b2:	e00f      	b.n	80015d4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015b8:	b29a      	uxth	r2, r3
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	8979      	ldrh	r1, [r7, #10]
 80015c6:	2300      	movs	r3, #0
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80015ce:	68f8      	ldr	r0, [r7, #12]
 80015d0:	f000 fb94 	bl	8001cfc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80015d4:	697a      	ldr	r2, [r7, #20]
 80015d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80015d8:	68f8      	ldr	r0, [r7, #12]
 80015da:	f000 faad 	bl	8001b38 <I2C_WaitOnTXISFlagUntilTimeout>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e07b      	b.n	80016e0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ec:	781a      	ldrb	r2, [r3, #0]
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f8:	1c5a      	adds	r2, r3, #1
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001602:	b29b      	uxth	r3, r3
 8001604:	3b01      	subs	r3, #1
 8001606:	b29a      	uxth	r2, r3
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001610:	3b01      	subs	r3, #1
 8001612:	b29a      	uxth	r2, r3
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800161c:	b29b      	uxth	r3, r3
 800161e:	2b00      	cmp	r3, #0
 8001620:	d034      	beq.n	800168c <HAL_I2C_Mem_Write+0x1c8>
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001626:	2b00      	cmp	r3, #0
 8001628:	d130      	bne.n	800168c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	9300      	str	r3, [sp, #0]
 800162e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001630:	2200      	movs	r2, #0
 8001632:	2180      	movs	r1, #128	; 0x80
 8001634:	68f8      	ldr	r0, [r7, #12]
 8001636:	f000 fa3f 	bl	8001ab8 <I2C_WaitOnFlagUntilTimeout>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e04d      	b.n	80016e0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001648:	b29b      	uxth	r3, r3
 800164a:	2bff      	cmp	r3, #255	; 0xff
 800164c:	d90e      	bls.n	800166c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	22ff      	movs	r2, #255	; 0xff
 8001652:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001658:	b2da      	uxtb	r2, r3
 800165a:	8979      	ldrh	r1, [r7, #10]
 800165c:	2300      	movs	r3, #0
 800165e:	9300      	str	r3, [sp, #0]
 8001660:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001664:	68f8      	ldr	r0, [r7, #12]
 8001666:	f000 fb49 	bl	8001cfc <I2C_TransferConfig>
 800166a:	e00f      	b.n	800168c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001670:	b29a      	uxth	r2, r3
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800167a:	b2da      	uxtb	r2, r3
 800167c:	8979      	ldrh	r1, [r7, #10]
 800167e:	2300      	movs	r3, #0
 8001680:	9300      	str	r3, [sp, #0]
 8001682:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001686:	68f8      	ldr	r0, [r7, #12]
 8001688:	f000 fb38 	bl	8001cfc <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001690:	b29b      	uxth	r3, r3
 8001692:	2b00      	cmp	r3, #0
 8001694:	d19e      	bne.n	80015d4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001696:	697a      	ldr	r2, [r7, #20]
 8001698:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800169a:	68f8      	ldr	r0, [r7, #12]
 800169c:	f000 fa8c 	bl	8001bb8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e01a      	b.n	80016e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2220      	movs	r2, #32
 80016b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	6859      	ldr	r1, [r3, #4]
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	4b0a      	ldr	r3, [pc, #40]	; (80016e8 <HAL_I2C_Mem_Write+0x224>)
 80016be:	400b      	ands	r3, r1
 80016c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	2220      	movs	r2, #32
 80016c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	2200      	movs	r2, #0
 80016ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2200      	movs	r2, #0
 80016d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80016da:	2300      	movs	r3, #0
 80016dc:	e000      	b.n	80016e0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80016de:	2302      	movs	r3, #2
  }
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3718      	adds	r7, #24
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	fe00e800 	.word	0xfe00e800

080016ec <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b088      	sub	sp, #32
 80016f0:	af02      	add	r7, sp, #8
 80016f2:	60f8      	str	r0, [r7, #12]
 80016f4:	4608      	mov	r0, r1
 80016f6:	4611      	mov	r1, r2
 80016f8:	461a      	mov	r2, r3
 80016fa:	4603      	mov	r3, r0
 80016fc:	817b      	strh	r3, [r7, #10]
 80016fe:	460b      	mov	r3, r1
 8001700:	813b      	strh	r3, [r7, #8]
 8001702:	4613      	mov	r3, r2
 8001704:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b20      	cmp	r3, #32
 8001710:	f040 80fd 	bne.w	800190e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001714:	6a3b      	ldr	r3, [r7, #32]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d002      	beq.n	8001720 <HAL_I2C_Mem_Read+0x34>
 800171a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800171c:	2b00      	cmp	r3, #0
 800171e:	d105      	bne.n	800172c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001726:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001728:	2301      	movs	r3, #1
 800172a:	e0f1      	b.n	8001910 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001732:	2b01      	cmp	r3, #1
 8001734:	d101      	bne.n	800173a <HAL_I2C_Mem_Read+0x4e>
 8001736:	2302      	movs	r3, #2
 8001738:	e0ea      	b.n	8001910 <HAL_I2C_Mem_Read+0x224>
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	2201      	movs	r2, #1
 800173e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001742:	f7fe fef9 	bl	8000538 <HAL_GetTick>
 8001746:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	9300      	str	r3, [sp, #0]
 800174c:	2319      	movs	r3, #25
 800174e:	2201      	movs	r2, #1
 8001750:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001754:	68f8      	ldr	r0, [r7, #12]
 8001756:	f000 f9af 	bl	8001ab8 <I2C_WaitOnFlagUntilTimeout>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e0d5      	b.n	8001910 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2222      	movs	r2, #34	; 0x22
 8001768:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	2240      	movs	r2, #64	; 0x40
 8001770:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	2200      	movs	r2, #0
 8001778:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	6a3a      	ldr	r2, [r7, #32]
 800177e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001784:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2200      	movs	r2, #0
 800178a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800178c:	88f8      	ldrh	r0, [r7, #6]
 800178e:	893a      	ldrh	r2, [r7, #8]
 8001790:	8979      	ldrh	r1, [r7, #10]
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	9301      	str	r3, [sp, #4]
 8001796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001798:	9300      	str	r3, [sp, #0]
 800179a:	4603      	mov	r3, r0
 800179c:	68f8      	ldr	r0, [r7, #12]
 800179e:	f000 f913 	bl	80019c8 <I2C_RequestMemoryRead>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d005      	beq.n	80017b4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	2200      	movs	r2, #0
 80017ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80017b0:	2301      	movs	r3, #1
 80017b2:	e0ad      	b.n	8001910 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	2bff      	cmp	r3, #255	; 0xff
 80017bc:	d90e      	bls.n	80017dc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	22ff      	movs	r2, #255	; 0xff
 80017c2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	8979      	ldrh	r1, [r7, #10]
 80017cc:	4b52      	ldr	r3, [pc, #328]	; (8001918 <HAL_I2C_Mem_Read+0x22c>)
 80017ce:	9300      	str	r3, [sp, #0]
 80017d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80017d4:	68f8      	ldr	r0, [r7, #12]
 80017d6:	f000 fa91 	bl	8001cfc <I2C_TransferConfig>
 80017da:	e00f      	b.n	80017fc <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017ea:	b2da      	uxtb	r2, r3
 80017ec:	8979      	ldrh	r1, [r7, #10]
 80017ee:	4b4a      	ldr	r3, [pc, #296]	; (8001918 <HAL_I2C_Mem_Read+0x22c>)
 80017f0:	9300      	str	r3, [sp, #0]
 80017f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017f6:	68f8      	ldr	r0, [r7, #12]
 80017f8:	f000 fa80 	bl	8001cfc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001802:	2200      	movs	r2, #0
 8001804:	2104      	movs	r1, #4
 8001806:	68f8      	ldr	r0, [r7, #12]
 8001808:	f000 f956 	bl	8001ab8 <I2C_WaitOnFlagUntilTimeout>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e07c      	b.n	8001910 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001820:	b2d2      	uxtb	r2, r2
 8001822:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001828:	1c5a      	adds	r2, r3, #1
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001832:	3b01      	subs	r3, #1
 8001834:	b29a      	uxth	r2, r3
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800183e:	b29b      	uxth	r3, r3
 8001840:	3b01      	subs	r3, #1
 8001842:	b29a      	uxth	r2, r3
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800184c:	b29b      	uxth	r3, r3
 800184e:	2b00      	cmp	r3, #0
 8001850:	d034      	beq.n	80018bc <HAL_I2C_Mem_Read+0x1d0>
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001856:	2b00      	cmp	r3, #0
 8001858:	d130      	bne.n	80018bc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	9300      	str	r3, [sp, #0]
 800185e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001860:	2200      	movs	r2, #0
 8001862:	2180      	movs	r1, #128	; 0x80
 8001864:	68f8      	ldr	r0, [r7, #12]
 8001866:	f000 f927 	bl	8001ab8 <I2C_WaitOnFlagUntilTimeout>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e04d      	b.n	8001910 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001878:	b29b      	uxth	r3, r3
 800187a:	2bff      	cmp	r3, #255	; 0xff
 800187c:	d90e      	bls.n	800189c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	22ff      	movs	r2, #255	; 0xff
 8001882:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001888:	b2da      	uxtb	r2, r3
 800188a:	8979      	ldrh	r1, [r7, #10]
 800188c:	2300      	movs	r3, #0
 800188e:	9300      	str	r3, [sp, #0]
 8001890:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001894:	68f8      	ldr	r0, [r7, #12]
 8001896:	f000 fa31 	bl	8001cfc <I2C_TransferConfig>
 800189a:	e00f      	b.n	80018bc <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018a0:	b29a      	uxth	r2, r3
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018aa:	b2da      	uxtb	r2, r3
 80018ac:	8979      	ldrh	r1, [r7, #10]
 80018ae:	2300      	movs	r3, #0
 80018b0:	9300      	str	r3, [sp, #0]
 80018b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	f000 fa20 	bl	8001cfc <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d19a      	bne.n	80017fc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018c6:	697a      	ldr	r2, [r7, #20]
 80018c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80018ca:	68f8      	ldr	r0, [r7, #12]
 80018cc:	f000 f974 	bl	8001bb8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e01a      	b.n	8001910 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	2220      	movs	r2, #32
 80018e0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	6859      	ldr	r1, [r3, #4]
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	4b0b      	ldr	r3, [pc, #44]	; (800191c <HAL_I2C_Mem_Read+0x230>)
 80018ee:	400b      	ands	r3, r1
 80018f0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	2220      	movs	r2, #32
 80018f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	2200      	movs	r2, #0
 80018fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	2200      	movs	r2, #0
 8001906:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800190a:	2300      	movs	r3, #0
 800190c:	e000      	b.n	8001910 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800190e:	2302      	movs	r3, #2
  }
}
 8001910:	4618      	mov	r0, r3
 8001912:	3718      	adds	r7, #24
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	80002400 	.word	0x80002400
 800191c:	fe00e800 	.word	0xfe00e800

08001920 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af02      	add	r7, sp, #8
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	4608      	mov	r0, r1
 800192a:	4611      	mov	r1, r2
 800192c:	461a      	mov	r2, r3
 800192e:	4603      	mov	r3, r0
 8001930:	817b      	strh	r3, [r7, #10]
 8001932:	460b      	mov	r3, r1
 8001934:	813b      	strh	r3, [r7, #8]
 8001936:	4613      	mov	r3, r2
 8001938:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800193a:	88fb      	ldrh	r3, [r7, #6]
 800193c:	b2da      	uxtb	r2, r3
 800193e:	8979      	ldrh	r1, [r7, #10]
 8001940:	4b20      	ldr	r3, [pc, #128]	; (80019c4 <I2C_RequestMemoryWrite+0xa4>)
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001948:	68f8      	ldr	r0, [r7, #12]
 800194a:	f000 f9d7 	bl	8001cfc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800194e:	69fa      	ldr	r2, [r7, #28]
 8001950:	69b9      	ldr	r1, [r7, #24]
 8001952:	68f8      	ldr	r0, [r7, #12]
 8001954:	f000 f8f0 	bl	8001b38 <I2C_WaitOnTXISFlagUntilTimeout>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e02c      	b.n	80019bc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001962:	88fb      	ldrh	r3, [r7, #6]
 8001964:	2b01      	cmp	r3, #1
 8001966:	d105      	bne.n	8001974 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001968:	893b      	ldrh	r3, [r7, #8]
 800196a:	b2da      	uxtb	r2, r3
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	629a      	str	r2, [r3, #40]	; 0x28
 8001972:	e015      	b.n	80019a0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001974:	893b      	ldrh	r3, [r7, #8]
 8001976:	0a1b      	lsrs	r3, r3, #8
 8001978:	b29b      	uxth	r3, r3
 800197a:	b2da      	uxtb	r2, r3
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001982:	69fa      	ldr	r2, [r7, #28]
 8001984:	69b9      	ldr	r1, [r7, #24]
 8001986:	68f8      	ldr	r0, [r7, #12]
 8001988:	f000 f8d6 	bl	8001b38 <I2C_WaitOnTXISFlagUntilTimeout>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	e012      	b.n	80019bc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001996:	893b      	ldrh	r3, [r7, #8]
 8001998:	b2da      	uxtb	r2, r3
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	9300      	str	r3, [sp, #0]
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	2200      	movs	r2, #0
 80019a8:	2180      	movs	r1, #128	; 0x80
 80019aa:	68f8      	ldr	r0, [r7, #12]
 80019ac:	f000 f884 	bl	8001ab8 <I2C_WaitOnFlagUntilTimeout>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e000      	b.n	80019bc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80019ba:	2300      	movs	r3, #0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3710      	adds	r7, #16
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	80002000 	.word	0x80002000

080019c8 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b086      	sub	sp, #24
 80019cc:	af02      	add	r7, sp, #8
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	4608      	mov	r0, r1
 80019d2:	4611      	mov	r1, r2
 80019d4:	461a      	mov	r2, r3
 80019d6:	4603      	mov	r3, r0
 80019d8:	817b      	strh	r3, [r7, #10]
 80019da:	460b      	mov	r3, r1
 80019dc:	813b      	strh	r3, [r7, #8]
 80019de:	4613      	mov	r3, r2
 80019e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80019e2:	88fb      	ldrh	r3, [r7, #6]
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	8979      	ldrh	r1, [r7, #10]
 80019e8:	4b20      	ldr	r3, [pc, #128]	; (8001a6c <I2C_RequestMemoryRead+0xa4>)
 80019ea:	9300      	str	r3, [sp, #0]
 80019ec:	2300      	movs	r3, #0
 80019ee:	68f8      	ldr	r0, [r7, #12]
 80019f0:	f000 f984 	bl	8001cfc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80019f4:	69fa      	ldr	r2, [r7, #28]
 80019f6:	69b9      	ldr	r1, [r7, #24]
 80019f8:	68f8      	ldr	r0, [r7, #12]
 80019fa:	f000 f89d 	bl	8001b38 <I2C_WaitOnTXISFlagUntilTimeout>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e02c      	b.n	8001a62 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001a08:	88fb      	ldrh	r3, [r7, #6]
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d105      	bne.n	8001a1a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001a0e:	893b      	ldrh	r3, [r7, #8]
 8001a10:	b2da      	uxtb	r2, r3
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	629a      	str	r2, [r3, #40]	; 0x28
 8001a18:	e015      	b.n	8001a46 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001a1a:	893b      	ldrh	r3, [r7, #8]
 8001a1c:	0a1b      	lsrs	r3, r3, #8
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	b2da      	uxtb	r2, r3
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a28:	69fa      	ldr	r2, [r7, #28]
 8001a2a:	69b9      	ldr	r1, [r7, #24]
 8001a2c:	68f8      	ldr	r0, [r7, #12]
 8001a2e:	f000 f883 	bl	8001b38 <I2C_WaitOnTXISFlagUntilTimeout>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e012      	b.n	8001a62 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001a3c:	893b      	ldrh	r3, [r7, #8]
 8001a3e:	b2da      	uxtb	r2, r3
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	2140      	movs	r1, #64	; 0x40
 8001a50:	68f8      	ldr	r0, [r7, #12]
 8001a52:	f000 f831 	bl	8001ab8 <I2C_WaitOnFlagUntilTimeout>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e000      	b.n	8001a62 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8001a60:	2300      	movs	r3, #0
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3710      	adds	r7, #16
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	80002000 	.word	0x80002000

08001a70 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	699b      	ldr	r3, [r3, #24]
 8001a7e:	f003 0302 	and.w	r3, r3, #2
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d103      	bne.n	8001a8e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	f003 0301 	and.w	r3, r3, #1
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d007      	beq.n	8001aac <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	699a      	ldr	r2, [r3, #24]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f042 0201 	orr.w	r2, r2, #1
 8001aaa:	619a      	str	r2, [r3, #24]
  }
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	603b      	str	r3, [r7, #0]
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ac8:	e022      	b.n	8001b10 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad0:	d01e      	beq.n	8001b10 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ad2:	f7fe fd31 	bl	8000538 <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	69bb      	ldr	r3, [r7, #24]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	683a      	ldr	r2, [r7, #0]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d302      	bcc.n	8001ae8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d113      	bne.n	8001b10 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aec:	f043 0220 	orr.w	r2, r3, #32
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2220      	movs	r2, #32
 8001af8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2200      	movs	r2, #0
 8001b00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2200      	movs	r2, #0
 8001b08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e00f      	b.n	8001b30 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	699a      	ldr	r2, [r3, #24]
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	68ba      	ldr	r2, [r7, #8]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	bf0c      	ite	eq
 8001b20:	2301      	moveq	r3, #1
 8001b22:	2300      	movne	r3, #0
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	461a      	mov	r2, r3
 8001b28:	79fb      	ldrb	r3, [r7, #7]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d0cd      	beq.n	8001aca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3710      	adds	r7, #16
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	60b9      	str	r1, [r7, #8]
 8001b42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001b44:	e02c      	b.n	8001ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	68b9      	ldr	r1, [r7, #8]
 8001b4a:	68f8      	ldr	r0, [r7, #12]
 8001b4c:	f000 f870 	bl	8001c30 <I2C_IsAcknowledgeFailed>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e02a      	b.n	8001bb0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b60:	d01e      	beq.n	8001ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b62:	f7fe fce9 	bl	8000538 <HAL_GetTick>
 8001b66:	4602      	mov	r2, r0
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	68ba      	ldr	r2, [r7, #8]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d302      	bcc.n	8001b78 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d113      	bne.n	8001ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7c:	f043 0220 	orr.w	r2, r3, #32
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2220      	movs	r2, #32
 8001b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	2200      	movs	r2, #0
 8001b98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e007      	b.n	8001bb0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	699b      	ldr	r3, [r3, #24]
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d1cb      	bne.n	8001b46 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001bae:	2300      	movs	r3, #0
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3710      	adds	r7, #16
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	60b9      	str	r1, [r7, #8]
 8001bc2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001bc4:	e028      	b.n	8001c18 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	68b9      	ldr	r1, [r7, #8]
 8001bca:	68f8      	ldr	r0, [r7, #12]
 8001bcc:	f000 f830 	bl	8001c30 <I2C_IsAcknowledgeFailed>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e026      	b.n	8001c28 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bda:	f7fe fcad 	bl	8000538 <HAL_GetTick>
 8001bde:	4602      	mov	r2, r0
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	68ba      	ldr	r2, [r7, #8]
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d302      	bcc.n	8001bf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d113      	bne.n	8001c18 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf4:	f043 0220 	orr.w	r2, r3, #32
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2220      	movs	r2, #32
 8001c00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2200      	movs	r2, #0
 8001c08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e007      	b.n	8001c28 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	699b      	ldr	r3, [r3, #24]
 8001c1e:	f003 0320 	and.w	r3, r3, #32
 8001c22:	2b20      	cmp	r3, #32
 8001c24:	d1cf      	bne.n	8001bc6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3710      	adds	r7, #16
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	f003 0310 	and.w	r3, r3, #16
 8001c46:	2b10      	cmp	r3, #16
 8001c48:	d151      	bne.n	8001cee <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c4a:	e022      	b.n	8001c92 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c52:	d01e      	beq.n	8001c92 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c54:	f7fe fc70 	bl	8000538 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	68ba      	ldr	r2, [r7, #8]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d302      	bcc.n	8001c6a <I2C_IsAcknowledgeFailed+0x3a>
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d113      	bne.n	8001c92 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c6e:	f043 0220 	orr.w	r2, r3, #32
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	2220      	movs	r2, #32
 8001c7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2200      	movs	r2, #0
 8001c82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e02e      	b.n	8001cf0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	699b      	ldr	r3, [r3, #24]
 8001c98:	f003 0320 	and.w	r3, r3, #32
 8001c9c:	2b20      	cmp	r3, #32
 8001c9e:	d1d5      	bne.n	8001c4c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2210      	movs	r2, #16
 8001ca6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2220      	movs	r2, #32
 8001cae:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001cb0:	68f8      	ldr	r0, [r7, #12]
 8001cb2:	f7ff fedd 	bl	8001a70 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	6859      	ldr	r1, [r3, #4]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b0d      	ldr	r3, [pc, #52]	; (8001cf8 <I2C_IsAcknowledgeFailed+0xc8>)
 8001cc2:	400b      	ands	r3, r1
 8001cc4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cca:	f043 0204 	orr.w	r2, r3, #4
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2220      	movs	r2, #32
 8001cd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e000      	b.n	8001cf0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001cee:	2300      	movs	r3, #0
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3710      	adds	r7, #16
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	fe00e800 	.word	0xfe00e800

08001cfc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	60f8      	str	r0, [r7, #12]
 8001d04:	607b      	str	r3, [r7, #4]
 8001d06:	460b      	mov	r3, r1
 8001d08:	817b      	strh	r3, [r7, #10]
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	685a      	ldr	r2, [r3, #4]
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	0d5b      	lsrs	r3, r3, #21
 8001d18:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001d1c:	4b0d      	ldr	r3, [pc, #52]	; (8001d54 <I2C_TransferConfig+0x58>)
 8001d1e:	430b      	orrs	r3, r1
 8001d20:	43db      	mvns	r3, r3
 8001d22:	ea02 0103 	and.w	r1, r2, r3
 8001d26:	897b      	ldrh	r3, [r7, #10]
 8001d28:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001d2c:	7a7b      	ldrb	r3, [r7, #9]
 8001d2e:	041b      	lsls	r3, r3, #16
 8001d30:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001d34:	431a      	orrs	r2, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	431a      	orrs	r2, r3
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	431a      	orrs	r2, r3
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	430a      	orrs	r2, r1
 8001d44:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001d46:	bf00      	nop
 8001d48:	3714      	adds	r7, #20
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	03ff63ff 	.word	0x03ff63ff

08001d58 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	2b20      	cmp	r3, #32
 8001d6c:	d138      	bne.n	8001de0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d101      	bne.n	8001d7c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001d78:	2302      	movs	r3, #2
 8001d7a:	e032      	b.n	8001de2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2224      	movs	r2, #36	; 0x24
 8001d88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f022 0201 	bic.w	r2, r2, #1
 8001d9a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001daa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	6819      	ldr	r1, [r3, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	683a      	ldr	r2, [r7, #0]
 8001db8:	430a      	orrs	r2, r1
 8001dba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f042 0201 	orr.w	r2, r2, #1
 8001dca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2220      	movs	r2, #32
 8001dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	e000      	b.n	8001de2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001de0:	2302      	movs	r3, #2
  }
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr

08001dee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001dee:	b480      	push	{r7}
 8001df0:	b085      	sub	sp, #20
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
 8001df6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	2b20      	cmp	r3, #32
 8001e02:	d139      	bne.n	8001e78 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d101      	bne.n	8001e12 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001e0e:	2302      	movs	r3, #2
 8001e10:	e033      	b.n	8001e7a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2201      	movs	r2, #1
 8001e16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2224      	movs	r2, #36	; 0x24
 8001e1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f022 0201 	bic.w	r2, r2, #1
 8001e30:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001e40:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	021b      	lsls	r3, r3, #8
 8001e46:	68fa      	ldr	r2, [r7, #12]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	68fa      	ldr	r2, [r7, #12]
 8001e52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f042 0201 	orr.w	r2, r2, #1
 8001e62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2220      	movs	r2, #32
 8001e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001e74:	2300      	movs	r3, #0
 8001e76:	e000      	b.n	8001e7a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001e78:	2302      	movs	r3, #2
  }
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3714      	adds	r7, #20
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
	...

08001e88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001e8c:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <HAL_PWREx_GetVoltageRange+0x18>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	40007000 	.word	0x40007000

08001ea4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001eb2:	d130      	bne.n	8001f16 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001eb4:	4b23      	ldr	r3, [pc, #140]	; (8001f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001ebc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ec0:	d038      	beq.n	8001f34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ec2:	4b20      	ldr	r3, [pc, #128]	; (8001f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001eca:	4a1e      	ldr	r2, [pc, #120]	; (8001f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ecc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ed0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ed2:	4b1d      	ldr	r3, [pc, #116]	; (8001f48 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	2232      	movs	r2, #50	; 0x32
 8001ed8:	fb02 f303 	mul.w	r3, r2, r3
 8001edc:	4a1b      	ldr	r2, [pc, #108]	; (8001f4c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001ede:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee2:	0c9b      	lsrs	r3, r3, #18
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ee8:	e002      	b.n	8001ef0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	3b01      	subs	r3, #1
 8001eee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ef0:	4b14      	ldr	r3, [pc, #80]	; (8001f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ef2:	695b      	ldr	r3, [r3, #20]
 8001ef4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ef8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001efc:	d102      	bne.n	8001f04 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d1f2      	bne.n	8001eea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f04:	4b0f      	ldr	r3, [pc, #60]	; (8001f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f06:	695b      	ldr	r3, [r3, #20]
 8001f08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f10:	d110      	bne.n	8001f34 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e00f      	b.n	8001f36 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f16:	4b0b      	ldr	r3, [pc, #44]	; (8001f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f22:	d007      	beq.n	8001f34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f24:	4b07      	ldr	r3, [pc, #28]	; (8001f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f2c:	4a05      	ldr	r2, [pc, #20]	; (8001f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f32:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3714      	adds	r7, #20
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	40007000 	.word	0x40007000
 8001f48:	20000040 	.word	0x20000040
 8001f4c:	431bde83 	.word	0x431bde83

08001f50 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b086      	sub	sp, #24
 8001f54:	af02      	add	r7, sp, #8
 8001f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001f58:	f7fe faee 	bl	8000538 <HAL_GetTick>
 8001f5c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d101      	bne.n	8001f68 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e063      	b.n	8002030 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d10b      	bne.n	8001f8c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f004 ff67 	bl	8006e50 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8001f82:	f241 3188 	movw	r1, #5000	; 0x1388
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f000 f858 	bl	800203c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	021a      	lsls	r2, r3, #8
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001faa:	9300      	str	r3, [sp, #0]
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2120      	movs	r1, #32
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 f850 	bl	8002058 <QSPI_WaitFlagStateUntilTimeout>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8001fbc:	7afb      	ldrb	r3, [r7, #11]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d131      	bne.n	8002026 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001fcc:	f023 0310 	bic.w	r3, r3, #16
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	6852      	ldr	r2, [r2, #4]
 8001fd4:	0611      	lsls	r1, r2, #24
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	68d2      	ldr	r2, [r2, #12]
 8001fda:	4311      	orrs	r1, r2
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	6812      	ldr	r2, [r2, #0]
 8001fe0:	430b      	orrs	r3, r1
 8001fe2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	4b13      	ldr	r3, [pc, #76]	; (8002038 <HAL_QSPI_Init+0xe8>)
 8001fec:	4013      	ands	r3, r2
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	6912      	ldr	r2, [r2, #16]
 8001ff2:	0411      	lsls	r1, r2, #16
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6952      	ldr	r2, [r2, #20]
 8001ff8:	4311      	orrs	r1, r2
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	6992      	ldr	r2, [r2, #24]
 8001ffe:	4311      	orrs	r1, r2
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	6812      	ldr	r2, [r2, #0]
 8002004:	430b      	orrs	r3, r1
 8002006:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f042 0201 	orr.w	r2, r2, #1
 8002016:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2201      	movs	r2, #1
 8002022:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800202e:	7afb      	ldrb	r3, [r7, #11]
}
 8002030:	4618      	mov	r0, r3
 8002032:	3710      	adds	r7, #16
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	ffe0f8fe 	.word	0xffe0f8fe

0800203c <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	683a      	ldr	r2, [r7, #0]
 800204a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	603b      	str	r3, [r7, #0]
 8002064:	4613      	mov	r3, r2
 8002066:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8002068:	e01a      	b.n	80020a0 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002070:	d016      	beq.n	80020a0 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002072:	f7fe fa61 	bl	8000538 <HAL_GetTick>
 8002076:	4602      	mov	r2, r0
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	69ba      	ldr	r2, [r7, #24]
 800207e:	429a      	cmp	r2, r3
 8002080:	d302      	bcc.n	8002088 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d10b      	bne.n	80020a0 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2204      	movs	r2, #4
 800208c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002094:	f043 0201 	orr.w	r2, r3, #1
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e00e      	b.n	80020be <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	689a      	ldr	r2, [r3, #8]
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	4013      	ands	r3, r2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	bf14      	ite	ne
 80020ae:	2301      	movne	r3, #1
 80020b0:	2300      	moveq	r3, #0
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	461a      	mov	r2, r3
 80020b6:	79fb      	ldrb	r3, [r7, #7]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d1d6      	bne.n	800206a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
	...

080020c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b088      	sub	sp, #32
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e3d4      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020da:	4ba1      	ldr	r3, [pc, #644]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f003 030c 	and.w	r3, r3, #12
 80020e2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020e4:	4b9e      	ldr	r3, [pc, #632]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	f003 0303 	and.w	r3, r3, #3
 80020ec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0310 	and.w	r3, r3, #16
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f000 80e4 	beq.w	80022c4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d007      	beq.n	8002112 <HAL_RCC_OscConfig+0x4a>
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	2b0c      	cmp	r3, #12
 8002106:	f040 808b 	bne.w	8002220 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	2b01      	cmp	r3, #1
 800210e:	f040 8087 	bne.w	8002220 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002112:	4b93      	ldr	r3, [pc, #588]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d005      	beq.n	800212a <HAL_RCC_OscConfig+0x62>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	699b      	ldr	r3, [r3, #24]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e3ac      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6a1a      	ldr	r2, [r3, #32]
 800212e:	4b8c      	ldr	r3, [pc, #560]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0308 	and.w	r3, r3, #8
 8002136:	2b00      	cmp	r3, #0
 8002138:	d004      	beq.n	8002144 <HAL_RCC_OscConfig+0x7c>
 800213a:	4b89      	ldr	r3, [pc, #548]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002142:	e005      	b.n	8002150 <HAL_RCC_OscConfig+0x88>
 8002144:	4b86      	ldr	r3, [pc, #536]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002146:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800214a:	091b      	lsrs	r3, r3, #4
 800214c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002150:	4293      	cmp	r3, r2
 8002152:	d223      	bcs.n	800219c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a1b      	ldr	r3, [r3, #32]
 8002158:	4618      	mov	r0, r3
 800215a:	f000 fd71 	bl	8002c40 <RCC_SetFlashLatencyFromMSIRange>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e38d      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002168:	4b7d      	ldr	r3, [pc, #500]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a7c      	ldr	r2, [pc, #496]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 800216e:	f043 0308 	orr.w	r3, r3, #8
 8002172:	6013      	str	r3, [r2, #0]
 8002174:	4b7a      	ldr	r3, [pc, #488]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	4977      	ldr	r1, [pc, #476]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002182:	4313      	orrs	r3, r2
 8002184:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002186:	4b76      	ldr	r3, [pc, #472]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	69db      	ldr	r3, [r3, #28]
 8002192:	021b      	lsls	r3, r3, #8
 8002194:	4972      	ldr	r1, [pc, #456]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002196:	4313      	orrs	r3, r2
 8002198:	604b      	str	r3, [r1, #4]
 800219a:	e025      	b.n	80021e8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800219c:	4b70      	ldr	r3, [pc, #448]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a6f      	ldr	r2, [pc, #444]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 80021a2:	f043 0308 	orr.w	r3, r3, #8
 80021a6:	6013      	str	r3, [r2, #0]
 80021a8:	4b6d      	ldr	r3, [pc, #436]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6a1b      	ldr	r3, [r3, #32]
 80021b4:	496a      	ldr	r1, [pc, #424]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 80021b6:	4313      	orrs	r3, r2
 80021b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021ba:	4b69      	ldr	r3, [pc, #420]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	021b      	lsls	r3, r3, #8
 80021c8:	4965      	ldr	r1, [pc, #404]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 80021ca:	4313      	orrs	r3, r2
 80021cc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021ce:	69bb      	ldr	r3, [r7, #24]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d109      	bne.n	80021e8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6a1b      	ldr	r3, [r3, #32]
 80021d8:	4618      	mov	r0, r3
 80021da:	f000 fd31 	bl	8002c40 <RCC_SetFlashLatencyFromMSIRange>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e34d      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021e8:	f000 fc36 	bl	8002a58 <HAL_RCC_GetSysClockFreq>
 80021ec:	4601      	mov	r1, r0
 80021ee:	4b5c      	ldr	r3, [pc, #368]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	091b      	lsrs	r3, r3, #4
 80021f4:	f003 030f 	and.w	r3, r3, #15
 80021f8:	4a5a      	ldr	r2, [pc, #360]	; (8002364 <HAL_RCC_OscConfig+0x29c>)
 80021fa:	5cd3      	ldrb	r3, [r2, r3]
 80021fc:	f003 031f 	and.w	r3, r3, #31
 8002200:	fa21 f303 	lsr.w	r3, r1, r3
 8002204:	4a58      	ldr	r2, [pc, #352]	; (8002368 <HAL_RCC_OscConfig+0x2a0>)
 8002206:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002208:	4b58      	ldr	r3, [pc, #352]	; (800236c <HAL_RCC_OscConfig+0x2a4>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f004 fecb 	bl	8006fa8 <HAL_InitTick>
 8002212:	4603      	mov	r3, r0
 8002214:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002216:	7bfb      	ldrb	r3, [r7, #15]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d052      	beq.n	80022c2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800221c:	7bfb      	ldrb	r3, [r7, #15]
 800221e:	e331      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d032      	beq.n	800228e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002228:	4b4d      	ldr	r3, [pc, #308]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a4c      	ldr	r2, [pc, #304]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 800222e:	f043 0301 	orr.w	r3, r3, #1
 8002232:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002234:	f7fe f980 	bl	8000538 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800223c:	f7fe f97c 	bl	8000538 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e31a      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800224e:	4b44      	ldr	r3, [pc, #272]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	2b00      	cmp	r3, #0
 8002258:	d0f0      	beq.n	800223c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800225a:	4b41      	ldr	r3, [pc, #260]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a40      	ldr	r2, [pc, #256]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002260:	f043 0308 	orr.w	r3, r3, #8
 8002264:	6013      	str	r3, [r2, #0]
 8002266:	4b3e      	ldr	r3, [pc, #248]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a1b      	ldr	r3, [r3, #32]
 8002272:	493b      	ldr	r1, [pc, #236]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002274:	4313      	orrs	r3, r2
 8002276:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002278:	4b39      	ldr	r3, [pc, #228]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	69db      	ldr	r3, [r3, #28]
 8002284:	021b      	lsls	r3, r3, #8
 8002286:	4936      	ldr	r1, [pc, #216]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002288:	4313      	orrs	r3, r2
 800228a:	604b      	str	r3, [r1, #4]
 800228c:	e01a      	b.n	80022c4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800228e:	4b34      	ldr	r3, [pc, #208]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a33      	ldr	r2, [pc, #204]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002294:	f023 0301 	bic.w	r3, r3, #1
 8002298:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800229a:	f7fe f94d 	bl	8000538 <HAL_GetTick>
 800229e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022a0:	e008      	b.n	80022b4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022a2:	f7fe f949 	bl	8000538 <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d901      	bls.n	80022b4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e2e7      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022b4:	4b2a      	ldr	r3, [pc, #168]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0302 	and.w	r3, r3, #2
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d1f0      	bne.n	80022a2 <HAL_RCC_OscConfig+0x1da>
 80022c0:	e000      	b.n	80022c4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022c2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 0301 	and.w	r3, r3, #1
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d074      	beq.n	80023ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	2b08      	cmp	r3, #8
 80022d4:	d005      	beq.n	80022e2 <HAL_RCC_OscConfig+0x21a>
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	2b0c      	cmp	r3, #12
 80022da:	d10e      	bne.n	80022fa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	2b03      	cmp	r3, #3
 80022e0:	d10b      	bne.n	80022fa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022e2:	4b1f      	ldr	r3, [pc, #124]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d064      	beq.n	80023b8 <HAL_RCC_OscConfig+0x2f0>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d160      	bne.n	80023b8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e2c4      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002302:	d106      	bne.n	8002312 <HAL_RCC_OscConfig+0x24a>
 8002304:	4b16      	ldr	r3, [pc, #88]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a15      	ldr	r2, [pc, #84]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 800230a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800230e:	6013      	str	r3, [r2, #0]
 8002310:	e01d      	b.n	800234e <HAL_RCC_OscConfig+0x286>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800231a:	d10c      	bne.n	8002336 <HAL_RCC_OscConfig+0x26e>
 800231c:	4b10      	ldr	r3, [pc, #64]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a0f      	ldr	r2, [pc, #60]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002322:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002326:	6013      	str	r3, [r2, #0]
 8002328:	4b0d      	ldr	r3, [pc, #52]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a0c      	ldr	r2, [pc, #48]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 800232e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002332:	6013      	str	r3, [r2, #0]
 8002334:	e00b      	b.n	800234e <HAL_RCC_OscConfig+0x286>
 8002336:	4b0a      	ldr	r3, [pc, #40]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a09      	ldr	r2, [pc, #36]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 800233c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002340:	6013      	str	r3, [r2, #0]
 8002342:	4b07      	ldr	r3, [pc, #28]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a06      	ldr	r2, [pc, #24]	; (8002360 <HAL_RCC_OscConfig+0x298>)
 8002348:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800234c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d01c      	beq.n	8002390 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002356:	f7fe f8ef 	bl	8000538 <HAL_GetTick>
 800235a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800235c:	e011      	b.n	8002382 <HAL_RCC_OscConfig+0x2ba>
 800235e:	bf00      	nop
 8002360:	40021000 	.word	0x40021000
 8002364:	0800735c 	.word	0x0800735c
 8002368:	20000040 	.word	0x20000040
 800236c:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002370:	f7fe f8e2 	bl	8000538 <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	2b64      	cmp	r3, #100	; 0x64
 800237c:	d901      	bls.n	8002382 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e280      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002382:	4baf      	ldr	r3, [pc, #700]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d0f0      	beq.n	8002370 <HAL_RCC_OscConfig+0x2a8>
 800238e:	e014      	b.n	80023ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002390:	f7fe f8d2 	bl	8000538 <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002396:	e008      	b.n	80023aa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002398:	f7fe f8ce 	bl	8000538 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	2b64      	cmp	r3, #100	; 0x64
 80023a4:	d901      	bls.n	80023aa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e26c      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023aa:	4ba5      	ldr	r3, [pc, #660]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1f0      	bne.n	8002398 <HAL_RCC_OscConfig+0x2d0>
 80023b6:	e000      	b.n	80023ba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d060      	beq.n	8002488 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	d005      	beq.n	80023d8 <HAL_RCC_OscConfig+0x310>
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	2b0c      	cmp	r3, #12
 80023d0:	d119      	bne.n	8002406 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d116      	bne.n	8002406 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023d8:	4b99      	ldr	r3, [pc, #612]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d005      	beq.n	80023f0 <HAL_RCC_OscConfig+0x328>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d101      	bne.n	80023f0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e249      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023f0:	4b93      	ldr	r3, [pc, #588]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	691b      	ldr	r3, [r3, #16]
 80023fc:	061b      	lsls	r3, r3, #24
 80023fe:	4990      	ldr	r1, [pc, #576]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 8002400:	4313      	orrs	r3, r2
 8002402:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002404:	e040      	b.n	8002488 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d023      	beq.n	8002456 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800240e:	4b8c      	ldr	r3, [pc, #560]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a8b      	ldr	r2, [pc, #556]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 8002414:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002418:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800241a:	f7fe f88d 	bl	8000538 <HAL_GetTick>
 800241e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002420:	e008      	b.n	8002434 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002422:	f7fe f889 	bl	8000538 <HAL_GetTick>
 8002426:	4602      	mov	r2, r0
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	2b02      	cmp	r3, #2
 800242e:	d901      	bls.n	8002434 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002430:	2303      	movs	r3, #3
 8002432:	e227      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002434:	4b82      	ldr	r3, [pc, #520]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800243c:	2b00      	cmp	r3, #0
 800243e:	d0f0      	beq.n	8002422 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002440:	4b7f      	ldr	r3, [pc, #508]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	691b      	ldr	r3, [r3, #16]
 800244c:	061b      	lsls	r3, r3, #24
 800244e:	497c      	ldr	r1, [pc, #496]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 8002450:	4313      	orrs	r3, r2
 8002452:	604b      	str	r3, [r1, #4]
 8002454:	e018      	b.n	8002488 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002456:	4b7a      	ldr	r3, [pc, #488]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a79      	ldr	r2, [pc, #484]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 800245c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002460:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002462:	f7fe f869 	bl	8000538 <HAL_GetTick>
 8002466:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002468:	e008      	b.n	800247c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800246a:	f7fe f865 	bl	8000538 <HAL_GetTick>
 800246e:	4602      	mov	r2, r0
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	1ad3      	subs	r3, r2, r3
 8002474:	2b02      	cmp	r3, #2
 8002476:	d901      	bls.n	800247c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002478:	2303      	movs	r3, #3
 800247a:	e203      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800247c:	4b70      	ldr	r3, [pc, #448]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002484:	2b00      	cmp	r3, #0
 8002486:	d1f0      	bne.n	800246a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0308 	and.w	r3, r3, #8
 8002490:	2b00      	cmp	r3, #0
 8002492:	d03c      	beq.n	800250e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	695b      	ldr	r3, [r3, #20]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d01c      	beq.n	80024d6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800249c:	4b68      	ldr	r3, [pc, #416]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 800249e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024a2:	4a67      	ldr	r2, [pc, #412]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 80024a4:	f043 0301 	orr.w	r3, r3, #1
 80024a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ac:	f7fe f844 	bl	8000538 <HAL_GetTick>
 80024b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024b2:	e008      	b.n	80024c6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024b4:	f7fe f840 	bl	8000538 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d901      	bls.n	80024c6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e1de      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024c6:	4b5e      	ldr	r3, [pc, #376]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 80024c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024cc:	f003 0302 	and.w	r3, r3, #2
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d0ef      	beq.n	80024b4 <HAL_RCC_OscConfig+0x3ec>
 80024d4:	e01b      	b.n	800250e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024d6:	4b5a      	ldr	r3, [pc, #360]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 80024d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024dc:	4a58      	ldr	r2, [pc, #352]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 80024de:	f023 0301 	bic.w	r3, r3, #1
 80024e2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024e6:	f7fe f827 	bl	8000538 <HAL_GetTick>
 80024ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024ec:	e008      	b.n	8002500 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024ee:	f7fe f823 	bl	8000538 <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d901      	bls.n	8002500 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e1c1      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002500:	4b4f      	ldr	r3, [pc, #316]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 8002502:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1ef      	bne.n	80024ee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0304 	and.w	r3, r3, #4
 8002516:	2b00      	cmp	r3, #0
 8002518:	f000 80a6 	beq.w	8002668 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800251c:	2300      	movs	r3, #0
 800251e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002520:	4b47      	ldr	r3, [pc, #284]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 8002522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d10d      	bne.n	8002548 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800252c:	4b44      	ldr	r3, [pc, #272]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 800252e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002530:	4a43      	ldr	r2, [pc, #268]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 8002532:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002536:	6593      	str	r3, [r2, #88]	; 0x58
 8002538:	4b41      	ldr	r3, [pc, #260]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 800253a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800253c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002540:	60bb      	str	r3, [r7, #8]
 8002542:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002544:	2301      	movs	r3, #1
 8002546:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002548:	4b3e      	ldr	r3, [pc, #248]	; (8002644 <HAL_RCC_OscConfig+0x57c>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002550:	2b00      	cmp	r3, #0
 8002552:	d118      	bne.n	8002586 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002554:	4b3b      	ldr	r3, [pc, #236]	; (8002644 <HAL_RCC_OscConfig+0x57c>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a3a      	ldr	r2, [pc, #232]	; (8002644 <HAL_RCC_OscConfig+0x57c>)
 800255a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800255e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002560:	f7fd ffea 	bl	8000538 <HAL_GetTick>
 8002564:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002568:	f7fd ffe6 	bl	8000538 <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b02      	cmp	r3, #2
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e184      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800257a:	4b32      	ldr	r3, [pc, #200]	; (8002644 <HAL_RCC_OscConfig+0x57c>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002582:	2b00      	cmp	r3, #0
 8002584:	d0f0      	beq.n	8002568 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	2b01      	cmp	r3, #1
 800258c:	d108      	bne.n	80025a0 <HAL_RCC_OscConfig+0x4d8>
 800258e:	4b2c      	ldr	r3, [pc, #176]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 8002590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002594:	4a2a      	ldr	r2, [pc, #168]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 8002596:	f043 0301 	orr.w	r3, r3, #1
 800259a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800259e:	e024      	b.n	80025ea <HAL_RCC_OscConfig+0x522>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	2b05      	cmp	r3, #5
 80025a6:	d110      	bne.n	80025ca <HAL_RCC_OscConfig+0x502>
 80025a8:	4b25      	ldr	r3, [pc, #148]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 80025aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ae:	4a24      	ldr	r2, [pc, #144]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 80025b0:	f043 0304 	orr.w	r3, r3, #4
 80025b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025b8:	4b21      	ldr	r3, [pc, #132]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 80025ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025be:	4a20      	ldr	r2, [pc, #128]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 80025c0:	f043 0301 	orr.w	r3, r3, #1
 80025c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025c8:	e00f      	b.n	80025ea <HAL_RCC_OscConfig+0x522>
 80025ca:	4b1d      	ldr	r3, [pc, #116]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 80025cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025d0:	4a1b      	ldr	r2, [pc, #108]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 80025d2:	f023 0301 	bic.w	r3, r3, #1
 80025d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025da:	4b19      	ldr	r3, [pc, #100]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 80025dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025e0:	4a17      	ldr	r2, [pc, #92]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 80025e2:	f023 0304 	bic.w	r3, r3, #4
 80025e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d016      	beq.n	8002620 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025f2:	f7fd ffa1 	bl	8000538 <HAL_GetTick>
 80025f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025f8:	e00a      	b.n	8002610 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025fa:	f7fd ff9d 	bl	8000538 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	f241 3288 	movw	r2, #5000	; 0x1388
 8002608:	4293      	cmp	r3, r2
 800260a:	d901      	bls.n	8002610 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e139      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002610:	4b0b      	ldr	r3, [pc, #44]	; (8002640 <HAL_RCC_OscConfig+0x578>)
 8002612:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d0ed      	beq.n	80025fa <HAL_RCC_OscConfig+0x532>
 800261e:	e01a      	b.n	8002656 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002620:	f7fd ff8a 	bl	8000538 <HAL_GetTick>
 8002624:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002626:	e00f      	b.n	8002648 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002628:	f7fd ff86 	bl	8000538 <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	f241 3288 	movw	r2, #5000	; 0x1388
 8002636:	4293      	cmp	r3, r2
 8002638:	d906      	bls.n	8002648 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e122      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
 800263e:	bf00      	nop
 8002640:	40021000 	.word	0x40021000
 8002644:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002648:	4b90      	ldr	r3, [pc, #576]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 800264a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1e8      	bne.n	8002628 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002656:	7ffb      	ldrb	r3, [r7, #31]
 8002658:	2b01      	cmp	r3, #1
 800265a:	d105      	bne.n	8002668 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800265c:	4b8b      	ldr	r3, [pc, #556]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 800265e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002660:	4a8a      	ldr	r2, [pc, #552]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 8002662:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002666:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800266c:	2b00      	cmp	r3, #0
 800266e:	f000 8108 	beq.w	8002882 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002676:	2b02      	cmp	r3, #2
 8002678:	f040 80d0 	bne.w	800281c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800267c:	4b83      	ldr	r3, [pc, #524]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	f003 0203 	and.w	r2, r3, #3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800268c:	429a      	cmp	r2, r3
 800268e:	d130      	bne.n	80026f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269a:	3b01      	subs	r3, #1
 800269c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800269e:	429a      	cmp	r2, r3
 80026a0:	d127      	bne.n	80026f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d11f      	bne.n	80026f2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80026bc:	2a07      	cmp	r2, #7
 80026be:	bf14      	ite	ne
 80026c0:	2201      	movne	r2, #1
 80026c2:	2200      	moveq	r2, #0
 80026c4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d113      	bne.n	80026f2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026d4:	085b      	lsrs	r3, r3, #1
 80026d6:	3b01      	subs	r3, #1
 80026d8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026da:	429a      	cmp	r2, r3
 80026dc:	d109      	bne.n	80026f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e8:	085b      	lsrs	r3, r3, #1
 80026ea:	3b01      	subs	r3, #1
 80026ec:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d06e      	beq.n	80027d0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	2b0c      	cmp	r3, #12
 80026f6:	d069      	beq.n	80027cc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80026f8:	4b64      	ldr	r3, [pc, #400]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d105      	bne.n	8002710 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002704:	4b61      	ldr	r3, [pc, #388]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d001      	beq.n	8002714 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e0b7      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002714:	4b5d      	ldr	r3, [pc, #372]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a5c      	ldr	r2, [pc, #368]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 800271a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800271e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002720:	f7fd ff0a 	bl	8000538 <HAL_GetTick>
 8002724:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002726:	e008      	b.n	800273a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002728:	f7fd ff06 	bl	8000538 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d901      	bls.n	800273a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e0a4      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800273a:	4b54      	ldr	r3, [pc, #336]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1f0      	bne.n	8002728 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002746:	4b51      	ldr	r3, [pc, #324]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 8002748:	68da      	ldr	r2, [r3, #12]
 800274a:	4b51      	ldr	r3, [pc, #324]	; (8002890 <HAL_RCC_OscConfig+0x7c8>)
 800274c:	4013      	ands	r3, r2
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002756:	3a01      	subs	r2, #1
 8002758:	0112      	lsls	r2, r2, #4
 800275a:	4311      	orrs	r1, r2
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002760:	0212      	lsls	r2, r2, #8
 8002762:	4311      	orrs	r1, r2
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002768:	0852      	lsrs	r2, r2, #1
 800276a:	3a01      	subs	r2, #1
 800276c:	0552      	lsls	r2, r2, #21
 800276e:	4311      	orrs	r1, r2
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002774:	0852      	lsrs	r2, r2, #1
 8002776:	3a01      	subs	r2, #1
 8002778:	0652      	lsls	r2, r2, #25
 800277a:	4311      	orrs	r1, r2
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002780:	0912      	lsrs	r2, r2, #4
 8002782:	0452      	lsls	r2, r2, #17
 8002784:	430a      	orrs	r2, r1
 8002786:	4941      	ldr	r1, [pc, #260]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 8002788:	4313      	orrs	r3, r2
 800278a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800278c:	4b3f      	ldr	r3, [pc, #252]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a3e      	ldr	r2, [pc, #248]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 8002792:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002796:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002798:	4b3c      	ldr	r3, [pc, #240]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	4a3b      	ldr	r2, [pc, #236]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 800279e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027a4:	f7fd fec8 	bl	8000538 <HAL_GetTick>
 80027a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027aa:	e008      	b.n	80027be <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ac:	f7fd fec4 	bl	8000538 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d901      	bls.n	80027be <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e062      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027be:	4b33      	ldr	r3, [pc, #204]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d0f0      	beq.n	80027ac <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027ca:	e05a      	b.n	8002882 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e059      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027d0:	4b2e      	ldr	r3, [pc, #184]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d152      	bne.n	8002882 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80027dc:	4b2b      	ldr	r3, [pc, #172]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a2a      	ldr	r2, [pc, #168]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 80027e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027e8:	4b28      	ldr	r3, [pc, #160]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	4a27      	ldr	r2, [pc, #156]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 80027ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80027f4:	f7fd fea0 	bl	8000538 <HAL_GetTick>
 80027f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027fc:	f7fd fe9c 	bl	8000538 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e03a      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800280e:	4b1f      	ldr	r3, [pc, #124]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d0f0      	beq.n	80027fc <HAL_RCC_OscConfig+0x734>
 800281a:	e032      	b.n	8002882 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	2b0c      	cmp	r3, #12
 8002820:	d02d      	beq.n	800287e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002822:	4b1a      	ldr	r3, [pc, #104]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a19      	ldr	r2, [pc, #100]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 8002828:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800282c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800282e:	4b17      	ldr	r3, [pc, #92]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d105      	bne.n	8002846 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800283a:	4b14      	ldr	r3, [pc, #80]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	4a13      	ldr	r2, [pc, #76]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 8002840:	f023 0303 	bic.w	r3, r3, #3
 8002844:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002846:	4b11      	ldr	r3, [pc, #68]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	4a10      	ldr	r2, [pc, #64]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 800284c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002850:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002854:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002856:	f7fd fe6f 	bl	8000538 <HAL_GetTick>
 800285a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800285c:	e008      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800285e:	f7fd fe6b 	bl	8000538 <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	2b02      	cmp	r3, #2
 800286a:	d901      	bls.n	8002870 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800286c:	2303      	movs	r3, #3
 800286e:	e009      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002870:	4b06      	ldr	r3, [pc, #24]	; (800288c <HAL_RCC_OscConfig+0x7c4>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1f0      	bne.n	800285e <HAL_RCC_OscConfig+0x796>
 800287c:	e001      	b.n	8002882 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e000      	b.n	8002884 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	3720      	adds	r7, #32
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	40021000 	.word	0x40021000
 8002890:	f99d808c 	.word	0xf99d808c

08002894 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d101      	bne.n	80028a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e0c8      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028a8:	4b66      	ldr	r3, [pc, #408]	; (8002a44 <HAL_RCC_ClockConfig+0x1b0>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0307 	and.w	r3, r3, #7
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d910      	bls.n	80028d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028b6:	4b63      	ldr	r3, [pc, #396]	; (8002a44 <HAL_RCC_ClockConfig+0x1b0>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f023 0207 	bic.w	r2, r3, #7
 80028be:	4961      	ldr	r1, [pc, #388]	; (8002a44 <HAL_RCC_ClockConfig+0x1b0>)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028c6:	4b5f      	ldr	r3, [pc, #380]	; (8002a44 <HAL_RCC_ClockConfig+0x1b0>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0307 	and.w	r3, r3, #7
 80028ce:	683a      	ldr	r2, [r7, #0]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d001      	beq.n	80028d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e0b0      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0301 	and.w	r3, r3, #1
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d04c      	beq.n	800297e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	2b03      	cmp	r3, #3
 80028ea:	d107      	bne.n	80028fc <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ec:	4b56      	ldr	r3, [pc, #344]	; (8002a48 <HAL_RCC_ClockConfig+0x1b4>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d121      	bne.n	800293c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e09e      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	2b02      	cmp	r3, #2
 8002902:	d107      	bne.n	8002914 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002904:	4b50      	ldr	r3, [pc, #320]	; (8002a48 <HAL_RCC_ClockConfig+0x1b4>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d115      	bne.n	800293c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e092      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d107      	bne.n	800292c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800291c:	4b4a      	ldr	r3, [pc, #296]	; (8002a48 <HAL_RCC_ClockConfig+0x1b4>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0302 	and.w	r3, r3, #2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d109      	bne.n	800293c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e086      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800292c:	4b46      	ldr	r3, [pc, #280]	; (8002a48 <HAL_RCC_ClockConfig+0x1b4>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002934:	2b00      	cmp	r3, #0
 8002936:	d101      	bne.n	800293c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e07e      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800293c:	4b42      	ldr	r3, [pc, #264]	; (8002a48 <HAL_RCC_ClockConfig+0x1b4>)
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f023 0203 	bic.w	r2, r3, #3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	493f      	ldr	r1, [pc, #252]	; (8002a48 <HAL_RCC_ClockConfig+0x1b4>)
 800294a:	4313      	orrs	r3, r2
 800294c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800294e:	f7fd fdf3 	bl	8000538 <HAL_GetTick>
 8002952:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002954:	e00a      	b.n	800296c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002956:	f7fd fdef 	bl	8000538 <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	f241 3288 	movw	r2, #5000	; 0x1388
 8002964:	4293      	cmp	r3, r2
 8002966:	d901      	bls.n	800296c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002968:	2303      	movs	r3, #3
 800296a:	e066      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800296c:	4b36      	ldr	r3, [pc, #216]	; (8002a48 <HAL_RCC_ClockConfig+0x1b4>)
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f003 020c 	and.w	r2, r3, #12
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	429a      	cmp	r2, r3
 800297c:	d1eb      	bne.n	8002956 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0302 	and.w	r3, r3, #2
 8002986:	2b00      	cmp	r3, #0
 8002988:	d008      	beq.n	800299c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800298a:	4b2f      	ldr	r3, [pc, #188]	; (8002a48 <HAL_RCC_ClockConfig+0x1b4>)
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	492c      	ldr	r1, [pc, #176]	; (8002a48 <HAL_RCC_ClockConfig+0x1b4>)
 8002998:	4313      	orrs	r3, r2
 800299a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800299c:	4b29      	ldr	r3, [pc, #164]	; (8002a44 <HAL_RCC_ClockConfig+0x1b0>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0307 	and.w	r3, r3, #7
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d210      	bcs.n	80029cc <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029aa:	4b26      	ldr	r3, [pc, #152]	; (8002a44 <HAL_RCC_ClockConfig+0x1b0>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f023 0207 	bic.w	r2, r3, #7
 80029b2:	4924      	ldr	r1, [pc, #144]	; (8002a44 <HAL_RCC_ClockConfig+0x1b0>)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ba:	4b22      	ldr	r3, [pc, #136]	; (8002a44 <HAL_RCC_ClockConfig+0x1b0>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0307 	and.w	r3, r3, #7
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d001      	beq.n	80029cc <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e036      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0304 	and.w	r3, r3, #4
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d008      	beq.n	80029ea <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029d8:	4b1b      	ldr	r3, [pc, #108]	; (8002a48 <HAL_RCC_ClockConfig+0x1b4>)
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	4918      	ldr	r1, [pc, #96]	; (8002a48 <HAL_RCC_ClockConfig+0x1b4>)
 80029e6:	4313      	orrs	r3, r2
 80029e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0308 	and.w	r3, r3, #8
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d009      	beq.n	8002a0a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029f6:	4b14      	ldr	r3, [pc, #80]	; (8002a48 <HAL_RCC_ClockConfig+0x1b4>)
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	00db      	lsls	r3, r3, #3
 8002a04:	4910      	ldr	r1, [pc, #64]	; (8002a48 <HAL_RCC_ClockConfig+0x1b4>)
 8002a06:	4313      	orrs	r3, r2
 8002a08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a0a:	f000 f825 	bl	8002a58 <HAL_RCC_GetSysClockFreq>
 8002a0e:	4601      	mov	r1, r0
 8002a10:	4b0d      	ldr	r3, [pc, #52]	; (8002a48 <HAL_RCC_ClockConfig+0x1b4>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	091b      	lsrs	r3, r3, #4
 8002a16:	f003 030f 	and.w	r3, r3, #15
 8002a1a:	4a0c      	ldr	r2, [pc, #48]	; (8002a4c <HAL_RCC_ClockConfig+0x1b8>)
 8002a1c:	5cd3      	ldrb	r3, [r2, r3]
 8002a1e:	f003 031f 	and.w	r3, r3, #31
 8002a22:	fa21 f303 	lsr.w	r3, r1, r3
 8002a26:	4a0a      	ldr	r2, [pc, #40]	; (8002a50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002a2a:	4b0a      	ldr	r3, [pc, #40]	; (8002a54 <HAL_RCC_ClockConfig+0x1c0>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f004 faba 	bl	8006fa8 <HAL_InitTick>
 8002a34:	4603      	mov	r3, r0
 8002a36:	72fb      	strb	r3, [r7, #11]

  return status;
 8002a38:	7afb      	ldrb	r3, [r7, #11]
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40022000 	.word	0x40022000
 8002a48:	40021000 	.word	0x40021000
 8002a4c:	0800735c 	.word	0x0800735c
 8002a50:	20000040 	.word	0x20000040
 8002a54:	20000000 	.word	0x20000000

08002a58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b089      	sub	sp, #36	; 0x24
 8002a5c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	61fb      	str	r3, [r7, #28]
 8002a62:	2300      	movs	r3, #0
 8002a64:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a66:	4b3d      	ldr	r3, [pc, #244]	; (8002b5c <HAL_RCC_GetSysClockFreq+0x104>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 030c 	and.w	r3, r3, #12
 8002a6e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a70:	4b3a      	ldr	r3, [pc, #232]	; (8002b5c <HAL_RCC_GetSysClockFreq+0x104>)
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	f003 0303 	and.w	r3, r3, #3
 8002a78:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d005      	beq.n	8002a8c <HAL_RCC_GetSysClockFreq+0x34>
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	2b0c      	cmp	r3, #12
 8002a84:	d121      	bne.n	8002aca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d11e      	bne.n	8002aca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002a8c:	4b33      	ldr	r3, [pc, #204]	; (8002b5c <HAL_RCC_GetSysClockFreq+0x104>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0308 	and.w	r3, r3, #8
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d107      	bne.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002a98:	4b30      	ldr	r3, [pc, #192]	; (8002b5c <HAL_RCC_GetSysClockFreq+0x104>)
 8002a9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a9e:	0a1b      	lsrs	r3, r3, #8
 8002aa0:	f003 030f 	and.w	r3, r3, #15
 8002aa4:	61fb      	str	r3, [r7, #28]
 8002aa6:	e005      	b.n	8002ab4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002aa8:	4b2c      	ldr	r3, [pc, #176]	; (8002b5c <HAL_RCC_GetSysClockFreq+0x104>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	091b      	lsrs	r3, r3, #4
 8002aae:	f003 030f 	and.w	r3, r3, #15
 8002ab2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002ab4:	4a2a      	ldr	r2, [pc, #168]	; (8002b60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002abc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d10d      	bne.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ac8:	e00a      	b.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	2b04      	cmp	r3, #4
 8002ace:	d102      	bne.n	8002ad6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ad0:	4b24      	ldr	r3, [pc, #144]	; (8002b64 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002ad2:	61bb      	str	r3, [r7, #24]
 8002ad4:	e004      	b.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	2b08      	cmp	r3, #8
 8002ada:	d101      	bne.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002adc:	4b22      	ldr	r3, [pc, #136]	; (8002b68 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ade:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	2b0c      	cmp	r3, #12
 8002ae4:	d133      	bne.n	8002b4e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ae6:	4b1d      	ldr	r3, [pc, #116]	; (8002b5c <HAL_RCC_GetSysClockFreq+0x104>)
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	f003 0303 	and.w	r3, r3, #3
 8002aee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d002      	beq.n	8002afc <HAL_RCC_GetSysClockFreq+0xa4>
 8002af6:	2b03      	cmp	r3, #3
 8002af8:	d003      	beq.n	8002b02 <HAL_RCC_GetSysClockFreq+0xaa>
 8002afa:	e005      	b.n	8002b08 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002afc:	4b19      	ldr	r3, [pc, #100]	; (8002b64 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002afe:	617b      	str	r3, [r7, #20]
      break;
 8002b00:	e005      	b.n	8002b0e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002b02:	4b19      	ldr	r3, [pc, #100]	; (8002b68 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b04:	617b      	str	r3, [r7, #20]
      break;
 8002b06:	e002      	b.n	8002b0e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	617b      	str	r3, [r7, #20]
      break;
 8002b0c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b0e:	4b13      	ldr	r3, [pc, #76]	; (8002b5c <HAL_RCC_GetSysClockFreq+0x104>)
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	091b      	lsrs	r3, r3, #4
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	3301      	adds	r3, #1
 8002b1a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b1c:	4b0f      	ldr	r3, [pc, #60]	; (8002b5c <HAL_RCC_GetSysClockFreq+0x104>)
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	0a1b      	lsrs	r3, r3, #8
 8002b22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	fb02 f203 	mul.w	r2, r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b32:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b34:	4b09      	ldr	r3, [pc, #36]	; (8002b5c <HAL_RCC_GetSysClockFreq+0x104>)
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	0e5b      	lsrs	r3, r3, #25
 8002b3a:	f003 0303 	and.w	r3, r3, #3
 8002b3e:	3301      	adds	r3, #1
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002b44:	697a      	ldr	r2, [r7, #20]
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b4c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002b4e:	69bb      	ldr	r3, [r7, #24]
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3724      	adds	r7, #36	; 0x24
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	08007374 	.word	0x08007374
 8002b64:	00f42400 	.word	0x00f42400
 8002b68:	007a1200 	.word	0x007a1200

08002b6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b70:	4b03      	ldr	r3, [pc, #12]	; (8002b80 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b72:	681b      	ldr	r3, [r3, #0]
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	20000040 	.word	0x20000040

08002b84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002b88:	f7ff fff0 	bl	8002b6c <HAL_RCC_GetHCLKFreq>
 8002b8c:	4601      	mov	r1, r0
 8002b8e:	4b06      	ldr	r3, [pc, #24]	; (8002ba8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	0a1b      	lsrs	r3, r3, #8
 8002b94:	f003 0307 	and.w	r3, r3, #7
 8002b98:	4a04      	ldr	r2, [pc, #16]	; (8002bac <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b9a:	5cd3      	ldrb	r3, [r2, r3]
 8002b9c:	f003 031f 	and.w	r3, r3, #31
 8002ba0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40021000 	.word	0x40021000
 8002bac:	0800736c 	.word	0x0800736c

08002bb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002bb4:	f7ff ffda 	bl	8002b6c <HAL_RCC_GetHCLKFreq>
 8002bb8:	4601      	mov	r1, r0
 8002bba:	4b06      	ldr	r3, [pc, #24]	; (8002bd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	0adb      	lsrs	r3, r3, #11
 8002bc0:	f003 0307 	and.w	r3, r3, #7
 8002bc4:	4a04      	ldr	r2, [pc, #16]	; (8002bd8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002bc6:	5cd3      	ldrb	r3, [r2, r3]
 8002bc8:	f003 031f 	and.w	r3, r3, #31
 8002bcc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	0800736c 	.word	0x0800736c

08002bdc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	220f      	movs	r2, #15
 8002bea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002bec:	4b12      	ldr	r3, [pc, #72]	; (8002c38 <HAL_RCC_GetClockConfig+0x5c>)
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f003 0203 	and.w	r2, r3, #3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002bf8:	4b0f      	ldr	r3, [pc, #60]	; (8002c38 <HAL_RCC_GetClockConfig+0x5c>)
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002c04:	4b0c      	ldr	r3, [pc, #48]	; (8002c38 <HAL_RCC_GetClockConfig+0x5c>)
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002c10:	4b09      	ldr	r3, [pc, #36]	; (8002c38 <HAL_RCC_GetClockConfig+0x5c>)
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	08db      	lsrs	r3, r3, #3
 8002c16:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002c1e:	4b07      	ldr	r3, [pc, #28]	; (8002c3c <HAL_RCC_GetClockConfig+0x60>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0207 	and.w	r2, r3, #7
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	601a      	str	r2, [r3, #0]
}
 8002c2a:	bf00      	nop
 8002c2c:	370c      	adds	r7, #12
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	40021000 	.word	0x40021000
 8002c3c:	40022000 	.word	0x40022000

08002c40 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c48:	2300      	movs	r3, #0
 8002c4a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c4c:	4b2a      	ldr	r3, [pc, #168]	; (8002cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d003      	beq.n	8002c60 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c58:	f7ff f916 	bl	8001e88 <HAL_PWREx_GetVoltageRange>
 8002c5c:	6178      	str	r0, [r7, #20]
 8002c5e:	e014      	b.n	8002c8a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c60:	4b25      	ldr	r3, [pc, #148]	; (8002cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c64:	4a24      	ldr	r2, [pc, #144]	; (8002cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c6a:	6593      	str	r3, [r2, #88]	; 0x58
 8002c6c:	4b22      	ldr	r3, [pc, #136]	; (8002cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c74:	60fb      	str	r3, [r7, #12]
 8002c76:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002c78:	f7ff f906 	bl	8001e88 <HAL_PWREx_GetVoltageRange>
 8002c7c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c7e:	4b1e      	ldr	r3, [pc, #120]	; (8002cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c82:	4a1d      	ldr	r2, [pc, #116]	; (8002cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c88:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c90:	d10b      	bne.n	8002caa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2b80      	cmp	r3, #128	; 0x80
 8002c96:	d919      	bls.n	8002ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2ba0      	cmp	r3, #160	; 0xa0
 8002c9c:	d902      	bls.n	8002ca4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	613b      	str	r3, [r7, #16]
 8002ca2:	e013      	b.n	8002ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	613b      	str	r3, [r7, #16]
 8002ca8:	e010      	b.n	8002ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b80      	cmp	r3, #128	; 0x80
 8002cae:	d902      	bls.n	8002cb6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	613b      	str	r3, [r7, #16]
 8002cb4:	e00a      	b.n	8002ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2b80      	cmp	r3, #128	; 0x80
 8002cba:	d102      	bne.n	8002cc2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	613b      	str	r3, [r7, #16]
 8002cc0:	e004      	b.n	8002ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b70      	cmp	r3, #112	; 0x70
 8002cc6:	d101      	bne.n	8002ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002cc8:	2301      	movs	r3, #1
 8002cca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ccc:	4b0b      	ldr	r3, [pc, #44]	; (8002cfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f023 0207 	bic.w	r2, r3, #7
 8002cd4:	4909      	ldr	r1, [pc, #36]	; (8002cfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002cdc:	4b07      	ldr	r3, [pc, #28]	; (8002cfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0307 	and.w	r3, r3, #7
 8002ce4:	693a      	ldr	r2, [r7, #16]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d001      	beq.n	8002cee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e000      	b.n	8002cf0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3718      	adds	r7, #24
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	40022000 	.word	0x40022000

08002d00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b086      	sub	sp, #24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d08:	2300      	movs	r3, #0
 8002d0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d03f      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d24:	d01c      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002d26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d2a:	d802      	bhi.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00e      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002d30:	e01f      	b.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002d32:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002d36:	d003      	beq.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002d38:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002d3c:	d01c      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002d3e:	e018      	b.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d40:	4b85      	ldr	r3, [pc, #532]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	4a84      	ldr	r2, [pc, #528]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d4a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d4c:	e015      	b.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	3304      	adds	r3, #4
 8002d52:	2100      	movs	r1, #0
 8002d54:	4618      	mov	r0, r3
 8002d56:	f000 fab9 	bl	80032cc <RCCEx_PLLSAI1_Config>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d5e:	e00c      	b.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	3320      	adds	r3, #32
 8002d64:	2100      	movs	r1, #0
 8002d66:	4618      	mov	r0, r3
 8002d68:	f000 fba0 	bl	80034ac <RCCEx_PLLSAI2_Config>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d70:	e003      	b.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	74fb      	strb	r3, [r7, #19]
      break;
 8002d76:	e000      	b.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002d78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d7a:	7cfb      	ldrb	r3, [r7, #19]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d10b      	bne.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d80:	4b75      	ldr	r3, [pc, #468]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d86:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d8e:	4972      	ldr	r1, [pc, #456]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002d96:	e001      	b.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d98:	7cfb      	ldrb	r3, [r7, #19]
 8002d9a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d03f      	beq.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002dac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002db0:	d01c      	beq.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002db2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002db6:	d802      	bhi.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00e      	beq.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002dbc:	e01f      	b.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002dbe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002dc2:	d003      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002dc4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002dc8:	d01c      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002dca:	e018      	b.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002dcc:	4b62      	ldr	r3, [pc, #392]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	4a61      	ldr	r2, [pc, #388]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002dd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dd6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002dd8:	e015      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	3304      	adds	r3, #4
 8002dde:	2100      	movs	r1, #0
 8002de0:	4618      	mov	r0, r3
 8002de2:	f000 fa73 	bl	80032cc <RCCEx_PLLSAI1_Config>
 8002de6:	4603      	mov	r3, r0
 8002de8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002dea:	e00c      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	3320      	adds	r3, #32
 8002df0:	2100      	movs	r1, #0
 8002df2:	4618      	mov	r0, r3
 8002df4:	f000 fb5a 	bl	80034ac <RCCEx_PLLSAI2_Config>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002dfc:	e003      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	74fb      	strb	r3, [r7, #19]
      break;
 8002e02:	e000      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002e04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e06:	7cfb      	ldrb	r3, [r7, #19]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d10b      	bne.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e0c:	4b52      	ldr	r3, [pc, #328]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e12:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e1a:	494f      	ldr	r1, [pc, #316]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002e22:	e001      	b.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e24:	7cfb      	ldrb	r3, [r7, #19]
 8002e26:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	f000 80a0 	beq.w	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e36:	2300      	movs	r3, #0
 8002e38:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e3a:	4b47      	ldr	r3, [pc, #284]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002e46:	2301      	movs	r3, #1
 8002e48:	e000      	b.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d00d      	beq.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e50:	4b41      	ldr	r3, [pc, #260]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e54:	4a40      	ldr	r2, [pc, #256]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e5a:	6593      	str	r3, [r2, #88]	; 0x58
 8002e5c:	4b3e      	ldr	r3, [pc, #248]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e64:	60bb      	str	r3, [r7, #8]
 8002e66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e6c:	4b3b      	ldr	r3, [pc, #236]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a3a      	ldr	r2, [pc, #232]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002e72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e78:	f7fd fb5e 	bl	8000538 <HAL_GetTick>
 8002e7c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e7e:	e009      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e80:	f7fd fb5a 	bl	8000538 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d902      	bls.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	74fb      	strb	r3, [r7, #19]
        break;
 8002e92:	e005      	b.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e94:	4b31      	ldr	r3, [pc, #196]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d0ef      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002ea0:	7cfb      	ldrb	r3, [r7, #19]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d15c      	bne.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ea6:	4b2c      	ldr	r3, [pc, #176]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002eb0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d01f      	beq.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d019      	beq.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ec4:	4b24      	ldr	r3, [pc, #144]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ece:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ed0:	4b21      	ldr	r3, [pc, #132]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ed6:	4a20      	ldr	r2, [pc, #128]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ed8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002edc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ee0:	4b1d      	ldr	r3, [pc, #116]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ee6:	4a1c      	ldr	r2, [pc, #112]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ee8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002eec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ef0:	4a19      	ldr	r2, [pc, #100]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d016      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f02:	f7fd fb19 	bl	8000538 <HAL_GetTick>
 8002f06:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f08:	e00b      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f0a:	f7fd fb15 	bl	8000538 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d902      	bls.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	74fb      	strb	r3, [r7, #19]
            break;
 8002f20:	e006      	b.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f22:	4b0d      	ldr	r3, [pc, #52]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f28:	f003 0302 	and.w	r3, r3, #2
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d0ec      	beq.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002f30:	7cfb      	ldrb	r3, [r7, #19]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d10c      	bne.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f36:	4b08      	ldr	r3, [pc, #32]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f46:	4904      	ldr	r1, [pc, #16]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f4e:	e009      	b.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f50:	7cfb      	ldrb	r3, [r7, #19]
 8002f52:	74bb      	strb	r3, [r7, #18]
 8002f54:	e006      	b.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002f56:	bf00      	nop
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f60:	7cfb      	ldrb	r3, [r7, #19]
 8002f62:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f64:	7c7b      	ldrb	r3, [r7, #17]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d105      	bne.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f6a:	4b9e      	ldr	r3, [pc, #632]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f6e:	4a9d      	ldr	r2, [pc, #628]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f74:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00a      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f82:	4b98      	ldr	r3, [pc, #608]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f88:	f023 0203 	bic.w	r2, r3, #3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f90:	4994      	ldr	r1, [pc, #592]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0302 	and.w	r3, r3, #2
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d00a      	beq.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002fa4:	4b8f      	ldr	r3, [pc, #572]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002faa:	f023 020c 	bic.w	r2, r3, #12
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fb2:	498c      	ldr	r1, [pc, #560]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0304 	and.w	r3, r3, #4
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00a      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002fc6:	4b87      	ldr	r3, [pc, #540]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fcc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd4:	4983      	ldr	r1, [pc, #524]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0308 	and.w	r3, r3, #8
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d00a      	beq.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002fe8:	4b7e      	ldr	r3, [pc, #504]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff6:	497b      	ldr	r1, [pc, #492]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0310 	and.w	r3, r3, #16
 8003006:	2b00      	cmp	r3, #0
 8003008:	d00a      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800300a:	4b76      	ldr	r3, [pc, #472]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800300c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003010:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003018:	4972      	ldr	r1, [pc, #456]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800301a:	4313      	orrs	r3, r2
 800301c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0320 	and.w	r3, r3, #32
 8003028:	2b00      	cmp	r3, #0
 800302a:	d00a      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800302c:	4b6d      	ldr	r3, [pc, #436]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800302e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003032:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800303a:	496a      	ldr	r1, [pc, #424]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800303c:	4313      	orrs	r3, r2
 800303e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800304a:	2b00      	cmp	r3, #0
 800304c:	d00a      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800304e:	4b65      	ldr	r3, [pc, #404]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003054:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800305c:	4961      	ldr	r1, [pc, #388]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800305e:	4313      	orrs	r3, r2
 8003060:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800306c:	2b00      	cmp	r3, #0
 800306e:	d00a      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003070:	4b5c      	ldr	r3, [pc, #368]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003076:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800307e:	4959      	ldr	r1, [pc, #356]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003080:	4313      	orrs	r3, r2
 8003082:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00a      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003092:	4b54      	ldr	r3, [pc, #336]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003094:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003098:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030a0:	4950      	ldr	r1, [pc, #320]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d00a      	beq.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80030b4:	4b4b      	ldr	r3, [pc, #300]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ba:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030c2:	4948      	ldr	r1, [pc, #288]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d00a      	beq.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030d6:	4b43      	ldr	r3, [pc, #268]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e4:	493f      	ldr	r1, [pc, #252]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d028      	beq.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030f8:	4b3a      	ldr	r3, [pc, #232]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030fe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003106:	4937      	ldr	r1, [pc, #220]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003108:	4313      	orrs	r3, r2
 800310a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003112:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003116:	d106      	bne.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003118:	4b32      	ldr	r3, [pc, #200]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	4a31      	ldr	r2, [pc, #196]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800311e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003122:	60d3      	str	r3, [r2, #12]
 8003124:	e011      	b.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800312a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800312e:	d10c      	bne.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	3304      	adds	r3, #4
 8003134:	2101      	movs	r1, #1
 8003136:	4618      	mov	r0, r3
 8003138:	f000 f8c8 	bl	80032cc <RCCEx_PLLSAI1_Config>
 800313c:	4603      	mov	r3, r0
 800313e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003140:	7cfb      	ldrb	r3, [r7, #19]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8003146:	7cfb      	ldrb	r3, [r7, #19]
 8003148:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d028      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003156:	4b23      	ldr	r3, [pc, #140]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800315c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003164:	491f      	ldr	r1, [pc, #124]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003166:	4313      	orrs	r3, r2
 8003168:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003170:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003174:	d106      	bne.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003176:	4b1b      	ldr	r3, [pc, #108]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	4a1a      	ldr	r2, [pc, #104]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800317c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003180:	60d3      	str	r3, [r2, #12]
 8003182:	e011      	b.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003188:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800318c:	d10c      	bne.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	3304      	adds	r3, #4
 8003192:	2101      	movs	r1, #1
 8003194:	4618      	mov	r0, r3
 8003196:	f000 f899 	bl	80032cc <RCCEx_PLLSAI1_Config>
 800319a:	4603      	mov	r3, r0
 800319c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800319e:	7cfb      	ldrb	r3, [r7, #19]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80031a4:	7cfb      	ldrb	r3, [r7, #19]
 80031a6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d02b      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80031b4:	4b0b      	ldr	r3, [pc, #44]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031c2:	4908      	ldr	r1, [pc, #32]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031c4:	4313      	orrs	r3, r2
 80031c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031d2:	d109      	bne.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031d4:	4b03      	ldr	r3, [pc, #12]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	4a02      	ldr	r2, [pc, #8]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031de:	60d3      	str	r3, [r2, #12]
 80031e0:	e014      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80031e2:	bf00      	nop
 80031e4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031ec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80031f0:	d10c      	bne.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	3304      	adds	r3, #4
 80031f6:	2101      	movs	r1, #1
 80031f8:	4618      	mov	r0, r3
 80031fa:	f000 f867 	bl	80032cc <RCCEx_PLLSAI1_Config>
 80031fe:	4603      	mov	r3, r0
 8003200:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003202:	7cfb      	ldrb	r3, [r7, #19]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d001      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8003208:	7cfb      	ldrb	r3, [r7, #19]
 800320a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d02f      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003218:	4b2b      	ldr	r3, [pc, #172]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800321a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800321e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003226:	4928      	ldr	r1, [pc, #160]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003228:	4313      	orrs	r3, r2
 800322a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003232:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003236:	d10d      	bne.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	3304      	adds	r3, #4
 800323c:	2102      	movs	r1, #2
 800323e:	4618      	mov	r0, r3
 8003240:	f000 f844 	bl	80032cc <RCCEx_PLLSAI1_Config>
 8003244:	4603      	mov	r3, r0
 8003246:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003248:	7cfb      	ldrb	r3, [r7, #19]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d014      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800324e:	7cfb      	ldrb	r3, [r7, #19]
 8003250:	74bb      	strb	r3, [r7, #18]
 8003252:	e011      	b.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003258:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800325c:	d10c      	bne.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	3320      	adds	r3, #32
 8003262:	2102      	movs	r1, #2
 8003264:	4618      	mov	r0, r3
 8003266:	f000 f921 	bl	80034ac <RCCEx_PLLSAI2_Config>
 800326a:	4603      	mov	r3, r0
 800326c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800326e:	7cfb      	ldrb	r3, [r7, #19]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d001      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8003274:	7cfb      	ldrb	r3, [r7, #19]
 8003276:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d00a      	beq.n	800329a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003284:	4b10      	ldr	r3, [pc, #64]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800328a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003292:	490d      	ldr	r1, [pc, #52]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003294:	4313      	orrs	r3, r2
 8003296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00b      	beq.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80032a6:	4b08      	ldr	r3, [pc, #32]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80032a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ac:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032b6:	4904      	ldr	r1, [pc, #16]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80032b8:	4313      	orrs	r3, r2
 80032ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80032be:	7cbb      	ldrb	r3, [r7, #18]
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3718      	adds	r7, #24
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	40021000 	.word	0x40021000

080032cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032d6:	2300      	movs	r3, #0
 80032d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80032da:	4b73      	ldr	r3, [pc, #460]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	f003 0303 	and.w	r3, r3, #3
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d018      	beq.n	8003318 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80032e6:	4b70      	ldr	r3, [pc, #448]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	f003 0203 	and.w	r2, r3, #3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d10d      	bne.n	8003312 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
       ||
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d009      	beq.n	8003312 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80032fe:	4b6a      	ldr	r3, [pc, #424]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	091b      	lsrs	r3, r3, #4
 8003304:	f003 0307 	and.w	r3, r3, #7
 8003308:	1c5a      	adds	r2, r3, #1
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
       ||
 800330e:	429a      	cmp	r2, r3
 8003310:	d044      	beq.n	800339c <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	73fb      	strb	r3, [r7, #15]
 8003316:	e041      	b.n	800339c <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2b02      	cmp	r3, #2
 800331e:	d00c      	beq.n	800333a <RCCEx_PLLSAI1_Config+0x6e>
 8003320:	2b03      	cmp	r3, #3
 8003322:	d013      	beq.n	800334c <RCCEx_PLLSAI1_Config+0x80>
 8003324:	2b01      	cmp	r3, #1
 8003326:	d120      	bne.n	800336a <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003328:	4b5f      	ldr	r3, [pc, #380]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0302 	and.w	r3, r3, #2
 8003330:	2b00      	cmp	r3, #0
 8003332:	d11d      	bne.n	8003370 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003338:	e01a      	b.n	8003370 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800333a:	4b5b      	ldr	r3, [pc, #364]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003342:	2b00      	cmp	r3, #0
 8003344:	d116      	bne.n	8003374 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800334a:	e013      	b.n	8003374 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800334c:	4b56      	ldr	r3, [pc, #344]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d10f      	bne.n	8003378 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003358:	4b53      	ldr	r3, [pc, #332]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d109      	bne.n	8003378 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003368:	e006      	b.n	8003378 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	73fb      	strb	r3, [r7, #15]
      break;
 800336e:	e004      	b.n	800337a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003370:	bf00      	nop
 8003372:	e002      	b.n	800337a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003374:	bf00      	nop
 8003376:	e000      	b.n	800337a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003378:	bf00      	nop
    }

    if(status == HAL_OK)
 800337a:	7bfb      	ldrb	r3, [r7, #15]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d10d      	bne.n	800339c <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003380:	4b49      	ldr	r3, [pc, #292]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6819      	ldr	r1, [r3, #0]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	3b01      	subs	r3, #1
 8003392:	011b      	lsls	r3, r3, #4
 8003394:	430b      	orrs	r3, r1
 8003396:	4944      	ldr	r1, [pc, #272]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003398:	4313      	orrs	r3, r2
 800339a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800339c:	7bfb      	ldrb	r3, [r7, #15]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d17d      	bne.n	800349e <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80033a2:	4b41      	ldr	r3, [pc, #260]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a40      	ldr	r2, [pc, #256]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80033a8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80033ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033ae:	f7fd f8c3 	bl	8000538 <HAL_GetTick>
 80033b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033b4:	e009      	b.n	80033ca <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033b6:	f7fd f8bf 	bl	8000538 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d902      	bls.n	80033ca <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	73fb      	strb	r3, [r7, #15]
        break;
 80033c8:	e005      	b.n	80033d6 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033ca:	4b37      	ldr	r3, [pc, #220]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1ef      	bne.n	80033b6 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80033d6:	7bfb      	ldrb	r3, [r7, #15]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d160      	bne.n	800349e <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d111      	bne.n	8003406 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033e2:	4b31      	ldr	r3, [pc, #196]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80033e4:	691b      	ldr	r3, [r3, #16]
 80033e6:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80033ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	6892      	ldr	r2, [r2, #8]
 80033f2:	0211      	lsls	r1, r2, #8
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	68d2      	ldr	r2, [r2, #12]
 80033f8:	0912      	lsrs	r2, r2, #4
 80033fa:	0452      	lsls	r2, r2, #17
 80033fc:	430a      	orrs	r2, r1
 80033fe:	492a      	ldr	r1, [pc, #168]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003400:	4313      	orrs	r3, r2
 8003402:	610b      	str	r3, [r1, #16]
 8003404:	e027      	b.n	8003456 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	2b01      	cmp	r3, #1
 800340a:	d112      	bne.n	8003432 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800340c:	4b26      	ldr	r3, [pc, #152]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003414:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	6892      	ldr	r2, [r2, #8]
 800341c:	0211      	lsls	r1, r2, #8
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	6912      	ldr	r2, [r2, #16]
 8003422:	0852      	lsrs	r2, r2, #1
 8003424:	3a01      	subs	r2, #1
 8003426:	0552      	lsls	r2, r2, #21
 8003428:	430a      	orrs	r2, r1
 800342a:	491f      	ldr	r1, [pc, #124]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800342c:	4313      	orrs	r3, r2
 800342e:	610b      	str	r3, [r1, #16]
 8003430:	e011      	b.n	8003456 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003432:	4b1d      	ldr	r3, [pc, #116]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003434:	691b      	ldr	r3, [r3, #16]
 8003436:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800343a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	6892      	ldr	r2, [r2, #8]
 8003442:	0211      	lsls	r1, r2, #8
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	6952      	ldr	r2, [r2, #20]
 8003448:	0852      	lsrs	r2, r2, #1
 800344a:	3a01      	subs	r2, #1
 800344c:	0652      	lsls	r2, r2, #25
 800344e:	430a      	orrs	r2, r1
 8003450:	4915      	ldr	r1, [pc, #84]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003452:	4313      	orrs	r3, r2
 8003454:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003456:	4b14      	ldr	r3, [pc, #80]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a13      	ldr	r2, [pc, #76]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800345c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003460:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003462:	f7fd f869 	bl	8000538 <HAL_GetTick>
 8003466:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003468:	e009      	b.n	800347e <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800346a:	f7fd f865 	bl	8000538 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	2b02      	cmp	r3, #2
 8003476:	d902      	bls.n	800347e <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	73fb      	strb	r3, [r7, #15]
          break;
 800347c:	e005      	b.n	800348a <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800347e:	4b0a      	ldr	r3, [pc, #40]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d0ef      	beq.n	800346a <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800348a:	7bfb      	ldrb	r3, [r7, #15]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d106      	bne.n	800349e <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003490:	4b05      	ldr	r3, [pc, #20]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003492:	691a      	ldr	r2, [r3, #16]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	699b      	ldr	r3, [r3, #24]
 8003498:	4903      	ldr	r1, [pc, #12]	; (80034a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800349a:	4313      	orrs	r3, r2
 800349c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800349e:	7bfb      	ldrb	r3, [r7, #15]
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3710      	adds	r7, #16
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	40021000 	.word	0x40021000

080034ac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80034b6:	2300      	movs	r3, #0
 80034b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80034ba:	4b68      	ldr	r3, [pc, #416]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	f003 0303 	and.w	r3, r3, #3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d018      	beq.n	80034f8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80034c6:	4b65      	ldr	r3, [pc, #404]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	f003 0203 	and.w	r2, r3, #3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d10d      	bne.n	80034f2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
       ||
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d009      	beq.n	80034f2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80034de:	4b5f      	ldr	r3, [pc, #380]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	091b      	lsrs	r3, r3, #4
 80034e4:	f003 0307 	and.w	r3, r3, #7
 80034e8:	1c5a      	adds	r2, r3, #1
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
       ||
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d044      	beq.n	800357c <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	73fb      	strb	r3, [r7, #15]
 80034f6:	e041      	b.n	800357c <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d00c      	beq.n	800351a <RCCEx_PLLSAI2_Config+0x6e>
 8003500:	2b03      	cmp	r3, #3
 8003502:	d013      	beq.n	800352c <RCCEx_PLLSAI2_Config+0x80>
 8003504:	2b01      	cmp	r3, #1
 8003506:	d120      	bne.n	800354a <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003508:	4b54      	ldr	r3, [pc, #336]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d11d      	bne.n	8003550 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003518:	e01a      	b.n	8003550 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800351a:	4b50      	ldr	r3, [pc, #320]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003522:	2b00      	cmp	r3, #0
 8003524:	d116      	bne.n	8003554 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800352a:	e013      	b.n	8003554 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800352c:	4b4b      	ldr	r3, [pc, #300]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d10f      	bne.n	8003558 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003538:	4b48      	ldr	r3, [pc, #288]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d109      	bne.n	8003558 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003548:	e006      	b.n	8003558 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	73fb      	strb	r3, [r7, #15]
      break;
 800354e:	e004      	b.n	800355a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003550:	bf00      	nop
 8003552:	e002      	b.n	800355a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003554:	bf00      	nop
 8003556:	e000      	b.n	800355a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003558:	bf00      	nop
    }

    if(status == HAL_OK)
 800355a:	7bfb      	ldrb	r3, [r7, #15]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d10d      	bne.n	800357c <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003560:	4b3e      	ldr	r3, [pc, #248]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6819      	ldr	r1, [r3, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	3b01      	subs	r3, #1
 8003572:	011b      	lsls	r3, r3, #4
 8003574:	430b      	orrs	r3, r1
 8003576:	4939      	ldr	r1, [pc, #228]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003578:	4313      	orrs	r3, r2
 800357a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800357c:	7bfb      	ldrb	r3, [r7, #15]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d167      	bne.n	8003652 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003582:	4b36      	ldr	r3, [pc, #216]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a35      	ldr	r2, [pc, #212]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003588:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800358c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800358e:	f7fc ffd3 	bl	8000538 <HAL_GetTick>
 8003592:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003594:	e009      	b.n	80035aa <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003596:	f7fc ffcf 	bl	8000538 <HAL_GetTick>
 800359a:	4602      	mov	r2, r0
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d902      	bls.n	80035aa <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	73fb      	strb	r3, [r7, #15]
        break;
 80035a8:	e005      	b.n	80035b6 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035aa:	4b2c      	ldr	r3, [pc, #176]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1ef      	bne.n	8003596 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80035b6:	7bfb      	ldrb	r3, [r7, #15]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d14a      	bne.n	8003652 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d111      	bne.n	80035e6 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035c2:	4b26      	ldr	r3, [pc, #152]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 80035c4:	695b      	ldr	r3, [r3, #20]
 80035c6:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80035ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	6892      	ldr	r2, [r2, #8]
 80035d2:	0211      	lsls	r1, r2, #8
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	68d2      	ldr	r2, [r2, #12]
 80035d8:	0912      	lsrs	r2, r2, #4
 80035da:	0452      	lsls	r2, r2, #17
 80035dc:	430a      	orrs	r2, r1
 80035de:	491f      	ldr	r1, [pc, #124]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	614b      	str	r3, [r1, #20]
 80035e4:	e011      	b.n	800360a <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035e6:	4b1d      	ldr	r3, [pc, #116]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 80035e8:	695b      	ldr	r3, [r3, #20]
 80035ea:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80035ee:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	6892      	ldr	r2, [r2, #8]
 80035f6:	0211      	lsls	r1, r2, #8
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	6912      	ldr	r2, [r2, #16]
 80035fc:	0852      	lsrs	r2, r2, #1
 80035fe:	3a01      	subs	r2, #1
 8003600:	0652      	lsls	r2, r2, #25
 8003602:	430a      	orrs	r2, r1
 8003604:	4915      	ldr	r1, [pc, #84]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003606:	4313      	orrs	r3, r2
 8003608:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800360a:	4b14      	ldr	r3, [pc, #80]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a13      	ldr	r2, [pc, #76]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003610:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003614:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003616:	f7fc ff8f 	bl	8000538 <HAL_GetTick>
 800361a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800361c:	e009      	b.n	8003632 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800361e:	f7fc ff8b 	bl	8000538 <HAL_GetTick>
 8003622:	4602      	mov	r2, r0
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	2b02      	cmp	r3, #2
 800362a:	d902      	bls.n	8003632 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	73fb      	strb	r3, [r7, #15]
          break;
 8003630:	e005      	b.n	800363e <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003632:	4b0a      	ldr	r3, [pc, #40]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d0ef      	beq.n	800361e <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800363e:	7bfb      	ldrb	r3, [r7, #15]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d106      	bne.n	8003652 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003644:	4b05      	ldr	r3, [pc, #20]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003646:	695a      	ldr	r2, [r3, #20]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	695b      	ldr	r3, [r3, #20]
 800364c:	4903      	ldr	r1, [pc, #12]	; (800365c <RCCEx_PLLSAI2_Config+0x1b0>)
 800364e:	4313      	orrs	r3, r2
 8003650:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003652:	7bfb      	ldrb	r3, [r7, #15]
}
 8003654:	4618      	mov	r0, r3
 8003656:	3710      	adds	r7, #16
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	40021000 	.word	0x40021000

08003660 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e049      	b.n	8003706 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d106      	bne.n	800368c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f003 fc26 	bl	8006ed8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2202      	movs	r2, #2
 8003690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	3304      	adds	r3, #4
 800369c:	4619      	mov	r1, r3
 800369e:	4610      	mov	r0, r2
 80036a0:	f000 faa6 	bl	8003bf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3708      	adds	r7, #8
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
	...

08003710 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800371e:	b2db      	uxtb	r3, r3
 8003720:	2b01      	cmp	r3, #1
 8003722:	d001      	beq.n	8003728 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e04f      	b.n	80037c8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2202      	movs	r2, #2
 800372c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68da      	ldr	r2, [r3, #12]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f042 0201 	orr.w	r2, r2, #1
 800373e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a23      	ldr	r2, [pc, #140]	; (80037d4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d01d      	beq.n	8003786 <HAL_TIM_Base_Start_IT+0x76>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003752:	d018      	beq.n	8003786 <HAL_TIM_Base_Start_IT+0x76>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a1f      	ldr	r2, [pc, #124]	; (80037d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d013      	beq.n	8003786 <HAL_TIM_Base_Start_IT+0x76>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a1e      	ldr	r2, [pc, #120]	; (80037dc <HAL_TIM_Base_Start_IT+0xcc>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d00e      	beq.n	8003786 <HAL_TIM_Base_Start_IT+0x76>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a1c      	ldr	r2, [pc, #112]	; (80037e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d009      	beq.n	8003786 <HAL_TIM_Base_Start_IT+0x76>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a1b      	ldr	r2, [pc, #108]	; (80037e4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d004      	beq.n	8003786 <HAL_TIM_Base_Start_IT+0x76>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a19      	ldr	r2, [pc, #100]	; (80037e8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d115      	bne.n	80037b2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689a      	ldr	r2, [r3, #8]
 800378c:	4b17      	ldr	r3, [pc, #92]	; (80037ec <HAL_TIM_Base_Start_IT+0xdc>)
 800378e:	4013      	ands	r3, r2
 8003790:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2b06      	cmp	r3, #6
 8003796:	d015      	beq.n	80037c4 <HAL_TIM_Base_Start_IT+0xb4>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800379e:	d011      	beq.n	80037c4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f042 0201 	orr.w	r2, r2, #1
 80037ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037b0:	e008      	b.n	80037c4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f042 0201 	orr.w	r2, r2, #1
 80037c0:	601a      	str	r2, [r3, #0]
 80037c2:	e000      	b.n	80037c6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3714      	adds	r7, #20
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr
 80037d4:	40012c00 	.word	0x40012c00
 80037d8:	40000400 	.word	0x40000400
 80037dc:	40000800 	.word	0x40000800
 80037e0:	40000c00 	.word	0x40000c00
 80037e4:	40013400 	.word	0x40013400
 80037e8:	40014000 	.word	0x40014000
 80037ec:	00010007 	.word	0x00010007

080037f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	691b      	ldr	r3, [r3, #16]
 80037fe:	f003 0302 	and.w	r3, r3, #2
 8003802:	2b02      	cmp	r3, #2
 8003804:	d122      	bne.n	800384c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	f003 0302 	and.w	r3, r3, #2
 8003810:	2b02      	cmp	r3, #2
 8003812:	d11b      	bne.n	800384c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f06f 0202 	mvn.w	r2, #2
 800381c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2201      	movs	r2, #1
 8003822:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	f003 0303 	and.w	r3, r3, #3
 800382e:	2b00      	cmp	r3, #0
 8003830:	d003      	beq.n	800383a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f000 f9be 	bl	8003bb4 <HAL_TIM_IC_CaptureCallback>
 8003838:	e005      	b.n	8003846 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f000 f9b0 	bl	8003ba0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f000 f9c1 	bl	8003bc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	f003 0304 	and.w	r3, r3, #4
 8003856:	2b04      	cmp	r3, #4
 8003858:	d122      	bne.n	80038a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	f003 0304 	and.w	r3, r3, #4
 8003864:	2b04      	cmp	r3, #4
 8003866:	d11b      	bne.n	80038a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f06f 0204 	mvn.w	r2, #4
 8003870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2202      	movs	r2, #2
 8003876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003882:	2b00      	cmp	r3, #0
 8003884:	d003      	beq.n	800388e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f000 f994 	bl	8003bb4 <HAL_TIM_IC_CaptureCallback>
 800388c:	e005      	b.n	800389a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f000 f986 	bl	8003ba0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f000 f997 	bl	8003bc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	f003 0308 	and.w	r3, r3, #8
 80038aa:	2b08      	cmp	r3, #8
 80038ac:	d122      	bne.n	80038f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	f003 0308 	and.w	r3, r3, #8
 80038b8:	2b08      	cmp	r3, #8
 80038ba:	d11b      	bne.n	80038f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f06f 0208 	mvn.w	r2, #8
 80038c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2204      	movs	r2, #4
 80038ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	69db      	ldr	r3, [r3, #28]
 80038d2:	f003 0303 	and.w	r3, r3, #3
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d003      	beq.n	80038e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f000 f96a 	bl	8003bb4 <HAL_TIM_IC_CaptureCallback>
 80038e0:	e005      	b.n	80038ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f000 f95c 	bl	8003ba0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	f000 f96d 	bl	8003bc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	691b      	ldr	r3, [r3, #16]
 80038fa:	f003 0310 	and.w	r3, r3, #16
 80038fe:	2b10      	cmp	r3, #16
 8003900:	d122      	bne.n	8003948 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	f003 0310 	and.w	r3, r3, #16
 800390c:	2b10      	cmp	r3, #16
 800390e:	d11b      	bne.n	8003948 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f06f 0210 	mvn.w	r2, #16
 8003918:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2208      	movs	r2, #8
 800391e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	69db      	ldr	r3, [r3, #28]
 8003926:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800392a:	2b00      	cmp	r3, #0
 800392c:	d003      	beq.n	8003936 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f000 f940 	bl	8003bb4 <HAL_TIM_IC_CaptureCallback>
 8003934:	e005      	b.n	8003942 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f932 	bl	8003ba0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	f000 f943 	bl	8003bc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b01      	cmp	r3, #1
 8003954:	d10e      	bne.n	8003974 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	f003 0301 	and.w	r3, r3, #1
 8003960:	2b01      	cmp	r3, #1
 8003962:	d107      	bne.n	8003974 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f06f 0201 	mvn.w	r2, #1
 800396c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f002 ffae 	bl	80068d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	691b      	ldr	r3, [r3, #16]
 800397a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800397e:	2b80      	cmp	r3, #128	; 0x80
 8003980:	d10e      	bne.n	80039a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800398c:	2b80      	cmp	r3, #128	; 0x80
 800398e:	d107      	bne.n	80039a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f000 faee 	bl	8003f7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	691b      	ldr	r3, [r3, #16]
 80039a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039ae:	d10e      	bne.n	80039ce <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039ba:	2b80      	cmp	r3, #128	; 0x80
 80039bc:	d107      	bne.n	80039ce <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80039c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 fae1 	bl	8003f90 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	691b      	ldr	r3, [r3, #16]
 80039d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039d8:	2b40      	cmp	r3, #64	; 0x40
 80039da:	d10e      	bne.n	80039fa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039e6:	2b40      	cmp	r3, #64	; 0x40
 80039e8:	d107      	bne.n	80039fa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80039f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 f8f1 	bl	8003bdc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	691b      	ldr	r3, [r3, #16]
 8003a00:	f003 0320 	and.w	r3, r3, #32
 8003a04:	2b20      	cmp	r3, #32
 8003a06:	d10e      	bne.n	8003a26 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	f003 0320 	and.w	r3, r3, #32
 8003a12:	2b20      	cmp	r3, #32
 8003a14:	d107      	bne.n	8003a26 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f06f 0220 	mvn.w	r2, #32
 8003a1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f000 faa1 	bl	8003f68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a26:	bf00      	nop
 8003a28:	3708      	adds	r7, #8
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	b084      	sub	sp, #16
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	6078      	str	r0, [r7, #4]
 8003a36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d101      	bne.n	8003a46 <HAL_TIM_ConfigClockSource+0x18>
 8003a42:	2302      	movs	r3, #2
 8003a44:	e0a8      	b.n	8003b98 <HAL_TIM_ConfigClockSource+0x16a>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2201      	movs	r2, #1
 8003a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2202      	movs	r2, #2
 8003a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a64:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003a68:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a70:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	2b40      	cmp	r3, #64	; 0x40
 8003a80:	d067      	beq.n	8003b52 <HAL_TIM_ConfigClockSource+0x124>
 8003a82:	2b40      	cmp	r3, #64	; 0x40
 8003a84:	d80b      	bhi.n	8003a9e <HAL_TIM_ConfigClockSource+0x70>
 8003a86:	2b10      	cmp	r3, #16
 8003a88:	d073      	beq.n	8003b72 <HAL_TIM_ConfigClockSource+0x144>
 8003a8a:	2b10      	cmp	r3, #16
 8003a8c:	d802      	bhi.n	8003a94 <HAL_TIM_ConfigClockSource+0x66>
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d06f      	beq.n	8003b72 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003a92:	e078      	b.n	8003b86 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003a94:	2b20      	cmp	r3, #32
 8003a96:	d06c      	beq.n	8003b72 <HAL_TIM_ConfigClockSource+0x144>
 8003a98:	2b30      	cmp	r3, #48	; 0x30
 8003a9a:	d06a      	beq.n	8003b72 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8003a9c:	e073      	b.n	8003b86 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003a9e:	2b70      	cmp	r3, #112	; 0x70
 8003aa0:	d00d      	beq.n	8003abe <HAL_TIM_ConfigClockSource+0x90>
 8003aa2:	2b70      	cmp	r3, #112	; 0x70
 8003aa4:	d804      	bhi.n	8003ab0 <HAL_TIM_ConfigClockSource+0x82>
 8003aa6:	2b50      	cmp	r3, #80	; 0x50
 8003aa8:	d033      	beq.n	8003b12 <HAL_TIM_ConfigClockSource+0xe4>
 8003aaa:	2b60      	cmp	r3, #96	; 0x60
 8003aac:	d041      	beq.n	8003b32 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8003aae:	e06a      	b.n	8003b86 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003ab0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ab4:	d066      	beq.n	8003b84 <HAL_TIM_ConfigClockSource+0x156>
 8003ab6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003aba:	d017      	beq.n	8003aec <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8003abc:	e063      	b.n	8003b86 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6818      	ldr	r0, [r3, #0]
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	6899      	ldr	r1, [r3, #8]
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	f000 f9a3 	bl	8003e18 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ae0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	68fa      	ldr	r2, [r7, #12]
 8003ae8:	609a      	str	r2, [r3, #8]
      break;
 8003aea:	e04c      	b.n	8003b86 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6818      	ldr	r0, [r3, #0]
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	6899      	ldr	r1, [r3, #8]
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685a      	ldr	r2, [r3, #4]
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	f000 f98c 	bl	8003e18 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	689a      	ldr	r2, [r3, #8]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b0e:	609a      	str	r2, [r3, #8]
      break;
 8003b10:	e039      	b.n	8003b86 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6818      	ldr	r0, [r3, #0]
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	6859      	ldr	r1, [r3, #4]
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	461a      	mov	r2, r3
 8003b20:	f000 f900 	bl	8003d24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2150      	movs	r1, #80	; 0x50
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f000 f959 	bl	8003de2 <TIM_ITRx_SetConfig>
      break;
 8003b30:	e029      	b.n	8003b86 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6818      	ldr	r0, [r3, #0]
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	6859      	ldr	r1, [r3, #4]
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	461a      	mov	r2, r3
 8003b40:	f000 f91f 	bl	8003d82 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2160      	movs	r1, #96	; 0x60
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f000 f949 	bl	8003de2 <TIM_ITRx_SetConfig>
      break;
 8003b50:	e019      	b.n	8003b86 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6818      	ldr	r0, [r3, #0]
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	6859      	ldr	r1, [r3, #4]
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	461a      	mov	r2, r3
 8003b60:	f000 f8e0 	bl	8003d24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	2140      	movs	r1, #64	; 0x40
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f000 f939 	bl	8003de2 <TIM_ITRx_SetConfig>
      break;
 8003b70:	e009      	b.n	8003b86 <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	4610      	mov	r0, r2
 8003b7e:	f000 f930 	bl	8003de2 <TIM_ITRx_SetConfig>
        break;
 8003b82:	e000      	b.n	8003b86 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8003b84:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3710      	adds	r7, #16
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b083      	sub	sp, #12
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003bbc:	bf00      	nop
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr

08003bc8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003bd0:	bf00      	nop
 8003bd2:	370c      	adds	r7, #12
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr

08003bdc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a40      	ldr	r2, [pc, #256]	; (8003d04 <TIM_Base_SetConfig+0x114>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d013      	beq.n	8003c30 <TIM_Base_SetConfig+0x40>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c0e:	d00f      	beq.n	8003c30 <TIM_Base_SetConfig+0x40>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	4a3d      	ldr	r2, [pc, #244]	; (8003d08 <TIM_Base_SetConfig+0x118>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d00b      	beq.n	8003c30 <TIM_Base_SetConfig+0x40>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	4a3c      	ldr	r2, [pc, #240]	; (8003d0c <TIM_Base_SetConfig+0x11c>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d007      	beq.n	8003c30 <TIM_Base_SetConfig+0x40>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	4a3b      	ldr	r2, [pc, #236]	; (8003d10 <TIM_Base_SetConfig+0x120>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d003      	beq.n	8003c30 <TIM_Base_SetConfig+0x40>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	4a3a      	ldr	r2, [pc, #232]	; (8003d14 <TIM_Base_SetConfig+0x124>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d108      	bne.n	8003c42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	68fa      	ldr	r2, [r7, #12]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a2f      	ldr	r2, [pc, #188]	; (8003d04 <TIM_Base_SetConfig+0x114>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d01f      	beq.n	8003c8a <TIM_Base_SetConfig+0x9a>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c50:	d01b      	beq.n	8003c8a <TIM_Base_SetConfig+0x9a>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a2c      	ldr	r2, [pc, #176]	; (8003d08 <TIM_Base_SetConfig+0x118>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d017      	beq.n	8003c8a <TIM_Base_SetConfig+0x9a>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a2b      	ldr	r2, [pc, #172]	; (8003d0c <TIM_Base_SetConfig+0x11c>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d013      	beq.n	8003c8a <TIM_Base_SetConfig+0x9a>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a2a      	ldr	r2, [pc, #168]	; (8003d10 <TIM_Base_SetConfig+0x120>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d00f      	beq.n	8003c8a <TIM_Base_SetConfig+0x9a>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a29      	ldr	r2, [pc, #164]	; (8003d14 <TIM_Base_SetConfig+0x124>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d00b      	beq.n	8003c8a <TIM_Base_SetConfig+0x9a>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a28      	ldr	r2, [pc, #160]	; (8003d18 <TIM_Base_SetConfig+0x128>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d007      	beq.n	8003c8a <TIM_Base_SetConfig+0x9a>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a27      	ldr	r2, [pc, #156]	; (8003d1c <TIM_Base_SetConfig+0x12c>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d003      	beq.n	8003c8a <TIM_Base_SetConfig+0x9a>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a26      	ldr	r2, [pc, #152]	; (8003d20 <TIM_Base_SetConfig+0x130>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d108      	bne.n	8003c9c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68fa      	ldr	r2, [r7, #12]
 8003cae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	689a      	ldr	r2, [r3, #8]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a10      	ldr	r2, [pc, #64]	; (8003d04 <TIM_Base_SetConfig+0x114>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d00f      	beq.n	8003ce8 <TIM_Base_SetConfig+0xf8>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a12      	ldr	r2, [pc, #72]	; (8003d14 <TIM_Base_SetConfig+0x124>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d00b      	beq.n	8003ce8 <TIM_Base_SetConfig+0xf8>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a11      	ldr	r2, [pc, #68]	; (8003d18 <TIM_Base_SetConfig+0x128>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d007      	beq.n	8003ce8 <TIM_Base_SetConfig+0xf8>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a10      	ldr	r2, [pc, #64]	; (8003d1c <TIM_Base_SetConfig+0x12c>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d003      	beq.n	8003ce8 <TIM_Base_SetConfig+0xf8>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4a0f      	ldr	r2, [pc, #60]	; (8003d20 <TIM_Base_SetConfig+0x130>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d103      	bne.n	8003cf0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	691a      	ldr	r2, [r3, #16]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	615a      	str	r2, [r3, #20]
}
 8003cf6:	bf00      	nop
 8003cf8:	3714      	adds	r7, #20
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	40012c00 	.word	0x40012c00
 8003d08:	40000400 	.word	0x40000400
 8003d0c:	40000800 	.word	0x40000800
 8003d10:	40000c00 	.word	0x40000c00
 8003d14:	40013400 	.word	0x40013400
 8003d18:	40014000 	.word	0x40014000
 8003d1c:	40014400 	.word	0x40014400
 8003d20:	40014800 	.word	0x40014800

08003d24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b087      	sub	sp, #28
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6a1b      	ldr	r3, [r3, #32]
 8003d34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6a1b      	ldr	r3, [r3, #32]
 8003d3a:	f023 0201 	bic.w	r2, r3, #1
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	011b      	lsls	r3, r3, #4
 8003d54:	693a      	ldr	r2, [r7, #16]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	f023 030a 	bic.w	r3, r3, #10
 8003d60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d62:	697a      	ldr	r2, [r7, #20]
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	693a      	ldr	r2, [r7, #16]
 8003d6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	621a      	str	r2, [r3, #32]
}
 8003d76:	bf00      	nop
 8003d78:	371c      	adds	r7, #28
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr

08003d82 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d82:	b480      	push	{r7}
 8003d84:	b087      	sub	sp, #28
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	60f8      	str	r0, [r7, #12]
 8003d8a:	60b9      	str	r1, [r7, #8]
 8003d8c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6a1b      	ldr	r3, [r3, #32]
 8003d92:	f023 0210 	bic.w	r2, r3, #16
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	699b      	ldr	r3, [r3, #24]
 8003d9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6a1b      	ldr	r3, [r3, #32]
 8003da4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003dac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	031b      	lsls	r3, r3, #12
 8003db2:	697a      	ldr	r2, [r7, #20]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003dbe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	011b      	lsls	r3, r3, #4
 8003dc4:	693a      	ldr	r2, [r7, #16]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	697a      	ldr	r2, [r7, #20]
 8003dce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	621a      	str	r2, [r3, #32]
}
 8003dd6:	bf00      	nop
 8003dd8:	371c      	adds	r7, #28
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr

08003de2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003de2:	b480      	push	{r7}
 8003de4:	b085      	sub	sp, #20
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
 8003dea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003df8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003dfa:	683a      	ldr	r2, [r7, #0]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	f043 0307 	orr.w	r3, r3, #7
 8003e04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	68fa      	ldr	r2, [r7, #12]
 8003e0a:	609a      	str	r2, [r3, #8]
}
 8003e0c:	bf00      	nop
 8003e0e:	3714      	adds	r7, #20
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b087      	sub	sp, #28
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
 8003e24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	021a      	lsls	r2, r3, #8
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	431a      	orrs	r2, r3
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	697a      	ldr	r2, [r7, #20]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	609a      	str	r2, [r3, #8]
}
 8003e4c:	bf00      	nop
 8003e4e:	371c      	adds	r7, #28
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr

08003e58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d101      	bne.n	8003e70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e6c:	2302      	movs	r3, #2
 8003e6e:	e068      	b.n	8003f42 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2202      	movs	r2, #2
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a2e      	ldr	r2, [pc, #184]	; (8003f50 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d004      	beq.n	8003ea4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a2d      	ldr	r2, [pc, #180]	; (8003f54 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d108      	bne.n	8003eb6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003eaa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	68fa      	ldr	r2, [r7, #12]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ebc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68fa      	ldr	r2, [r7, #12]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68fa      	ldr	r2, [r7, #12]
 8003ece:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a1e      	ldr	r2, [pc, #120]	; (8003f50 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d01d      	beq.n	8003f16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ee2:	d018      	beq.n	8003f16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a1b      	ldr	r2, [pc, #108]	; (8003f58 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d013      	beq.n	8003f16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a1a      	ldr	r2, [pc, #104]	; (8003f5c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d00e      	beq.n	8003f16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a18      	ldr	r2, [pc, #96]	; (8003f60 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d009      	beq.n	8003f16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a13      	ldr	r2, [pc, #76]	; (8003f54 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d004      	beq.n	8003f16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a14      	ldr	r2, [pc, #80]	; (8003f64 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d10c      	bne.n	8003f30 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	68ba      	ldr	r2, [r7, #8]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	68ba      	ldr	r2, [r7, #8]
 8003f2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3714      	adds	r7, #20
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	40012c00 	.word	0x40012c00
 8003f54:	40013400 	.word	0x40013400
 8003f58:	40000400 	.word	0x40000400
 8003f5c:	40000800 	.word	0x40000800
 8003f60:	40000c00 	.word	0x40000c00
 8003f64:	40014000 	.word	0x40014000

08003f68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f70:	bf00      	nop
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b082      	sub	sp, #8
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d101      	bne.n	8003fb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e040      	b.n	8004038 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d106      	bne.n	8003fcc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f002 ffaa 	bl	8006f20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2224      	movs	r2, #36	; 0x24
 8003fd0:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f022 0201 	bic.w	r2, r2, #1
 8003fe0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 f8c0 	bl	8004168 <UART_SetConfig>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d101      	bne.n	8003ff2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e022      	b.n	8004038 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d002      	beq.n	8004000 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f000 fb3e 	bl	800467c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	685a      	ldr	r2, [r3, #4]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800400e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	689a      	ldr	r2, [r3, #8]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800401e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f042 0201 	orr.w	r2, r2, #1
 800402e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	f000 fbc5 	bl	80047c0 <UART_CheckIdleState>
 8004036:	4603      	mov	r3, r0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3708      	adds	r7, #8
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b08a      	sub	sp, #40	; 0x28
 8004044:	af02      	add	r7, sp, #8
 8004046:	60f8      	str	r0, [r7, #12]
 8004048:	60b9      	str	r1, [r7, #8]
 800404a:	603b      	str	r3, [r7, #0]
 800404c:	4613      	mov	r3, r2
 800404e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004054:	2b20      	cmp	r3, #32
 8004056:	f040 8081 	bne.w	800415c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d002      	beq.n	8004066 <HAL_UART_Transmit+0x26>
 8004060:	88fb      	ldrh	r3, [r7, #6]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e079      	b.n	800415e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004070:	2b01      	cmp	r3, #1
 8004072:	d101      	bne.n	8004078 <HAL_UART_Transmit+0x38>
 8004074:	2302      	movs	r3, #2
 8004076:	e072      	b.n	800415e <HAL_UART_Transmit+0x11e>
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2221      	movs	r2, #33	; 0x21
 800408a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800408c:	f7fc fa54 	bl	8000538 <HAL_GetTick>
 8004090:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	88fa      	ldrh	r2, [r7, #6]
 8004096:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	88fa      	ldrh	r2, [r7, #6]
 800409e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040aa:	d108      	bne.n	80040be <HAL_UART_Transmit+0x7e>
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d104      	bne.n	80040be <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80040b4:	2300      	movs	r3, #0
 80040b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	61bb      	str	r3, [r7, #24]
 80040bc:	e003      	b.n	80040c6 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040c2:	2300      	movs	r3, #0
 80040c4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 80040ce:	e02d      	b.n	800412c <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	9300      	str	r3, [sp, #0]
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	2200      	movs	r2, #0
 80040d8:	2180      	movs	r1, #128	; 0x80
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	f000 fbb5 	bl	800484a <UART_WaitOnFlagUntilTimeout>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d001      	beq.n	80040ea <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e039      	b.n	800415e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d10b      	bne.n	8004108 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	881a      	ldrh	r2, [r3, #0]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040fc:	b292      	uxth	r2, r2
 80040fe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	3302      	adds	r3, #2
 8004104:	61bb      	str	r3, [r7, #24]
 8004106:	e008      	b.n	800411a <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	781a      	ldrb	r2, [r3, #0]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	b292      	uxth	r2, r2
 8004112:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004114:	69fb      	ldr	r3, [r7, #28]
 8004116:	3301      	adds	r3, #1
 8004118:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004120:	b29b      	uxth	r3, r3
 8004122:	3b01      	subs	r3, #1
 8004124:	b29a      	uxth	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004132:	b29b      	uxth	r3, r3
 8004134:	2b00      	cmp	r3, #0
 8004136:	d1cb      	bne.n	80040d0 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	2200      	movs	r2, #0
 8004140:	2140      	movs	r1, #64	; 0x40
 8004142:	68f8      	ldr	r0, [r7, #12]
 8004144:	f000 fb81 	bl	800484a <UART_WaitOnFlagUntilTimeout>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	d001      	beq.n	8004152 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e005      	b.n	800415e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2220      	movs	r2, #32
 8004156:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8004158:	2300      	movs	r3, #0
 800415a:	e000      	b.n	800415e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800415c:	2302      	movs	r3, #2
  }
}
 800415e:	4618      	mov	r0, r3
 8004160:	3720      	adds	r7, #32
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
	...

08004168 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004168:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800416c:	b088      	sub	sp, #32
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004172:	2300      	movs	r3, #0
 8004174:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	689a      	ldr	r2, [r3, #8]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	431a      	orrs	r2, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	695b      	ldr	r3, [r3, #20]
 8004184:	431a      	orrs	r2, r3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	69db      	ldr	r3, [r3, #28]
 800418a:	4313      	orrs	r3, r2
 800418c:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	4bac      	ldr	r3, [pc, #688]	; (8004448 <UART_SetConfig+0x2e0>)
 8004196:	4013      	ands	r3, r2
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	6812      	ldr	r2, [r2, #0]
 800419c:	69f9      	ldr	r1, [r7, #28]
 800419e:	430b      	orrs	r3, r1
 80041a0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	68da      	ldr	r2, [r3, #12]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	430a      	orrs	r2, r1
 80041b6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	699b      	ldr	r3, [r3, #24]
 80041bc:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4aa2      	ldr	r2, [pc, #648]	; (800444c <UART_SetConfig+0x2e4>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d004      	beq.n	80041d2 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a1b      	ldr	r3, [r3, #32]
 80041cc:	69fa      	ldr	r2, [r7, #28]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	69fa      	ldr	r2, [r7, #28]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a99      	ldr	r2, [pc, #612]	; (8004450 <UART_SetConfig+0x2e8>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d121      	bne.n	8004234 <UART_SetConfig+0xcc>
 80041f0:	4b98      	ldr	r3, [pc, #608]	; (8004454 <UART_SetConfig+0x2ec>)
 80041f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041f6:	f003 0303 	and.w	r3, r3, #3
 80041fa:	2b03      	cmp	r3, #3
 80041fc:	d816      	bhi.n	800422c <UART_SetConfig+0xc4>
 80041fe:	a201      	add	r2, pc, #4	; (adr r2, 8004204 <UART_SetConfig+0x9c>)
 8004200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004204:	08004215 	.word	0x08004215
 8004208:	08004221 	.word	0x08004221
 800420c:	0800421b 	.word	0x0800421b
 8004210:	08004227 	.word	0x08004227
 8004214:	2301      	movs	r3, #1
 8004216:	76fb      	strb	r3, [r7, #27]
 8004218:	e0e8      	b.n	80043ec <UART_SetConfig+0x284>
 800421a:	2302      	movs	r3, #2
 800421c:	76fb      	strb	r3, [r7, #27]
 800421e:	e0e5      	b.n	80043ec <UART_SetConfig+0x284>
 8004220:	2304      	movs	r3, #4
 8004222:	76fb      	strb	r3, [r7, #27]
 8004224:	e0e2      	b.n	80043ec <UART_SetConfig+0x284>
 8004226:	2308      	movs	r3, #8
 8004228:	76fb      	strb	r3, [r7, #27]
 800422a:	e0df      	b.n	80043ec <UART_SetConfig+0x284>
 800422c:	2310      	movs	r3, #16
 800422e:	76fb      	strb	r3, [r7, #27]
 8004230:	bf00      	nop
 8004232:	e0db      	b.n	80043ec <UART_SetConfig+0x284>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a87      	ldr	r2, [pc, #540]	; (8004458 <UART_SetConfig+0x2f0>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d134      	bne.n	80042a8 <UART_SetConfig+0x140>
 800423e:	4b85      	ldr	r3, [pc, #532]	; (8004454 <UART_SetConfig+0x2ec>)
 8004240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004244:	f003 030c 	and.w	r3, r3, #12
 8004248:	2b0c      	cmp	r3, #12
 800424a:	d829      	bhi.n	80042a0 <UART_SetConfig+0x138>
 800424c:	a201      	add	r2, pc, #4	; (adr r2, 8004254 <UART_SetConfig+0xec>)
 800424e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004252:	bf00      	nop
 8004254:	08004289 	.word	0x08004289
 8004258:	080042a1 	.word	0x080042a1
 800425c:	080042a1 	.word	0x080042a1
 8004260:	080042a1 	.word	0x080042a1
 8004264:	08004295 	.word	0x08004295
 8004268:	080042a1 	.word	0x080042a1
 800426c:	080042a1 	.word	0x080042a1
 8004270:	080042a1 	.word	0x080042a1
 8004274:	0800428f 	.word	0x0800428f
 8004278:	080042a1 	.word	0x080042a1
 800427c:	080042a1 	.word	0x080042a1
 8004280:	080042a1 	.word	0x080042a1
 8004284:	0800429b 	.word	0x0800429b
 8004288:	2300      	movs	r3, #0
 800428a:	76fb      	strb	r3, [r7, #27]
 800428c:	e0ae      	b.n	80043ec <UART_SetConfig+0x284>
 800428e:	2302      	movs	r3, #2
 8004290:	76fb      	strb	r3, [r7, #27]
 8004292:	e0ab      	b.n	80043ec <UART_SetConfig+0x284>
 8004294:	2304      	movs	r3, #4
 8004296:	76fb      	strb	r3, [r7, #27]
 8004298:	e0a8      	b.n	80043ec <UART_SetConfig+0x284>
 800429a:	2308      	movs	r3, #8
 800429c:	76fb      	strb	r3, [r7, #27]
 800429e:	e0a5      	b.n	80043ec <UART_SetConfig+0x284>
 80042a0:	2310      	movs	r3, #16
 80042a2:	76fb      	strb	r3, [r7, #27]
 80042a4:	bf00      	nop
 80042a6:	e0a1      	b.n	80043ec <UART_SetConfig+0x284>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a6b      	ldr	r2, [pc, #428]	; (800445c <UART_SetConfig+0x2f4>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d120      	bne.n	80042f4 <UART_SetConfig+0x18c>
 80042b2:	4b68      	ldr	r3, [pc, #416]	; (8004454 <UART_SetConfig+0x2ec>)
 80042b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042b8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80042bc:	2b10      	cmp	r3, #16
 80042be:	d00f      	beq.n	80042e0 <UART_SetConfig+0x178>
 80042c0:	2b10      	cmp	r3, #16
 80042c2:	d802      	bhi.n	80042ca <UART_SetConfig+0x162>
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d005      	beq.n	80042d4 <UART_SetConfig+0x16c>
 80042c8:	e010      	b.n	80042ec <UART_SetConfig+0x184>
 80042ca:	2b20      	cmp	r3, #32
 80042cc:	d005      	beq.n	80042da <UART_SetConfig+0x172>
 80042ce:	2b30      	cmp	r3, #48	; 0x30
 80042d0:	d009      	beq.n	80042e6 <UART_SetConfig+0x17e>
 80042d2:	e00b      	b.n	80042ec <UART_SetConfig+0x184>
 80042d4:	2300      	movs	r3, #0
 80042d6:	76fb      	strb	r3, [r7, #27]
 80042d8:	e088      	b.n	80043ec <UART_SetConfig+0x284>
 80042da:	2302      	movs	r3, #2
 80042dc:	76fb      	strb	r3, [r7, #27]
 80042de:	e085      	b.n	80043ec <UART_SetConfig+0x284>
 80042e0:	2304      	movs	r3, #4
 80042e2:	76fb      	strb	r3, [r7, #27]
 80042e4:	e082      	b.n	80043ec <UART_SetConfig+0x284>
 80042e6:	2308      	movs	r3, #8
 80042e8:	76fb      	strb	r3, [r7, #27]
 80042ea:	e07f      	b.n	80043ec <UART_SetConfig+0x284>
 80042ec:	2310      	movs	r3, #16
 80042ee:	76fb      	strb	r3, [r7, #27]
 80042f0:	bf00      	nop
 80042f2:	e07b      	b.n	80043ec <UART_SetConfig+0x284>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a59      	ldr	r2, [pc, #356]	; (8004460 <UART_SetConfig+0x2f8>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d120      	bne.n	8004340 <UART_SetConfig+0x1d8>
 80042fe:	4b55      	ldr	r3, [pc, #340]	; (8004454 <UART_SetConfig+0x2ec>)
 8004300:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004304:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004308:	2b40      	cmp	r3, #64	; 0x40
 800430a:	d00f      	beq.n	800432c <UART_SetConfig+0x1c4>
 800430c:	2b40      	cmp	r3, #64	; 0x40
 800430e:	d802      	bhi.n	8004316 <UART_SetConfig+0x1ae>
 8004310:	2b00      	cmp	r3, #0
 8004312:	d005      	beq.n	8004320 <UART_SetConfig+0x1b8>
 8004314:	e010      	b.n	8004338 <UART_SetConfig+0x1d0>
 8004316:	2b80      	cmp	r3, #128	; 0x80
 8004318:	d005      	beq.n	8004326 <UART_SetConfig+0x1be>
 800431a:	2bc0      	cmp	r3, #192	; 0xc0
 800431c:	d009      	beq.n	8004332 <UART_SetConfig+0x1ca>
 800431e:	e00b      	b.n	8004338 <UART_SetConfig+0x1d0>
 8004320:	2300      	movs	r3, #0
 8004322:	76fb      	strb	r3, [r7, #27]
 8004324:	e062      	b.n	80043ec <UART_SetConfig+0x284>
 8004326:	2302      	movs	r3, #2
 8004328:	76fb      	strb	r3, [r7, #27]
 800432a:	e05f      	b.n	80043ec <UART_SetConfig+0x284>
 800432c:	2304      	movs	r3, #4
 800432e:	76fb      	strb	r3, [r7, #27]
 8004330:	e05c      	b.n	80043ec <UART_SetConfig+0x284>
 8004332:	2308      	movs	r3, #8
 8004334:	76fb      	strb	r3, [r7, #27]
 8004336:	e059      	b.n	80043ec <UART_SetConfig+0x284>
 8004338:	2310      	movs	r3, #16
 800433a:	76fb      	strb	r3, [r7, #27]
 800433c:	bf00      	nop
 800433e:	e055      	b.n	80043ec <UART_SetConfig+0x284>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a47      	ldr	r2, [pc, #284]	; (8004464 <UART_SetConfig+0x2fc>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d124      	bne.n	8004394 <UART_SetConfig+0x22c>
 800434a:	4b42      	ldr	r3, [pc, #264]	; (8004454 <UART_SetConfig+0x2ec>)
 800434c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004350:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004354:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004358:	d012      	beq.n	8004380 <UART_SetConfig+0x218>
 800435a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800435e:	d802      	bhi.n	8004366 <UART_SetConfig+0x1fe>
 8004360:	2b00      	cmp	r3, #0
 8004362:	d007      	beq.n	8004374 <UART_SetConfig+0x20c>
 8004364:	e012      	b.n	800438c <UART_SetConfig+0x224>
 8004366:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800436a:	d006      	beq.n	800437a <UART_SetConfig+0x212>
 800436c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004370:	d009      	beq.n	8004386 <UART_SetConfig+0x21e>
 8004372:	e00b      	b.n	800438c <UART_SetConfig+0x224>
 8004374:	2300      	movs	r3, #0
 8004376:	76fb      	strb	r3, [r7, #27]
 8004378:	e038      	b.n	80043ec <UART_SetConfig+0x284>
 800437a:	2302      	movs	r3, #2
 800437c:	76fb      	strb	r3, [r7, #27]
 800437e:	e035      	b.n	80043ec <UART_SetConfig+0x284>
 8004380:	2304      	movs	r3, #4
 8004382:	76fb      	strb	r3, [r7, #27]
 8004384:	e032      	b.n	80043ec <UART_SetConfig+0x284>
 8004386:	2308      	movs	r3, #8
 8004388:	76fb      	strb	r3, [r7, #27]
 800438a:	e02f      	b.n	80043ec <UART_SetConfig+0x284>
 800438c:	2310      	movs	r3, #16
 800438e:	76fb      	strb	r3, [r7, #27]
 8004390:	bf00      	nop
 8004392:	e02b      	b.n	80043ec <UART_SetConfig+0x284>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a2c      	ldr	r2, [pc, #176]	; (800444c <UART_SetConfig+0x2e4>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d124      	bne.n	80043e8 <UART_SetConfig+0x280>
 800439e:	4b2d      	ldr	r3, [pc, #180]	; (8004454 <UART_SetConfig+0x2ec>)
 80043a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043a4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80043a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043ac:	d012      	beq.n	80043d4 <UART_SetConfig+0x26c>
 80043ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043b2:	d802      	bhi.n	80043ba <UART_SetConfig+0x252>
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d007      	beq.n	80043c8 <UART_SetConfig+0x260>
 80043b8:	e012      	b.n	80043e0 <UART_SetConfig+0x278>
 80043ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043be:	d006      	beq.n	80043ce <UART_SetConfig+0x266>
 80043c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80043c4:	d009      	beq.n	80043da <UART_SetConfig+0x272>
 80043c6:	e00b      	b.n	80043e0 <UART_SetConfig+0x278>
 80043c8:	2300      	movs	r3, #0
 80043ca:	76fb      	strb	r3, [r7, #27]
 80043cc:	e00e      	b.n	80043ec <UART_SetConfig+0x284>
 80043ce:	2302      	movs	r3, #2
 80043d0:	76fb      	strb	r3, [r7, #27]
 80043d2:	e00b      	b.n	80043ec <UART_SetConfig+0x284>
 80043d4:	2304      	movs	r3, #4
 80043d6:	76fb      	strb	r3, [r7, #27]
 80043d8:	e008      	b.n	80043ec <UART_SetConfig+0x284>
 80043da:	2308      	movs	r3, #8
 80043dc:	76fb      	strb	r3, [r7, #27]
 80043de:	e005      	b.n	80043ec <UART_SetConfig+0x284>
 80043e0:	2310      	movs	r3, #16
 80043e2:	76fb      	strb	r3, [r7, #27]
 80043e4:	bf00      	nop
 80043e6:	e001      	b.n	80043ec <UART_SetConfig+0x284>
 80043e8:	2310      	movs	r3, #16
 80043ea:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a16      	ldr	r2, [pc, #88]	; (800444c <UART_SetConfig+0x2e4>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	f040 8087 	bne.w	8004506 <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80043f8:	7efb      	ldrb	r3, [r7, #27]
 80043fa:	2b08      	cmp	r3, #8
 80043fc:	d836      	bhi.n	800446c <UART_SetConfig+0x304>
 80043fe:	a201      	add	r2, pc, #4	; (adr r2, 8004404 <UART_SetConfig+0x29c>)
 8004400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004404:	08004429 	.word	0x08004429
 8004408:	0800446d 	.word	0x0800446d
 800440c:	08004431 	.word	0x08004431
 8004410:	0800446d 	.word	0x0800446d
 8004414:	08004437 	.word	0x08004437
 8004418:	0800446d 	.word	0x0800446d
 800441c:	0800446d 	.word	0x0800446d
 8004420:	0800446d 	.word	0x0800446d
 8004424:	0800443f 	.word	0x0800443f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004428:	f7fe fbac 	bl	8002b84 <HAL_RCC_GetPCLK1Freq>
 800442c:	6178      	str	r0, [r7, #20]
        break;
 800442e:	e022      	b.n	8004476 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004430:	4b0d      	ldr	r3, [pc, #52]	; (8004468 <UART_SetConfig+0x300>)
 8004432:	617b      	str	r3, [r7, #20]
        break;
 8004434:	e01f      	b.n	8004476 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004436:	f7fe fb0f 	bl	8002a58 <HAL_RCC_GetSysClockFreq>
 800443a:	6178      	str	r0, [r7, #20]
        break;
 800443c:	e01b      	b.n	8004476 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800443e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004442:	617b      	str	r3, [r7, #20]
        break;
 8004444:	e017      	b.n	8004476 <UART_SetConfig+0x30e>
 8004446:	bf00      	nop
 8004448:	efff69f3 	.word	0xefff69f3
 800444c:	40008000 	.word	0x40008000
 8004450:	40013800 	.word	0x40013800
 8004454:	40021000 	.word	0x40021000
 8004458:	40004400 	.word	0x40004400
 800445c:	40004800 	.word	0x40004800
 8004460:	40004c00 	.word	0x40004c00
 8004464:	40005000 	.word	0x40005000
 8004468:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800446c:	2300      	movs	r3, #0
 800446e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	76bb      	strb	r3, [r7, #26]
        break;
 8004474:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2b00      	cmp	r3, #0
 800447a:	f000 80f1 	beq.w	8004660 <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685a      	ldr	r2, [r3, #4]
 8004482:	4613      	mov	r3, r2
 8004484:	005b      	lsls	r3, r3, #1
 8004486:	4413      	add	r3, r2
 8004488:	697a      	ldr	r2, [r7, #20]
 800448a:	429a      	cmp	r2, r3
 800448c:	d305      	bcc.n	800449a <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004494:	697a      	ldr	r2, [r7, #20]
 8004496:	429a      	cmp	r2, r3
 8004498:	d902      	bls.n	80044a0 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	76bb      	strb	r3, [r7, #26]
 800449e:	e0df      	b.n	8004660 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	4619      	mov	r1, r3
 80044a4:	f04f 0200 	mov.w	r2, #0
 80044a8:	f04f 0300 	mov.w	r3, #0
 80044ac:	f04f 0400 	mov.w	r4, #0
 80044b0:	0214      	lsls	r4, r2, #8
 80044b2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80044b6:	020b      	lsls	r3, r1, #8
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	6852      	ldr	r2, [r2, #4]
 80044bc:	0852      	lsrs	r2, r2, #1
 80044be:	4611      	mov	r1, r2
 80044c0:	f04f 0200 	mov.w	r2, #0
 80044c4:	eb13 0b01 	adds.w	fp, r3, r1
 80044c8:	eb44 0c02 	adc.w	ip, r4, r2
 80044cc:	4658      	mov	r0, fp
 80044ce:	4661      	mov	r1, ip
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f04f 0400 	mov.w	r4, #0
 80044d8:	461a      	mov	r2, r3
 80044da:	4623      	mov	r3, r4
 80044dc:	f7fb fe80 	bl	80001e0 <__aeabi_uldivmod>
 80044e0:	4603      	mov	r3, r0
 80044e2:	460c      	mov	r4, r1
 80044e4:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80044ec:	d308      	bcc.n	8004500 <UART_SetConfig+0x398>
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044f4:	d204      	bcs.n	8004500 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	693a      	ldr	r2, [r7, #16]
 80044fc:	60da      	str	r2, [r3, #12]
 80044fe:	e0af      	b.n	8004660 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	76bb      	strb	r3, [r7, #26]
 8004504:	e0ac      	b.n	8004660 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	69db      	ldr	r3, [r3, #28]
 800450a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800450e:	d15b      	bne.n	80045c8 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8004510:	7efb      	ldrb	r3, [r7, #27]
 8004512:	2b08      	cmp	r3, #8
 8004514:	d827      	bhi.n	8004566 <UART_SetConfig+0x3fe>
 8004516:	a201      	add	r2, pc, #4	; (adr r2, 800451c <UART_SetConfig+0x3b4>)
 8004518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800451c:	08004541 	.word	0x08004541
 8004520:	08004549 	.word	0x08004549
 8004524:	08004551 	.word	0x08004551
 8004528:	08004567 	.word	0x08004567
 800452c:	08004557 	.word	0x08004557
 8004530:	08004567 	.word	0x08004567
 8004534:	08004567 	.word	0x08004567
 8004538:	08004567 	.word	0x08004567
 800453c:	0800455f 	.word	0x0800455f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004540:	f7fe fb20 	bl	8002b84 <HAL_RCC_GetPCLK1Freq>
 8004544:	6178      	str	r0, [r7, #20]
        break;
 8004546:	e013      	b.n	8004570 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004548:	f7fe fb32 	bl	8002bb0 <HAL_RCC_GetPCLK2Freq>
 800454c:	6178      	str	r0, [r7, #20]
        break;
 800454e:	e00f      	b.n	8004570 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004550:	4b49      	ldr	r3, [pc, #292]	; (8004678 <UART_SetConfig+0x510>)
 8004552:	617b      	str	r3, [r7, #20]
        break;
 8004554:	e00c      	b.n	8004570 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004556:	f7fe fa7f 	bl	8002a58 <HAL_RCC_GetSysClockFreq>
 800455a:	6178      	str	r0, [r7, #20]
        break;
 800455c:	e008      	b.n	8004570 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800455e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004562:	617b      	str	r3, [r7, #20]
        break;
 8004564:	e004      	b.n	8004570 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8004566:	2300      	movs	r3, #0
 8004568:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	76bb      	strb	r3, [r7, #26]
        break;
 800456e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d074      	beq.n	8004660 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	005a      	lsls	r2, r3, #1
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	085b      	lsrs	r3, r3, #1
 8004580:	441a      	add	r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	fbb2 f3f3 	udiv	r3, r2, r3
 800458a:	b29b      	uxth	r3, r3
 800458c:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	2b0f      	cmp	r3, #15
 8004592:	d916      	bls.n	80045c2 <UART_SetConfig+0x45a>
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800459a:	d212      	bcs.n	80045c2 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	b29b      	uxth	r3, r3
 80045a0:	f023 030f 	bic.w	r3, r3, #15
 80045a4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	085b      	lsrs	r3, r3, #1
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	f003 0307 	and.w	r3, r3, #7
 80045b0:	b29a      	uxth	r2, r3
 80045b2:	89fb      	ldrh	r3, [r7, #14]
 80045b4:	4313      	orrs	r3, r2
 80045b6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	89fa      	ldrh	r2, [r7, #14]
 80045be:	60da      	str	r2, [r3, #12]
 80045c0:	e04e      	b.n	8004660 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	76bb      	strb	r3, [r7, #26]
 80045c6:	e04b      	b.n	8004660 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80045c8:	7efb      	ldrb	r3, [r7, #27]
 80045ca:	2b08      	cmp	r3, #8
 80045cc:	d827      	bhi.n	800461e <UART_SetConfig+0x4b6>
 80045ce:	a201      	add	r2, pc, #4	; (adr r2, 80045d4 <UART_SetConfig+0x46c>)
 80045d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d4:	080045f9 	.word	0x080045f9
 80045d8:	08004601 	.word	0x08004601
 80045dc:	08004609 	.word	0x08004609
 80045e0:	0800461f 	.word	0x0800461f
 80045e4:	0800460f 	.word	0x0800460f
 80045e8:	0800461f 	.word	0x0800461f
 80045ec:	0800461f 	.word	0x0800461f
 80045f0:	0800461f 	.word	0x0800461f
 80045f4:	08004617 	.word	0x08004617
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045f8:	f7fe fac4 	bl	8002b84 <HAL_RCC_GetPCLK1Freq>
 80045fc:	6178      	str	r0, [r7, #20]
        break;
 80045fe:	e013      	b.n	8004628 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004600:	f7fe fad6 	bl	8002bb0 <HAL_RCC_GetPCLK2Freq>
 8004604:	6178      	str	r0, [r7, #20]
        break;
 8004606:	e00f      	b.n	8004628 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004608:	4b1b      	ldr	r3, [pc, #108]	; (8004678 <UART_SetConfig+0x510>)
 800460a:	617b      	str	r3, [r7, #20]
        break;
 800460c:	e00c      	b.n	8004628 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800460e:	f7fe fa23 	bl	8002a58 <HAL_RCC_GetSysClockFreq>
 8004612:	6178      	str	r0, [r7, #20]
        break;
 8004614:	e008      	b.n	8004628 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004616:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800461a:	617b      	str	r3, [r7, #20]
        break;
 800461c:	e004      	b.n	8004628 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800461e:	2300      	movs	r3, #0
 8004620:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	76bb      	strb	r3, [r7, #26]
        break;
 8004626:	bf00      	nop
    }

    if (pclk != 0U)
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d018      	beq.n	8004660 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	085a      	lsrs	r2, r3, #1
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	441a      	add	r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004640:	b29b      	uxth	r3, r3
 8004642:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	2b0f      	cmp	r3, #15
 8004648:	d908      	bls.n	800465c <UART_SetConfig+0x4f4>
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004650:	d204      	bcs.n	800465c <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	60da      	str	r2, [r3, #12]
 800465a:	e001      	b.n	8004660 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800466c:	7ebb      	ldrb	r3, [r7, #26]
}
 800466e:	4618      	mov	r0, r3
 8004670:	3720      	adds	r7, #32
 8004672:	46bd      	mov	sp, r7
 8004674:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8004678:	00f42400 	.word	0x00f42400

0800467c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004688:	f003 0301 	and.w	r3, r3, #1
 800468c:	2b00      	cmp	r3, #0
 800468e:	d00a      	beq.n	80046a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	430a      	orrs	r2, r1
 80046a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00a      	beq.n	80046c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	430a      	orrs	r2, r1
 80046c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046cc:	f003 0304 	and.w	r3, r3, #4
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d00a      	beq.n	80046ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	430a      	orrs	r2, r1
 80046e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ee:	f003 0308 	and.w	r3, r3, #8
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d00a      	beq.n	800470c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	430a      	orrs	r2, r1
 800470a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004710:	f003 0310 	and.w	r3, r3, #16
 8004714:	2b00      	cmp	r3, #0
 8004716:	d00a      	beq.n	800472e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	430a      	orrs	r2, r1
 800472c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004732:	f003 0320 	and.w	r3, r3, #32
 8004736:	2b00      	cmp	r3, #0
 8004738:	d00a      	beq.n	8004750 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	430a      	orrs	r2, r1
 800474e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004758:	2b00      	cmp	r3, #0
 800475a:	d01a      	beq.n	8004792 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	430a      	orrs	r2, r1
 8004770:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004776:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800477a:	d10a      	bne.n	8004792 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	430a      	orrs	r2, r1
 8004790:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00a      	beq.n	80047b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	430a      	orrs	r2, r1
 80047b2:	605a      	str	r2, [r3, #4]
  }
}
 80047b4:	bf00      	nop
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr

080047c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b086      	sub	sp, #24
 80047c4:	af02      	add	r7, sp, #8
 80047c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2200      	movs	r2, #0
 80047cc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80047ce:	f7fb feb3 	bl	8000538 <HAL_GetTick>
 80047d2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0308 	and.w	r3, r3, #8
 80047de:	2b08      	cmp	r3, #8
 80047e0:	d10e      	bne.n	8004800 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047e2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80047e6:	9300      	str	r3, [sp, #0]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f000 f82a 	bl	800484a <UART_WaitOnFlagUntilTimeout>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d001      	beq.n	8004800 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e020      	b.n	8004842 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0304 	and.w	r3, r3, #4
 800480a:	2b04      	cmp	r3, #4
 800480c:	d10e      	bne.n	800482c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800480e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004812:	9300      	str	r3, [sp, #0]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f000 f814 	bl	800484a <UART_WaitOnFlagUntilTimeout>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d001      	beq.n	800482c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004828:	2303      	movs	r3, #3
 800482a:	e00a      	b.n	8004842 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2220      	movs	r2, #32
 8004830:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2220      	movs	r2, #32
 8004836:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004840:	2300      	movs	r3, #0
}
 8004842:	4618      	mov	r0, r3
 8004844:	3710      	adds	r7, #16
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800484a:	b580      	push	{r7, lr}
 800484c:	b084      	sub	sp, #16
 800484e:	af00      	add	r7, sp, #0
 8004850:	60f8      	str	r0, [r7, #12]
 8004852:	60b9      	str	r1, [r7, #8]
 8004854:	603b      	str	r3, [r7, #0]
 8004856:	4613      	mov	r3, r2
 8004858:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800485a:	e05d      	b.n	8004918 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004862:	d059      	beq.n	8004918 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004864:	f7fb fe68 	bl	8000538 <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	69ba      	ldr	r2, [r7, #24]
 8004870:	429a      	cmp	r2, r3
 8004872:	d302      	bcc.n	800487a <UART_WaitOnFlagUntilTimeout+0x30>
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d11b      	bne.n	80048b2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004888:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	689a      	ldr	r2, [r3, #8]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f022 0201 	bic.w	r2, r2, #1
 8004898:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2220      	movs	r2, #32
 800489e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2220      	movs	r2, #32
 80048a4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e042      	b.n	8004938 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0304 	and.w	r3, r3, #4
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d02b      	beq.n	8004918 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	69db      	ldr	r3, [r3, #28]
 80048c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048ce:	d123      	bne.n	8004918 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048d8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80048e8:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	689a      	ldr	r2, [r3, #8]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f022 0201 	bic.w	r2, r2, #1
 80048f8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2220      	movs	r2, #32
 80048fe:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2220      	movs	r2, #32
 8004904:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2220      	movs	r2, #32
 800490a:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2200      	movs	r2, #0
 8004910:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	e00f      	b.n	8004938 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	69da      	ldr	r2, [r3, #28]
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	4013      	ands	r3, r2
 8004922:	68ba      	ldr	r2, [r7, #8]
 8004924:	429a      	cmp	r2, r3
 8004926:	bf0c      	ite	eq
 8004928:	2301      	moveq	r3, #1
 800492a:	2300      	movne	r3, #0
 800492c:	b2db      	uxtb	r3, r3
 800492e:	461a      	mov	r2, r3
 8004930:	79fb      	ldrb	r3, [r7, #7]
 8004932:	429a      	cmp	r2, r3
 8004934:	d092      	beq.n	800485c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004936:	2300      	movs	r3, #0
}
 8004938:	4618      	mov	r0, r3
 800493a:	3710      	adds	r7, #16
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}

08004940 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004940:	b480      	push	{r7}
 8004942:	b085      	sub	sp, #20
 8004944:	af00      	add	r7, sp, #0
 8004946:	4603      	mov	r3, r0
 8004948:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800494a:	2300      	movs	r3, #0
 800494c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800494e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004952:	2b84      	cmp	r3, #132	; 0x84
 8004954:	d005      	beq.n	8004962 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004956:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	4413      	add	r3, r2
 800495e:	3303      	adds	r3, #3
 8004960:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004962:	68fb      	ldr	r3, [r7, #12]
}
 8004964:	4618      	mov	r0, r3
 8004966:	3714      	adds	r7, #20
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr

08004970 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004974:	f000 fada 	bl	8004f2c <vTaskStartScheduler>
  
  return osOK;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	bd80      	pop	{r7, pc}

0800497e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800497e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004980:	b089      	sub	sp, #36	; 0x24
 8004982:	af04      	add	r7, sp, #16
 8004984:	6078      	str	r0, [r7, #4]
 8004986:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	695b      	ldr	r3, [r3, #20]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d020      	beq.n	80049d2 <osThreadCreate+0x54>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d01c      	beq.n	80049d2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685c      	ldr	r4, [r3, #4]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681d      	ldr	r5, [r3, #0]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	691e      	ldr	r6, [r3, #16]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80049aa:	4618      	mov	r0, r3
 80049ac:	f7ff ffc8 	bl	8004940 <makeFreeRtosPriority>
 80049b0:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	695b      	ldr	r3, [r3, #20]
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049ba:	9202      	str	r2, [sp, #8]
 80049bc:	9301      	str	r3, [sp, #4]
 80049be:	9100      	str	r1, [sp, #0]
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	4632      	mov	r2, r6
 80049c4:	4629      	mov	r1, r5
 80049c6:	4620      	mov	r0, r4
 80049c8:	f000 f8ed 	bl	8004ba6 <xTaskCreateStatic>
 80049cc:	4603      	mov	r3, r0
 80049ce:	60fb      	str	r3, [r7, #12]
 80049d0:	e01c      	b.n	8004a0c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685c      	ldr	r4, [r3, #4]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049de:	b29e      	uxth	r6, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80049e6:	4618      	mov	r0, r3
 80049e8:	f7ff ffaa 	bl	8004940 <makeFreeRtosPriority>
 80049ec:	4602      	mov	r2, r0
 80049ee:	f107 030c 	add.w	r3, r7, #12
 80049f2:	9301      	str	r3, [sp, #4]
 80049f4:	9200      	str	r2, [sp, #0]
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	4632      	mov	r2, r6
 80049fa:	4629      	mov	r1, r5
 80049fc:	4620      	mov	r0, r4
 80049fe:	f000 f92c 	bl	8004c5a <xTaskCreate>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d001      	beq.n	8004a0c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	e000      	b.n	8004a0e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3714      	adds	r7, #20
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004a16 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004a16:	b580      	push	{r7, lr}
 8004a18:	b084      	sub	sp, #16
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <osDelay+0x16>
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	e000      	b.n	8004a2e <osDelay+0x18>
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f000 fa48 	bl	8004ec4 <vTaskDelay>
  
  return osOK;
 8004a34:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3710      	adds	r7, #16
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}

08004a3e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004a3e:	b480      	push	{r7}
 8004a40:	b083      	sub	sp, #12
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f103 0208 	add.w	r2, r3, #8
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	f04f 32ff 	mov.w	r2, #4294967295
 8004a56:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f103 0208 	add.w	r2, r3, #8
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f103 0208 	add.w	r2, r3, #8
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004a72:	bf00      	nop
 8004a74:	370c      	adds	r7, #12
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr

08004a7e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004a7e:	b480      	push	{r7}
 8004a80:	b083      	sub	sp, #12
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b085      	sub	sp, #20
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	689a      	ldr	r2, [r3, #8]
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	683a      	ldr	r2, [r7, #0]
 8004abc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	683a      	ldr	r2, [r7, #0]
 8004ac2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	1c5a      	adds	r2, r3, #1
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	601a      	str	r2, [r3, #0]
}
 8004ad4:	bf00      	nop
 8004ad6:	3714      	adds	r7, #20
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af6:	d103      	bne.n	8004b00 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	60fb      	str	r3, [r7, #12]
 8004afe:	e00c      	b.n	8004b1a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	3308      	adds	r3, #8
 8004b04:	60fb      	str	r3, [r7, #12]
 8004b06:	e002      	b.n	8004b0e <vListInsert+0x2e>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	60fb      	str	r3, [r7, #12]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68ba      	ldr	r2, [r7, #8]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d2f6      	bcs.n	8004b08 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	685a      	ldr	r2, [r3, #4]
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	683a      	ldr	r2, [r7, #0]
 8004b28:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	683a      	ldr	r2, [r7, #0]
 8004b34:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	1c5a      	adds	r2, r3, #1
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	601a      	str	r2, [r3, #0]
}
 8004b46:	bf00      	nop
 8004b48:	3714      	adds	r7, #20
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr

08004b52 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004b52:	b480      	push	{r7}
 8004b54:	b085      	sub	sp, #20
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6892      	ldr	r2, [r2, #8]
 8004b68:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	6852      	ldr	r2, [r2, #4]
 8004b72:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d103      	bne.n	8004b86 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	689a      	ldr	r2, [r3, #8]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	1e5a      	subs	r2, r3, #1
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3714      	adds	r7, #20
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr

08004ba6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004ba6:	b580      	push	{r7, lr}
 8004ba8:	b08e      	sub	sp, #56	; 0x38
 8004baa:	af04      	add	r7, sp, #16
 8004bac:	60f8      	str	r0, [r7, #12]
 8004bae:	60b9      	str	r1, [r7, #8]
 8004bb0:	607a      	str	r2, [r7, #4]
 8004bb2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d109      	bne.n	8004bce <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bbe:	f383 8811 	msr	BASEPRI, r3
 8004bc2:	f3bf 8f6f 	isb	sy
 8004bc6:	f3bf 8f4f 	dsb	sy
 8004bca:	623b      	str	r3, [r7, #32]
 8004bcc:	e7fe      	b.n	8004bcc <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8004bce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d109      	bne.n	8004be8 <xTaskCreateStatic+0x42>
 8004bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bd8:	f383 8811 	msr	BASEPRI, r3
 8004bdc:	f3bf 8f6f 	isb	sy
 8004be0:	f3bf 8f4f 	dsb	sy
 8004be4:	61fb      	str	r3, [r7, #28]
 8004be6:	e7fe      	b.n	8004be6 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004be8:	2354      	movs	r3, #84	; 0x54
 8004bea:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	2b54      	cmp	r3, #84	; 0x54
 8004bf0:	d009      	beq.n	8004c06 <xTaskCreateStatic+0x60>
 8004bf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf6:	f383 8811 	msr	BASEPRI, r3
 8004bfa:	f3bf 8f6f 	isb	sy
 8004bfe:	f3bf 8f4f 	dsb	sy
 8004c02:	61bb      	str	r3, [r7, #24]
 8004c04:	e7fe      	b.n	8004c04 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004c06:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d01e      	beq.n	8004c4c <xTaskCreateStatic+0xa6>
 8004c0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d01b      	beq.n	8004c4c <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c16:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c1c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c20:	2202      	movs	r2, #2
 8004c22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004c26:	2300      	movs	r3, #0
 8004c28:	9303      	str	r3, [sp, #12]
 8004c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c2c:	9302      	str	r3, [sp, #8]
 8004c2e:	f107 0314 	add.w	r3, r7, #20
 8004c32:	9301      	str	r3, [sp, #4]
 8004c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c36:	9300      	str	r3, [sp, #0]
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	68b9      	ldr	r1, [r7, #8]
 8004c3e:	68f8      	ldr	r0, [r7, #12]
 8004c40:	f000 f850 	bl	8004ce4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004c44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004c46:	f000 f8d3 	bl	8004df0 <prvAddNewTaskToReadyList>
 8004c4a:	e001      	b.n	8004c50 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004c50:	697b      	ldr	r3, [r7, #20]
	}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3728      	adds	r7, #40	; 0x28
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}

08004c5a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004c5a:	b580      	push	{r7, lr}
 8004c5c:	b08c      	sub	sp, #48	; 0x30
 8004c5e:	af04      	add	r7, sp, #16
 8004c60:	60f8      	str	r0, [r7, #12]
 8004c62:	60b9      	str	r1, [r7, #8]
 8004c64:	603b      	str	r3, [r7, #0]
 8004c66:	4613      	mov	r3, r2
 8004c68:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004c6a:	88fb      	ldrh	r3, [r7, #6]
 8004c6c:	009b      	lsls	r3, r3, #2
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f000 feb0 	bl	80059d4 <pvPortMalloc>
 8004c74:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00e      	beq.n	8004c9a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004c7c:	2054      	movs	r0, #84	; 0x54
 8004c7e:	f000 fea9 	bl	80059d4 <pvPortMalloc>
 8004c82:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d003      	beq.n	8004c92 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	631a      	str	r2, [r3, #48]	; 0x30
 8004c90:	e005      	b.n	8004c9e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004c92:	6978      	ldr	r0, [r7, #20]
 8004c94:	f000 ff60 	bl	8005b58 <vPortFree>
 8004c98:	e001      	b.n	8004c9e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d017      	beq.n	8004cd4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004cac:	88fa      	ldrh	r2, [r7, #6]
 8004cae:	2300      	movs	r3, #0
 8004cb0:	9303      	str	r3, [sp, #12]
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	9302      	str	r3, [sp, #8]
 8004cb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cb8:	9301      	str	r3, [sp, #4]
 8004cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cbc:	9300      	str	r3, [sp, #0]
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	68b9      	ldr	r1, [r7, #8]
 8004cc2:	68f8      	ldr	r0, [r7, #12]
 8004cc4:	f000 f80e 	bl	8004ce4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004cc8:	69f8      	ldr	r0, [r7, #28]
 8004cca:	f000 f891 	bl	8004df0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	61bb      	str	r3, [r7, #24]
 8004cd2:	e002      	b.n	8004cda <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004cd4:	f04f 33ff 	mov.w	r3, #4294967295
 8004cd8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004cda:	69bb      	ldr	r3, [r7, #24]
	}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3720      	adds	r7, #32
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b088      	sub	sp, #32
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	607a      	str	r2, [r7, #4]
 8004cf0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004cfc:	3b01      	subs	r3, #1
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	4413      	add	r3, r2
 8004d02:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	f023 0307 	bic.w	r3, r3, #7
 8004d0a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004d0c:	69bb      	ldr	r3, [r7, #24]
 8004d0e:	f003 0307 	and.w	r3, r3, #7
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d009      	beq.n	8004d2a <prvInitialiseNewTask+0x46>
 8004d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d1a:	f383 8811 	msr	BASEPRI, r3
 8004d1e:	f3bf 8f6f 	isb	sy
 8004d22:	f3bf 8f4f 	dsb	sy
 8004d26:	617b      	str	r3, [r7, #20]
 8004d28:	e7fe      	b.n	8004d28 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d01f      	beq.n	8004d70 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004d30:	2300      	movs	r3, #0
 8004d32:	61fb      	str	r3, [r7, #28]
 8004d34:	e012      	b.n	8004d5c <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004d36:	68ba      	ldr	r2, [r7, #8]
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	4413      	add	r3, r2
 8004d3c:	7819      	ldrb	r1, [r3, #0]
 8004d3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d40:	69fb      	ldr	r3, [r7, #28]
 8004d42:	4413      	add	r3, r2
 8004d44:	3334      	adds	r3, #52	; 0x34
 8004d46:	460a      	mov	r2, r1
 8004d48:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004d4a:	68ba      	ldr	r2, [r7, #8]
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	4413      	add	r3, r2
 8004d50:	781b      	ldrb	r3, [r3, #0]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d006      	beq.n	8004d64 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	61fb      	str	r3, [r7, #28]
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	2b0f      	cmp	r3, #15
 8004d60:	d9e9      	bls.n	8004d36 <prvInitialiseNewTask+0x52>
 8004d62:	e000      	b.n	8004d66 <prvInitialiseNewTask+0x82>
			{
				break;
 8004d64:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d6e:	e003      	b.n	8004d78 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d72:	2200      	movs	r2, #0
 8004d74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d7a:	2b06      	cmp	r3, #6
 8004d7c:	d901      	bls.n	8004d82 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004d7e:	2306      	movs	r3, #6
 8004d80:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d86:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d8c:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d90:	2200      	movs	r2, #0
 8004d92:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d96:	3304      	adds	r3, #4
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f7ff fe70 	bl	8004a7e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004da0:	3318      	adds	r3, #24
 8004da2:	4618      	mov	r0, r3
 8004da4:	f7ff fe6b 	bl	8004a7e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004daa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dac:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004db0:	f1c3 0207 	rsb	r2, r3, #7
 8004db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004db6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dbc:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004dcc:	683a      	ldr	r2, [r7, #0]
 8004dce:	68f9      	ldr	r1, [r7, #12]
 8004dd0:	69b8      	ldr	r0, [r7, #24]
 8004dd2:	f000 fbfd 	bl	80055d0 <pxPortInitialiseStack>
 8004dd6:	4602      	mov	r2, r0
 8004dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dda:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d002      	beq.n	8004de8 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004de4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004de6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004de8:	bf00      	nop
 8004dea:	3720      	adds	r7, #32
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b082      	sub	sp, #8
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004df8:	f000 fd10 	bl	800581c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004dfc:	4b2a      	ldr	r3, [pc, #168]	; (8004ea8 <prvAddNewTaskToReadyList+0xb8>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	3301      	adds	r3, #1
 8004e02:	4a29      	ldr	r2, [pc, #164]	; (8004ea8 <prvAddNewTaskToReadyList+0xb8>)
 8004e04:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004e06:	4b29      	ldr	r3, [pc, #164]	; (8004eac <prvAddNewTaskToReadyList+0xbc>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d109      	bne.n	8004e22 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004e0e:	4a27      	ldr	r2, [pc, #156]	; (8004eac <prvAddNewTaskToReadyList+0xbc>)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004e14:	4b24      	ldr	r3, [pc, #144]	; (8004ea8 <prvAddNewTaskToReadyList+0xb8>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d110      	bne.n	8004e3e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004e1c:	f000 fab8 	bl	8005390 <prvInitialiseTaskLists>
 8004e20:	e00d      	b.n	8004e3e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004e22:	4b23      	ldr	r3, [pc, #140]	; (8004eb0 <prvAddNewTaskToReadyList+0xc0>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d109      	bne.n	8004e3e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004e2a:	4b20      	ldr	r3, [pc, #128]	; (8004eac <prvAddNewTaskToReadyList+0xbc>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d802      	bhi.n	8004e3e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004e38:	4a1c      	ldr	r2, [pc, #112]	; (8004eac <prvAddNewTaskToReadyList+0xbc>)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004e3e:	4b1d      	ldr	r3, [pc, #116]	; (8004eb4 <prvAddNewTaskToReadyList+0xc4>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	3301      	adds	r3, #1
 8004e44:	4a1b      	ldr	r2, [pc, #108]	; (8004eb4 <prvAddNewTaskToReadyList+0xc4>)
 8004e46:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	409a      	lsls	r2, r3
 8004e50:	4b19      	ldr	r3, [pc, #100]	; (8004eb8 <prvAddNewTaskToReadyList+0xc8>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	4a18      	ldr	r2, [pc, #96]	; (8004eb8 <prvAddNewTaskToReadyList+0xc8>)
 8004e58:	6013      	str	r3, [r2, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e5e:	4613      	mov	r3, r2
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	4413      	add	r3, r2
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	4a15      	ldr	r2, [pc, #84]	; (8004ebc <prvAddNewTaskToReadyList+0xcc>)
 8004e68:	441a      	add	r2, r3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	3304      	adds	r3, #4
 8004e6e:	4619      	mov	r1, r3
 8004e70:	4610      	mov	r0, r2
 8004e72:	f7ff fe11 	bl	8004a98 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004e76:	f000 fcff 	bl	8005878 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004e7a:	4b0d      	ldr	r3, [pc, #52]	; (8004eb0 <prvAddNewTaskToReadyList+0xc0>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d00e      	beq.n	8004ea0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004e82:	4b0a      	ldr	r3, [pc, #40]	; (8004eac <prvAddNewTaskToReadyList+0xbc>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d207      	bcs.n	8004ea0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004e90:	4b0b      	ldr	r3, [pc, #44]	; (8004ec0 <prvAddNewTaskToReadyList+0xd0>)
 8004e92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e96:	601a      	str	r2, [r3, #0]
 8004e98:	f3bf 8f4f 	dsb	sy
 8004e9c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ea0:	bf00      	nop
 8004ea2:	3708      	adds	r7, #8
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	20000160 	.word	0x20000160
 8004eac:	20000060 	.word	0x20000060
 8004eb0:	2000016c 	.word	0x2000016c
 8004eb4:	2000017c 	.word	0x2000017c
 8004eb8:	20000168 	.word	0x20000168
 8004ebc:	20000064 	.word	0x20000064
 8004ec0:	e000ed04 	.word	0xe000ed04

08004ec4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d016      	beq.n	8004f04 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004ed6:	4b13      	ldr	r3, [pc, #76]	; (8004f24 <vTaskDelay+0x60>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d009      	beq.n	8004ef2 <vTaskDelay+0x2e>
 8004ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee2:	f383 8811 	msr	BASEPRI, r3
 8004ee6:	f3bf 8f6f 	isb	sy
 8004eea:	f3bf 8f4f 	dsb	sy
 8004eee:	60bb      	str	r3, [r7, #8]
 8004ef0:	e7fe      	b.n	8004ef0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004ef2:	f000 f879 	bl	8004fe8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004ef6:	2100      	movs	r1, #0
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f000 fb03 	bl	8005504 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004efe:	f000 f881 	bl	8005004 <xTaskResumeAll>
 8004f02:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d107      	bne.n	8004f1a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8004f0a:	4b07      	ldr	r3, [pc, #28]	; (8004f28 <vTaskDelay+0x64>)
 8004f0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f10:	601a      	str	r2, [r3, #0]
 8004f12:	f3bf 8f4f 	dsb	sy
 8004f16:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004f1a:	bf00      	nop
 8004f1c:	3710      	adds	r7, #16
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	20000188 	.word	0x20000188
 8004f28:	e000ed04 	.word	0xe000ed04

08004f2c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b08a      	sub	sp, #40	; 0x28
 8004f30:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004f32:	2300      	movs	r3, #0
 8004f34:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004f36:	2300      	movs	r3, #0
 8004f38:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004f3a:	463a      	mov	r2, r7
 8004f3c:	1d39      	adds	r1, r7, #4
 8004f3e:	f107 0308 	add.w	r3, r7, #8
 8004f42:	4618      	mov	r0, r3
 8004f44:	f000 ff1c 	bl	8005d80 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004f48:	6839      	ldr	r1, [r7, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	9202      	str	r2, [sp, #8]
 8004f50:	9301      	str	r3, [sp, #4]
 8004f52:	2300      	movs	r3, #0
 8004f54:	9300      	str	r3, [sp, #0]
 8004f56:	2300      	movs	r3, #0
 8004f58:	460a      	mov	r2, r1
 8004f5a:	491d      	ldr	r1, [pc, #116]	; (8004fd0 <vTaskStartScheduler+0xa4>)
 8004f5c:	481d      	ldr	r0, [pc, #116]	; (8004fd4 <vTaskStartScheduler+0xa8>)
 8004f5e:	f7ff fe22 	bl	8004ba6 <xTaskCreateStatic>
 8004f62:	4602      	mov	r2, r0
 8004f64:	4b1c      	ldr	r3, [pc, #112]	; (8004fd8 <vTaskStartScheduler+0xac>)
 8004f66:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004f68:	4b1b      	ldr	r3, [pc, #108]	; (8004fd8 <vTaskStartScheduler+0xac>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d002      	beq.n	8004f76 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004f70:	2301      	movs	r3, #1
 8004f72:	617b      	str	r3, [r7, #20]
 8004f74:	e001      	b.n	8004f7a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004f76:	2300      	movs	r3, #0
 8004f78:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d115      	bne.n	8004fac <vTaskStartScheduler+0x80>
 8004f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f84:	f383 8811 	msr	BASEPRI, r3
 8004f88:	f3bf 8f6f 	isb	sy
 8004f8c:	f3bf 8f4f 	dsb	sy
 8004f90:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004f92:	4b12      	ldr	r3, [pc, #72]	; (8004fdc <vTaskStartScheduler+0xb0>)
 8004f94:	f04f 32ff 	mov.w	r2, #4294967295
 8004f98:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004f9a:	4b11      	ldr	r3, [pc, #68]	; (8004fe0 <vTaskStartScheduler+0xb4>)
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004fa0:	4b10      	ldr	r3, [pc, #64]	; (8004fe4 <vTaskStartScheduler+0xb8>)
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004fa6:	f000 fb9b 	bl	80056e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004faa:	e00d      	b.n	8004fc8 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fb2:	d109      	bne.n	8004fc8 <vTaskStartScheduler+0x9c>
 8004fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fb8:	f383 8811 	msr	BASEPRI, r3
 8004fbc:	f3bf 8f6f 	isb	sy
 8004fc0:	f3bf 8f4f 	dsb	sy
 8004fc4:	60fb      	str	r3, [r7, #12]
 8004fc6:	e7fe      	b.n	8004fc6 <vTaskStartScheduler+0x9a>
}
 8004fc8:	bf00      	nop
 8004fca:	3718      	adds	r7, #24
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	08007214 	.word	0x08007214
 8004fd4:	08005361 	.word	0x08005361
 8004fd8:	20000184 	.word	0x20000184
 8004fdc:	20000180 	.word	0x20000180
 8004fe0:	2000016c 	.word	0x2000016c
 8004fe4:	20000164 	.word	0x20000164

08004fe8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004fe8:	b480      	push	{r7}
 8004fea:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004fec:	4b04      	ldr	r3, [pc, #16]	; (8005000 <vTaskSuspendAll+0x18>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	4a03      	ldr	r2, [pc, #12]	; (8005000 <vTaskSuspendAll+0x18>)
 8004ff4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8004ff6:	bf00      	nop
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr
 8005000:	20000188 	.word	0x20000188

08005004 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b084      	sub	sp, #16
 8005008:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800500a:	2300      	movs	r3, #0
 800500c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800500e:	2300      	movs	r3, #0
 8005010:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005012:	4b41      	ldr	r3, [pc, #260]	; (8005118 <xTaskResumeAll+0x114>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d109      	bne.n	800502e <xTaskResumeAll+0x2a>
 800501a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800501e:	f383 8811 	msr	BASEPRI, r3
 8005022:	f3bf 8f6f 	isb	sy
 8005026:	f3bf 8f4f 	dsb	sy
 800502a:	603b      	str	r3, [r7, #0]
 800502c:	e7fe      	b.n	800502c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800502e:	f000 fbf5 	bl	800581c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005032:	4b39      	ldr	r3, [pc, #228]	; (8005118 <xTaskResumeAll+0x114>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	3b01      	subs	r3, #1
 8005038:	4a37      	ldr	r2, [pc, #220]	; (8005118 <xTaskResumeAll+0x114>)
 800503a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800503c:	4b36      	ldr	r3, [pc, #216]	; (8005118 <xTaskResumeAll+0x114>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d161      	bne.n	8005108 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005044:	4b35      	ldr	r3, [pc, #212]	; (800511c <xTaskResumeAll+0x118>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d05d      	beq.n	8005108 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800504c:	e02e      	b.n	80050ac <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800504e:	4b34      	ldr	r3, [pc, #208]	; (8005120 <xTaskResumeAll+0x11c>)
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	3318      	adds	r3, #24
 800505a:	4618      	mov	r0, r3
 800505c:	f7ff fd79 	bl	8004b52 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	3304      	adds	r3, #4
 8005064:	4618      	mov	r0, r3
 8005066:	f7ff fd74 	bl	8004b52 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800506e:	2201      	movs	r2, #1
 8005070:	409a      	lsls	r2, r3
 8005072:	4b2c      	ldr	r3, [pc, #176]	; (8005124 <xTaskResumeAll+0x120>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4313      	orrs	r3, r2
 8005078:	4a2a      	ldr	r2, [pc, #168]	; (8005124 <xTaskResumeAll+0x120>)
 800507a:	6013      	str	r3, [r2, #0]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005080:	4613      	mov	r3, r2
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	4413      	add	r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	4a27      	ldr	r2, [pc, #156]	; (8005128 <xTaskResumeAll+0x124>)
 800508a:	441a      	add	r2, r3
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	3304      	adds	r3, #4
 8005090:	4619      	mov	r1, r3
 8005092:	4610      	mov	r0, r2
 8005094:	f7ff fd00 	bl	8004a98 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800509c:	4b23      	ldr	r3, [pc, #140]	; (800512c <xTaskResumeAll+0x128>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d302      	bcc.n	80050ac <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80050a6:	4b22      	ldr	r3, [pc, #136]	; (8005130 <xTaskResumeAll+0x12c>)
 80050a8:	2201      	movs	r2, #1
 80050aa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80050ac:	4b1c      	ldr	r3, [pc, #112]	; (8005120 <xTaskResumeAll+0x11c>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d1cc      	bne.n	800504e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d001      	beq.n	80050be <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80050ba:	f000 fa03 	bl	80054c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80050be:	4b1d      	ldr	r3, [pc, #116]	; (8005134 <xTaskResumeAll+0x130>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d010      	beq.n	80050ec <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80050ca:	f000 f837 	bl	800513c <xTaskIncrementTick>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d002      	beq.n	80050da <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80050d4:	4b16      	ldr	r3, [pc, #88]	; (8005130 <xTaskResumeAll+0x12c>)
 80050d6:	2201      	movs	r2, #1
 80050d8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	3b01      	subs	r3, #1
 80050de:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1f1      	bne.n	80050ca <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 80050e6:	4b13      	ldr	r3, [pc, #76]	; (8005134 <xTaskResumeAll+0x130>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80050ec:	4b10      	ldr	r3, [pc, #64]	; (8005130 <xTaskResumeAll+0x12c>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d009      	beq.n	8005108 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80050f4:	2301      	movs	r3, #1
 80050f6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80050f8:	4b0f      	ldr	r3, [pc, #60]	; (8005138 <xTaskResumeAll+0x134>)
 80050fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050fe:	601a      	str	r2, [r3, #0]
 8005100:	f3bf 8f4f 	dsb	sy
 8005104:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005108:	f000 fbb6 	bl	8005878 <vPortExitCritical>

	return xAlreadyYielded;
 800510c:	68bb      	ldr	r3, [r7, #8]
}
 800510e:	4618      	mov	r0, r3
 8005110:	3710      	adds	r7, #16
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	20000188 	.word	0x20000188
 800511c:	20000160 	.word	0x20000160
 8005120:	20000120 	.word	0x20000120
 8005124:	20000168 	.word	0x20000168
 8005128:	20000064 	.word	0x20000064
 800512c:	20000060 	.word	0x20000060
 8005130:	20000174 	.word	0x20000174
 8005134:	20000170 	.word	0x20000170
 8005138:	e000ed04 	.word	0xe000ed04

0800513c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b086      	sub	sp, #24
 8005140:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005142:	2300      	movs	r3, #0
 8005144:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005146:	4b4e      	ldr	r3, [pc, #312]	; (8005280 <xTaskIncrementTick+0x144>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2b00      	cmp	r3, #0
 800514c:	f040 8087 	bne.w	800525e <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005150:	4b4c      	ldr	r3, [pc, #304]	; (8005284 <xTaskIncrementTick+0x148>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	3301      	adds	r3, #1
 8005156:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005158:	4a4a      	ldr	r2, [pc, #296]	; (8005284 <xTaskIncrementTick+0x148>)
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d11f      	bne.n	80051a4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8005164:	4b48      	ldr	r3, [pc, #288]	; (8005288 <xTaskIncrementTick+0x14c>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d009      	beq.n	8005182 <xTaskIncrementTick+0x46>
 800516e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005172:	f383 8811 	msr	BASEPRI, r3
 8005176:	f3bf 8f6f 	isb	sy
 800517a:	f3bf 8f4f 	dsb	sy
 800517e:	603b      	str	r3, [r7, #0]
 8005180:	e7fe      	b.n	8005180 <xTaskIncrementTick+0x44>
 8005182:	4b41      	ldr	r3, [pc, #260]	; (8005288 <xTaskIncrementTick+0x14c>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	60fb      	str	r3, [r7, #12]
 8005188:	4b40      	ldr	r3, [pc, #256]	; (800528c <xTaskIncrementTick+0x150>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a3e      	ldr	r2, [pc, #248]	; (8005288 <xTaskIncrementTick+0x14c>)
 800518e:	6013      	str	r3, [r2, #0]
 8005190:	4a3e      	ldr	r2, [pc, #248]	; (800528c <xTaskIncrementTick+0x150>)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6013      	str	r3, [r2, #0]
 8005196:	4b3e      	ldr	r3, [pc, #248]	; (8005290 <xTaskIncrementTick+0x154>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	3301      	adds	r3, #1
 800519c:	4a3c      	ldr	r2, [pc, #240]	; (8005290 <xTaskIncrementTick+0x154>)
 800519e:	6013      	str	r3, [r2, #0]
 80051a0:	f000 f990 	bl	80054c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80051a4:	4b3b      	ldr	r3, [pc, #236]	; (8005294 <xTaskIncrementTick+0x158>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	693a      	ldr	r2, [r7, #16]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d348      	bcc.n	8005240 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051ae:	4b36      	ldr	r3, [pc, #216]	; (8005288 <xTaskIncrementTick+0x14c>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d104      	bne.n	80051c2 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051b8:	4b36      	ldr	r3, [pc, #216]	; (8005294 <xTaskIncrementTick+0x158>)
 80051ba:	f04f 32ff 	mov.w	r2, #4294967295
 80051be:	601a      	str	r2, [r3, #0]
					break;
 80051c0:	e03e      	b.n	8005240 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051c2:	4b31      	ldr	r3, [pc, #196]	; (8005288 <xTaskIncrementTick+0x14c>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80051d2:	693a      	ldr	r2, [r7, #16]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d203      	bcs.n	80051e2 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80051da:	4a2e      	ldr	r2, [pc, #184]	; (8005294 <xTaskIncrementTick+0x158>)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80051e0:	e02e      	b.n	8005240 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	3304      	adds	r3, #4
 80051e6:	4618      	mov	r0, r3
 80051e8:	f7ff fcb3 	bl	8004b52 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d004      	beq.n	80051fe <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	3318      	adds	r3, #24
 80051f8:	4618      	mov	r0, r3
 80051fa:	f7ff fcaa 	bl	8004b52 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005202:	2201      	movs	r2, #1
 8005204:	409a      	lsls	r2, r3
 8005206:	4b24      	ldr	r3, [pc, #144]	; (8005298 <xTaskIncrementTick+0x15c>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4313      	orrs	r3, r2
 800520c:	4a22      	ldr	r2, [pc, #136]	; (8005298 <xTaskIncrementTick+0x15c>)
 800520e:	6013      	str	r3, [r2, #0]
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005214:	4613      	mov	r3, r2
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	4413      	add	r3, r2
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	4a1f      	ldr	r2, [pc, #124]	; (800529c <xTaskIncrementTick+0x160>)
 800521e:	441a      	add	r2, r3
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	3304      	adds	r3, #4
 8005224:	4619      	mov	r1, r3
 8005226:	4610      	mov	r0, r2
 8005228:	f7ff fc36 	bl	8004a98 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005230:	4b1b      	ldr	r3, [pc, #108]	; (80052a0 <xTaskIncrementTick+0x164>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005236:	429a      	cmp	r2, r3
 8005238:	d3b9      	bcc.n	80051ae <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800523a:	2301      	movs	r3, #1
 800523c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800523e:	e7b6      	b.n	80051ae <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005240:	4b17      	ldr	r3, [pc, #92]	; (80052a0 <xTaskIncrementTick+0x164>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005246:	4915      	ldr	r1, [pc, #84]	; (800529c <xTaskIncrementTick+0x160>)
 8005248:	4613      	mov	r3, r2
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	4413      	add	r3, r2
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	440b      	add	r3, r1
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d907      	bls.n	8005268 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8005258:	2301      	movs	r3, #1
 800525a:	617b      	str	r3, [r7, #20]
 800525c:	e004      	b.n	8005268 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800525e:	4b11      	ldr	r3, [pc, #68]	; (80052a4 <xTaskIncrementTick+0x168>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	3301      	adds	r3, #1
 8005264:	4a0f      	ldr	r2, [pc, #60]	; (80052a4 <xTaskIncrementTick+0x168>)
 8005266:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005268:	4b0f      	ldr	r3, [pc, #60]	; (80052a8 <xTaskIncrementTick+0x16c>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d001      	beq.n	8005274 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8005270:	2301      	movs	r3, #1
 8005272:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005274:	697b      	ldr	r3, [r7, #20]
}
 8005276:	4618      	mov	r0, r3
 8005278:	3718      	adds	r7, #24
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	20000188 	.word	0x20000188
 8005284:	20000164 	.word	0x20000164
 8005288:	20000118 	.word	0x20000118
 800528c:	2000011c 	.word	0x2000011c
 8005290:	20000178 	.word	0x20000178
 8005294:	20000180 	.word	0x20000180
 8005298:	20000168 	.word	0x20000168
 800529c:	20000064 	.word	0x20000064
 80052a0:	20000060 	.word	0x20000060
 80052a4:	20000170 	.word	0x20000170
 80052a8:	20000174 	.word	0x20000174

080052ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80052ac:	b480      	push	{r7}
 80052ae:	b087      	sub	sp, #28
 80052b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80052b2:	4b26      	ldr	r3, [pc, #152]	; (800534c <vTaskSwitchContext+0xa0>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d003      	beq.n	80052c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80052ba:	4b25      	ldr	r3, [pc, #148]	; (8005350 <vTaskSwitchContext+0xa4>)
 80052bc:	2201      	movs	r2, #1
 80052be:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80052c0:	e03e      	b.n	8005340 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80052c2:	4b23      	ldr	r3, [pc, #140]	; (8005350 <vTaskSwitchContext+0xa4>)
 80052c4:	2200      	movs	r2, #0
 80052c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052c8:	4b22      	ldr	r3, [pc, #136]	; (8005354 <vTaskSwitchContext+0xa8>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	fab3 f383 	clz	r3, r3
 80052d4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80052d6:	7afb      	ldrb	r3, [r7, #11]
 80052d8:	f1c3 031f 	rsb	r3, r3, #31
 80052dc:	617b      	str	r3, [r7, #20]
 80052de:	491e      	ldr	r1, [pc, #120]	; (8005358 <vTaskSwitchContext+0xac>)
 80052e0:	697a      	ldr	r2, [r7, #20]
 80052e2:	4613      	mov	r3, r2
 80052e4:	009b      	lsls	r3, r3, #2
 80052e6:	4413      	add	r3, r2
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	440b      	add	r3, r1
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d109      	bne.n	8005306 <vTaskSwitchContext+0x5a>
	__asm volatile
 80052f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052f6:	f383 8811 	msr	BASEPRI, r3
 80052fa:	f3bf 8f6f 	isb	sy
 80052fe:	f3bf 8f4f 	dsb	sy
 8005302:	607b      	str	r3, [r7, #4]
 8005304:	e7fe      	b.n	8005304 <vTaskSwitchContext+0x58>
 8005306:	697a      	ldr	r2, [r7, #20]
 8005308:	4613      	mov	r3, r2
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	4413      	add	r3, r2
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	4a11      	ldr	r2, [pc, #68]	; (8005358 <vTaskSwitchContext+0xac>)
 8005312:	4413      	add	r3, r2
 8005314:	613b      	str	r3, [r7, #16]
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	685a      	ldr	r2, [r3, #4]
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	605a      	str	r2, [r3, #4]
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	685a      	ldr	r2, [r3, #4]
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	3308      	adds	r3, #8
 8005328:	429a      	cmp	r2, r3
 800532a:	d104      	bne.n	8005336 <vTaskSwitchContext+0x8a>
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	685a      	ldr	r2, [r3, #4]
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	605a      	str	r2, [r3, #4]
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	4a07      	ldr	r2, [pc, #28]	; (800535c <vTaskSwitchContext+0xb0>)
 800533e:	6013      	str	r3, [r2, #0]
}
 8005340:	bf00      	nop
 8005342:	371c      	adds	r7, #28
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr
 800534c:	20000188 	.word	0x20000188
 8005350:	20000174 	.word	0x20000174
 8005354:	20000168 	.word	0x20000168
 8005358:	20000064 	.word	0x20000064
 800535c:	20000060 	.word	0x20000060

08005360 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005368:	f000 f852 	bl	8005410 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800536c:	4b06      	ldr	r3, [pc, #24]	; (8005388 <prvIdleTask+0x28>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2b01      	cmp	r3, #1
 8005372:	d9f9      	bls.n	8005368 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005374:	4b05      	ldr	r3, [pc, #20]	; (800538c <prvIdleTask+0x2c>)
 8005376:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800537a:	601a      	str	r2, [r3, #0]
 800537c:	f3bf 8f4f 	dsb	sy
 8005380:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005384:	e7f0      	b.n	8005368 <prvIdleTask+0x8>
 8005386:	bf00      	nop
 8005388:	20000064 	.word	0x20000064
 800538c:	e000ed04 	.word	0xe000ed04

08005390 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005396:	2300      	movs	r3, #0
 8005398:	607b      	str	r3, [r7, #4]
 800539a:	e00c      	b.n	80053b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	4613      	mov	r3, r2
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	4413      	add	r3, r2
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	4a12      	ldr	r2, [pc, #72]	; (80053f0 <prvInitialiseTaskLists+0x60>)
 80053a8:	4413      	add	r3, r2
 80053aa:	4618      	mov	r0, r3
 80053ac:	f7ff fb47 	bl	8004a3e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	3301      	adds	r3, #1
 80053b4:	607b      	str	r3, [r7, #4]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2b06      	cmp	r3, #6
 80053ba:	d9ef      	bls.n	800539c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80053bc:	480d      	ldr	r0, [pc, #52]	; (80053f4 <prvInitialiseTaskLists+0x64>)
 80053be:	f7ff fb3e 	bl	8004a3e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80053c2:	480d      	ldr	r0, [pc, #52]	; (80053f8 <prvInitialiseTaskLists+0x68>)
 80053c4:	f7ff fb3b 	bl	8004a3e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80053c8:	480c      	ldr	r0, [pc, #48]	; (80053fc <prvInitialiseTaskLists+0x6c>)
 80053ca:	f7ff fb38 	bl	8004a3e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80053ce:	480c      	ldr	r0, [pc, #48]	; (8005400 <prvInitialiseTaskLists+0x70>)
 80053d0:	f7ff fb35 	bl	8004a3e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80053d4:	480b      	ldr	r0, [pc, #44]	; (8005404 <prvInitialiseTaskLists+0x74>)
 80053d6:	f7ff fb32 	bl	8004a3e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80053da:	4b0b      	ldr	r3, [pc, #44]	; (8005408 <prvInitialiseTaskLists+0x78>)
 80053dc:	4a05      	ldr	r2, [pc, #20]	; (80053f4 <prvInitialiseTaskLists+0x64>)
 80053de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80053e0:	4b0a      	ldr	r3, [pc, #40]	; (800540c <prvInitialiseTaskLists+0x7c>)
 80053e2:	4a05      	ldr	r2, [pc, #20]	; (80053f8 <prvInitialiseTaskLists+0x68>)
 80053e4:	601a      	str	r2, [r3, #0]
}
 80053e6:	bf00      	nop
 80053e8:	3708      	adds	r7, #8
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	20000064 	.word	0x20000064
 80053f4:	200000f0 	.word	0x200000f0
 80053f8:	20000104 	.word	0x20000104
 80053fc:	20000120 	.word	0x20000120
 8005400:	20000134 	.word	0x20000134
 8005404:	2000014c 	.word	0x2000014c
 8005408:	20000118 	.word	0x20000118
 800540c:	2000011c 	.word	0x2000011c

08005410 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b082      	sub	sp, #8
 8005414:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005416:	e019      	b.n	800544c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005418:	f000 fa00 	bl	800581c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800541c:	4b0f      	ldr	r3, [pc, #60]	; (800545c <prvCheckTasksWaitingTermination+0x4c>)
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	3304      	adds	r3, #4
 8005428:	4618      	mov	r0, r3
 800542a:	f7ff fb92 	bl	8004b52 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800542e:	4b0c      	ldr	r3, [pc, #48]	; (8005460 <prvCheckTasksWaitingTermination+0x50>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	3b01      	subs	r3, #1
 8005434:	4a0a      	ldr	r2, [pc, #40]	; (8005460 <prvCheckTasksWaitingTermination+0x50>)
 8005436:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005438:	4b0a      	ldr	r3, [pc, #40]	; (8005464 <prvCheckTasksWaitingTermination+0x54>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	3b01      	subs	r3, #1
 800543e:	4a09      	ldr	r2, [pc, #36]	; (8005464 <prvCheckTasksWaitingTermination+0x54>)
 8005440:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005442:	f000 fa19 	bl	8005878 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 f80e 	bl	8005468 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800544c:	4b05      	ldr	r3, [pc, #20]	; (8005464 <prvCheckTasksWaitingTermination+0x54>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d1e1      	bne.n	8005418 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005454:	bf00      	nop
 8005456:	3708      	adds	r7, #8
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}
 800545c:	20000134 	.word	0x20000134
 8005460:	20000160 	.word	0x20000160
 8005464:	20000148 	.word	0x20000148

08005468 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005468:	b580      	push	{r7, lr}
 800546a:	b084      	sub	sp, #16
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005476:	2b00      	cmp	r3, #0
 8005478:	d108      	bne.n	800548c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800547e:	4618      	mov	r0, r3
 8005480:	f000 fb6a 	bl	8005b58 <vPortFree>
				vPortFree( pxTCB );
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f000 fb67 	bl	8005b58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800548a:	e017      	b.n	80054bc <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005492:	2b01      	cmp	r3, #1
 8005494:	d103      	bne.n	800549e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 fb5e 	bl	8005b58 <vPortFree>
	}
 800549c:	e00e      	b.n	80054bc <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054a4:	2b02      	cmp	r3, #2
 80054a6:	d009      	beq.n	80054bc <prvDeleteTCB+0x54>
 80054a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ac:	f383 8811 	msr	BASEPRI, r3
 80054b0:	f3bf 8f6f 	isb	sy
 80054b4:	f3bf 8f4f 	dsb	sy
 80054b8:	60fb      	str	r3, [r7, #12]
 80054ba:	e7fe      	b.n	80054ba <prvDeleteTCB+0x52>
	}
 80054bc:	bf00      	nop
 80054be:	3710      	adds	r7, #16
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80054ca:	4b0c      	ldr	r3, [pc, #48]	; (80054fc <prvResetNextTaskUnblockTime+0x38>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d104      	bne.n	80054de <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80054d4:	4b0a      	ldr	r3, [pc, #40]	; (8005500 <prvResetNextTaskUnblockTime+0x3c>)
 80054d6:	f04f 32ff 	mov.w	r2, #4294967295
 80054da:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80054dc:	e008      	b.n	80054f0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054de:	4b07      	ldr	r3, [pc, #28]	; (80054fc <prvResetNextTaskUnblockTime+0x38>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	4a04      	ldr	r2, [pc, #16]	; (8005500 <prvResetNextTaskUnblockTime+0x3c>)
 80054ee:	6013      	str	r3, [r2, #0]
}
 80054f0:	bf00      	nop
 80054f2:	370c      	adds	r7, #12
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr
 80054fc:	20000118 	.word	0x20000118
 8005500:	20000180 	.word	0x20000180

08005504 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800550e:	4b29      	ldr	r3, [pc, #164]	; (80055b4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005514:	4b28      	ldr	r3, [pc, #160]	; (80055b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	3304      	adds	r3, #4
 800551a:	4618      	mov	r0, r3
 800551c:	f7ff fb19 	bl	8004b52 <uxListRemove>
 8005520:	4603      	mov	r3, r0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10b      	bne.n	800553e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005526:	4b24      	ldr	r3, [pc, #144]	; (80055b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800552c:	2201      	movs	r2, #1
 800552e:	fa02 f303 	lsl.w	r3, r2, r3
 8005532:	43da      	mvns	r2, r3
 8005534:	4b21      	ldr	r3, [pc, #132]	; (80055bc <prvAddCurrentTaskToDelayedList+0xb8>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4013      	ands	r3, r2
 800553a:	4a20      	ldr	r2, [pc, #128]	; (80055bc <prvAddCurrentTaskToDelayedList+0xb8>)
 800553c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005544:	d10a      	bne.n	800555c <prvAddCurrentTaskToDelayedList+0x58>
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d007      	beq.n	800555c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800554c:	4b1a      	ldr	r3, [pc, #104]	; (80055b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	3304      	adds	r3, #4
 8005552:	4619      	mov	r1, r3
 8005554:	481a      	ldr	r0, [pc, #104]	; (80055c0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005556:	f7ff fa9f 	bl	8004a98 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800555a:	e026      	b.n	80055aa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800555c:	68fa      	ldr	r2, [r7, #12]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4413      	add	r3, r2
 8005562:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005564:	4b14      	ldr	r3, [pc, #80]	; (80055b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68ba      	ldr	r2, [r7, #8]
 800556a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800556c:	68ba      	ldr	r2, [r7, #8]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	429a      	cmp	r2, r3
 8005572:	d209      	bcs.n	8005588 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005574:	4b13      	ldr	r3, [pc, #76]	; (80055c4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	4b0f      	ldr	r3, [pc, #60]	; (80055b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	3304      	adds	r3, #4
 800557e:	4619      	mov	r1, r3
 8005580:	4610      	mov	r0, r2
 8005582:	f7ff faad 	bl	8004ae0 <vListInsert>
}
 8005586:	e010      	b.n	80055aa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005588:	4b0f      	ldr	r3, [pc, #60]	; (80055c8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	4b0a      	ldr	r3, [pc, #40]	; (80055b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	3304      	adds	r3, #4
 8005592:	4619      	mov	r1, r3
 8005594:	4610      	mov	r0, r2
 8005596:	f7ff faa3 	bl	8004ae0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800559a:	4b0c      	ldr	r3, [pc, #48]	; (80055cc <prvAddCurrentTaskToDelayedList+0xc8>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	68ba      	ldr	r2, [r7, #8]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d202      	bcs.n	80055aa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80055a4:	4a09      	ldr	r2, [pc, #36]	; (80055cc <prvAddCurrentTaskToDelayedList+0xc8>)
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	6013      	str	r3, [r2, #0]
}
 80055aa:	bf00      	nop
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	20000164 	.word	0x20000164
 80055b8:	20000060 	.word	0x20000060
 80055bc:	20000168 	.word	0x20000168
 80055c0:	2000014c 	.word	0x2000014c
 80055c4:	2000011c 	.word	0x2000011c
 80055c8:	20000118 	.word	0x20000118
 80055cc:	20000180 	.word	0x20000180

080055d0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80055d0:	b480      	push	{r7}
 80055d2:	b085      	sub	sp, #20
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	3b04      	subs	r3, #4
 80055e0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80055e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	3b04      	subs	r3, #4
 80055ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	f023 0201 	bic.w	r2, r3, #1
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	3b04      	subs	r3, #4
 80055fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005600:	4a0c      	ldr	r2, [pc, #48]	; (8005634 <pxPortInitialiseStack+0x64>)
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	3b14      	subs	r3, #20
 800560a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	3b04      	subs	r3, #4
 8005616:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f06f 0202 	mvn.w	r2, #2
 800561e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	3b20      	subs	r3, #32
 8005624:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005626:	68fb      	ldr	r3, [r7, #12]
}
 8005628:	4618      	mov	r0, r3
 800562a:	3714      	adds	r7, #20
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr
 8005634:	08005639 	.word	0x08005639

08005638 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005638:	b480      	push	{r7}
 800563a:	b085      	sub	sp, #20
 800563c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800563e:	2300      	movs	r3, #0
 8005640:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005642:	4b11      	ldr	r3, [pc, #68]	; (8005688 <prvTaskExitError+0x50>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800564a:	d009      	beq.n	8005660 <prvTaskExitError+0x28>
 800564c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005650:	f383 8811 	msr	BASEPRI, r3
 8005654:	f3bf 8f6f 	isb	sy
 8005658:	f3bf 8f4f 	dsb	sy
 800565c:	60fb      	str	r3, [r7, #12]
 800565e:	e7fe      	b.n	800565e <prvTaskExitError+0x26>
 8005660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005664:	f383 8811 	msr	BASEPRI, r3
 8005668:	f3bf 8f6f 	isb	sy
 800566c:	f3bf 8f4f 	dsb	sy
 8005670:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005672:	bf00      	nop
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d0fc      	beq.n	8005674 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800567a:	bf00      	nop
 800567c:	3714      	adds	r7, #20
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr
 8005686:	bf00      	nop
 8005688:	20000008 	.word	0x20000008
 800568c:	00000000 	.word	0x00000000

08005690 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005690:	4b07      	ldr	r3, [pc, #28]	; (80056b0 <pxCurrentTCBConst2>)
 8005692:	6819      	ldr	r1, [r3, #0]
 8005694:	6808      	ldr	r0, [r1, #0]
 8005696:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800569a:	f380 8809 	msr	PSP, r0
 800569e:	f3bf 8f6f 	isb	sy
 80056a2:	f04f 0000 	mov.w	r0, #0
 80056a6:	f380 8811 	msr	BASEPRI, r0
 80056aa:	4770      	bx	lr
 80056ac:	f3af 8000 	nop.w

080056b0 <pxCurrentTCBConst2>:
 80056b0:	20000060 	.word	0x20000060
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80056b4:	bf00      	nop
 80056b6:	bf00      	nop

080056b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80056b8:	4808      	ldr	r0, [pc, #32]	; (80056dc <prvPortStartFirstTask+0x24>)
 80056ba:	6800      	ldr	r0, [r0, #0]
 80056bc:	6800      	ldr	r0, [r0, #0]
 80056be:	f380 8808 	msr	MSP, r0
 80056c2:	f04f 0000 	mov.w	r0, #0
 80056c6:	f380 8814 	msr	CONTROL, r0
 80056ca:	b662      	cpsie	i
 80056cc:	b661      	cpsie	f
 80056ce:	f3bf 8f4f 	dsb	sy
 80056d2:	f3bf 8f6f 	isb	sy
 80056d6:	df00      	svc	0
 80056d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80056da:	bf00      	nop
 80056dc:	e000ed08 	.word	0xe000ed08

080056e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b086      	sub	sp, #24
 80056e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80056e6:	4b44      	ldr	r3, [pc, #272]	; (80057f8 <xPortStartScheduler+0x118>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a44      	ldr	r2, [pc, #272]	; (80057fc <xPortStartScheduler+0x11c>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d109      	bne.n	8005704 <xPortStartScheduler+0x24>
 80056f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056f4:	f383 8811 	msr	BASEPRI, r3
 80056f8:	f3bf 8f6f 	isb	sy
 80056fc:	f3bf 8f4f 	dsb	sy
 8005700:	613b      	str	r3, [r7, #16]
 8005702:	e7fe      	b.n	8005702 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005704:	4b3c      	ldr	r3, [pc, #240]	; (80057f8 <xPortStartScheduler+0x118>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a3d      	ldr	r2, [pc, #244]	; (8005800 <xPortStartScheduler+0x120>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d109      	bne.n	8005722 <xPortStartScheduler+0x42>
 800570e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005712:	f383 8811 	msr	BASEPRI, r3
 8005716:	f3bf 8f6f 	isb	sy
 800571a:	f3bf 8f4f 	dsb	sy
 800571e:	60fb      	str	r3, [r7, #12]
 8005720:	e7fe      	b.n	8005720 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005722:	4b38      	ldr	r3, [pc, #224]	; (8005804 <xPortStartScheduler+0x124>)
 8005724:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	781b      	ldrb	r3, [r3, #0]
 800572a:	b2db      	uxtb	r3, r3
 800572c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	22ff      	movs	r2, #255	; 0xff
 8005732:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	b2db      	uxtb	r3, r3
 800573a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800573c:	78fb      	ldrb	r3, [r7, #3]
 800573e:	b2db      	uxtb	r3, r3
 8005740:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005744:	b2da      	uxtb	r2, r3
 8005746:	4b30      	ldr	r3, [pc, #192]	; (8005808 <xPortStartScheduler+0x128>)
 8005748:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800574a:	4b30      	ldr	r3, [pc, #192]	; (800580c <xPortStartScheduler+0x12c>)
 800574c:	2207      	movs	r2, #7
 800574e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005750:	e009      	b.n	8005766 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8005752:	4b2e      	ldr	r3, [pc, #184]	; (800580c <xPortStartScheduler+0x12c>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	3b01      	subs	r3, #1
 8005758:	4a2c      	ldr	r2, [pc, #176]	; (800580c <xPortStartScheduler+0x12c>)
 800575a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800575c:	78fb      	ldrb	r3, [r7, #3]
 800575e:	b2db      	uxtb	r3, r3
 8005760:	005b      	lsls	r3, r3, #1
 8005762:	b2db      	uxtb	r3, r3
 8005764:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005766:	78fb      	ldrb	r3, [r7, #3]
 8005768:	b2db      	uxtb	r3, r3
 800576a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800576e:	2b80      	cmp	r3, #128	; 0x80
 8005770:	d0ef      	beq.n	8005752 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005772:	4b26      	ldr	r3, [pc, #152]	; (800580c <xPortStartScheduler+0x12c>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f1c3 0307 	rsb	r3, r3, #7
 800577a:	2b04      	cmp	r3, #4
 800577c:	d009      	beq.n	8005792 <xPortStartScheduler+0xb2>
 800577e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005782:	f383 8811 	msr	BASEPRI, r3
 8005786:	f3bf 8f6f 	isb	sy
 800578a:	f3bf 8f4f 	dsb	sy
 800578e:	60bb      	str	r3, [r7, #8]
 8005790:	e7fe      	b.n	8005790 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005792:	4b1e      	ldr	r3, [pc, #120]	; (800580c <xPortStartScheduler+0x12c>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	021b      	lsls	r3, r3, #8
 8005798:	4a1c      	ldr	r2, [pc, #112]	; (800580c <xPortStartScheduler+0x12c>)
 800579a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800579c:	4b1b      	ldr	r3, [pc, #108]	; (800580c <xPortStartScheduler+0x12c>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80057a4:	4a19      	ldr	r2, [pc, #100]	; (800580c <xPortStartScheduler+0x12c>)
 80057a6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	b2da      	uxtb	r2, r3
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80057b0:	4b17      	ldr	r3, [pc, #92]	; (8005810 <xPortStartScheduler+0x130>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a16      	ldr	r2, [pc, #88]	; (8005810 <xPortStartScheduler+0x130>)
 80057b6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80057ba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80057bc:	4b14      	ldr	r3, [pc, #80]	; (8005810 <xPortStartScheduler+0x130>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a13      	ldr	r2, [pc, #76]	; (8005810 <xPortStartScheduler+0x130>)
 80057c2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80057c6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80057c8:	f000 f8d6 	bl	8005978 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80057cc:	4b11      	ldr	r3, [pc, #68]	; (8005814 <xPortStartScheduler+0x134>)
 80057ce:	2200      	movs	r2, #0
 80057d0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80057d2:	f000 f8f5 	bl	80059c0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80057d6:	4b10      	ldr	r3, [pc, #64]	; (8005818 <xPortStartScheduler+0x138>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a0f      	ldr	r2, [pc, #60]	; (8005818 <xPortStartScheduler+0x138>)
 80057dc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80057e0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80057e2:	f7ff ff69 	bl	80056b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80057e6:	f7ff fd61 	bl	80052ac <vTaskSwitchContext>
	prvTaskExitError();
 80057ea:	f7ff ff25 	bl	8005638 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3718      	adds	r7, #24
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}
 80057f8:	e000ed00 	.word	0xe000ed00
 80057fc:	410fc271 	.word	0x410fc271
 8005800:	410fc270 	.word	0x410fc270
 8005804:	e000e400 	.word	0xe000e400
 8005808:	2000018c 	.word	0x2000018c
 800580c:	20000190 	.word	0x20000190
 8005810:	e000ed20 	.word	0xe000ed20
 8005814:	20000008 	.word	0x20000008
 8005818:	e000ef34 	.word	0xe000ef34

0800581c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005826:	f383 8811 	msr	BASEPRI, r3
 800582a:	f3bf 8f6f 	isb	sy
 800582e:	f3bf 8f4f 	dsb	sy
 8005832:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005834:	4b0e      	ldr	r3, [pc, #56]	; (8005870 <vPortEnterCritical+0x54>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	3301      	adds	r3, #1
 800583a:	4a0d      	ldr	r2, [pc, #52]	; (8005870 <vPortEnterCritical+0x54>)
 800583c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800583e:	4b0c      	ldr	r3, [pc, #48]	; (8005870 <vPortEnterCritical+0x54>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2b01      	cmp	r3, #1
 8005844:	d10e      	bne.n	8005864 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005846:	4b0b      	ldr	r3, [pc, #44]	; (8005874 <vPortEnterCritical+0x58>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	b2db      	uxtb	r3, r3
 800584c:	2b00      	cmp	r3, #0
 800584e:	d009      	beq.n	8005864 <vPortEnterCritical+0x48>
 8005850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005854:	f383 8811 	msr	BASEPRI, r3
 8005858:	f3bf 8f6f 	isb	sy
 800585c:	f3bf 8f4f 	dsb	sy
 8005860:	603b      	str	r3, [r7, #0]
 8005862:	e7fe      	b.n	8005862 <vPortEnterCritical+0x46>
	}
}
 8005864:	bf00      	nop
 8005866:	370c      	adds	r7, #12
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr
 8005870:	20000008 	.word	0x20000008
 8005874:	e000ed04 	.word	0xe000ed04

08005878 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800587e:	4b11      	ldr	r3, [pc, #68]	; (80058c4 <vPortExitCritical+0x4c>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d109      	bne.n	800589a <vPortExitCritical+0x22>
 8005886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800588a:	f383 8811 	msr	BASEPRI, r3
 800588e:	f3bf 8f6f 	isb	sy
 8005892:	f3bf 8f4f 	dsb	sy
 8005896:	607b      	str	r3, [r7, #4]
 8005898:	e7fe      	b.n	8005898 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800589a:	4b0a      	ldr	r3, [pc, #40]	; (80058c4 <vPortExitCritical+0x4c>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	3b01      	subs	r3, #1
 80058a0:	4a08      	ldr	r2, [pc, #32]	; (80058c4 <vPortExitCritical+0x4c>)
 80058a2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80058a4:	4b07      	ldr	r3, [pc, #28]	; (80058c4 <vPortExitCritical+0x4c>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d104      	bne.n	80058b6 <vPortExitCritical+0x3e>
 80058ac:	2300      	movs	r3, #0
 80058ae:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80058b6:	bf00      	nop
 80058b8:	370c      	adds	r7, #12
 80058ba:	46bd      	mov	sp, r7
 80058bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c0:	4770      	bx	lr
 80058c2:	bf00      	nop
 80058c4:	20000008 	.word	0x20000008
	...

080058d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80058d0:	f3ef 8009 	mrs	r0, PSP
 80058d4:	f3bf 8f6f 	isb	sy
 80058d8:	4b15      	ldr	r3, [pc, #84]	; (8005930 <pxCurrentTCBConst>)
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	f01e 0f10 	tst.w	lr, #16
 80058e0:	bf08      	it	eq
 80058e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80058e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058ea:	6010      	str	r0, [r2, #0]
 80058ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80058f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80058f4:	f380 8811 	msr	BASEPRI, r0
 80058f8:	f3bf 8f4f 	dsb	sy
 80058fc:	f3bf 8f6f 	isb	sy
 8005900:	f7ff fcd4 	bl	80052ac <vTaskSwitchContext>
 8005904:	f04f 0000 	mov.w	r0, #0
 8005908:	f380 8811 	msr	BASEPRI, r0
 800590c:	bc09      	pop	{r0, r3}
 800590e:	6819      	ldr	r1, [r3, #0]
 8005910:	6808      	ldr	r0, [r1, #0]
 8005912:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005916:	f01e 0f10 	tst.w	lr, #16
 800591a:	bf08      	it	eq
 800591c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005920:	f380 8809 	msr	PSP, r0
 8005924:	f3bf 8f6f 	isb	sy
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	f3af 8000 	nop.w

08005930 <pxCurrentTCBConst>:
 8005930:	20000060 	.word	0x20000060
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005934:	bf00      	nop
 8005936:	bf00      	nop

08005938 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b082      	sub	sp, #8
 800593c:	af00      	add	r7, sp, #0
	__asm volatile
 800593e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005942:	f383 8811 	msr	BASEPRI, r3
 8005946:	f3bf 8f6f 	isb	sy
 800594a:	f3bf 8f4f 	dsb	sy
 800594e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005950:	f7ff fbf4 	bl	800513c <xTaskIncrementTick>
 8005954:	4603      	mov	r3, r0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d003      	beq.n	8005962 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800595a:	4b06      	ldr	r3, [pc, #24]	; (8005974 <SysTick_Handler+0x3c>)
 800595c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005960:	601a      	str	r2, [r3, #0]
 8005962:	2300      	movs	r3, #0
 8005964:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800596c:	bf00      	nop
 800596e:	3708      	adds	r7, #8
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}
 8005974:	e000ed04 	.word	0xe000ed04

08005978 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005978:	b480      	push	{r7}
 800597a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800597c:	4b0b      	ldr	r3, [pc, #44]	; (80059ac <vPortSetupTimerInterrupt+0x34>)
 800597e:	2200      	movs	r2, #0
 8005980:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005982:	4b0b      	ldr	r3, [pc, #44]	; (80059b0 <vPortSetupTimerInterrupt+0x38>)
 8005984:	2200      	movs	r2, #0
 8005986:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005988:	4b0a      	ldr	r3, [pc, #40]	; (80059b4 <vPortSetupTimerInterrupt+0x3c>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a0a      	ldr	r2, [pc, #40]	; (80059b8 <vPortSetupTimerInterrupt+0x40>)
 800598e:	fba2 2303 	umull	r2, r3, r2, r3
 8005992:	099b      	lsrs	r3, r3, #6
 8005994:	4a09      	ldr	r2, [pc, #36]	; (80059bc <vPortSetupTimerInterrupt+0x44>)
 8005996:	3b01      	subs	r3, #1
 8005998:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800599a:	4b04      	ldr	r3, [pc, #16]	; (80059ac <vPortSetupTimerInterrupt+0x34>)
 800599c:	2207      	movs	r2, #7
 800599e:	601a      	str	r2, [r3, #0]
}
 80059a0:	bf00      	nop
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
 80059aa:	bf00      	nop
 80059ac:	e000e010 	.word	0xe000e010
 80059b0:	e000e018 	.word	0xe000e018
 80059b4:	20000040 	.word	0x20000040
 80059b8:	10624dd3 	.word	0x10624dd3
 80059bc:	e000e014 	.word	0xe000e014

080059c0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80059c0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80059d0 <vPortEnableVFP+0x10>
 80059c4:	6801      	ldr	r1, [r0, #0]
 80059c6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80059ca:	6001      	str	r1, [r0, #0]
 80059cc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80059ce:	bf00      	nop
 80059d0:	e000ed88 	.word	0xe000ed88

080059d4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b08a      	sub	sp, #40	; 0x28
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80059dc:	2300      	movs	r3, #0
 80059de:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80059e0:	f7ff fb02 	bl	8004fe8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80059e4:	4b57      	ldr	r3, [pc, #348]	; (8005b44 <pvPortMalloc+0x170>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d101      	bne.n	80059f0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80059ec:	f000 f90c 	bl	8005c08 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80059f0:	4b55      	ldr	r3, [pc, #340]	; (8005b48 <pvPortMalloc+0x174>)
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	4013      	ands	r3, r2
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	f040 808c 	bne.w	8005b16 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d01c      	beq.n	8005a3e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005a04:	2208      	movs	r2, #8
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4413      	add	r3, r2
 8005a0a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f003 0307 	and.w	r3, r3, #7
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d013      	beq.n	8005a3e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f023 0307 	bic.w	r3, r3, #7
 8005a1c:	3308      	adds	r3, #8
 8005a1e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f003 0307 	and.w	r3, r3, #7
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d009      	beq.n	8005a3e <pvPortMalloc+0x6a>
	__asm volatile
 8005a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a2e:	f383 8811 	msr	BASEPRI, r3
 8005a32:	f3bf 8f6f 	isb	sy
 8005a36:	f3bf 8f4f 	dsb	sy
 8005a3a:	617b      	str	r3, [r7, #20]
 8005a3c:	e7fe      	b.n	8005a3c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d068      	beq.n	8005b16 <pvPortMalloc+0x142>
 8005a44:	4b41      	ldr	r3, [pc, #260]	; (8005b4c <pvPortMalloc+0x178>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	d863      	bhi.n	8005b16 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005a4e:	4b40      	ldr	r3, [pc, #256]	; (8005b50 <pvPortMalloc+0x17c>)
 8005a50:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005a52:	4b3f      	ldr	r3, [pc, #252]	; (8005b50 <pvPortMalloc+0x17c>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005a58:	e004      	b.n	8005a64 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a5c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	d903      	bls.n	8005a76 <pvPortMalloc+0xa2>
 8005a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d1f1      	bne.n	8005a5a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005a76:	4b33      	ldr	r3, [pc, #204]	; (8005b44 <pvPortMalloc+0x170>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d04a      	beq.n	8005b16 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005a80:	6a3b      	ldr	r3, [r7, #32]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	2208      	movs	r2, #8
 8005a86:	4413      	add	r3, r2
 8005a88:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	6a3b      	ldr	r3, [r7, #32]
 8005a90:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a94:	685a      	ldr	r2, [r3, #4]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	1ad2      	subs	r2, r2, r3
 8005a9a:	2308      	movs	r3, #8
 8005a9c:	005b      	lsls	r3, r3, #1
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d91e      	bls.n	8005ae0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005aa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4413      	add	r3, r2
 8005aa8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005aaa:	69bb      	ldr	r3, [r7, #24]
 8005aac:	f003 0307 	and.w	r3, r3, #7
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d009      	beq.n	8005ac8 <pvPortMalloc+0xf4>
 8005ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ab8:	f383 8811 	msr	BASEPRI, r3
 8005abc:	f3bf 8f6f 	isb	sy
 8005ac0:	f3bf 8f4f 	dsb	sy
 8005ac4:	613b      	str	r3, [r7, #16]
 8005ac6:	e7fe      	b.n	8005ac6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aca:	685a      	ldr	r2, [r3, #4]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	1ad2      	subs	r2, r2, r3
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005ada:	69b8      	ldr	r0, [r7, #24]
 8005adc:	f000 f8f6 	bl	8005ccc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ae0:	4b1a      	ldr	r3, [pc, #104]	; (8005b4c <pvPortMalloc+0x178>)
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	1ad3      	subs	r3, r2, r3
 8005aea:	4a18      	ldr	r2, [pc, #96]	; (8005b4c <pvPortMalloc+0x178>)
 8005aec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005aee:	4b17      	ldr	r3, [pc, #92]	; (8005b4c <pvPortMalloc+0x178>)
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	4b18      	ldr	r3, [pc, #96]	; (8005b54 <pvPortMalloc+0x180>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d203      	bcs.n	8005b02 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005afa:	4b14      	ldr	r3, [pc, #80]	; (8005b4c <pvPortMalloc+0x178>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a15      	ldr	r2, [pc, #84]	; (8005b54 <pvPortMalloc+0x180>)
 8005b00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b04:	685a      	ldr	r2, [r3, #4]
 8005b06:	4b10      	ldr	r3, [pc, #64]	; (8005b48 <pvPortMalloc+0x174>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	431a      	orrs	r2, r3
 8005b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b12:	2200      	movs	r2, #0
 8005b14:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005b16:	f7ff fa75 	bl	8005004 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	f003 0307 	and.w	r3, r3, #7
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d009      	beq.n	8005b38 <pvPortMalloc+0x164>
 8005b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b28:	f383 8811 	msr	BASEPRI, r3
 8005b2c:	f3bf 8f6f 	isb	sy
 8005b30:	f3bf 8f4f 	dsb	sy
 8005b34:	60fb      	str	r3, [r7, #12]
 8005b36:	e7fe      	b.n	8005b36 <pvPortMalloc+0x162>
	return pvReturn;
 8005b38:	69fb      	ldr	r3, [r7, #28]
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	3728      	adds	r7, #40	; 0x28
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}
 8005b42:	bf00      	nop
 8005b44:	20000d54 	.word	0x20000d54
 8005b48:	20000d60 	.word	0x20000d60
 8005b4c:	20000d58 	.word	0x20000d58
 8005b50:	20000d4c 	.word	0x20000d4c
 8005b54:	20000d5c 	.word	0x20000d5c

08005b58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b086      	sub	sp, #24
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d046      	beq.n	8005bf8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005b6a:	2308      	movs	r3, #8
 8005b6c:	425b      	negs	r3, r3
 8005b6e:	697a      	ldr	r2, [r7, #20]
 8005b70:	4413      	add	r3, r2
 8005b72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	685a      	ldr	r2, [r3, #4]
 8005b7c:	4b20      	ldr	r3, [pc, #128]	; (8005c00 <vPortFree+0xa8>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4013      	ands	r3, r2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d109      	bne.n	8005b9a <vPortFree+0x42>
 8005b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b8a:	f383 8811 	msr	BASEPRI, r3
 8005b8e:	f3bf 8f6f 	isb	sy
 8005b92:	f3bf 8f4f 	dsb	sy
 8005b96:	60fb      	str	r3, [r7, #12]
 8005b98:	e7fe      	b.n	8005b98 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d009      	beq.n	8005bb6 <vPortFree+0x5e>
 8005ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba6:	f383 8811 	msr	BASEPRI, r3
 8005baa:	f3bf 8f6f 	isb	sy
 8005bae:	f3bf 8f4f 	dsb	sy
 8005bb2:	60bb      	str	r3, [r7, #8]
 8005bb4:	e7fe      	b.n	8005bb4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	685a      	ldr	r2, [r3, #4]
 8005bba:	4b11      	ldr	r3, [pc, #68]	; (8005c00 <vPortFree+0xa8>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4013      	ands	r3, r2
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d019      	beq.n	8005bf8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d115      	bne.n	8005bf8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	4b0b      	ldr	r3, [pc, #44]	; (8005c00 <vPortFree+0xa8>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	43db      	mvns	r3, r3
 8005bd6:	401a      	ands	r2, r3
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005bdc:	f7ff fa04 	bl	8004fe8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	685a      	ldr	r2, [r3, #4]
 8005be4:	4b07      	ldr	r3, [pc, #28]	; (8005c04 <vPortFree+0xac>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4413      	add	r3, r2
 8005bea:	4a06      	ldr	r2, [pc, #24]	; (8005c04 <vPortFree+0xac>)
 8005bec:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005bee:	6938      	ldr	r0, [r7, #16]
 8005bf0:	f000 f86c 	bl	8005ccc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005bf4:	f7ff fa06 	bl	8005004 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005bf8:	bf00      	nop
 8005bfa:	3718      	adds	r7, #24
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}
 8005c00:	20000d60 	.word	0x20000d60
 8005c04:	20000d58 	.word	0x20000d58

08005c08 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b085      	sub	sp, #20
 8005c0c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005c0e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8005c12:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005c14:	4b27      	ldr	r3, [pc, #156]	; (8005cb4 <prvHeapInit+0xac>)
 8005c16:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f003 0307 	and.w	r3, r3, #7
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d00c      	beq.n	8005c3c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	3307      	adds	r3, #7
 8005c26:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f023 0307 	bic.w	r3, r3, #7
 8005c2e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005c30:	68ba      	ldr	r2, [r7, #8]
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	4a1f      	ldr	r2, [pc, #124]	; (8005cb4 <prvHeapInit+0xac>)
 8005c38:	4413      	add	r3, r2
 8005c3a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005c40:	4a1d      	ldr	r2, [pc, #116]	; (8005cb8 <prvHeapInit+0xb0>)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005c46:	4b1c      	ldr	r3, [pc, #112]	; (8005cb8 <prvHeapInit+0xb0>)
 8005c48:	2200      	movs	r2, #0
 8005c4a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	68ba      	ldr	r2, [r7, #8]
 8005c50:	4413      	add	r3, r2
 8005c52:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005c54:	2208      	movs	r2, #8
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	1a9b      	subs	r3, r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f023 0307 	bic.w	r3, r3, #7
 8005c62:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	4a15      	ldr	r2, [pc, #84]	; (8005cbc <prvHeapInit+0xb4>)
 8005c68:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005c6a:	4b14      	ldr	r3, [pc, #80]	; (8005cbc <prvHeapInit+0xb4>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005c72:	4b12      	ldr	r3, [pc, #72]	; (8005cbc <prvHeapInit+0xb4>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	2200      	movs	r2, #0
 8005c78:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	68fa      	ldr	r2, [r7, #12]
 8005c82:	1ad2      	subs	r2, r2, r3
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005c88:	4b0c      	ldr	r3, [pc, #48]	; (8005cbc <prvHeapInit+0xb4>)
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	4a0a      	ldr	r2, [pc, #40]	; (8005cc0 <prvHeapInit+0xb8>)
 8005c96:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	4a09      	ldr	r2, [pc, #36]	; (8005cc4 <prvHeapInit+0xbc>)
 8005c9e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005ca0:	4b09      	ldr	r3, [pc, #36]	; (8005cc8 <prvHeapInit+0xc0>)
 8005ca2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005ca6:	601a      	str	r2, [r3, #0]
}
 8005ca8:	bf00      	nop
 8005caa:	3714      	adds	r7, #20
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr
 8005cb4:	20000194 	.word	0x20000194
 8005cb8:	20000d4c 	.word	0x20000d4c
 8005cbc:	20000d54 	.word	0x20000d54
 8005cc0:	20000d5c 	.word	0x20000d5c
 8005cc4:	20000d58 	.word	0x20000d58
 8005cc8:	20000d60 	.word	0x20000d60

08005ccc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b085      	sub	sp, #20
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005cd4:	4b28      	ldr	r3, [pc, #160]	; (8005d78 <prvInsertBlockIntoFreeList+0xac>)
 8005cd6:	60fb      	str	r3, [r7, #12]
 8005cd8:	e002      	b.n	8005ce0 <prvInsertBlockIntoFreeList+0x14>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	60fb      	str	r3, [r7, #12]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	687a      	ldr	r2, [r7, #4]
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	d8f7      	bhi.n	8005cda <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	68ba      	ldr	r2, [r7, #8]
 8005cf4:	4413      	add	r3, r2
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d108      	bne.n	8005d0e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	685a      	ldr	r2, [r3, #4]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	441a      	add	r2, r3
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	68ba      	ldr	r2, [r7, #8]
 8005d18:	441a      	add	r2, r3
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d118      	bne.n	8005d54 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	4b15      	ldr	r3, [pc, #84]	; (8005d7c <prvInsertBlockIntoFreeList+0xb0>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d00d      	beq.n	8005d4a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	685a      	ldr	r2, [r3, #4]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	441a      	add	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	601a      	str	r2, [r3, #0]
 8005d48:	e008      	b.n	8005d5c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005d4a:	4b0c      	ldr	r3, [pc, #48]	; (8005d7c <prvInsertBlockIntoFreeList+0xb0>)
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	601a      	str	r2, [r3, #0]
 8005d52:	e003      	b.n	8005d5c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d002      	beq.n	8005d6a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d6a:	bf00      	nop
 8005d6c:	3714      	adds	r7, #20
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	20000d4c 	.word	0x20000d4c
 8005d7c:	20000d54 	.word	0x20000d54

08005d80 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8005d80:	b480      	push	{r7}
 8005d82:	b085      	sub	sp, #20
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	60f8      	str	r0, [r7, #12]
 8005d88:	60b9      	str	r1, [r7, #8]
 8005d8a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	4a07      	ldr	r2, [pc, #28]	; (8005dac <vApplicationGetIdleTaskMemory+0x2c>)
 8005d90:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	4a06      	ldr	r2, [pc, #24]	; (8005db0 <vApplicationGetIdleTaskMemory+0x30>)
 8005d96:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2280      	movs	r2, #128	; 0x80
 8005d9c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8005d9e:	bf00      	nop
 8005da0:	3714      	adds	r7, #20
 8005da2:	46bd      	mov	sp, r7
 8005da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da8:	4770      	bx	lr
 8005daa:	bf00      	nop
 8005dac:	20000d64 	.word	0x20000d64
 8005db0:	20000db8 	.word	0x20000db8

08005db4 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b084      	sub	sp, #16
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	4603      	mov	r3, r0
 8005dbc:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8005dc2:	2110      	movs	r1, #16
 8005dc4:	20d4      	movs	r0, #212	; 0xd4
 8005dc6:	f000 feb1 	bl	8006b2c <SENSOR_IO_Read>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8005dce:	88fb      	ldrh	r3, [r7, #6]
 8005dd0:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8005dd2:	7bbb      	ldrb	r3, [r7, #14]
 8005dd4:	f003 0303 	and.w	r3, r3, #3
 8005dd8:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8005dda:	7bba      	ldrb	r2, [r7, #14]
 8005ddc:	7bfb      	ldrb	r3, [r7, #15]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8005de2:	7bbb      	ldrb	r3, [r7, #14]
 8005de4:	461a      	mov	r2, r3
 8005de6:	2110      	movs	r1, #16
 8005de8:	20d4      	movs	r0, #212	; 0xd4
 8005dea:	f000 fe85 	bl	8006af8 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8005dee:	2112      	movs	r1, #18
 8005df0:	20d4      	movs	r0, #212	; 0xd4
 8005df2:	f000 fe9b 	bl	8006b2c <SENSOR_IO_Read>
 8005df6:	4603      	mov	r3, r0
 8005df8:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8005dfa:	88fb      	ldrh	r3, [r7, #6]
 8005dfc:	0a1b      	lsrs	r3, r3, #8
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8005e02:	7bbb      	ldrb	r3, [r7, #14]
 8005e04:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8005e08:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8005e0a:	7bba      	ldrb	r2, [r7, #14]
 8005e0c:	7bfb      	ldrb	r3, [r7, #15]
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8005e12:	7bbb      	ldrb	r3, [r7, #14]
 8005e14:	461a      	mov	r2, r3
 8005e16:	2112      	movs	r1, #18
 8005e18:	20d4      	movs	r0, #212	; 0xd4
 8005e1a:	f000 fe6d 	bl	8006af8 <SENSOR_IO_Write>
}
 8005e1e:	bf00      	nop
 8005e20:	3710      	adds	r7, #16
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}

08005e26 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8005e26:	b580      	push	{r7, lr}
 8005e28:	b082      	sub	sp, #8
 8005e2a:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8005e30:	2110      	movs	r1, #16
 8005e32:	20d4      	movs	r0, #212	; 0xd4
 8005e34:	f000 fe7a 	bl	8006b2c <SENSOR_IO_Read>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8005e3c:	79fb      	ldrb	r3, [r7, #7]
 8005e3e:	f003 030f 	and.w	r3, r3, #15
 8005e42:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8005e44:	79fb      	ldrb	r3, [r7, #7]
 8005e46:	461a      	mov	r2, r3
 8005e48:	2110      	movs	r1, #16
 8005e4a:	20d4      	movs	r0, #212	; 0xd4
 8005e4c:	f000 fe54 	bl	8006af8 <SENSOR_IO_Write>
}
 8005e50:	bf00      	nop
 8005e52:	3708      	adds	r7, #8
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8005e5c:	f000 fe42 	bl	8006ae4 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8005e60:	210f      	movs	r1, #15
 8005e62:	20d4      	movs	r0, #212	; 0xd4
 8005e64:	f000 fe62 	bl	8006b2c <SENSOR_IO_Read>
 8005e68:	4603      	mov	r3, r0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	bd80      	pop	{r7, pc}

08005e6e <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8005e6e:	b580      	push	{r7, lr}
 8005e70:	b084      	sub	sp, #16
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	4603      	mov	r3, r0
 8005e76:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8005e7c:	2115      	movs	r1, #21
 8005e7e:	20d4      	movs	r0, #212	; 0xd4
 8005e80:	f000 fe54 	bl	8006b2c <SENSOR_IO_Read>
 8005e84:	4603      	mov	r3, r0
 8005e86:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8005e88:	7bfb      	ldrb	r3, [r7, #15]
 8005e8a:	f023 0310 	bic.w	r3, r3, #16
 8005e8e:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8005e90:	88fb      	ldrh	r3, [r7, #6]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d003      	beq.n	8005e9e <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8005e96:	7bfb      	ldrb	r3, [r7, #15]
 8005e98:	f043 0310 	orr.w	r3, r3, #16
 8005e9c:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8005e9e:	7bfb      	ldrb	r3, [r7, #15]
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	2115      	movs	r1, #21
 8005ea4:	20d4      	movs	r0, #212	; 0xd4
 8005ea6:	f000 fe27 	bl	8006af8 <SENSOR_IO_Write>
}
 8005eaa:	bf00      	nop
 8005eac:	3710      	adds	r7, #16
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
	...

08005eb4 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b088      	sub	sp, #32
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8005ec4:	f04f 0300 	mov.w	r3, #0
 8005ec8:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8005eca:	2110      	movs	r1, #16
 8005ecc:	20d4      	movs	r0, #212	; 0xd4
 8005ece:	f000 fe2d 	bl	8006b2c <SENSOR_IO_Read>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8005ed6:	f107 0208 	add.w	r2, r7, #8
 8005eda:	2306      	movs	r3, #6
 8005edc:	2128      	movs	r1, #40	; 0x28
 8005ede:	20d4      	movs	r0, #212	; 0xd4
 8005ee0:	f000 fe42 	bl	8006b68 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	77fb      	strb	r3, [r7, #31]
 8005ee8:	e01f      	b.n	8005f2a <LSM6DSL_AccReadXYZ+0x76>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8005eea:	7ffb      	ldrb	r3, [r7, #31]
 8005eec:	005b      	lsls	r3, r3, #1
 8005eee:	3301      	adds	r3, #1
 8005ef0:	f107 0220 	add.w	r2, r7, #32
 8005ef4:	4413      	add	r3, r2
 8005ef6:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	021b      	lsls	r3, r3, #8
 8005efe:	b29a      	uxth	r2, r3
 8005f00:	7ffb      	ldrb	r3, [r7, #31]
 8005f02:	005b      	lsls	r3, r3, #1
 8005f04:	f107 0120 	add.w	r1, r7, #32
 8005f08:	440b      	add	r3, r1
 8005f0a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	4413      	add	r3, r2
 8005f12:	b29a      	uxth	r2, r3
 8005f14:	7ffb      	ldrb	r3, [r7, #31]
 8005f16:	b212      	sxth	r2, r2
 8005f18:	005b      	lsls	r3, r3, #1
 8005f1a:	f107 0120 	add.w	r1, r7, #32
 8005f1e:	440b      	add	r3, r1
 8005f20:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8005f24:	7ffb      	ldrb	r3, [r7, #31]
 8005f26:	3301      	adds	r3, #1
 8005f28:	77fb      	strb	r3, [r7, #31]
 8005f2a:	7ffb      	ldrb	r3, [r7, #31]
 8005f2c:	2b02      	cmp	r3, #2
 8005f2e:	d9dc      	bls.n	8005eea <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8005f30:	7dfb      	ldrb	r3, [r7, #23]
 8005f32:	f003 030c 	and.w	r3, r3, #12
 8005f36:	2b0c      	cmp	r3, #12
 8005f38:	d828      	bhi.n	8005f8c <LSM6DSL_AccReadXYZ+0xd8>
 8005f3a:	a201      	add	r2, pc, #4	; (adr r2, 8005f40 <LSM6DSL_AccReadXYZ+0x8c>)
 8005f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f40:	08005f75 	.word	0x08005f75
 8005f44:	08005f8d 	.word	0x08005f8d
 8005f48:	08005f8d 	.word	0x08005f8d
 8005f4c:	08005f8d 	.word	0x08005f8d
 8005f50:	08005f87 	.word	0x08005f87
 8005f54:	08005f8d 	.word	0x08005f8d
 8005f58:	08005f8d 	.word	0x08005f8d
 8005f5c:	08005f8d 	.word	0x08005f8d
 8005f60:	08005f7b 	.word	0x08005f7b
 8005f64:	08005f8d 	.word	0x08005f8d
 8005f68:	08005f8d 	.word	0x08005f8d
 8005f6c:	08005f8d 	.word	0x08005f8d
 8005f70:	08005f81 	.word	0x08005f81
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8005f74:	4b18      	ldr	r3, [pc, #96]	; (8005fd8 <LSM6DSL_AccReadXYZ+0x124>)
 8005f76:	61bb      	str	r3, [r7, #24]
    break;
 8005f78:	e008      	b.n	8005f8c <LSM6DSL_AccReadXYZ+0xd8>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8005f7a:	4b18      	ldr	r3, [pc, #96]	; (8005fdc <LSM6DSL_AccReadXYZ+0x128>)
 8005f7c:	61bb      	str	r3, [r7, #24]
    break;
 8005f7e:	e005      	b.n	8005f8c <LSM6DSL_AccReadXYZ+0xd8>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8005f80:	4b17      	ldr	r3, [pc, #92]	; (8005fe0 <LSM6DSL_AccReadXYZ+0x12c>)
 8005f82:	61bb      	str	r3, [r7, #24]
    break;
 8005f84:	e002      	b.n	8005f8c <LSM6DSL_AccReadXYZ+0xd8>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8005f86:	4b17      	ldr	r3, [pc, #92]	; (8005fe4 <LSM6DSL_AccReadXYZ+0x130>)
 8005f88:	61bb      	str	r3, [r7, #24]
    break;    
 8005f8a:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	77fb      	strb	r3, [r7, #31]
 8005f90:	e01b      	b.n	8005fca <LSM6DSL_AccReadXYZ+0x116>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8005f92:	7ffb      	ldrb	r3, [r7, #31]
 8005f94:	005b      	lsls	r3, r3, #1
 8005f96:	f107 0220 	add.w	r2, r7, #32
 8005f9a:	4413      	add	r3, r2
 8005f9c:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8005fa0:	ee07 3a90 	vmov	s15, r3
 8005fa4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005fa8:	edd7 7a06 	vldr	s15, [r7, #24]
 8005fac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fb0:	7ffb      	ldrb	r3, [r7, #31]
 8005fb2:	005b      	lsls	r3, r3, #1
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005fbc:	ee17 2a90 	vmov	r2, s15
 8005fc0:	b212      	sxth	r2, r2
 8005fc2:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8005fc4:	7ffb      	ldrb	r3, [r7, #31]
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	77fb      	strb	r3, [r7, #31]
 8005fca:	7ffb      	ldrb	r3, [r7, #31]
 8005fcc:	2b02      	cmp	r3, #2
 8005fce:	d9e0      	bls.n	8005f92 <LSM6DSL_AccReadXYZ+0xde>
  }
}
 8005fd0:	bf00      	nop
 8005fd2:	3720      	adds	r7, #32
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}
 8005fd8:	3d79db23 	.word	0x3d79db23
 8005fdc:	3df9db23 	.word	0x3df9db23
 8005fe0:	3e79db23 	.word	0x3e79db23
 8005fe4:	3ef9db23 	.word	0x3ef9db23

08005fe8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005fe8:	b5b0      	push	{r4, r5, r7, lr}
 8005fea:	b08e      	sub	sp, #56	; 0x38
 8005fec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005fee:	f7fa fa77 	bl	80004e0 <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_ACCELERO_Init();
 8005ff2:	f000 fdd7 	bl	8006ba4 <BSP_ACCELERO_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005ff6:	f000 f85b 	bl	80060b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005ffa:	f000 fa07 	bl	800640c <MX_GPIO_Init>
  MX_DMA_Init();
 8005ffe:	f000 f9e7 	bl	80063d0 <MX_DMA_Init>
  MX_DAC1_Init();
 8006002:	f000 f8cf 	bl	80061a4 <MX_DAC1_Init>
  MX_TIM2_Init();
 8006006:	f000 f965 	bl	80062d4 <MX_TIM2_Init>
  MX_I2C2_Init();
 800600a:	f000 f8fd 	bl	8006208 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 800600e:	f000 f93b 	bl	8006288 <MX_QUADSPI_Init>
  MX_USART1_UART_Init();
 8006012:	f000 f9ad 	bl	8006370 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  //Double-tap recognition(Use single-tap to simulate the plane was hit.
  //We didn't choose single-tap recognition as it is so sensitive that very easy to be triggered by mistake.
  // Turn on the accelerometer and set the sampling rate at 416Hz
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, 0x60);
 8006016:	2260      	movs	r2, #96	; 0x60
 8006018:	2110      	movs	r1, #16
 800601a:	20d4      	movs	r0, #212	; 0xd4
 800601c:	f000 fd6c 	bl	8006af8 <SENSOR_IO_Write>
  //Enable interrupts and tap detection on X, Y, Z axis
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_TAP_CFG1, 0x8E);
 8006020:	228e      	movs	r2, #142	; 0x8e
 8006022:	2158      	movs	r1, #88	; 0x58
 8006024:	20d4      	movs	r0, #212	; 0xd4
 8006026:	f000 fd67 	bl	8006af8 <SENSOR_IO_Write>
  //Set the value of the tap threshold at 562.5mg.
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_TAP_THS_6D, 0x8C);
 800602a:	228c      	movs	r2, #140	; 0x8c
 800602c:	2159      	movs	r1, #89	; 0x59
 800602e:	20d4      	movs	r0, #212	; 0xd4
 8006030:	f000 fd62 	bl	8006af8 <SENSOR_IO_Write>
  //Set the values of Quiet and Shock time windows
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT_DUR2, 0x7F);
 8006034:	227f      	movs	r2, #127	; 0x7f
 8006036:	215a      	movs	r1, #90	; 0x5a
 8006038:	20d4      	movs	r0, #212	; 0xd4
 800603a:	f000 fd5d 	bl	8006af8 <SENSOR_IO_Write>
  //Enable the single-tap recogonition
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WAKE_UP_THS, 0x80);
 800603e:	2280      	movs	r2, #128	; 0x80
 8006040:	215b      	movs	r1, #91	; 0x5b
 8006042:	20d4      	movs	r0, #212	; 0xd4
 8006044:	f000 fd58 	bl	8006af8 <SENSOR_IO_Write>
  //Let the interrupt generated diven to INT1 pin
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_MD1_CFG, 0x08);
 8006048:	2208      	movs	r2, #8
 800604a:	215e      	movs	r1, #94	; 0x5e
 800604c:	20d4      	movs	r0, #212	; 0xd4
 800604e:	f000 fd53 	bl	8006af8 <SENSOR_IO_Write>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of datareadingTask */
  osThreadDef(datareadingTask, StartDatareadingTask, osPriorityNormal, 0, 128);
 8006052:	4b13      	ldr	r3, [pc, #76]	; (80060a0 <main+0xb8>)
 8006054:	f107 041c 	add.w	r4, r7, #28
 8006058:	461d      	mov	r5, r3
 800605a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800605c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800605e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006062:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  datareadingTaskHandle = osThreadCreate(osThread(datareadingTask), NULL);
 8006066:	f107 031c 	add.w	r3, r7, #28
 800606a:	2100      	movs	r1, #0
 800606c:	4618      	mov	r0, r3
 800606e:	f7fe fc86 	bl	800497e <osThreadCreate>
 8006072:	4602      	mov	r2, r0
 8006074:	4b0b      	ldr	r3, [pc, #44]	; (80060a4 <main+0xbc>)
 8006076:	601a      	str	r2, [r3, #0]

  /* definition and creation of orientationTask */
  osThreadDef(orientationTask, StartOrientationTask, osPriorityIdle, 0, 128);
 8006078:	4b0b      	ldr	r3, [pc, #44]	; (80060a8 <main+0xc0>)
 800607a:	463c      	mov	r4, r7
 800607c:	461d      	mov	r5, r3
 800607e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006080:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006082:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006086:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  orientationTaskHandle = osThreadCreate(osThread(orientationTask), NULL);
 800608a:	463b      	mov	r3, r7
 800608c:	2100      	movs	r1, #0
 800608e:	4618      	mov	r0, r3
 8006090:	f7fe fc75 	bl	800497e <osThreadCreate>
 8006094:	4602      	mov	r2, r0
 8006096:	4b05      	ldr	r3, [pc, #20]	; (80060ac <main+0xc4>)
 8006098:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800609a:	f7fe fc69 	bl	8004970 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800609e:	e7fe      	b.n	800609e <main+0xb6>
 80060a0:	0800722c 	.word	0x0800722c
 80060a4:	20000fc4 	.word	0x20000fc4
 80060a8:	08007258 	.word	0x08007258
 80060ac:	20001028 	.word	0x20001028

080060b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b0b8      	sub	sp, #224	; 0xe0
 80060b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80060b6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80060ba:	2244      	movs	r2, #68	; 0x44
 80060bc:	2100      	movs	r1, #0
 80060be:	4618      	mov	r0, r3
 80060c0:	f001 f894 	bl	80071ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80060c4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80060c8:	2200      	movs	r2, #0
 80060ca:	601a      	str	r2, [r3, #0]
 80060cc:	605a      	str	r2, [r3, #4]
 80060ce:	609a      	str	r2, [r3, #8]
 80060d0:	60da      	str	r2, [r3, #12]
 80060d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80060d4:	463b      	mov	r3, r7
 80060d6:	2288      	movs	r2, #136	; 0x88
 80060d8:	2100      	movs	r1, #0
 80060da:	4618      	mov	r0, r3
 80060dc:	f001 f886 	bl	80071ec <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80060e0:	2310      	movs	r3, #16
 80060e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80060e6:	2301      	movs	r3, #1
 80060e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80060ec:	2300      	movs	r3, #0
 80060ee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80060f2:	2360      	movs	r3, #96	; 0x60
 80060f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80060f8:	2302      	movs	r3, #2
 80060fa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80060fe:	2301      	movs	r3, #1
 8006100:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8006104:	2301      	movs	r3, #1
 8006106:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 800610a:	2328      	movs	r3, #40	; 0x28
 800610c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8006110:	2307      	movs	r3, #7
 8006112:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006116:	2302      	movs	r3, #2
 8006118:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800611c:	2302      	movs	r3, #2
 800611e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006122:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8006126:	4618      	mov	r0, r3
 8006128:	f7fb ffce 	bl	80020c8 <HAL_RCC_OscConfig>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d001      	beq.n	8006136 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8006132:	f000 fbdf 	bl	80068f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006136:	230f      	movs	r3, #15
 8006138:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800613c:	2303      	movs	r3, #3
 800613e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006142:	2300      	movs	r3, #0
 8006144:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006148:	2300      	movs	r3, #0
 800614a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800614e:	2300      	movs	r3, #0
 8006150:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006154:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8006158:	2104      	movs	r1, #4
 800615a:	4618      	mov	r0, r3
 800615c:	f7fc fb9a 	bl	8002894 <HAL_RCC_ClockConfig>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d001      	beq.n	800616a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8006166:	f000 fbc5 	bl	80068f4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C2;
 800616a:	2381      	movs	r3, #129	; 0x81
 800616c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800616e:	2300      	movs	r3, #0
 8006170:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8006172:	2300      	movs	r3, #0
 8006174:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006176:	463b      	mov	r3, r7
 8006178:	4618      	mov	r0, r3
 800617a:	f7fc fdc1 	bl	8002d00 <HAL_RCCEx_PeriphCLKConfig>
 800617e:	4603      	mov	r3, r0
 8006180:	2b00      	cmp	r3, #0
 8006182:	d001      	beq.n	8006188 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8006184:	f000 fbb6 	bl	80068f4 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8006188:	f44f 7000 	mov.w	r0, #512	; 0x200
 800618c:	f7fb fe8a 	bl	8001ea4 <HAL_PWREx_ControlVoltageScaling>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d001      	beq.n	800619a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8006196:	f000 fbad 	bl	80068f4 <Error_Handler>
  }
}
 800619a:	bf00      	nop
 800619c:	37e0      	adds	r7, #224	; 0xe0
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
	...

080061a4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b08a      	sub	sp, #40	; 0x28
 80061a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80061aa:	1d3b      	adds	r3, r7, #4
 80061ac:	2224      	movs	r2, #36	; 0x24
 80061ae:	2100      	movs	r1, #0
 80061b0:	4618      	mov	r0, r3
 80061b2:	f001 f81b 	bl	80071ec <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80061b6:	4b12      	ldr	r3, [pc, #72]	; (8006200 <MX_DAC1_Init+0x5c>)
 80061b8:	4a12      	ldr	r2, [pc, #72]	; (8006204 <MX_DAC1_Init+0x60>)
 80061ba:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80061bc:	4810      	ldr	r0, [pc, #64]	; (8006200 <MX_DAC1_Init+0x5c>)
 80061be:	f7fa facb 	bl	8000758 <HAL_DAC_Init>
 80061c2:	4603      	mov	r3, r0
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d001      	beq.n	80061cc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80061c8:	f000 fb94 	bl	80068f4 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80061cc:	2300      	movs	r3, #0
 80061ce:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80061d0:	2324      	movs	r3, #36	; 0x24
 80061d2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80061d4:	2300      	movs	r3, #0
 80061d6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80061d8:	2300      	movs	r3, #0
 80061da:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80061dc:	2300      	movs	r3, #0
 80061de:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80061e0:	1d3b      	adds	r3, r7, #4
 80061e2:	2200      	movs	r2, #0
 80061e4:	4619      	mov	r1, r3
 80061e6:	4806      	ldr	r0, [pc, #24]	; (8006200 <MX_DAC1_Init+0x5c>)
 80061e8:	f7fa fb3c 	bl	8000864 <HAL_DAC_ConfigChannel>
 80061ec:	4603      	mov	r3, r0
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d001      	beq.n	80061f6 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 80061f2:	f000 fb7f 	bl	80068f4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80061f6:	bf00      	nop
 80061f8:	3728      	adds	r7, #40	; 0x28
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	bf00      	nop
 8006200:	20000fc8 	.word	0x20000fc8
 8006204:	40007400 	.word	0x40007400

08006208 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800620c:	4b1b      	ldr	r3, [pc, #108]	; (800627c <MX_I2C2_Init+0x74>)
 800620e:	4a1c      	ldr	r2, [pc, #112]	; (8006280 <MX_I2C2_Init+0x78>)
 8006210:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8006212:	4b1a      	ldr	r3, [pc, #104]	; (800627c <MX_I2C2_Init+0x74>)
 8006214:	4a1b      	ldr	r2, [pc, #108]	; (8006284 <MX_I2C2_Init+0x7c>)
 8006216:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8006218:	4b18      	ldr	r3, [pc, #96]	; (800627c <MX_I2C2_Init+0x74>)
 800621a:	2200      	movs	r2, #0
 800621c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800621e:	4b17      	ldr	r3, [pc, #92]	; (800627c <MX_I2C2_Init+0x74>)
 8006220:	2201      	movs	r2, #1
 8006222:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006224:	4b15      	ldr	r3, [pc, #84]	; (800627c <MX_I2C2_Init+0x74>)
 8006226:	2200      	movs	r2, #0
 8006228:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800622a:	4b14      	ldr	r3, [pc, #80]	; (800627c <MX_I2C2_Init+0x74>)
 800622c:	2200      	movs	r2, #0
 800622e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8006230:	4b12      	ldr	r3, [pc, #72]	; (800627c <MX_I2C2_Init+0x74>)
 8006232:	2200      	movs	r2, #0
 8006234:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006236:	4b11      	ldr	r3, [pc, #68]	; (800627c <MX_I2C2_Init+0x74>)
 8006238:	2200      	movs	r2, #0
 800623a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800623c:	4b0f      	ldr	r3, [pc, #60]	; (800627c <MX_I2C2_Init+0x74>)
 800623e:	2200      	movs	r2, #0
 8006240:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8006242:	480e      	ldr	r0, [pc, #56]	; (800627c <MX_I2C2_Init+0x74>)
 8006244:	f7fb f880 	bl	8001348 <HAL_I2C_Init>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d001      	beq.n	8006252 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800624e:	f000 fb51 	bl	80068f4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006252:	2100      	movs	r1, #0
 8006254:	4809      	ldr	r0, [pc, #36]	; (800627c <MX_I2C2_Init+0x74>)
 8006256:	f7fb fd7f 	bl	8001d58 <HAL_I2CEx_ConfigAnalogFilter>
 800625a:	4603      	mov	r3, r0
 800625c:	2b00      	cmp	r3, #0
 800625e:	d001      	beq.n	8006264 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8006260:	f000 fb48 	bl	80068f4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8006264:	2100      	movs	r1, #0
 8006266:	4805      	ldr	r0, [pc, #20]	; (800627c <MX_I2C2_Init+0x74>)
 8006268:	f7fb fdc1 	bl	8001dee <HAL_I2CEx_ConfigDigitalFilter>
 800626c:	4603      	mov	r3, r0
 800626e:	2b00      	cmp	r3, #0
 8006270:	d001      	beq.n	8006276 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8006272:	f000 fb3f 	bl	80068f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8006276:	bf00      	nop
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	20000fdc 	.word	0x20000fdc
 8006280:	40005800 	.word	0x40005800
 8006284:	10909cec 	.word	0x10909cec

08006288 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 800628c:	4b0f      	ldr	r3, [pc, #60]	; (80062cc <MX_QUADSPI_Init+0x44>)
 800628e:	4a10      	ldr	r2, [pc, #64]	; (80062d0 <MX_QUADSPI_Init+0x48>)
 8006290:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8006292:	4b0e      	ldr	r3, [pc, #56]	; (80062cc <MX_QUADSPI_Init+0x44>)
 8006294:	22ff      	movs	r2, #255	; 0xff
 8006296:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8006298:	4b0c      	ldr	r3, [pc, #48]	; (80062cc <MX_QUADSPI_Init+0x44>)
 800629a:	2201      	movs	r2, #1
 800629c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800629e:	4b0b      	ldr	r3, [pc, #44]	; (80062cc <MX_QUADSPI_Init+0x44>)
 80062a0:	2200      	movs	r2, #0
 80062a2:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 80062a4:	4b09      	ldr	r3, [pc, #36]	; (80062cc <MX_QUADSPI_Init+0x44>)
 80062a6:	2201      	movs	r2, #1
 80062a8:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80062aa:	4b08      	ldr	r3, [pc, #32]	; (80062cc <MX_QUADSPI_Init+0x44>)
 80062ac:	2200      	movs	r2, #0
 80062ae:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80062b0:	4b06      	ldr	r3, [pc, #24]	; (80062cc <MX_QUADSPI_Init+0x44>)
 80062b2:	2200      	movs	r2, #0
 80062b4:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80062b6:	4805      	ldr	r0, [pc, #20]	; (80062cc <MX_QUADSPI_Init+0x44>)
 80062b8:	f7fb fe4a 	bl	8001f50 <HAL_QSPI_Init>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d001      	beq.n	80062c6 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 80062c2:	f000 fb17 	bl	80068f4 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80062c6:	bf00      	nop
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	20001148 	.word	0x20001148
 80062d0:	a0001000 	.word	0xa0001000

080062d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b088      	sub	sp, #32
 80062d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80062da:	f107 0310 	add.w	r3, r7, #16
 80062de:	2200      	movs	r2, #0
 80062e0:	601a      	str	r2, [r3, #0]
 80062e2:	605a      	str	r2, [r3, #4]
 80062e4:	609a      	str	r2, [r3, #8]
 80062e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80062e8:	1d3b      	adds	r3, r7, #4
 80062ea:	2200      	movs	r2, #0
 80062ec:	601a      	str	r2, [r3, #0]
 80062ee:	605a      	str	r2, [r3, #4]
 80062f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80062f2:	4b1e      	ldr	r3, [pc, #120]	; (800636c <MX_TIM2_Init+0x98>)
 80062f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80062f8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80062fa:	4b1c      	ldr	r3, [pc, #112]	; (800636c <MX_TIM2_Init+0x98>)
 80062fc:	2200      	movs	r2, #0
 80062fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006300:	4b1a      	ldr	r3, [pc, #104]	; (800636c <MX_TIM2_Init+0x98>)
 8006302:	2200      	movs	r2, #0
 8006304:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1814;
 8006306:	4b19      	ldr	r3, [pc, #100]	; (800636c <MX_TIM2_Init+0x98>)
 8006308:	f240 7216 	movw	r2, #1814	; 0x716
 800630c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800630e:	4b17      	ldr	r3, [pc, #92]	; (800636c <MX_TIM2_Init+0x98>)
 8006310:	2200      	movs	r2, #0
 8006312:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006314:	4b15      	ldr	r3, [pc, #84]	; (800636c <MX_TIM2_Init+0x98>)
 8006316:	2200      	movs	r2, #0
 8006318:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800631a:	4814      	ldr	r0, [pc, #80]	; (800636c <MX_TIM2_Init+0x98>)
 800631c:	f7fd f9a0 	bl	8003660 <HAL_TIM_Base_Init>
 8006320:	4603      	mov	r3, r0
 8006322:	2b00      	cmp	r3, #0
 8006324:	d001      	beq.n	800632a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8006326:	f000 fae5 	bl	80068f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800632a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800632e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006330:	f107 0310 	add.w	r3, r7, #16
 8006334:	4619      	mov	r1, r3
 8006336:	480d      	ldr	r0, [pc, #52]	; (800636c <MX_TIM2_Init+0x98>)
 8006338:	f7fd fb79 	bl	8003a2e <HAL_TIM_ConfigClockSource>
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d001      	beq.n	8006346 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8006342:	f000 fad7 	bl	80068f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8006346:	2320      	movs	r3, #32
 8006348:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800634a:	2300      	movs	r3, #0
 800634c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800634e:	1d3b      	adds	r3, r7, #4
 8006350:	4619      	mov	r1, r3
 8006352:	4806      	ldr	r0, [pc, #24]	; (800636c <MX_TIM2_Init+0x98>)
 8006354:	f7fd fd80 	bl	8003e58 <HAL_TIMEx_MasterConfigSynchronization>
 8006358:	4603      	mov	r3, r0
 800635a:	2b00      	cmp	r3, #0
 800635c:	d001      	beq.n	8006362 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800635e:	f000 fac9 	bl	80068f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8006362:	bf00      	nop
 8006364:	3720      	adds	r7, #32
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
 800636a:	bf00      	nop
 800636c:	200010fc 	.word	0x200010fc

08006370 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006374:	4b14      	ldr	r3, [pc, #80]	; (80063c8 <MX_USART1_UART_Init+0x58>)
 8006376:	4a15      	ldr	r2, [pc, #84]	; (80063cc <MX_USART1_UART_Init+0x5c>)
 8006378:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800637a:	4b13      	ldr	r3, [pc, #76]	; (80063c8 <MX_USART1_UART_Init+0x58>)
 800637c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006380:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006382:	4b11      	ldr	r3, [pc, #68]	; (80063c8 <MX_USART1_UART_Init+0x58>)
 8006384:	2200      	movs	r2, #0
 8006386:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006388:	4b0f      	ldr	r3, [pc, #60]	; (80063c8 <MX_USART1_UART_Init+0x58>)
 800638a:	2200      	movs	r2, #0
 800638c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800638e:	4b0e      	ldr	r3, [pc, #56]	; (80063c8 <MX_USART1_UART_Init+0x58>)
 8006390:	2200      	movs	r2, #0
 8006392:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006394:	4b0c      	ldr	r3, [pc, #48]	; (80063c8 <MX_USART1_UART_Init+0x58>)
 8006396:	220c      	movs	r2, #12
 8006398:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800639a:	4b0b      	ldr	r3, [pc, #44]	; (80063c8 <MX_USART1_UART_Init+0x58>)
 800639c:	2200      	movs	r2, #0
 800639e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80063a0:	4b09      	ldr	r3, [pc, #36]	; (80063c8 <MX_USART1_UART_Init+0x58>)
 80063a2:	2200      	movs	r2, #0
 80063a4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80063a6:	4b08      	ldr	r3, [pc, #32]	; (80063c8 <MX_USART1_UART_Init+0x58>)
 80063a8:	2200      	movs	r2, #0
 80063aa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80063ac:	4b06      	ldr	r3, [pc, #24]	; (80063c8 <MX_USART1_UART_Init+0x58>)
 80063ae:	2200      	movs	r2, #0
 80063b0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80063b2:	4805      	ldr	r0, [pc, #20]	; (80063c8 <MX_USART1_UART_Init+0x58>)
 80063b4:	f7fd fdf6 	bl	8003fa4 <HAL_UART_Init>
 80063b8:	4603      	mov	r3, r0
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d001      	beq.n	80063c2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80063be:	f000 fa99 	bl	80068f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80063c2:	bf00      	nop
 80063c4:	bd80      	pop	{r7, pc}
 80063c6:	bf00      	nop
 80063c8:	2000107c 	.word	0x2000107c
 80063cc:	40013800 	.word	0x40013800

080063d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b082      	sub	sp, #8
 80063d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80063d6:	4b0c      	ldr	r3, [pc, #48]	; (8006408 <MX_DMA_Init+0x38>)
 80063d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063da:	4a0b      	ldr	r2, [pc, #44]	; (8006408 <MX_DMA_Init+0x38>)
 80063dc:	f043 0301 	orr.w	r3, r3, #1
 80063e0:	6493      	str	r3, [r2, #72]	; 0x48
 80063e2:	4b09      	ldr	r3, [pc, #36]	; (8006408 <MX_DMA_Init+0x38>)
 80063e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063e6:	f003 0301 	and.w	r3, r3, #1
 80063ea:	607b      	str	r3, [r7, #4]
 80063ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80063ee:	2200      	movs	r2, #0
 80063f0:	2100      	movs	r1, #0
 80063f2:	200d      	movs	r0, #13
 80063f4:	f7fa f986 	bl	8000704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80063f8:	200d      	movs	r0, #13
 80063fa:	f7fa f99f 	bl	800073c <HAL_NVIC_EnableIRQ>

}
 80063fe:	bf00      	nop
 8006400:	3708      	adds	r7, #8
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
 8006406:	bf00      	nop
 8006408:	40021000 	.word	0x40021000

0800640c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b08a      	sub	sp, #40	; 0x28
 8006410:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006412:	f107 0314 	add.w	r3, r7, #20
 8006416:	2200      	movs	r2, #0
 8006418:	601a      	str	r2, [r3, #0]
 800641a:	605a      	str	r2, [r3, #4]
 800641c:	609a      	str	r2, [r3, #8]
 800641e:	60da      	str	r2, [r3, #12]
 8006420:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006422:	4b45      	ldr	r3, [pc, #276]	; (8006538 <MX_GPIO_Init+0x12c>)
 8006424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006426:	4a44      	ldr	r2, [pc, #272]	; (8006538 <MX_GPIO_Init+0x12c>)
 8006428:	f043 0310 	orr.w	r3, r3, #16
 800642c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800642e:	4b42      	ldr	r3, [pc, #264]	; (8006538 <MX_GPIO_Init+0x12c>)
 8006430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006432:	f003 0310 	and.w	r3, r3, #16
 8006436:	613b      	str	r3, [r7, #16]
 8006438:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800643a:	4b3f      	ldr	r3, [pc, #252]	; (8006538 <MX_GPIO_Init+0x12c>)
 800643c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800643e:	4a3e      	ldr	r2, [pc, #248]	; (8006538 <MX_GPIO_Init+0x12c>)
 8006440:	f043 0304 	orr.w	r3, r3, #4
 8006444:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006446:	4b3c      	ldr	r3, [pc, #240]	; (8006538 <MX_GPIO_Init+0x12c>)
 8006448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800644a:	f003 0304 	and.w	r3, r3, #4
 800644e:	60fb      	str	r3, [r7, #12]
 8006450:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006452:	4b39      	ldr	r3, [pc, #228]	; (8006538 <MX_GPIO_Init+0x12c>)
 8006454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006456:	4a38      	ldr	r2, [pc, #224]	; (8006538 <MX_GPIO_Init+0x12c>)
 8006458:	f043 0301 	orr.w	r3, r3, #1
 800645c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800645e:	4b36      	ldr	r3, [pc, #216]	; (8006538 <MX_GPIO_Init+0x12c>)
 8006460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	60bb      	str	r3, [r7, #8]
 8006468:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800646a:	4b33      	ldr	r3, [pc, #204]	; (8006538 <MX_GPIO_Init+0x12c>)
 800646c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800646e:	4a32      	ldr	r2, [pc, #200]	; (8006538 <MX_GPIO_Init+0x12c>)
 8006470:	f043 0302 	orr.w	r3, r3, #2
 8006474:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006476:	4b30      	ldr	r3, [pc, #192]	; (8006538 <MX_GPIO_Init+0x12c>)
 8006478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800647a:	f003 0302 	and.w	r3, r3, #2
 800647e:	607b      	str	r3, [r7, #4]
 8006480:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006482:	4b2d      	ldr	r3, [pc, #180]	; (8006538 <MX_GPIO_Init+0x12c>)
 8006484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006486:	4a2c      	ldr	r2, [pc, #176]	; (8006538 <MX_GPIO_Init+0x12c>)
 8006488:	f043 0308 	orr.w	r3, r3, #8
 800648c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800648e:	4b2a      	ldr	r3, [pc, #168]	; (8006538 <MX_GPIO_Init+0x12c>)
 8006490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006492:	f003 0308 	and.w	r3, r3, #8
 8006496:	603b      	str	r3, [r7, #0]
 8006498:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 800649a:	2200      	movs	r2, #0
 800649c:	2108      	movs	r1, #8
 800649e:	4827      	ldr	r0, [pc, #156]	; (800653c <MX_GPIO_Init+0x130>)
 80064a0:	f7fa ff08 	bl	80012b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_G2_GPIO_Port, LED_G2_Pin, GPIO_PIN_RESET);
 80064a4:	2200      	movs	r2, #0
 80064a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80064aa:	4825      	ldr	r0, [pc, #148]	; (8006540 <MX_GPIO_Init+0x134>)
 80064ac:	f7fa ff02 	bl	80012b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_R_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin;
 80064b0:	2308      	movs	r3, #8
 80064b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80064b4:	2301      	movs	r3, #1
 80064b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064b8:	2300      	movs	r3, #0
 80064ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064bc:	2300      	movs	r3, #0
 80064be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 80064c0:	f107 0314 	add.w	r3, r7, #20
 80064c4:	4619      	mov	r1, r3
 80064c6:	481d      	ldr	r0, [pc, #116]	; (800653c <MX_GPIO_Init+0x130>)
 80064c8:	f7fa fc58 	bl	8000d7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PUSH_BUTTON_Pin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_Pin;
 80064cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80064d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80064d2:	4b1c      	ldr	r3, [pc, #112]	; (8006544 <MX_GPIO_Init+0x138>)
 80064d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064d6:	2300      	movs	r3, #0
 80064d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PUSH_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80064da:	f107 0314 	add.w	r3, r7, #20
 80064de:	4619      	mov	r1, r3
 80064e0:	4819      	ldr	r0, [pc, #100]	; (8006548 <MX_GPIO_Init+0x13c>)
 80064e2:	f7fa fc4b 	bl	8000d7c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_G2_Pin */
  GPIO_InitStruct.Pin = LED_G2_Pin;
 80064e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80064ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80064ec:	2301      	movs	r3, #1
 80064ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064f0:	2300      	movs	r3, #0
 80064f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064f4:	2300      	movs	r3, #0
 80064f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_G2_GPIO_Port, &GPIO_InitStruct);
 80064f8:	f107 0314 	add.w	r3, r7, #20
 80064fc:	4619      	mov	r1, r3
 80064fe:	4810      	ldr	r0, [pc, #64]	; (8006540 <MX_GPIO_Init+0x134>)
 8006500:	f7fa fc3c 	bl	8000d7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006504:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006508:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800650a:	4b0e      	ldr	r3, [pc, #56]	; (8006544 <MX_GPIO_Init+0x138>)
 800650c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800650e:	2300      	movs	r3, #0
 8006510:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006512:	f107 0314 	add.w	r3, r7, #20
 8006516:	4619      	mov	r1, r3
 8006518:	480c      	ldr	r0, [pc, #48]	; (800654c <MX_GPIO_Init+0x140>)
 800651a:	f7fa fc2f 	bl	8000d7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800651e:	2200      	movs	r2, #0
 8006520:	2100      	movs	r1, #0
 8006522:	2028      	movs	r0, #40	; 0x28
 8006524:	f7fa f8ee 	bl	8000704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006528:	2028      	movs	r0, #40	; 0x28
 800652a:	f7fa f907 	bl	800073c <HAL_NVIC_EnableIRQ>

}
 800652e:	bf00      	nop
 8006530:	3728      	adds	r7, #40	; 0x28
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	40021000 	.word	0x40021000
 800653c:	48001000 	.word	0x48001000
 8006540:	48000400 	.word	0x48000400
 8006544:	10110000 	.word	0x10110000
 8006548:	48000800 	.word	0x48000800
 800654c:	48000c00 	.word	0x48000c00

08006550 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8006550:	b5b0      	push	{r4, r5, r7, lr}
 8006552:	b09c      	sub	sp, #112	; 0x70
 8006554:	af00      	add	r7, sp, #0
 8006556:	4603      	mov	r3, r0
 8006558:	80fb      	strh	r3, [r7, #6]
	//Simulate the push-button press as missile was fired
    if(GPIO_Pin == PUSH_BUTTON_Pin){
 800655a:	88fb      	ldrh	r3, [r7, #6]
 800655c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006560:	d11e      	bne.n	80065a0 <HAL_GPIO_EXTI_Callback+0x50>
    	HAL_GPIO_TogglePin(GPIOB, LED_G2_Pin);
 8006562:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006566:	4825      	ldr	r0, [pc, #148]	; (80065fc <HAL_GPIO_EXTI_Callback+0xac>)
 8006568:	f7fa febc 	bl	80012e4 <HAL_GPIO_TogglePin>
    	char buff8[100];
    	sprintf(buff8, "Missel was fired successfully!\n");
 800656c:	f107 030c 	add.w	r3, r7, #12
 8006570:	4a23      	ldr	r2, [pc, #140]	; (8006600 <HAL_GPIO_EXTI_Callback+0xb0>)
 8006572:	461c      	mov	r4, r3
 8006574:	4615      	mov	r5, r2
 8006576:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006578:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800657a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800657e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    	HAL_UART_Transmit(&huart1, buff8, strlen(buff8), 1000);
 8006582:	f107 030c 	add.w	r3, r7, #12
 8006586:	4618      	mov	r0, r3
 8006588:	f7f9 fe22 	bl	80001d0 <strlen>
 800658c:	4603      	mov	r3, r0
 800658e:	b29a      	uxth	r2, r3
 8006590:	f107 010c 	add.w	r1, r7, #12
 8006594:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006598:	481a      	ldr	r0, [pc, #104]	; (8006604 <HAL_GPIO_EXTI_Callback+0xb4>)
 800659a:	f7fd fd51 	bl	8004040 <HAL_UART_Transmit>
    	HAL_GPIO_TogglePin(GPIOE, LED_R_Pin);
    	char buff7[100];
    	sprintf(buff7, "Watch out! You got hit!\n");
    	HAL_UART_Transmit(&huart1, buff7, strlen(buff7), 1000);
    }
    }
 800659e:	e028      	b.n	80065f2 <HAL_GPIO_EXTI_Callback+0xa2>
    else if(GPIO_Pin != GPIO_PIN_RESET){
 80065a0:	88fb      	ldrh	r3, [r7, #6]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d025      	beq.n	80065f2 <HAL_GPIO_EXTI_Callback+0xa2>
    	hit++;
 80065a6:	4b18      	ldr	r3, [pc, #96]	; (8006608 <HAL_GPIO_EXTI_Callback+0xb8>)
 80065a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	3301      	adds	r3, #1
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	b21a      	sxth	r2, r3
 80065b4:	4b14      	ldr	r3, [pc, #80]	; (8006608 <HAL_GPIO_EXTI_Callback+0xb8>)
 80065b6:	801a      	strh	r2, [r3, #0]
    	HAL_GPIO_TogglePin(GPIOE, LED_R_Pin);
 80065b8:	2108      	movs	r1, #8
 80065ba:	4814      	ldr	r0, [pc, #80]	; (800660c <HAL_GPIO_EXTI_Callback+0xbc>)
 80065bc:	f7fa fe92 	bl	80012e4 <HAL_GPIO_TogglePin>
    	sprintf(buff7, "Watch out! You got hit!\n");
 80065c0:	f107 030c 	add.w	r3, r7, #12
 80065c4:	4a12      	ldr	r2, [pc, #72]	; (8006610 <HAL_GPIO_EXTI_Callback+0xc0>)
 80065c6:	461c      	mov	r4, r3
 80065c8:	4615      	mov	r5, r2
 80065ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80065cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80065ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80065d2:	c403      	stmia	r4!, {r0, r1}
 80065d4:	7022      	strb	r2, [r4, #0]
    	HAL_UART_Transmit(&huart1, buff7, strlen(buff7), 1000);
 80065d6:	f107 030c 	add.w	r3, r7, #12
 80065da:	4618      	mov	r0, r3
 80065dc:	f7f9 fdf8 	bl	80001d0 <strlen>
 80065e0:	4603      	mov	r3, r0
 80065e2:	b29a      	uxth	r2, r3
 80065e4:	f107 010c 	add.w	r1, r7, #12
 80065e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80065ec:	4805      	ldr	r0, [pc, #20]	; (8006604 <HAL_GPIO_EXTI_Callback+0xb4>)
 80065ee:	f7fd fd27 	bl	8004040 <HAL_UART_Transmit>
    }
 80065f2:	bf00      	nop
 80065f4:	3770      	adds	r7, #112	; 0x70
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bdb0      	pop	{r4, r5, r7, pc}
 80065fa:	bf00      	nop
 80065fc:	48000400 	.word	0x48000400
 8006600:	08007274 	.word	0x08007274
 8006604:	2000107c 	.word	0x2000107c
 8006608:	20000fba 	.word	0x20000fba
 800660c:	48001000 	.word	0x48001000
 8006610:	08007294 	.word	0x08007294

08006614 <StartDatareadingTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDatareadingTask */
void StartDatareadingTask(void const * argument)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b082      	sub	sp, #8
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(10);
 800661c:	200a      	movs	r0, #10
 800661e:	f7fe f9fa 	bl	8004a16 <osDelay>
    //read from accelerometer
    BSP_ACCELERO_AccGetXYZ(aXYZ);
 8006622:	4802      	ldr	r0, [pc, #8]	; (800662c <StartDatareadingTask+0x18>)
 8006624:	f000 fafc 	bl	8006c20 <BSP_ACCELERO_AccGetXYZ>
    osDelay(10);
 8006628:	e7f8      	b.n	800661c <StartDatareadingTask+0x8>
 800662a:	bf00      	nop
 800662c:	20001074 	.word	0x20001074

08006630 <StartOrientationTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOrientationTask */
void StartOrientationTask(void const * argument)
{
 8006630:	b5b0      	push	{r4, r5, r7, lr}
 8006632:	b09c      	sub	sp, #112	; 0x70
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOrientationTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 8006638:	2064      	movs	r0, #100	; 0x64
 800663a:	f7fe f9ec 	bl	8004a16 <osDelay>
    //read the value from x-axis and set tilt down condition
    if(aXYZ[0] > 300){
 800663e:	4b99      	ldr	r3, [pc, #612]	; (80068a4 <StartOrientationTask+0x274>)
 8006640:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006644:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8006648:	dd16      	ble.n	8006678 <StartOrientationTask+0x48>
    	char buff1[100];
    	sprintf(buff1, "Tilt down\n");
 800664a:	f107 030c 	add.w	r3, r7, #12
 800664e:	4a96      	ldr	r2, [pc, #600]	; (80068a8 <StartOrientationTask+0x278>)
 8006650:	ca07      	ldmia	r2, {r0, r1, r2}
 8006652:	c303      	stmia	r3!, {r0, r1}
 8006654:	801a      	strh	r2, [r3, #0]
 8006656:	3302      	adds	r3, #2
 8006658:	0c12      	lsrs	r2, r2, #16
 800665a:	701a      	strb	r2, [r3, #0]
    	HAL_UART_Transmit(&huart1, buff1, strlen(buff1), 1000);
 800665c:	f107 030c 	add.w	r3, r7, #12
 8006660:	4618      	mov	r0, r3
 8006662:	f7f9 fdb5 	bl	80001d0 <strlen>
 8006666:	4603      	mov	r3, r0
 8006668:	b29a      	uxth	r2, r3
 800666a:	f107 010c 	add.w	r1, r7, #12
 800666e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006672:	488e      	ldr	r0, [pc, #568]	; (80068ac <StartOrientationTask+0x27c>)
 8006674:	f7fd fce4 	bl	8004040 <HAL_UART_Transmit>
    }
    //read the value from x-axis and set tilt up condition
    if(aXYZ[0] < -300){
 8006678:	4b8a      	ldr	r3, [pc, #552]	; (80068a4 <StartOrientationTask+0x274>)
 800667a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800667e:	f513 7f96 	cmn.w	r3, #300	; 0x12c
 8006682:	da13      	bge.n	80066ac <StartOrientationTask+0x7c>
    	char buff2[100];
    	sprintf(buff2, "Tilt up\n");
 8006684:	f107 030c 	add.w	r3, r7, #12
 8006688:	4a89      	ldr	r2, [pc, #548]	; (80068b0 <StartOrientationTask+0x280>)
 800668a:	ca07      	ldmia	r2, {r0, r1, r2}
 800668c:	c303      	stmia	r3!, {r0, r1}
 800668e:	701a      	strb	r2, [r3, #0]
    	HAL_UART_Transmit(&huart1, buff2, strlen(buff2), 1000);
 8006690:	f107 030c 	add.w	r3, r7, #12
 8006694:	4618      	mov	r0, r3
 8006696:	f7f9 fd9b 	bl	80001d0 <strlen>
 800669a:	4603      	mov	r3, r0
 800669c:	b29a      	uxth	r2, r3
 800669e:	f107 010c 	add.w	r1, r7, #12
 80066a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80066a6:	4881      	ldr	r0, [pc, #516]	; (80068ac <StartOrientationTask+0x27c>)
 80066a8:	f7fd fcca 	bl	8004040 <HAL_UART_Transmit>
    }
    //read the value from y-axis and set turning left condition
    if(aXYZ[1] > 300){
 80066ac:	4b7d      	ldr	r3, [pc, #500]	; (80068a4 <StartOrientationTask+0x274>)
 80066ae:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80066b2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80066b6:	dd15      	ble.n	80066e4 <StartOrientationTask+0xb4>
        char buff3[100];
        sprintf(buff3, "Turning left\n");
 80066b8:	f107 030c 	add.w	r3, r7, #12
 80066bc:	4a7d      	ldr	r2, [pc, #500]	; (80068b4 <StartOrientationTask+0x284>)
 80066be:	461c      	mov	r4, r3
 80066c0:	4613      	mov	r3, r2
 80066c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80066c4:	c407      	stmia	r4!, {r0, r1, r2}
 80066c6:	8023      	strh	r3, [r4, #0]
        HAL_UART_Transmit(&huart1, buff3, strlen(buff3), 1000);
 80066c8:	f107 030c 	add.w	r3, r7, #12
 80066cc:	4618      	mov	r0, r3
 80066ce:	f7f9 fd7f 	bl	80001d0 <strlen>
 80066d2:	4603      	mov	r3, r0
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	f107 010c 	add.w	r1, r7, #12
 80066da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80066de:	4873      	ldr	r0, [pc, #460]	; (80068ac <StartOrientationTask+0x27c>)
 80066e0:	f7fd fcae 	bl	8004040 <HAL_UART_Transmit>
        }
    //read the value from y-axis and set turning right condition
    if(aXYZ[1] < -300){
 80066e4:	4b6f      	ldr	r3, [pc, #444]	; (80068a4 <StartOrientationTask+0x274>)
 80066e6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80066ea:	f513 7f96 	cmn.w	r3, #300	; 0x12c
 80066ee:	da18      	bge.n	8006722 <StartOrientationTask+0xf2>
        char buff4[100];
        sprintf(buff4, "Turning right\n");
 80066f0:	f107 030c 	add.w	r3, r7, #12
 80066f4:	4a70      	ldr	r2, [pc, #448]	; (80068b8 <StartOrientationTask+0x288>)
 80066f6:	461c      	mov	r4, r3
 80066f8:	4613      	mov	r3, r2
 80066fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80066fc:	c407      	stmia	r4!, {r0, r1, r2}
 80066fe:	8023      	strh	r3, [r4, #0]
 8006700:	3402      	adds	r4, #2
 8006702:	0c1b      	lsrs	r3, r3, #16
 8006704:	7023      	strb	r3, [r4, #0]
        HAL_UART_Transmit(&huart1, buff4, strlen(buff4), 1000);
 8006706:	f107 030c 	add.w	r3, r7, #12
 800670a:	4618      	mov	r0, r3
 800670c:	f7f9 fd60 	bl	80001d0 <strlen>
 8006710:	4603      	mov	r3, r0
 8006712:	b29a      	uxth	r2, r3
 8006714:	f107 010c 	add.w	r1, r7, #12
 8006718:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800671c:	4863      	ldr	r0, [pc, #396]	; (80068ac <StartOrientationTask+0x27c>)
 800671e:	f7fd fc8f 	bl	8004040 <HAL_UART_Transmit>
        }
    //Set the condition for the board droped to ground(free-fall)
    if(aXYZ[1] > -500 && aXYZ[1] < 500 && aXYZ[0] > -500 && aXYZ[0] < 500 && aXYZ[2] > -500 && aXYZ[2] < 500){
 8006722:	4b60      	ldr	r3, [pc, #384]	; (80068a4 <StartOrientationTask+0x274>)
 8006724:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006728:	f513 7ffa 	cmn.w	r3, #500	; 0x1f4
 800672c:	dd4b      	ble.n	80067c6 <StartOrientationTask+0x196>
 800672e:	4b5d      	ldr	r3, [pc, #372]	; (80068a4 <StartOrientationTask+0x274>)
 8006730:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006734:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006738:	da45      	bge.n	80067c6 <StartOrientationTask+0x196>
 800673a:	4b5a      	ldr	r3, [pc, #360]	; (80068a4 <StartOrientationTask+0x274>)
 800673c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006740:	f513 7ffa 	cmn.w	r3, #500	; 0x1f4
 8006744:	dd3f      	ble.n	80067c6 <StartOrientationTask+0x196>
 8006746:	4b57      	ldr	r3, [pc, #348]	; (80068a4 <StartOrientationTask+0x274>)
 8006748:	f9b3 3000 	ldrsh.w	r3, [r3]
 800674c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006750:	da39      	bge.n	80067c6 <StartOrientationTask+0x196>
 8006752:	4b54      	ldr	r3, [pc, #336]	; (80068a4 <StartOrientationTask+0x274>)
 8006754:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006758:	f513 7ffa 	cmn.w	r3, #500	; 0x1f4
 800675c:	dd33      	ble.n	80067c6 <StartOrientationTask+0x196>
 800675e:	4b51      	ldr	r3, [pc, #324]	; (80068a4 <StartOrientationTask+0x274>)
 8006760:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006764:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006768:	da2d      	bge.n	80067c6 <StartOrientationTask+0x196>
            if(count == 1){
 800676a:	4b54      	ldr	r3, [pc, #336]	; (80068bc <StartOrientationTask+0x28c>)
 800676c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006770:	2b01      	cmp	r3, #1
 8006772:	d11f      	bne.n	80067b4 <StartOrientationTask+0x184>
            	char buff5[100];
            	sprintf(buff5, "Crashed! Press the reset button to restart!\n");
 8006774:	f107 030c 	add.w	r3, r7, #12
 8006778:	4a51      	ldr	r2, [pc, #324]	; (80068c0 <StartOrientationTask+0x290>)
 800677a:	461c      	mov	r4, r3
 800677c:	4615      	mov	r5, r2
 800677e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006780:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006782:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006784:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006786:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800678a:	c407      	stmia	r4!, {r0, r1, r2}
 800678c:	7023      	strb	r3, [r4, #0]
            	HAL_UART_Transmit(&huart1, buff5, strlen(buff5), 1000);
 800678e:	f107 030c 	add.w	r3, r7, #12
 8006792:	4618      	mov	r0, r3
 8006794:	f7f9 fd1c 	bl	80001d0 <strlen>
 8006798:	4603      	mov	r3, r0
 800679a:	b29a      	uxth	r2, r3
 800679c:	f107 010c 	add.w	r1, r7, #12
 80067a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80067a4:	4841      	ldr	r0, [pc, #260]	; (80068ac <StartOrientationTask+0x27c>)
 80067a6:	f7fd fc4b 	bl	8004040 <HAL_UART_Transmit>
            	count = 0;
 80067aa:	4b44      	ldr	r3, [pc, #272]	; (80068bc <StartOrientationTask+0x28c>)
 80067ac:	2200      	movs	r2, #0
 80067ae:	801a      	strh	r2, [r3, #0]
            	break;
 80067b0:	bf00      	nop
 80067b2:	e073      	b.n	800689c <StartOrientationTask+0x26c>
            }
            else{
            	count++;
 80067b4:	4b41      	ldr	r3, [pc, #260]	; (80068bc <StartOrientationTask+0x28c>)
 80067b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	3301      	adds	r3, #1
 80067be:	b29b      	uxth	r3, r3
 80067c0:	b21a      	sxth	r2, r3
 80067c2:	4b3e      	ldr	r3, [pc, #248]	; (80068bc <StartOrientationTask+0x28c>)
 80067c4:	801a      	strh	r2, [r3, #0]
            }
            }
    //If we double-tap(simulate the plane was hit) the board for 5 times,
    //the status of the board became game over.
    if(hit == 5){
 80067c6:	4b3f      	ldr	r3, [pc, #252]	; (80068c4 <StartOrientationTask+0x294>)
 80067c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80067cc:	2b05      	cmp	r3, #5
 80067ce:	d123      	bne.n	8006818 <StartOrientationTask+0x1e8>
    	char buff6[100];
    	sprintf(buff6, "Was shot down! Press the reset button to restart!\n");
 80067d0:	f107 030c 	add.w	r3, r7, #12
 80067d4:	4a3c      	ldr	r2, [pc, #240]	; (80068c8 <StartOrientationTask+0x298>)
 80067d6:	461c      	mov	r4, r3
 80067d8:	4615      	mov	r5, r2
 80067da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80067dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80067de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80067e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80067e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80067e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80067e6:	682b      	ldr	r3, [r5, #0]
 80067e8:	461a      	mov	r2, r3
 80067ea:	8022      	strh	r2, [r4, #0]
 80067ec:	3402      	adds	r4, #2
 80067ee:	0c1b      	lsrs	r3, r3, #16
 80067f0:	7023      	strb	r3, [r4, #0]
    	HAL_UART_Transmit(&huart1, buff6, strlen(buff6), 1000);
 80067f2:	f107 030c 	add.w	r3, r7, #12
 80067f6:	4618      	mov	r0, r3
 80067f8:	f7f9 fcea 	bl	80001d0 <strlen>
 80067fc:	4603      	mov	r3, r0
 80067fe:	b29a      	uxth	r2, r3
 8006800:	f107 010c 	add.w	r1, r7, #12
 8006804:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006808:	4828      	ldr	r0, [pc, #160]	; (80068ac <StartOrientationTask+0x27c>)
 800680a:	f7fd fc19 	bl	8004040 <HAL_UART_Transmit>
        hit = 0;
 800680e:	4b2d      	ldr	r3, [pc, #180]	; (80068c4 <StartOrientationTask+0x294>)
 8006810:	2200      	movs	r2, #0
 8006812:	801a      	strh	r2, [r3, #0]
    	break;
 8006814:	bf00      	nop
 8006816:	e041      	b.n	800689c <StartOrientationTask+0x26c>
    }
    //If the board is placed horizontally
    if(aXYZ[1] > -200 && aXYZ[1] < 100 && aXYZ[0] > -200 && aXYZ[0] < 200 && aXYZ[2] > 800 && aXYZ[2] < 1200){
 8006818:	4b22      	ldr	r3, [pc, #136]	; (80068a4 <StartOrientationTask+0x274>)
 800681a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800681e:	f113 0fc7 	cmn.w	r3, #199	; 0xc7
 8006822:	f6ff af09 	blt.w	8006638 <StartOrientationTask+0x8>
 8006826:	4b1f      	ldr	r3, [pc, #124]	; (80068a4 <StartOrientationTask+0x274>)
 8006828:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800682c:	2b63      	cmp	r3, #99	; 0x63
 800682e:	f73f af03 	bgt.w	8006638 <StartOrientationTask+0x8>
 8006832:	4b1c      	ldr	r3, [pc, #112]	; (80068a4 <StartOrientationTask+0x274>)
 8006834:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006838:	f113 0fc7 	cmn.w	r3, #199	; 0xc7
 800683c:	f6ff aefc 	blt.w	8006638 <StartOrientationTask+0x8>
 8006840:	4b18      	ldr	r3, [pc, #96]	; (80068a4 <StartOrientationTask+0x274>)
 8006842:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006846:	2bc7      	cmp	r3, #199	; 0xc7
 8006848:	f73f aef6 	bgt.w	8006638 <StartOrientationTask+0x8>
 800684c:	4b15      	ldr	r3, [pc, #84]	; (80068a4 <StartOrientationTask+0x274>)
 800684e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006852:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8006856:	f77f aeef 	ble.w	8006638 <StartOrientationTask+0x8>
 800685a:	4b12      	ldr	r3, [pc, #72]	; (80068a4 <StartOrientationTask+0x274>)
 800685c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006860:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8006864:	f6bf aee8 	bge.w	8006638 <StartOrientationTask+0x8>
    	char buff9[100];
    	sprintf(buff9, "Smooth flight\n");
 8006868:	f107 030c 	add.w	r3, r7, #12
 800686c:	4a17      	ldr	r2, [pc, #92]	; (80068cc <StartOrientationTask+0x29c>)
 800686e:	461c      	mov	r4, r3
 8006870:	4613      	mov	r3, r2
 8006872:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006874:	c407      	stmia	r4!, {r0, r1, r2}
 8006876:	8023      	strh	r3, [r4, #0]
 8006878:	3402      	adds	r4, #2
 800687a:	0c1b      	lsrs	r3, r3, #16
 800687c:	7023      	strb	r3, [r4, #0]
    	HAL_UART_Transmit(&huart1, buff9, strlen(buff9), 1000);
 800687e:	f107 030c 	add.w	r3, r7, #12
 8006882:	4618      	mov	r0, r3
 8006884:	f7f9 fca4 	bl	80001d0 <strlen>
 8006888:	4603      	mov	r3, r0
 800688a:	b29a      	uxth	r2, r3
 800688c:	f107 010c 	add.w	r1, r7, #12
 8006890:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006894:	4805      	ldr	r0, [pc, #20]	; (80068ac <StartOrientationTask+0x27c>)
 8006896:	f7fd fbd3 	bl	8004040 <HAL_UART_Transmit>
    osDelay(100);
 800689a:	e6cd      	b.n	8006638 <StartOrientationTask+0x8>
    }

  }
  /* USER CODE END StartOrientationTask */
}
 800689c:	bf00      	nop
 800689e:	3770      	adds	r7, #112	; 0x70
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bdb0      	pop	{r4, r5, r7, pc}
 80068a4:	20001074 	.word	0x20001074
 80068a8:	080072b0 	.word	0x080072b0
 80068ac:	2000107c 	.word	0x2000107c
 80068b0:	080072bc 	.word	0x080072bc
 80068b4:	080072c8 	.word	0x080072c8
 80068b8:	080072d8 	.word	0x080072d8
 80068bc:	20000fb8 	.word	0x20000fb8
 80068c0:	080072e8 	.word	0x080072e8
 80068c4:	20000fba 	.word	0x20000fba
 80068c8:	08007318 	.word	0x08007318
 80068cc:	0800734c 	.word	0x0800734c

080068d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a04      	ldr	r2, [pc, #16]	; (80068f0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d101      	bne.n	80068e6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80068e2:	f7f9 fe15 	bl	8000510 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80068e6:	bf00      	nop
 80068e8:	3708      	adds	r7, #8
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
 80068ee:	bf00      	nop
 80068f0:	40001000 	.word	0x40001000

080068f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80068f4:	b480      	push	{r7}
 80068f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80068f8:	bf00      	nop
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr
	...

08006904 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b08a      	sub	sp, #40	; 0x28
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800690c:	4b27      	ldr	r3, [pc, #156]	; (80069ac <I2Cx_MspInit+0xa8>)
 800690e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006910:	4a26      	ldr	r2, [pc, #152]	; (80069ac <I2Cx_MspInit+0xa8>)
 8006912:	f043 0302 	orr.w	r3, r3, #2
 8006916:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006918:	4b24      	ldr	r3, [pc, #144]	; (80069ac <I2Cx_MspInit+0xa8>)
 800691a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800691c:	f003 0302 	and.w	r3, r3, #2
 8006920:	613b      	str	r3, [r7, #16]
 8006922:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8006924:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006928:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800692a:	2312      	movs	r3, #18
 800692c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800692e:	2301      	movs	r3, #1
 8006930:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006932:	2303      	movs	r3, #3
 8006934:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8006936:	2304      	movs	r3, #4
 8006938:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800693a:	f107 0314 	add.w	r3, r7, #20
 800693e:	4619      	mov	r1, r3
 8006940:	481b      	ldr	r0, [pc, #108]	; (80069b0 <I2Cx_MspInit+0xac>)
 8006942:	f7fa fa1b 	bl	8000d7c <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8006946:	f107 0314 	add.w	r3, r7, #20
 800694a:	4619      	mov	r1, r3
 800694c:	4818      	ldr	r0, [pc, #96]	; (80069b0 <I2Cx_MspInit+0xac>)
 800694e:	f7fa fa15 	bl	8000d7c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8006952:	4b16      	ldr	r3, [pc, #88]	; (80069ac <I2Cx_MspInit+0xa8>)
 8006954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006956:	4a15      	ldr	r2, [pc, #84]	; (80069ac <I2Cx_MspInit+0xa8>)
 8006958:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800695c:	6593      	str	r3, [r2, #88]	; 0x58
 800695e:	4b13      	ldr	r3, [pc, #76]	; (80069ac <I2Cx_MspInit+0xa8>)
 8006960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006962:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006966:	60fb      	str	r3, [r7, #12]
 8006968:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800696a:	4b10      	ldr	r3, [pc, #64]	; (80069ac <I2Cx_MspInit+0xa8>)
 800696c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800696e:	4a0f      	ldr	r2, [pc, #60]	; (80069ac <I2Cx_MspInit+0xa8>)
 8006970:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006974:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8006976:	4b0d      	ldr	r3, [pc, #52]	; (80069ac <I2Cx_MspInit+0xa8>)
 8006978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800697a:	4a0c      	ldr	r2, [pc, #48]	; (80069ac <I2Cx_MspInit+0xa8>)
 800697c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8006980:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8006982:	2200      	movs	r2, #0
 8006984:	210f      	movs	r1, #15
 8006986:	2021      	movs	r0, #33	; 0x21
 8006988:	f7f9 febc 	bl	8000704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800698c:	2021      	movs	r0, #33	; 0x21
 800698e:	f7f9 fed5 	bl	800073c <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8006992:	2200      	movs	r2, #0
 8006994:	210f      	movs	r1, #15
 8006996:	2022      	movs	r0, #34	; 0x22
 8006998:	f7f9 feb4 	bl	8000704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 800699c:	2022      	movs	r0, #34	; 0x22
 800699e:	f7f9 fecd 	bl	800073c <HAL_NVIC_EnableIRQ>
}
 80069a2:	bf00      	nop
 80069a4:	3728      	adds	r7, #40	; 0x28
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	40021000 	.word	0x40021000
 80069b0:	48000400 	.word	0x48000400

080069b4 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b082      	sub	sp, #8
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a12      	ldr	r2, [pc, #72]	; (8006a08 <I2Cx_Init+0x54>)
 80069c0:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a11      	ldr	r2, [pc, #68]	; (8006a0c <I2Cx_Init+0x58>)
 80069c6:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2201      	movs	r2, #1
 80069d2:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2200      	movs	r2, #0
 80069d8:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80069ec:	6878      	ldr	r0, [r7, #4]
 80069ee:	f7ff ff89 	bl	8006904 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f7fa fca8 	bl	8001348 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80069f8:	2100      	movs	r1, #0
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f7fb f9ac 	bl	8001d58 <HAL_I2CEx_ConfigAnalogFilter>
}
 8006a00:	bf00      	nop
 8006a02:	3708      	adds	r7, #8
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}
 8006a08:	40005800 	.word	0x40005800
 8006a0c:	00702681 	.word	0x00702681

08006a10 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b08a      	sub	sp, #40	; 0x28
 8006a14:	af04      	add	r7, sp, #16
 8006a16:	60f8      	str	r0, [r7, #12]
 8006a18:	4608      	mov	r0, r1
 8006a1a:	4611      	mov	r1, r2
 8006a1c:	461a      	mov	r2, r3
 8006a1e:	4603      	mov	r3, r0
 8006a20:	72fb      	strb	r3, [r7, #11]
 8006a22:	460b      	mov	r3, r1
 8006a24:	813b      	strh	r3, [r7, #8]
 8006a26:	4613      	mov	r3, r2
 8006a28:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8006a2e:	7afb      	ldrb	r3, [r7, #11]
 8006a30:	b299      	uxth	r1, r3
 8006a32:	88f8      	ldrh	r0, [r7, #6]
 8006a34:	893a      	ldrh	r2, [r7, #8]
 8006a36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a3a:	9302      	str	r3, [sp, #8]
 8006a3c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006a3e:	9301      	str	r3, [sp, #4]
 8006a40:	6a3b      	ldr	r3, [r7, #32]
 8006a42:	9300      	str	r3, [sp, #0]
 8006a44:	4603      	mov	r3, r0
 8006a46:	68f8      	ldr	r0, [r7, #12]
 8006a48:	f7fa fe50 	bl	80016ec <HAL_I2C_Mem_Read>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8006a50:	7dfb      	ldrb	r3, [r7, #23]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d004      	beq.n	8006a60 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 8006a56:	7afb      	ldrb	r3, [r7, #11]
 8006a58:	4619      	mov	r1, r3
 8006a5a:	68f8      	ldr	r0, [r7, #12]
 8006a5c:	f000 f832 	bl	8006ac4 <I2Cx_Error>
  }
  return status;
 8006a60:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3718      	adds	r7, #24
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}

08006a6a <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8006a6a:	b580      	push	{r7, lr}
 8006a6c:	b08a      	sub	sp, #40	; 0x28
 8006a6e:	af04      	add	r7, sp, #16
 8006a70:	60f8      	str	r0, [r7, #12]
 8006a72:	4608      	mov	r0, r1
 8006a74:	4611      	mov	r1, r2
 8006a76:	461a      	mov	r2, r3
 8006a78:	4603      	mov	r3, r0
 8006a7a:	72fb      	strb	r3, [r7, #11]
 8006a7c:	460b      	mov	r3, r1
 8006a7e:	813b      	strh	r3, [r7, #8]
 8006a80:	4613      	mov	r3, r2
 8006a82:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8006a84:	2300      	movs	r3, #0
 8006a86:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8006a88:	7afb      	ldrb	r3, [r7, #11]
 8006a8a:	b299      	uxth	r1, r3
 8006a8c:	88f8      	ldrh	r0, [r7, #6]
 8006a8e:	893a      	ldrh	r2, [r7, #8]
 8006a90:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a94:	9302      	str	r3, [sp, #8]
 8006a96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006a98:	9301      	str	r3, [sp, #4]
 8006a9a:	6a3b      	ldr	r3, [r7, #32]
 8006a9c:	9300      	str	r3, [sp, #0]
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	68f8      	ldr	r0, [r7, #12]
 8006aa2:	f7fa fd0f 	bl	80014c4 <HAL_I2C_Mem_Write>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8006aaa:	7dfb      	ldrb	r3, [r7, #23]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d004      	beq.n	8006aba <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8006ab0:	7afb      	ldrb	r3, [r7, #11]
 8006ab2:	4619      	mov	r1, r3
 8006ab4:	68f8      	ldr	r0, [r7, #12]
 8006ab6:	f000 f805 	bl	8006ac4 <I2Cx_Error>
  }
  return status;
 8006aba:	7dfb      	ldrb	r3, [r7, #23]
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3718      	adds	r7, #24
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}

08006ac4 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b082      	sub	sp, #8
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
 8006acc:	460b      	mov	r3, r1
 8006ace:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f7fa fcc8 	bl	8001466 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f7ff ff6c 	bl	80069b4 <I2Cx_Init>
}
 8006adc:	bf00      	nop
 8006ade:	3708      	adds	r7, #8
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}

08006ae4 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8006ae8:	4802      	ldr	r0, [pc, #8]	; (8006af4 <SENSOR_IO_Init+0x10>)
 8006aea:	f7ff ff63 	bl	80069b4 <I2Cx_Init>
}
 8006aee:	bf00      	nop
 8006af0:	bd80      	pop	{r7, pc}
 8006af2:	bf00      	nop
 8006af4:	2000120c 	.word	0x2000120c

08006af8 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b084      	sub	sp, #16
 8006afc:	af02      	add	r7, sp, #8
 8006afe:	4603      	mov	r3, r0
 8006b00:	71fb      	strb	r3, [r7, #7]
 8006b02:	460b      	mov	r3, r1
 8006b04:	71bb      	strb	r3, [r7, #6]
 8006b06:	4613      	mov	r3, r2
 8006b08:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8006b0a:	79bb      	ldrb	r3, [r7, #6]
 8006b0c:	b29a      	uxth	r2, r3
 8006b0e:	79f9      	ldrb	r1, [r7, #7]
 8006b10:	2301      	movs	r3, #1
 8006b12:	9301      	str	r3, [sp, #4]
 8006b14:	1d7b      	adds	r3, r7, #5
 8006b16:	9300      	str	r3, [sp, #0]
 8006b18:	2301      	movs	r3, #1
 8006b1a:	4803      	ldr	r0, [pc, #12]	; (8006b28 <SENSOR_IO_Write+0x30>)
 8006b1c:	f7ff ffa5 	bl	8006a6a <I2Cx_WriteMultiple>
}
 8006b20:	bf00      	nop
 8006b22:	3708      	adds	r7, #8
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}
 8006b28:	2000120c 	.word	0x2000120c

08006b2c <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b086      	sub	sp, #24
 8006b30:	af02      	add	r7, sp, #8
 8006b32:	4603      	mov	r3, r0
 8006b34:	460a      	mov	r2, r1
 8006b36:	71fb      	strb	r3, [r7, #7]
 8006b38:	4613      	mov	r3, r2
 8006b3a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8006b40:	79bb      	ldrb	r3, [r7, #6]
 8006b42:	b29a      	uxth	r2, r3
 8006b44:	79f9      	ldrb	r1, [r7, #7]
 8006b46:	2301      	movs	r3, #1
 8006b48:	9301      	str	r3, [sp, #4]
 8006b4a:	f107 030f 	add.w	r3, r7, #15
 8006b4e:	9300      	str	r3, [sp, #0]
 8006b50:	2301      	movs	r3, #1
 8006b52:	4804      	ldr	r0, [pc, #16]	; (8006b64 <SENSOR_IO_Read+0x38>)
 8006b54:	f7ff ff5c 	bl	8006a10 <I2Cx_ReadMultiple>

  return read_value;
 8006b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	3710      	adds	r7, #16
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}
 8006b62:	bf00      	nop
 8006b64:	2000120c 	.word	0x2000120c

08006b68 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b084      	sub	sp, #16
 8006b6c:	af02      	add	r7, sp, #8
 8006b6e:	603a      	str	r2, [r7, #0]
 8006b70:	461a      	mov	r2, r3
 8006b72:	4603      	mov	r3, r0
 8006b74:	71fb      	strb	r3, [r7, #7]
 8006b76:	460b      	mov	r3, r1
 8006b78:	71bb      	strb	r3, [r7, #6]
 8006b7a:	4613      	mov	r3, r2
 8006b7c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8006b7e:	79bb      	ldrb	r3, [r7, #6]
 8006b80:	b29a      	uxth	r2, r3
 8006b82:	79f9      	ldrb	r1, [r7, #7]
 8006b84:	88bb      	ldrh	r3, [r7, #4]
 8006b86:	9301      	str	r3, [sp, #4]
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	9300      	str	r3, [sp, #0]
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	4804      	ldr	r0, [pc, #16]	; (8006ba0 <SENSOR_IO_ReadMultiple+0x38>)
 8006b90:	f7ff ff3e 	bl	8006a10 <I2Cx_ReadMultiple>
 8006b94:	4603      	mov	r3, r0
 8006b96:	b29b      	uxth	r3, r3
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3708      	adds	r7, #8
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}
 8006ba0:	2000120c 	.word	0x2000120c

08006ba4 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8006baa:	2300      	movs	r3, #0
 8006bac:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8006bb2:	4b19      	ldr	r3, [pc, #100]	; (8006c18 <BSP_ACCELERO_Init+0x74>)
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	4798      	blx	r3
 8006bb8:	4603      	mov	r3, r0
 8006bba:	2b6a      	cmp	r3, #106	; 0x6a
 8006bbc:	d002      	beq.n	8006bc4 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	73fb      	strb	r3, [r7, #15]
 8006bc2:	e024      	b.n	8006c0e <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8006bc4:	4b15      	ldr	r3, [pc, #84]	; (8006c1c <BSP_ACCELERO_Init+0x78>)
 8006bc6:	4a14      	ldr	r2, [pc, #80]	; (8006c18 <BSP_ACCELERO_Init+0x74>)
 8006bc8:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8006bca:	2330      	movs	r3, #48	; 0x30
 8006bcc:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8006bd6:	2340      	movs	r3, #64	; 0x40
 8006bd8:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8006bde:	2300      	movs	r3, #0
 8006be0:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8006be2:	797a      	ldrb	r2, [r7, #5]
 8006be4:	7abb      	ldrb	r3, [r7, #10]
 8006be6:	4313      	orrs	r3, r2
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8006bec:	7a3b      	ldrb	r3, [r7, #8]
 8006bee:	f043 0304 	orr.w	r3, r3, #4
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	021b      	lsls	r3, r3, #8
 8006bf6:	b21a      	sxth	r2, r3
 8006bf8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	b21b      	sxth	r3, r3
 8006c00:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8006c02:	4b06      	ldr	r3, [pc, #24]	; (8006c1c <BSP_ACCELERO_Init+0x78>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	89ba      	ldrh	r2, [r7, #12]
 8006c0a:	4610      	mov	r0, r2
 8006c0c:	4798      	blx	r3
  }  

  return ret;
 8006c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3710      	adds	r7, #16
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}
 8006c18:	2000000c 	.word	0x2000000c
 8006c1c:	20000fbc 	.word	0x20000fbc

08006c20 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b082      	sub	sp, #8
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8006c28:	4b08      	ldr	r3, [pc, #32]	; (8006c4c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d009      	beq.n	8006c44 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8006c30:	4b06      	ldr	r3, [pc, #24]	; (8006c4c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d004      	beq.n	8006c44 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8006c3a:	4b04      	ldr	r3, [pc, #16]	; (8006c4c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	4798      	blx	r3
    }
  }
}
 8006c44:	bf00      	nop
 8006c46:	3708      	adds	r7, #8
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bd80      	pop	{r7, pc}
 8006c4c:	20000fbc 	.word	0x20000fbc

08006c50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b083      	sub	sp, #12
 8006c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c56:	4b0f      	ldr	r3, [pc, #60]	; (8006c94 <HAL_MspInit+0x44>)
 8006c58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c5a:	4a0e      	ldr	r2, [pc, #56]	; (8006c94 <HAL_MspInit+0x44>)
 8006c5c:	f043 0301 	orr.w	r3, r3, #1
 8006c60:	6613      	str	r3, [r2, #96]	; 0x60
 8006c62:	4b0c      	ldr	r3, [pc, #48]	; (8006c94 <HAL_MspInit+0x44>)
 8006c64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c66:	f003 0301 	and.w	r3, r3, #1
 8006c6a:	607b      	str	r3, [r7, #4]
 8006c6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006c6e:	4b09      	ldr	r3, [pc, #36]	; (8006c94 <HAL_MspInit+0x44>)
 8006c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c72:	4a08      	ldr	r2, [pc, #32]	; (8006c94 <HAL_MspInit+0x44>)
 8006c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c78:	6593      	str	r3, [r2, #88]	; 0x58
 8006c7a:	4b06      	ldr	r3, [pc, #24]	; (8006c94 <HAL_MspInit+0x44>)
 8006c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c82:	603b      	str	r3, [r7, #0]
 8006c84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006c86:	bf00      	nop
 8006c88:	370c      	adds	r7, #12
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr
 8006c92:	bf00      	nop
 8006c94:	40021000 	.word	0x40021000

08006c98 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b08a      	sub	sp, #40	; 0x28
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ca0:	f107 0314 	add.w	r3, r7, #20
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	601a      	str	r2, [r3, #0]
 8006ca8:	605a      	str	r2, [r3, #4]
 8006caa:	609a      	str	r2, [r3, #8]
 8006cac:	60da      	str	r2, [r3, #12]
 8006cae:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a2e      	ldr	r2, [pc, #184]	; (8006d70 <HAL_DAC_MspInit+0xd8>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d155      	bne.n	8006d66 <HAL_DAC_MspInit+0xce>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8006cba:	4b2e      	ldr	r3, [pc, #184]	; (8006d74 <HAL_DAC_MspInit+0xdc>)
 8006cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cbe:	4a2d      	ldr	r2, [pc, #180]	; (8006d74 <HAL_DAC_MspInit+0xdc>)
 8006cc0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006cc4:	6593      	str	r3, [r2, #88]	; 0x58
 8006cc6:	4b2b      	ldr	r3, [pc, #172]	; (8006d74 <HAL_DAC_MspInit+0xdc>)
 8006cc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006cce:	613b      	str	r3, [r7, #16]
 8006cd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006cd2:	4b28      	ldr	r3, [pc, #160]	; (8006d74 <HAL_DAC_MspInit+0xdc>)
 8006cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cd6:	4a27      	ldr	r2, [pc, #156]	; (8006d74 <HAL_DAC_MspInit+0xdc>)
 8006cd8:	f043 0301 	orr.w	r3, r3, #1
 8006cdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006cde:	4b25      	ldr	r3, [pc, #148]	; (8006d74 <HAL_DAC_MspInit+0xdc>)
 8006ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ce2:	f003 0301 	and.w	r3, r3, #1
 8006ce6:	60fb      	str	r3, [r7, #12]
 8006ce8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8006cea:	2310      	movs	r3, #16
 8006cec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006cee:	2303      	movs	r3, #3
 8006cf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006cf6:	f107 0314 	add.w	r3, r7, #20
 8006cfa:	4619      	mov	r1, r3
 8006cfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006d00:	f7fa f83c 	bl	8000d7c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8006d04:	4b1c      	ldr	r3, [pc, #112]	; (8006d78 <HAL_DAC_MspInit+0xe0>)
 8006d06:	4a1d      	ldr	r2, [pc, #116]	; (8006d7c <HAL_DAC_MspInit+0xe4>)
 8006d08:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 8006d0a:	4b1b      	ldr	r3, [pc, #108]	; (8006d78 <HAL_DAC_MspInit+0xe0>)
 8006d0c:	2206      	movs	r2, #6
 8006d0e:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006d10:	4b19      	ldr	r3, [pc, #100]	; (8006d78 <HAL_DAC_MspInit+0xe0>)
 8006d12:	2210      	movs	r2, #16
 8006d14:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006d16:	4b18      	ldr	r3, [pc, #96]	; (8006d78 <HAL_DAC_MspInit+0xe0>)
 8006d18:	2200      	movs	r2, #0
 8006d1a:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006d1c:	4b16      	ldr	r3, [pc, #88]	; (8006d78 <HAL_DAC_MspInit+0xe0>)
 8006d1e:	2280      	movs	r2, #128	; 0x80
 8006d20:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006d22:	4b15      	ldr	r3, [pc, #84]	; (8006d78 <HAL_DAC_MspInit+0xe0>)
 8006d24:	2200      	movs	r2, #0
 8006d26:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006d28:	4b13      	ldr	r3, [pc, #76]	; (8006d78 <HAL_DAC_MspInit+0xe0>)
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_NORMAL;
 8006d2e:	4b12      	ldr	r3, [pc, #72]	; (8006d78 <HAL_DAC_MspInit+0xe0>)
 8006d30:	2200      	movs	r2, #0
 8006d32:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006d34:	4b10      	ldr	r3, [pc, #64]	; (8006d78 <HAL_DAC_MspInit+0xe0>)
 8006d36:	2200      	movs	r2, #0
 8006d38:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8006d3a:	480f      	ldr	r0, [pc, #60]	; (8006d78 <HAL_DAC_MspInit+0xe0>)
 8006d3c:	f7f9 feb6 	bl	8000aac <HAL_DMA_Init>
 8006d40:	4603      	mov	r3, r0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d001      	beq.n	8006d4a <HAL_DAC_MspInit+0xb2>
    {
      Error_Handler();
 8006d46:	f7ff fdd5 	bl	80068f4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	4a0a      	ldr	r2, [pc, #40]	; (8006d78 <HAL_DAC_MspInit+0xe0>)
 8006d4e:	609a      	str	r2, [r3, #8]
 8006d50:	4a09      	ldr	r2, [pc, #36]	; (8006d78 <HAL_DAC_MspInit+0xe0>)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6293      	str	r3, [r2, #40]	; 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8006d56:	2200      	movs	r2, #0
 8006d58:	2100      	movs	r1, #0
 8006d5a:	2036      	movs	r0, #54	; 0x36
 8006d5c:	f7f9 fcd2 	bl	8000704 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006d60:	2036      	movs	r0, #54	; 0x36
 8006d62:	f7f9 fceb 	bl	800073c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8006d66:	bf00      	nop
 8006d68:	3728      	adds	r7, #40	; 0x28
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	40007400 	.word	0x40007400
 8006d74:	40021000 	.word	0x40021000
 8006d78:	2000102c 	.word	0x2000102c
 8006d7c:	40020030 	.word	0x40020030

08006d80 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b08a      	sub	sp, #40	; 0x28
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d88:	f107 0314 	add.w	r3, r7, #20
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	601a      	str	r2, [r3, #0]
 8006d90:	605a      	str	r2, [r3, #4]
 8006d92:	609a      	str	r2, [r3, #8]
 8006d94:	60da      	str	r2, [r3, #12]
 8006d96:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a17      	ldr	r2, [pc, #92]	; (8006dfc <HAL_I2C_MspInit+0x7c>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d128      	bne.n	8006df4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006da2:	4b17      	ldr	r3, [pc, #92]	; (8006e00 <HAL_I2C_MspInit+0x80>)
 8006da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006da6:	4a16      	ldr	r2, [pc, #88]	; (8006e00 <HAL_I2C_MspInit+0x80>)
 8006da8:	f043 0302 	orr.w	r3, r3, #2
 8006dac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006dae:	4b14      	ldr	r3, [pc, #80]	; (8006e00 <HAL_I2C_MspInit+0x80>)
 8006db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006db2:	f003 0302 	and.w	r3, r3, #2
 8006db6:	613b      	str	r3, [r7, #16]
 8006db8:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006dba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006dbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006dc0:	2312      	movs	r3, #18
 8006dc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006dc8:	2303      	movs	r3, #3
 8006dca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006dcc:	2304      	movs	r3, #4
 8006dce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006dd0:	f107 0314 	add.w	r3, r7, #20
 8006dd4:	4619      	mov	r1, r3
 8006dd6:	480b      	ldr	r0, [pc, #44]	; (8006e04 <HAL_I2C_MspInit+0x84>)
 8006dd8:	f7f9 ffd0 	bl	8000d7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006ddc:	4b08      	ldr	r3, [pc, #32]	; (8006e00 <HAL_I2C_MspInit+0x80>)
 8006dde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006de0:	4a07      	ldr	r2, [pc, #28]	; (8006e00 <HAL_I2C_MspInit+0x80>)
 8006de2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006de6:	6593      	str	r3, [r2, #88]	; 0x58
 8006de8:	4b05      	ldr	r3, [pc, #20]	; (8006e00 <HAL_I2C_MspInit+0x80>)
 8006dea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006df0:	60fb      	str	r3, [r7, #12]
 8006df2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8006df4:	bf00      	nop
 8006df6:	3728      	adds	r7, #40	; 0x28
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}
 8006dfc:	40005800 	.word	0x40005800
 8006e00:	40021000 	.word	0x40021000
 8006e04:	48000400 	.word	0x48000400

08006e08 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b082      	sub	sp, #8
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a0b      	ldr	r2, [pc, #44]	; (8006e44 <HAL_I2C_MspDeInit+0x3c>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d10f      	bne.n	8006e3a <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8006e1a:	4b0b      	ldr	r3, [pc, #44]	; (8006e48 <HAL_I2C_MspDeInit+0x40>)
 8006e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e1e:	4a0a      	ldr	r2, [pc, #40]	; (8006e48 <HAL_I2C_MspDeInit+0x40>)
 8006e20:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8006e24:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8006e26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006e2a:	4808      	ldr	r0, [pc, #32]	; (8006e4c <HAL_I2C_MspDeInit+0x44>)
 8006e2c:	f7fa f94e 	bl	80010cc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8006e30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006e34:	4805      	ldr	r0, [pc, #20]	; (8006e4c <HAL_I2C_MspDeInit+0x44>)
 8006e36:	f7fa f949 	bl	80010cc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8006e3a:	bf00      	nop
 8006e3c:	3708      	adds	r7, #8
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}
 8006e42:	bf00      	nop
 8006e44:	40005800 	.word	0x40005800
 8006e48:	40021000 	.word	0x40021000
 8006e4c:	48000400 	.word	0x48000400

08006e50 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b08a      	sub	sp, #40	; 0x28
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e58:	f107 0314 	add.w	r3, r7, #20
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	601a      	str	r2, [r3, #0]
 8006e60:	605a      	str	r2, [r3, #4]
 8006e62:	609a      	str	r2, [r3, #8]
 8006e64:	60da      	str	r2, [r3, #12]
 8006e66:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a17      	ldr	r2, [pc, #92]	; (8006ecc <HAL_QSPI_MspInit+0x7c>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d128      	bne.n	8006ec4 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8006e72:	4b17      	ldr	r3, [pc, #92]	; (8006ed0 <HAL_QSPI_MspInit+0x80>)
 8006e74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e76:	4a16      	ldr	r2, [pc, #88]	; (8006ed0 <HAL_QSPI_MspInit+0x80>)
 8006e78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e7c:	6513      	str	r3, [r2, #80]	; 0x50
 8006e7e:	4b14      	ldr	r3, [pc, #80]	; (8006ed0 <HAL_QSPI_MspInit+0x80>)
 8006e80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e86:	613b      	str	r3, [r7, #16]
 8006e88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006e8a:	4b11      	ldr	r3, [pc, #68]	; (8006ed0 <HAL_QSPI_MspInit+0x80>)
 8006e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e8e:	4a10      	ldr	r2, [pc, #64]	; (8006ed0 <HAL_QSPI_MspInit+0x80>)
 8006e90:	f043 0310 	orr.w	r3, r3, #16
 8006e94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006e96:	4b0e      	ldr	r3, [pc, #56]	; (8006ed0 <HAL_QSPI_MspInit+0x80>)
 8006e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e9a:	f003 0310 	and.w	r3, r3, #16
 8006e9e:	60fb      	str	r3, [r7, #12]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8006ea2:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8006ea6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ea8:	2302      	movs	r3, #2
 8006eaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006eac:	2300      	movs	r3, #0
 8006eae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006eb0:	2303      	movs	r3, #3
 8006eb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8006eb4:	230a      	movs	r3, #10
 8006eb6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006eb8:	f107 0314 	add.w	r3, r7, #20
 8006ebc:	4619      	mov	r1, r3
 8006ebe:	4805      	ldr	r0, [pc, #20]	; (8006ed4 <HAL_QSPI_MspInit+0x84>)
 8006ec0:	f7f9 ff5c 	bl	8000d7c <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8006ec4:	bf00      	nop
 8006ec6:	3728      	adds	r7, #40	; 0x28
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	a0001000 	.word	0xa0001000
 8006ed0:	40021000 	.word	0x40021000
 8006ed4:	48001000 	.word	0x48001000

08006ed8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b084      	sub	sp, #16
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ee8:	d113      	bne.n	8006f12 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006eea:	4b0c      	ldr	r3, [pc, #48]	; (8006f1c <HAL_TIM_Base_MspInit+0x44>)
 8006eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eee:	4a0b      	ldr	r2, [pc, #44]	; (8006f1c <HAL_TIM_Base_MspInit+0x44>)
 8006ef0:	f043 0301 	orr.w	r3, r3, #1
 8006ef4:	6593      	str	r3, [r2, #88]	; 0x58
 8006ef6:	4b09      	ldr	r3, [pc, #36]	; (8006f1c <HAL_TIM_Base_MspInit+0x44>)
 8006ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006efa:	f003 0301 	and.w	r3, r3, #1
 8006efe:	60fb      	str	r3, [r7, #12]
 8006f00:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8006f02:	2200      	movs	r2, #0
 8006f04:	2100      	movs	r1, #0
 8006f06:	201c      	movs	r0, #28
 8006f08:	f7f9 fbfc 	bl	8000704 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006f0c:	201c      	movs	r0, #28
 8006f0e:	f7f9 fc15 	bl	800073c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8006f12:	bf00      	nop
 8006f14:	3710      	adds	r7, #16
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop
 8006f1c:	40021000 	.word	0x40021000

08006f20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b08a      	sub	sp, #40	; 0x28
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f28:	f107 0314 	add.w	r3, r7, #20
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	601a      	str	r2, [r3, #0]
 8006f30:	605a      	str	r2, [r3, #4]
 8006f32:	609a      	str	r2, [r3, #8]
 8006f34:	60da      	str	r2, [r3, #12]
 8006f36:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a17      	ldr	r2, [pc, #92]	; (8006f9c <HAL_UART_MspInit+0x7c>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d127      	bne.n	8006f92 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006f42:	4b17      	ldr	r3, [pc, #92]	; (8006fa0 <HAL_UART_MspInit+0x80>)
 8006f44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f46:	4a16      	ldr	r2, [pc, #88]	; (8006fa0 <HAL_UART_MspInit+0x80>)
 8006f48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006f4c:	6613      	str	r3, [r2, #96]	; 0x60
 8006f4e:	4b14      	ldr	r3, [pc, #80]	; (8006fa0 <HAL_UART_MspInit+0x80>)
 8006f50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f56:	613b      	str	r3, [r7, #16]
 8006f58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006f5a:	4b11      	ldr	r3, [pc, #68]	; (8006fa0 <HAL_UART_MspInit+0x80>)
 8006f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f5e:	4a10      	ldr	r2, [pc, #64]	; (8006fa0 <HAL_UART_MspInit+0x80>)
 8006f60:	f043 0302 	orr.w	r3, r3, #2
 8006f64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006f66:	4b0e      	ldr	r3, [pc, #56]	; (8006fa0 <HAL_UART_MspInit+0x80>)
 8006f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f6a:	f003 0302 	and.w	r3, r3, #2
 8006f6e:	60fb      	str	r3, [r7, #12]
 8006f70:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006f72:	23c0      	movs	r3, #192	; 0xc0
 8006f74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f76:	2302      	movs	r3, #2
 8006f78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f7e:	2303      	movs	r3, #3
 8006f80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006f82:	2307      	movs	r3, #7
 8006f84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006f86:	f107 0314 	add.w	r3, r7, #20
 8006f8a:	4619      	mov	r1, r3
 8006f8c:	4805      	ldr	r0, [pc, #20]	; (8006fa4 <HAL_UART_MspInit+0x84>)
 8006f8e:	f7f9 fef5 	bl	8000d7c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8006f92:	bf00      	nop
 8006f94:	3728      	adds	r7, #40	; 0x28
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
 8006f9a:	bf00      	nop
 8006f9c:	40013800 	.word	0x40013800
 8006fa0:	40021000 	.word	0x40021000
 8006fa4:	48000400 	.word	0x48000400

08006fa8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b08c      	sub	sp, #48	; 0x30
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8006fb8:	2200      	movs	r2, #0
 8006fba:	6879      	ldr	r1, [r7, #4]
 8006fbc:	2036      	movs	r0, #54	; 0x36
 8006fbe:	f7f9 fba1 	bl	8000704 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006fc2:	2036      	movs	r0, #54	; 0x36
 8006fc4:	f7f9 fbba 	bl	800073c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8006fc8:	4b1e      	ldr	r3, [pc, #120]	; (8007044 <HAL_InitTick+0x9c>)
 8006fca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fcc:	4a1d      	ldr	r2, [pc, #116]	; (8007044 <HAL_InitTick+0x9c>)
 8006fce:	f043 0310 	orr.w	r3, r3, #16
 8006fd2:	6593      	str	r3, [r2, #88]	; 0x58
 8006fd4:	4b1b      	ldr	r3, [pc, #108]	; (8007044 <HAL_InitTick+0x9c>)
 8006fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fd8:	f003 0310 	and.w	r3, r3, #16
 8006fdc:	60fb      	str	r3, [r7, #12]
 8006fde:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006fe0:	f107 0210 	add.w	r2, r7, #16
 8006fe4:	f107 0314 	add.w	r3, r7, #20
 8006fe8:	4611      	mov	r1, r2
 8006fea:	4618      	mov	r0, r3
 8006fec:	f7fb fdf6 	bl	8002bdc <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8006ff0:	f7fb fdc8 	bl	8002b84 <HAL_RCC_GetPCLK1Freq>
 8006ff4:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8006ff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ff8:	4a13      	ldr	r2, [pc, #76]	; (8007048 <HAL_InitTick+0xa0>)
 8006ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8006ffe:	0c9b      	lsrs	r3, r3, #18
 8007000:	3b01      	subs	r3, #1
 8007002:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8007004:	4b11      	ldr	r3, [pc, #68]	; (800704c <HAL_InitTick+0xa4>)
 8007006:	4a12      	ldr	r2, [pc, #72]	; (8007050 <HAL_InitTick+0xa8>)
 8007008:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 800700a:	4b10      	ldr	r3, [pc, #64]	; (800704c <HAL_InitTick+0xa4>)
 800700c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007010:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8007012:	4a0e      	ldr	r2, [pc, #56]	; (800704c <HAL_InitTick+0xa4>)
 8007014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007016:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8007018:	4b0c      	ldr	r3, [pc, #48]	; (800704c <HAL_InitTick+0xa4>)
 800701a:	2200      	movs	r2, #0
 800701c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800701e:	4b0b      	ldr	r3, [pc, #44]	; (800704c <HAL_InitTick+0xa4>)
 8007020:	2200      	movs	r2, #0
 8007022:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8007024:	4809      	ldr	r0, [pc, #36]	; (800704c <HAL_InitTick+0xa4>)
 8007026:	f7fc fb1b 	bl	8003660 <HAL_TIM_Base_Init>
 800702a:	4603      	mov	r3, r0
 800702c:	2b00      	cmp	r3, #0
 800702e:	d104      	bne.n	800703a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8007030:	4806      	ldr	r0, [pc, #24]	; (800704c <HAL_InitTick+0xa4>)
 8007032:	f7fc fb6d 	bl	8003710 <HAL_TIM_Base_Start_IT>
 8007036:	4603      	mov	r3, r0
 8007038:	e000      	b.n	800703c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
}
 800703c:	4618      	mov	r0, r3
 800703e:	3730      	adds	r7, #48	; 0x30
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}
 8007044:	40021000 	.word	0x40021000
 8007048:	431bde83 	.word	0x431bde83
 800704c:	20001258 	.word	0x20001258
 8007050:	40001000 	.word	0x40001000

08007054 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007054:	b480      	push	{r7}
 8007056:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007058:	bf00      	nop
 800705a:	46bd      	mov	sp, r7
 800705c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007060:	4770      	bx	lr

08007062 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007062:	b480      	push	{r7}
 8007064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007066:	e7fe      	b.n	8007066 <HardFault_Handler+0x4>

08007068 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007068:	b480      	push	{r7}
 800706a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800706c:	e7fe      	b.n	800706c <MemManage_Handler+0x4>

0800706e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800706e:	b480      	push	{r7}
 8007070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007072:	e7fe      	b.n	8007072 <BusFault_Handler+0x4>

08007074 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007074:	b480      	push	{r7}
 8007076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007078:	e7fe      	b.n	8007078 <UsageFault_Handler+0x4>

0800707a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800707a:	b480      	push	{r7}
 800707c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800707e:	bf00      	nop
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr

08007088 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 800708c:	4802      	ldr	r0, [pc, #8]	; (8007098 <DMA1_Channel3_IRQHandler+0x10>)
 800708e:	f7f9 fdc5 	bl	8000c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8007092:	bf00      	nop
 8007094:	bd80      	pop	{r7, pc}
 8007096:	bf00      	nop
 8007098:	2000102c 	.word	0x2000102c

0800709c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80070a0:	4802      	ldr	r0, [pc, #8]	; (80070ac <TIM2_IRQHandler+0x10>)
 80070a2:	f7fc fba5 	bl	80037f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80070a6:	bf00      	nop
 80070a8:	bd80      	pop	{r7, pc}
 80070aa:	bf00      	nop
 80070ac:	200010fc 	.word	0x200010fc

080070b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80070b4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80070b8:	f7fa f92e 	bl	8001318 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80070bc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80070c0:	f7fa f92a 	bl	8001318 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80070c4:	bf00      	nop
 80070c6:	bd80      	pop	{r7, pc}

080070c8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80070cc:	4803      	ldr	r0, [pc, #12]	; (80070dc <TIM6_DAC_IRQHandler+0x14>)
 80070ce:	f7fc fb8f 	bl	80037f0 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 80070d2:	4803      	ldr	r0, [pc, #12]	; (80070e0 <TIM6_DAC_IRQHandler+0x18>)
 80070d4:	f7f9 fb62 	bl	800079c <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80070d8:	bf00      	nop
 80070da:	bd80      	pop	{r7, pc}
 80070dc:	20001258 	.word	0x20001258
 80070e0:	20000fc8 	.word	0x20000fc8

080070e4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80070e4:	b480      	push	{r7}
 80070e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80070e8:	4b17      	ldr	r3, [pc, #92]	; (8007148 <SystemInit+0x64>)
 80070ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070ee:	4a16      	ldr	r2, [pc, #88]	; (8007148 <SystemInit+0x64>)
 80070f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80070f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80070f8:	4b14      	ldr	r3, [pc, #80]	; (800714c <SystemInit+0x68>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a13      	ldr	r2, [pc, #76]	; (800714c <SystemInit+0x68>)
 80070fe:	f043 0301 	orr.w	r3, r3, #1
 8007102:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8007104:	4b11      	ldr	r3, [pc, #68]	; (800714c <SystemInit+0x68>)
 8007106:	2200      	movs	r2, #0
 8007108:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800710a:	4b10      	ldr	r3, [pc, #64]	; (800714c <SystemInit+0x68>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a0f      	ldr	r2, [pc, #60]	; (800714c <SystemInit+0x68>)
 8007110:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8007114:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8007118:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800711a:	4b0c      	ldr	r3, [pc, #48]	; (800714c <SystemInit+0x68>)
 800711c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007120:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007122:	4b0a      	ldr	r3, [pc, #40]	; (800714c <SystemInit+0x68>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a09      	ldr	r2, [pc, #36]	; (800714c <SystemInit+0x68>)
 8007128:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800712c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800712e:	4b07      	ldr	r3, [pc, #28]	; (800714c <SystemInit+0x68>)
 8007130:	2200      	movs	r2, #0
 8007132:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007134:	4b04      	ldr	r3, [pc, #16]	; (8007148 <SystemInit+0x64>)
 8007136:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800713a:	609a      	str	r2, [r3, #8]
#endif
}
 800713c:	bf00      	nop
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr
 8007146:	bf00      	nop
 8007148:	e000ed00 	.word	0xe000ed00
 800714c:	40021000 	.word	0x40021000

08007150 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8007150:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007188 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8007154:	f7ff ffc6 	bl	80070e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8007158:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800715a:	e003      	b.n	8007164 <LoopCopyDataInit>

0800715c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800715c:	4b0b      	ldr	r3, [pc, #44]	; (800718c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800715e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8007160:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8007162:	3104      	adds	r1, #4

08007164 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8007164:	480a      	ldr	r0, [pc, #40]	; (8007190 <LoopForever+0xa>)
	ldr	r3, =_edata
 8007166:	4b0b      	ldr	r3, [pc, #44]	; (8007194 <LoopForever+0xe>)
	adds	r2, r0, r1
 8007168:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800716a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800716c:	d3f6      	bcc.n	800715c <CopyDataInit>
	ldr	r2, =_sbss
 800716e:	4a0a      	ldr	r2, [pc, #40]	; (8007198 <LoopForever+0x12>)
	b	LoopFillZerobss
 8007170:	e002      	b.n	8007178 <LoopFillZerobss>

08007172 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8007172:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8007174:	f842 3b04 	str.w	r3, [r2], #4

08007178 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8007178:	4b08      	ldr	r3, [pc, #32]	; (800719c <LoopForever+0x16>)
	cmp	r2, r3
 800717a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800717c:	d3f9      	bcc.n	8007172 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800717e:	f000 f811 	bl	80071a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007182:	f7fe ff31 	bl	8005fe8 <main>

08007186 <LoopForever>:

LoopForever:
    b LoopForever
 8007186:	e7fe      	b.n	8007186 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8007188:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800718c:	080073b4 	.word	0x080073b4
	ldr	r0, =_sdata
 8007190:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8007194:	20000044 	.word	0x20000044
	ldr	r2, =_sbss
 8007198:	20000044 	.word	0x20000044
	ldr	r3, = _ebss
 800719c:	200012a4 	.word	0x200012a4

080071a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80071a0:	e7fe      	b.n	80071a0 <ADC1_2_IRQHandler>
	...

080071a4 <__libc_init_array>:
 80071a4:	b570      	push	{r4, r5, r6, lr}
 80071a6:	4e0d      	ldr	r6, [pc, #52]	; (80071dc <__libc_init_array+0x38>)
 80071a8:	4c0d      	ldr	r4, [pc, #52]	; (80071e0 <__libc_init_array+0x3c>)
 80071aa:	1ba4      	subs	r4, r4, r6
 80071ac:	10a4      	asrs	r4, r4, #2
 80071ae:	2500      	movs	r5, #0
 80071b0:	42a5      	cmp	r5, r4
 80071b2:	d109      	bne.n	80071c8 <__libc_init_array+0x24>
 80071b4:	4e0b      	ldr	r6, [pc, #44]	; (80071e4 <__libc_init_array+0x40>)
 80071b6:	4c0c      	ldr	r4, [pc, #48]	; (80071e8 <__libc_init_array+0x44>)
 80071b8:	f000 f820 	bl	80071fc <_init>
 80071bc:	1ba4      	subs	r4, r4, r6
 80071be:	10a4      	asrs	r4, r4, #2
 80071c0:	2500      	movs	r5, #0
 80071c2:	42a5      	cmp	r5, r4
 80071c4:	d105      	bne.n	80071d2 <__libc_init_array+0x2e>
 80071c6:	bd70      	pop	{r4, r5, r6, pc}
 80071c8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80071cc:	4798      	blx	r3
 80071ce:	3501      	adds	r5, #1
 80071d0:	e7ee      	b.n	80071b0 <__libc_init_array+0xc>
 80071d2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80071d6:	4798      	blx	r3
 80071d8:	3501      	adds	r5, #1
 80071da:	e7f2      	b.n	80071c2 <__libc_init_array+0x1e>
 80071dc:	080073ac 	.word	0x080073ac
 80071e0:	080073ac 	.word	0x080073ac
 80071e4:	080073ac 	.word	0x080073ac
 80071e8:	080073b0 	.word	0x080073b0

080071ec <memset>:
 80071ec:	4402      	add	r2, r0
 80071ee:	4603      	mov	r3, r0
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d100      	bne.n	80071f6 <memset+0xa>
 80071f4:	4770      	bx	lr
 80071f6:	f803 1b01 	strb.w	r1, [r3], #1
 80071fa:	e7f9      	b.n	80071f0 <memset+0x4>

080071fc <_init>:
 80071fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071fe:	bf00      	nop
 8007200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007202:	bc08      	pop	{r3}
 8007204:	469e      	mov	lr, r3
 8007206:	4770      	bx	lr

08007208 <_fini>:
 8007208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800720a:	bf00      	nop
 800720c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800720e:	bc08      	pop	{r3}
 8007210:	469e      	mov	lr, r3
 8007212:	4770      	bx	lr
