
---------- Begin Simulation Statistics ----------
final_tick                               148482491500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 355173                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685440                       # Number of bytes of host memory used
host_op_rate                                   581525                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   222.08                       # Real time elapsed on the host
host_tick_rate                              668586833                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78878233                       # Number of instructions simulated
sim_ops                                     129147366                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.148482                       # Number of seconds simulated
sim_ticks                                148482491500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                          10868238                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    78878233                       # Number of instructions committed
system.cpu.committedOps                     129147366                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 12844.663989                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 12844.663989                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  15506232504                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  15506232504                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      1207212                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      1207212                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     22410827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22410827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13768.327249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13768.327249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12832.101531                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12832.101531                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     21881615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21881615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7286364000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7286364000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       529212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        529212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6667098000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6667098000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       519564                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       519564                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     10316598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10316598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 17123.145470                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17123.145470                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16118.926972                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16118.926972                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10061412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10061412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4369587000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4369587000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024735                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024735                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       255186                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       255186                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          803                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          803                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4100381000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4100381000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       254383                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       254383                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     32727425                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32727425                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14859.740846                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14859.740846                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13912.424236                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13912.424236                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     31943027                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31943027                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  11655951000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11655951000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023968                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023968                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       784398                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         784398                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        10451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10767479000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10767479000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       773947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       773947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     32727425                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32727425                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14859.740846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14859.740846                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13912.424236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 12844.663989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13261.788430                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     31943027                       # number of overall hits
system.cpu.dcache.overall_hits::total        31943027                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  11655951000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11655951000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023968                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023968                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       784398                       # number of overall misses
system.cpu.dcache.overall_misses::total        784398                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        10451                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10451                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10767479000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  15506232504                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26273711504                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060535                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       773947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      1207212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1981159                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued     38481619                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit     38181117                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     76708602                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull           14                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage       2137861                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                1980135                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             17.123404                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         67436009                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   315.448619                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   708.034373                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.308055                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.691440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999495                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          856                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          168                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.835938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.164062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           1981159                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          67436009                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.482993                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            33924186                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches            847456                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      1952040                       # number of writebacks
system.cpu.dcache.writebacks::total           1952040                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    22410827                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        103411                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    10316598                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        209620                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst    104726132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    104726132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88176.569507                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88176.569507                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87176.569507                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87176.569507                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst    104724348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       104724348                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    157307000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    157307000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1784                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1784                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    155523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1784                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1784                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst    104726132                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    104726132                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88176.569507                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88176.569507                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87176.569507                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87176.569507                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst    104724348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        104724348                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    157307000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    157307000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1784                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1784                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    155523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1784                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1784                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst    104726132                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    104726132                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88176.569507                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88176.569507                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87176.569507                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87176.569507                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst    104724348                       # number of overall hits
system.cpu.icache.overall_hits::total       104724348                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    157307000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    157307000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1784                       # number of overall misses
system.cpu.icache.overall_misses::total          1784                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    155523000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155523000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1784                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1784                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1272                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          171                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          58702.988789                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        209454048                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.266362                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1784                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         209454048                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           504.266362                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           104726132                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1272                       # number of writebacks
system.cpu.icache.writebacks::total              1272                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                   104726132                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        296964983                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               296964982.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             64196642                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            58760935                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      9964203                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   9671                       # Number of float alu accesses
system.cpu.num_fp_insts                          9671                       # number of float instructions
system.cpu.num_fp_register_reads                12733                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                6438                       # number of times the floating registers were written
system.cpu.num_func_calls                       32962                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses             129068458                       # Number of integer alu accesses
system.cpu.num_int_insts                    129068458                       # number of integer instructions
system.cpu.num_int_register_reads           268967106                       # number of times the integer registers were read
system.cpu.num_int_register_writes          107920199                       # number of times the integer registers were written
system.cpu.num_load_insts                    22410819                       # Number of load instructions
system.cpu.num_mem_refs                      32727410                       # number of memory refs
system.cpu.num_store_insts                   10316591                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 74869      0.06%      0.06% # Class of executed instruction
system.cpu.op_class::IntAlu                  96338142     74.60%     74.65% # Class of executed instruction
system.cpu.op_class::IntMult                       81      0.00%     74.65% # Class of executed instruction
system.cpu.op_class::IntDiv                      1647      0.00%     74.65% # Class of executed instruction
system.cpu.op_class::FloatAdd                     289      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatCvt                     480      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAdd                      618      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1021      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1434      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdMisc                     983      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShift                    392      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::MemRead                 22408407     17.35%     92.01% # Class of executed instruction
system.cpu.op_class::MemWrite                10314639      7.99%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2412      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1952      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  129147366                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON    148482491500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96118.773946                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96118.773946                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86118.773946                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86118.773946                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150522000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150522000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.877803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.877803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1566                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1566                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    134862000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    134862000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.877803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.877803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1566                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1566                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        254383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            254383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101990.434690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101990.434690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91990.434690                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91990.434690                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            244974                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                244974                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    959628000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     959628000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.036988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.036988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            9409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9409                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    865538000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    865538000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.036988                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.036988                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         9409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9409                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       519564                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher      1207212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1726776                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90052.208835                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 91235.611197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91208.519101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80052.208835                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 81235.611197                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81208.519101                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        519066                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher      1185957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1705023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     44846000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher   1939212916                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1984058916                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000958                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.017607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data          498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher        21255                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           21753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     39866000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher   1726662916                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1766528916                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.017607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher        21255                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        21753                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1268                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1268                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1268                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1268                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks      1952040                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1952040                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks      1952040                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1952040                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1784                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           773947                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher      1207212                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1982943                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96118.773946                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101390.330070                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 91235.611197                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94543.171474                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86118.773946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91390.330070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 81235.611197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84543.171474                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  218                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               764040                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher      1185957                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1950215                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    150522000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1004474000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher   1939212916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3094208916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.877803                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.012801                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.017607                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016505                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1566                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher        21255                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32728                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    134862000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    905404000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher   1726662916                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2766928916                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.877803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.012801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.017607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.016505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher        21255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32728                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1784                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          773947                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher      1207212                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1982943                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 96118.773946                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101390.330070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 91235.611197                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94543.171474                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86118.773946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91390.330070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 81235.611197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84543.171474                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 218                       # number of overall hits
system.l2.overall_hits::.cpu.data              764040                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher      1185957                       # number of overall hits
system.l2.overall_hits::total                 1950215                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    150522000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1004474000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher   1939212916                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3094208916                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.877803                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.012801                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.017607                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016505                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1566                       # number of overall misses
system.l2.overall_misses::.cpu.data              9907                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher        21255                       # number of overall misses
system.l2.overall_misses::total                 32728                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    134862000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    905404000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher   1726662916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2766928916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.877803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.012801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.017607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.016505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher        21255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32728                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           1710                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        19964                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10387                       # Occupied blocks per task id
system.l2.tags.avg_refs                    120.357399                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 31747594                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      41.704065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       736.320934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8193.127270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 18037.623686                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.022471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.250034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.550465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.824242                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         20369                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         10859                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.621613                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.331390                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     32938                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  31747594                       # Number of tag accesses
system.l2.tags.tagsinuse                 27008.775955                       # Cycle average of tags in use
system.l2.tags.total_refs                     3964332                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks                 630                       # number of writebacks
system.l2.writebacks::total                       630                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    4451178.47                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                42883.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples     21235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     24133.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        14.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     14.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      20.68                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       674989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           674989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            674989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4270187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      9161484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14106660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         271547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           674989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4270187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      9161484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14378207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         271547                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               271547                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        14548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    146.313995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.356510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   217.021087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10220     70.25%     70.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2718     18.68%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          375      2.58%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          214      1.47%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          104      0.71%     93.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           63      0.43%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          110      0.76%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          342      2.35%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          402      2.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14548                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2092032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2094592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   38400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                40320                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       100224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         100224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         634048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher      1360320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2094592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           40320                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         9907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher        21255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     45283.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50090.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     39266.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       100224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       632768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher      1359040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 674988.673664598376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4261566.421789198183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 9152863.655981957912                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     70914474                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    496247898                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    834615927                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          630                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 4834794890.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        38400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 258616.350063064485                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 3045920780754                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           36                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               70087                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                579                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           36                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher        21255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               32728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          630                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                630                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    56.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               72                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.179465312748                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     907.611111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     78.945977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4288.619673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           34     94.44%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      2.78%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      2.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            36                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   29036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     32728                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 32728                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       32728                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 55.93                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    18283                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  163440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  148482411500                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1401778299                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    788878299                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.640671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.956183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               24     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            36                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      630                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  630                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        630                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                71.11                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     448                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            492947400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 51001020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5820549870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            275.086535                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     41903000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     592540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 130702559000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3827894912                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     553272048                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12764322540                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             40701600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 27088710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1469944320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               116246340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1400764560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      31425079680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            40845534120                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         147294732702                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                 955260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            521043840                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 52935960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6032976900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            276.918118                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     62087500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     620360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 129849998746                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4130801701                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     589265753                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  13229977800                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             49118880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 28120950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1586314080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               117145980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1466531040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      31260810000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            41117492040                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         147210549497                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                2176740                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        66919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        66919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  66919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2134912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2134912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2134912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            44302358                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          175537368                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32728                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32728    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32728                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         34191                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              23319                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          630                       # Transaction distribution
system.membus.trans_dist::CleanEvict              833                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9409                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9409                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         23319                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5942453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5947293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       195584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    251724736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              251920320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 148482491500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4101528411                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2676499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2971738500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     40320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1984653                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000134                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011555                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1984388     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    265      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1984653                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1981407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          247                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3964350                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            247                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                            1710                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           1728560                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1952670                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1272                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29175                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           254383                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          254383                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1784                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1726776                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
