Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat May 11 23:33:49 2024
| Host         : LAPTOP-5LB4VBU3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   482 |
|    Minimum number of control sets                        |   482 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1457 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   482 |
| >= 0 to < 4        |    60 |
| >= 4 to < 6        |    96 |
| >= 6 to < 8        |    28 |
| >= 8 to < 10       |    64 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    33 |
| >= 14 to < 16      |     1 |
| >= 16              |   186 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3700 |          934 |
| No           | No                    | Yes                    |             135 |           41 |
| No           | Yes                   | No                     |            2461 |          804 |
| Yes          | No                    | No                     |            1632 |          465 |
| Yes          | No                    | Yes                    |             114 |           23 |
| Yes          | Yes                   | No                     |            2749 |          811 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                 | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[0].srl_nx1/shift                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                               | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[0].srl_nx1/shift                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                               | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                    |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                      |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/areset_reg                                                                                       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                 |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                   |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg                                                                                                                        | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/areset_reg                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                     | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                             | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                        | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                            | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                          | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                                 | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                                                                 | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/axi_awaddr[5]_i_1_n_0                                                                                                                                                                  | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                        | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[1]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/axi_araddr[5]_i_1_n_0                                                                                                                                                                  | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Aw_agen/ATG_FF_0.id_ff_reg[16]_0                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                             |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/ATG_FF_0.done_ff_reg_0                                                                                                                                       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_done                                                                                                                                                     | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                                                           | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/rom_ptr_ff[4]_i_1_n_0                                                                                                                                            | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_5_0                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen2/mar_fifo2_pop                                                                                                                              | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/mar_fifo3_pop                                                                                                                              | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/mar_fifo1_pop                                                                                                                              | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                               | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                             | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo2/in_ptr_ff[2]_i_1__18_n_0                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_fifo0/in_ptr_ff[2]_i_1__20_n_0                                                                                                                    |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff[2]_i_1__17_n_0                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout/in_ptr_ff[2]_i_1__7_n_0                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/in_ptr_ff[2]_i_1__6_n_0                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/valid_ff_reg_1                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo3/in_ptr_ff[2]_i_1__19_n_0                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                        |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_1[0]                                                                                                                                            | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_0[0]                                                                                                                                            | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_2[0]                                                                                                                                            | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                               | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                               | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/headreg_ff0[0]                                                                                                                                               | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo1/in_ptr_ff[2]_i_1__11_n_0                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/B_track/btrk_fifo_num[1]                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/B_track/btrk_fifo_num[2]                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/B_track/btrk_fifo_num[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Bfifo/bfifo_push                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/p_0_in15_out                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                            | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/p_0_in20_out                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                         | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/E[0]                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/axi_awaddr1                                                                                                                                                                            | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/axi_awlen_cntr[7]_i_1_n_0                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_agen/id_ff0[0]                                                                                                                                                     | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifow/headreg_ff_reg[42]_0                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Wfifo/SR[0]                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/p_0_in18_out                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/valid_ff_reg_1                                                                                                                                               | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo3/in_ptr_ff[2]_i_1__13_n_0                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/p_0_in12_out                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/valid_ff_reg                                                                                                                                                 | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifo0/in_ptr_ff[2]_i_1__14_n_0                                                                                                                    |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/valid_ff_reg_0                                                                                                                                               | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/in_ptr_ff[2]_i_1__12_n_0                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/axi_araddr1                                                                                                                                                                            | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/axi_arlen_cntr[7]_i_1_n_0                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/B_track/btrk_fifo_num[3]                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/ATG_FF_0.valid_ff_reg_2[0]                                                                                                                                    | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_5[0]                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                              | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/B_track/addr_offset_ff0[0]                                                                                                                                             | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/SR[0]                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/E[0]                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/s_axi_aresetn_1                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/ATG_FF_0.valid_ff_reg_0[0]                                                                                                                                    | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_3[0]                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/ATG_FF_0.valid_ff_reg_1[0]                                                                                                                                    | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_4[0]                                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/axi_arlen[7]_i_1_n_0                                                                                                                                                                   | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_1[0]                                                                                                                                            | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/s_axi_aresetn_3                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/valid_ff_reg_1                                                                                                                                                  | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/headreg_ff_reg[46]_1                                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_0[0]                                                                                                                                            | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/s_axi_aresetn_2                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                    | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_2[0]                                                                                                                                            | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/s_axi_aresetn_4                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg                                                                                                                              | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_2                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3]                                                                                                                           | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[1]                                                                                                                           | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_1                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/E[0]                                                                                                                                                           | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/headreg_ff_reg[43]_0[0]                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/valid_ff_reg_2[0]                                                                                                                                              | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_fifo0/headreg_ff_reg[43]_0[0]                                                                                                                     |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/valid_ff_reg_1[0]                                                                                                                                              | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo3/headreg_ff_reg[43]_0[0]                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/valid_ff_reg_0[0]                                                                                                                                              | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo2/headreg_ff_reg[43]_0[0]                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/cur_itrn_done                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mar_complete_depth[8]_i_1_n_0                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[2]                                                                                                                           | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_0                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/p_9_in                                                                                                                                                                                 | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                         | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                    |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/ATG_FF_0.valid_ff_reg[0]                                                                                                                                      | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/SR[0]                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/addr_offset_ff0[0]                                                                                                                                             | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifow/SR[0]                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/sel                                                                                                                                                                    | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/reg_blk/cur_itrn_done                                                                                                                                                         | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/valid_ff_reg_0                                                                                                                                                  | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/valid_ff_reg_0                                                                                                                                                  | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                           | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                       |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                           | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                      |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/rlast_i                                                                                                                      | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_1[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/s_axi_aresetn_2[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_track/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/reg_blk/regenable_regslice/s_axi_aresetn_0                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/reg_blk/regenable_regslice/s_axi_aresetn_0                                                                                                                                    | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Wfifo/notfull_ff_i_1__4_n_0                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Bfifo/valid_ff_i_1__4_n_0                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/B_fifo0/out_ptr_ff[2]_i_1__3_n_0                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/notfull_ff_i_1_n_0                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/valid_ff_i_1__7_n_0                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifow/in_ptr_ff[2]_i_1__10_n_0                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifo0/in_ptr_ff[2]_i_1__14_n_0                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/valid_ff_i_1__5__0_n_0                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/ATG_S_W_OOO_F_YES.B_fifo3/out_ptr_ff[2]_i_1__5_n_0                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/ATG_S_W_OOO_F_YES.B_fifo2/out_ptr_ff[2]_i_1__4_n_0                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/valid_ff_i_1__10_n_0                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo3/in_ptr_ff[2]_i_1__13_n_0                                                                                                  |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/ATG_S_W_OOO_F_YES.B_fifo1/out_ptr_ff[2]_i_1__2_n_0                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/in_ptr_ff[2]_i_1__12_n_0                                                                                                  |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo1/in_ptr_ff[2]_i_1__11_n_0                                                                                                  |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/notfull_ff_i_1__11_n_0                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                6 |             12 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG                          | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                       | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                2 |             15 |         7.50 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                               |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Aw_agen/ATG_FF_0.addr_ff_reg[3]_2                                                                                                                                      | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | design_1_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                 | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | design_1_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/valid_ff_reg_1                                                                                                                                                  | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |                6 |             17 |         2.83 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_agen/id_ff0[0]                                                                                                                                                     | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/SR[0]                                                                                                                                                 |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Aw_agen/ATG_FF_0.addr_ff_reg[3]_1                                                                                                                                      | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_1.cmdr_rand/E[0]                                                                                                                | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn_0                                                                                    |                7 |             21 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/E[0]                                                                                                                | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn_0                                                                                    |                9 |             21 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift                                                                                                   |                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                                                                      |                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/reg0_loop_en_ff_reg                                                                                                                         | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mar_fifo_push_ff_reg_0[0]                                                                                                                                              | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn_0                                                                                    |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/E[0]                                                                                                                                                                   | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn_0                                                                                    |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/mawtrk_fifo_num[3]                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/mawtrk_fifo_num[2]                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/mawtrk_fifo_num[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/mawtrk_fifo_num[1]                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             25 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/ATG_FF_0.done_ff_reg_0                                                                                                                                       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |                9 |             31 |         3.44 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/mar_fifo3_pop                                                                                                                              | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |               10 |             31 |         3.10 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen2/mar_fifo2_pop                                                                                                                              | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |               11 |             31 |         2.82 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/mar_fifo1_pop                                                                                                                              | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |               10 |             31 |         3.10 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Aw_agen/ATG_FF_0.addr_ff_reg[4]_0                                                                                                                                      | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Aw_agen/s_axi_aresetn_0                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_addr_0                                                                                                                                                   | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/axi_arv_arr_flag                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_rd                                                                                                                                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_1.cmdr_rand/PARAMRAM_ON_1.param_cmdr_addrmode_ff_reg[1][0]                                                                      | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn_0                                                                                    |               16 |             32 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/PARAMRAM_ON_2.param_cmdw_addrmode_ff_reg[1][0]                                                                      | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn_0                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Aw_agen/ATG_FF_0.id_ff_reg[16]_1                                                                                                                                       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                          | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/buff1_carry__2_n_3                                                                                                                                                                     | design_1_i/LightControlAXI_0/U0/LightControlAXI_v1_0_S00_AXI_inst/contador[0]_i_2_n_0                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr0                                                                                                                                                  | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_1_n_0                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr[0]_i_1_n_0                                                                                                                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/new_trn_addr[31]_i_1_n_0                                                                                                                                         | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             33 |         3.30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |         3.78 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               15 |             34 |         2.27 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_xfer0                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout/headreg_ff[40]_i_1__3_n_0                                                                                                                                     | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout/in_ptr_ff[2]_i_1__7_n_0                                                                                                                      |               13 |             35 |         2.69 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/headreg_ff0_0[0]                                                                                                                                             | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/notfull_ff_i_1__11_n_0                                                                                                                        |               10 |             36 |         3.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/headreg_ff[36]_i_1__3_n_0                                                                                                                                      | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/valid_ff_i_1__7_n_0                                                                                                                           |               12 |             37 |         3.08 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                       |                                                                                                                                                                                                                                         |               11 |             37 |         3.36 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Wfifo/headreg_ff0[20]                                                                                                                                                  | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Wfifo/notfull_ff_i_1__4_n_0                                                                                                                           |               10 |             37 |         3.70 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/headreg_ff[92]_i_1_n_0                                                                                                                      | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/valid_ff_i_1__5__0_n_0                                                                                                     |               13 |             40 |         3.08 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/headreg_ff[92]_i_1__0_n_0                                                                                                                   | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/valid_ff_i_1__10_n_0                                                                                                       |               13 |             40 |         3.08 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |               11 |             40 |         3.64 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               10 |             41 |         4.10 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifow/headreg_ff0[35]                                                                                                                                              | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifow/in_ptr_ff[2]_i_1__10_n_0                                                                                                                    |               12 |             42 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                               |               23 |             44 |         1.91 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/valid_ff_reg_1                                                                                                                                               | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo2/in_ptr_ff[2]_i_1__18_n_0                                                                                                  |               14 |             45 |         3.21 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/valid_ff_reg_0                                                                                                                                               | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo3/in_ptr_ff[2]_i_1__19_n_0                                                                                                  |               14 |             45 |         3.21 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/headreg_ff0[0]                                                                                                                                               | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff[2]_i_1__17_n_0                                                                                                  |               14 |             45 |         3.21 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/valid_ff_reg                                                                                                                                                 | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_fifo0/in_ptr_ff[2]_i_1__20_n_0                                                                                                                    |               12 |             45 |         3.75 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                          |               20 |             46 |         2.30 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/E[0]                                                                                                                                                            | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |               10 |             48 |         4.80 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout_in_push_ff                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/in_push0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             48 |         8.00 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             50 |         5.56 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             50 |         5.56 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               12 |             51 |         4.25 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               13 |             54 |         4.15 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             55 |         5.50 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             55 |         6.11 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_agen_pop_ff                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Wfifo/wbuf_valid                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/valid_ff_reg_1                                                                                                                                                  | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                                                                                                             |               11 |             56 |         5.09 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/headreg_ff[57]_i_1__0_n_0                                                                                                                                       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/in_ptr_ff[2]_i_1__6_n_0                                                                                                                        |               19 |             58 |         3.05 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/headreg_ff[57]_i_1_n_0                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/notfull_ff_i_1_n_0                                                                                                                             |               18 |             58 |         3.22 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_wr                                                                                                                                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |               15 |             64 |         4.27 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               14 |             65 |         4.64 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             65 |         3.82 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             65 |         3.42 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               15 |             68 |         4.53 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_push_1ff                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             72 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/martrk_fifo_num[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/martrk_fifo_num[2]                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/martrk_fifo_num[1]                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/arfifo_push                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/awbuf_valid                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/in_push                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifo_push_3ff                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mar_fifo_push_1ff                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/SR[0]                                                                                                                     |               52 |             97 |         1.87 |
|  clk_IBUF_BUFG                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  design_1_i/clk_wiz/inst/clk_out1       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                 |               24 |            114 |         4.75 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |               30 |            118 |         3.93 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                               |               49 |            161 |         3.29 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn_0                                                                                    |              109 |            329 |         3.02 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/s_axi_aresetn_0                                                                                                                             |              148 |            381 |         2.57 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_1/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/cmdram_regslice_w/s_axi_aresetn_0                                                                                                                    |              129 |            482 |         3.74 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              435 |           1733 |         3.98 |
|  design_1_i/clk_wiz/inst/clk_out1       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              511 |           2194 |         4.29 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


