// Seed: 3298037719
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  uwire id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_2 = 1'b0;
  always @(id_2 or posedge 1) id_2 = 1;
  always @(1'b0) disable id_6;
endmodule
