<stg><name>crc24a</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="64">
<![CDATA[
entry:0 %u_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="u_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="64">
<![CDATA[
entry:1 %last_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="last_V_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="64">
<![CDATA[
entry:7 %crc_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="64">
<![CDATA[
entry:8 %crc_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="64">
<![CDATA[
entry:9 %crc_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="64">
<![CDATA[
entry:10 %crc_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="64">
<![CDATA[
entry:11 %crc_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="64">
<![CDATA[
entry:12 %crc_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="64">
<![CDATA[
entry:13 %crc_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_6"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="64">
<![CDATA[
entry:14 %crc_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_7"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="64">
<![CDATA[
entry:15 %crc_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_8"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="64">
<![CDATA[
entry:16 %crc_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_9"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64">
<![CDATA[
entry:17 %crc_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_10"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="64">
<![CDATA[
entry:18 %crc_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_11"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="64">
<![CDATA[
entry:19 %crc_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_12"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="64">
<![CDATA[
entry:20 %crc_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_13"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="64">
<![CDATA[
entry:21 %crc_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_14"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="64">
<![CDATA[
entry:22 %crc_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_15"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="64">
<![CDATA[
entry:23 %crc_V_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_16"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64">
<![CDATA[
entry:24 %crc_V_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_17"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="64">
<![CDATA[
entry:25 %crc_V_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_18"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="64">
<![CDATA[
entry:26 %crc_V_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_19"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="64">
<![CDATA[
entry:27 %crc_V_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_20"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="64">
<![CDATA[
entry:28 %crc_V_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_21"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64">
<![CDATA[
entry:29 %crc_V_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_22"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="64">
<![CDATA[
entry:30 %crc_V_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_23"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="64">
<![CDATA[
entry:31 %crc_V_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_24"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64">
<![CDATA[
entry:32 %rtc_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="rtc_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="64">
<![CDATA[
entry:33 %rtc_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="rtc_V_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="64">
<![CDATA[
entry:34 %rtc_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="rtc_V_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="64">
<![CDATA[
entry:35 %rtc_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="rtc_V_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="64">
<![CDATA[
entry:36 %rtc_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="rtc_V_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="64">
<![CDATA[
entry:37 %rtc_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="rtc_V_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64">
<![CDATA[
entry:38 %rtc_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="rtc_V_6"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="64">
<![CDATA[
entry:39 %rtc_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="rtc_V_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %crc_V_addr = getelementptr i1 %crc_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="crc_V_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
entry:41 %store_ln214 = store i1 0, i5 %crc_V_addr

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %rtc_V_addr = getelementptr i1 %rtc_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="rtc_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
entry:43 %store_ln214 = store i1 0, i7 %rtc_V_addr

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
entry:44 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="8" op_28_bw="32" op_29_bw="0" op_30_bw="0">
<![CDATA[
entry:45 %call_ln0 = call void @crc24a_Pipeline_loop1, i8 %input_r, i1 %crc_V, i1 %crc_V_1, i1 %crc_V_2, i1 %crc_V_3, i1 %crc_V_4, i1 %crc_V_5, i1 %crc_V_6, i1 %crc_V_7, i1 %crc_V_8, i1 %crc_V_9, i1 %crc_V_10, i1 %crc_V_11, i1 %crc_V_12, i1 %crc_V_13, i1 %crc_V_14, i1 %crc_V_15, i1 %crc_V_16, i1 %crc_V_17, i1 %crc_V_18, i1 %crc_V_19, i1 %crc_V_20, i1 %crc_V_21, i1 %crc_V_22, i1 %crc_V_23, i1 %crc_V_24, i8 %last_V_loc, i32 %u_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="8" op_28_bw="32" op_29_bw="0" op_30_bw="0">
<![CDATA[
entry:45 %call_ln0 = call void @crc24a_Pipeline_loop1, i8 %input_r, i1 %crc_V, i1 %crc_V_1, i1 %crc_V_2, i1 %crc_V_3, i1 %crc_V_4, i1 %crc_V_5, i1 %crc_V_6, i1 %crc_V_7, i1 %crc_V_8, i1 %crc_V_9, i1 %crc_V_10, i1 %crc_V_11, i1 %crc_V_12, i1 %crc_V_13, i1 %crc_V_14, i1 %crc_V_15, i1 %crc_V_16, i1 %crc_V_17, i1 %crc_V_18, i1 %crc_V_19, i1 %crc_V_20, i1 %crc_V_21, i1 %crc_V_22, i1 %crc_V_23, i1 %crc_V_24, i8 %last_V_loc, i32 %u_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:47 %u_loc_load = load i32 %u_loc

]]></Node>
<StgValue><ssdm name="u_loc_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:48 %empty_20 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %z = add i32 %u_loc_load, i32 24

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="32" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
entry:51 %call_ln32 = call void @crc24a_Pipeline_loop3, i32 %z, i1 %rtc_V_7, i1 %rtc_V_6, i1 %rtc_V_5, i1 %rtc_V_4, i1 %rtc_V_3, i1 %rtc_V_2, i1 %rtc_V_1, i1 %rtc_V, i1 %crc_V_24, i1 %crc_V_23, i1 %crc_V_22, i1 %crc_V_21, i1 %crc_V_20, i1 %crc_V_19, i1 %crc_V_18, i1 %crc_V_17, i1 %crc_V_16, i1 %crc_V_15, i1 %crc_V_14, i1 %crc_V_13, i1 %crc_V_12, i1 %crc_V_11, i1 %crc_V_10, i1 %crc_V_9, i1 %crc_V_8, i1 %crc_V_7, i1 %crc_V_6, i1 %crc_V_5, i1 %crc_V_4, i1 %crc_V_3, i1 %crc_V_2, i1 %crc_V_1, i1 %crc_V, i32 %u_loc_load

]]></Node>
<StgValue><ssdm name="call_ln32"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:46 %last_V_loc_load = load i8 %last_V_loc

]]></Node>
<StgValue><ssdm name="last_V_loc_load"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="33" op_0_bw="32">
<![CDATA[
entry:50 %sext_ln34 = sext i32 %z

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="32" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
entry:51 %call_ln32 = call void @crc24a_Pipeline_loop3, i32 %z, i1 %rtc_V_7, i1 %rtc_V_6, i1 %rtc_V_5, i1 %rtc_V_4, i1 %rtc_V_3, i1 %rtc_V_2, i1 %rtc_V_1, i1 %rtc_V, i1 %crc_V_24, i1 %crc_V_23, i1 %crc_V_22, i1 %crc_V_21, i1 %crc_V_20, i1 %crc_V_19, i1 %crc_V_18, i1 %crc_V_17, i1 %crc_V_16, i1 %crc_V_15, i1 %crc_V_14, i1 %crc_V_13, i1 %crc_V_12, i1 %crc_V_11, i1 %crc_V_10, i1 %crc_V_9, i1 %crc_V_8, i1 %crc_V_7, i1 %crc_V_6, i1 %crc_V_5, i1 %crc_V_4, i1 %crc_V_3, i1 %crc_V_2, i1 %crc_V_1, i1 %crc_V, i32 %u_loc_load

]]></Node>
<StgValue><ssdm name="call_ln32"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %icmp_ln40 = icmp_sgt  i32 %u_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:53 %br_ln40 = br i1 %icmp_ln40, void %loop6, void %for.body65.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body65.lr.ph:0 %cmp_i_i_not = icmp_eq  i8 %last_V_loc_load, i8 1

]]></Node>
<StgValue><ssdm name="cmp_i_i_not"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="32">
<![CDATA[
for.body65.lr.ph:1 %trunc_ln40 = trunc i32 %u_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
for.body65.lr.ph:2 %call_ln40 = call void @crc24a_Pipeline_loop4, i31 %trunc_ln40, i1 %crc_V, i1 %crc_V_1, i1 %crc_V_2, i1 %crc_V_3, i1 %crc_V_4, i1 %crc_V_5, i1 %crc_V_6, i1 %crc_V_7, i1 %crc_V_8, i1 %crc_V_9, i1 %crc_V_10, i1 %crc_V_11, i1 %crc_V_12, i1 %crc_V_13, i1 %crc_V_14, i1 %crc_V_15, i1 %crc_V_16, i1 %crc_V_17, i1 %crc_V_18, i1 %crc_V_19, i1 %crc_V_20, i1 %crc_V_21, i1 %crc_V_22, i1 %crc_V_23, i1 %crc_V_24, i1 %cmp_i_i_not

]]></Node>
<StgValue><ssdm name="call_ln40"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
for.body65.lr.ph:2 %call_ln40 = call void @crc24a_Pipeline_loop4, i31 %trunc_ln40, i1 %crc_V, i1 %crc_V_1, i1 %crc_V_2, i1 %crc_V_3, i1 %crc_V_4, i1 %crc_V_5, i1 %crc_V_6, i1 %crc_V_7, i1 %crc_V_8, i1 %crc_V_9, i1 %crc_V_10, i1 %crc_V_11, i1 %crc_V_12, i1 %crc_V_13, i1 %crc_V_14, i1 %crc_V_15, i1 %crc_V_16, i1 %crc_V_17, i1 %crc_V_18, i1 %crc_V_19, i1 %crc_V_20, i1 %crc_V_21, i1 %crc_V_22, i1 %crc_V_23, i1 %crc_V_24, i1 %cmp_i_i_not

]]></Node>
<StgValue><ssdm name="call_ln40"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
for.body65.lr.ph:3 %br_ln0 = br void %loop6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop6:0 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %z, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
loop6:1 %add_ln54 = add i33 %sext_ln34, i33 7

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
loop6:2 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln54, i32 32

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
loop6:3 %sub_ln54 = sub i33 8589934585, i33 %sext_ln34

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="30" op_0_bw="30" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop6:4 %p_lshr = partselect i30 @_ssdm_op_PartSelect.i30.i33.i32.i32, i33 %sub_ln54, i32 3, i32 32

]]></Node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
loop6:5 %sub_ln54_1 = sub i30 0, i30 %p_lshr

]]></Node>
<StgValue><ssdm name="sub_ln54_1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="30" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop6:6 %tmp_54 = partselect i30 @_ssdm_op_PartSelect.i30.i33.i32.i32, i33 %add_ln54, i32 3, i32 32

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
loop6:7 %select_ln54 = select i1 %tmp_53, i30 %sub_ln54_1, i30 %tmp_54

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
loop6:8 %select_ln54_1 = select i1 %tmp, i30 0, i30 %select_ln54

]]></Node>
<StgValue><ssdm name="select_ln54_1"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop6:10 %empty_21 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="33" op_0_bw="33" op_1_bw="30" op_2_bw="3">
<![CDATA[
loop6:9 %tmp_55 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i30.i3, i30 %select_ln54_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="8" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
loop6:11 %call_ln54 = call void @crc24a_Pipeline_loop6, i33 %tmp_55, i1 %rtc_V_7, i1 %rtc_V_6, i1 %rtc_V_5, i1 %rtc_V_4, i1 %rtc_V_3, i1 %rtc_V_2, i1 %rtc_V_1, i1 %rtc_V, i1 %crc_V, i1 %crc_V_1, i1 %crc_V_2, i1 %crc_V_3, i1 %crc_V_4, i1 %crc_V_5, i1 %crc_V_6, i1 %crc_V_7, i1 %crc_V_8, i1 %crc_V_9, i1 %crc_V_10, i1 %crc_V_11, i1 %crc_V_12, i1 %crc_V_13, i1 %crc_V_14, i1 %crc_V_15, i1 %crc_V_16, i1 %crc_V_17, i1 %crc_V_18, i1 %crc_V_19, i1 %crc_V_20, i1 %crc_V_21, i1 %crc_V_22, i1 %crc_V_23, i1 %crc_V_24, i8 %output_r

]]></Node>
<StgValue><ssdm name="call_ln54"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="84" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="8" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
loop6:11 %call_ln54 = call void @crc24a_Pipeline_loop6, i33 %tmp_55, i1 %rtc_V_7, i1 %rtc_V_6, i1 %rtc_V_5, i1 %rtc_V_4, i1 %rtc_V_3, i1 %rtc_V_2, i1 %rtc_V_1, i1 %rtc_V, i1 %crc_V, i1 %crc_V_1, i1 %crc_V_2, i1 %crc_V_3, i1 %crc_V_4, i1 %crc_V_5, i1 %crc_V_6, i1 %crc_V_7, i1 %crc_V_8, i1 %crc_V_9, i1 %crc_V_10, i1 %crc_V_11, i1 %crc_V_12, i1 %crc_V_13, i1 %crc_V_14, i1 %crc_V_15, i1 %crc_V_16, i1 %crc_V_17, i1 %crc_V_18, i1 %crc_V_19, i1 %crc_V_20, i1 %crc_V_21, i1 %crc_V_22, i1 %crc_V_23, i1 %crc_V_24, i8 %output_r

]]></Node>
<StgValue><ssdm name="call_ln54"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0">
<![CDATA[
loop6:12 %ret_ln64 = ret

]]></Node>
<StgValue><ssdm name="ret_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
