
PBL2_SmartClock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099c0  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000684  08009bc0  08009bc0  00019bc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a244  0800a244  00020208  2**0
                  CONTENTS
  4 .ARM          00000008  0800a244  0800a244  0001a244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a24c  0800a24c  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a24c  0800a24c  0001a24c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a250  0800a250  0001a250  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  0800a254  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000036c  20000208  0800a45c  00020208  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000574  0800a45c  00020574  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a1e5  00000000  00000000  00020236  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038de  00000000  00000000  0003a41b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001570  00000000  00000000  0003dd00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013d8  00000000  00000000  0003f270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b0a8  00000000  00000000  00040648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a94e  00000000  00000000  0006b6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101058  00000000  00000000  0008603e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00187096  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006854  00000000  00000000  001870ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000208 	.word	0x20000208
 800021c:	00000000 	.word	0x00000000
 8000220:	08009ba8 	.word	0x08009ba8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000020c 	.word	0x2000020c
 800023c:	08009ba8 	.word	0x08009ba8

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b08e      	sub	sp, #56	; 0x38
 80005ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	60da      	str	r2, [r3, #12]
 80005fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005fe:	4b93      	ldr	r3, [pc, #588]	; (800084c <MX_GPIO_Init+0x264>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000602:	4a92      	ldr	r2, [pc, #584]	; (800084c <MX_GPIO_Init+0x264>)
 8000604:	f043 0310 	orr.w	r3, r3, #16
 8000608:	6313      	str	r3, [r2, #48]	; 0x30
 800060a:	4b90      	ldr	r3, [pc, #576]	; (800084c <MX_GPIO_Init+0x264>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060e:	f003 0310 	and.w	r3, r3, #16
 8000612:	623b      	str	r3, [r7, #32]
 8000614:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000616:	4b8d      	ldr	r3, [pc, #564]	; (800084c <MX_GPIO_Init+0x264>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	4a8c      	ldr	r2, [pc, #560]	; (800084c <MX_GPIO_Init+0x264>)
 800061c:	f043 0304 	orr.w	r3, r3, #4
 8000620:	6313      	str	r3, [r2, #48]	; 0x30
 8000622:	4b8a      	ldr	r3, [pc, #552]	; (800084c <MX_GPIO_Init+0x264>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	f003 0304 	and.w	r3, r3, #4
 800062a:	61fb      	str	r3, [r7, #28]
 800062c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800062e:	4b87      	ldr	r3, [pc, #540]	; (800084c <MX_GPIO_Init+0x264>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000632:	4a86      	ldr	r2, [pc, #536]	; (800084c <MX_GPIO_Init+0x264>)
 8000634:	f043 0320 	orr.w	r3, r3, #32
 8000638:	6313      	str	r3, [r2, #48]	; 0x30
 800063a:	4b84      	ldr	r3, [pc, #528]	; (800084c <MX_GPIO_Init+0x264>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	f003 0320 	and.w	r3, r3, #32
 8000642:	61bb      	str	r3, [r7, #24]
 8000644:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000646:	4b81      	ldr	r3, [pc, #516]	; (800084c <MX_GPIO_Init+0x264>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064a:	4a80      	ldr	r2, [pc, #512]	; (800084c <MX_GPIO_Init+0x264>)
 800064c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000650:	6313      	str	r3, [r2, #48]	; 0x30
 8000652:	4b7e      	ldr	r3, [pc, #504]	; (800084c <MX_GPIO_Init+0x264>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800065a:	617b      	str	r3, [r7, #20]
 800065c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	4b7b      	ldr	r3, [pc, #492]	; (800084c <MX_GPIO_Init+0x264>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000662:	4a7a      	ldr	r2, [pc, #488]	; (800084c <MX_GPIO_Init+0x264>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	6313      	str	r3, [r2, #48]	; 0x30
 800066a:	4b78      	ldr	r3, [pc, #480]	; (800084c <MX_GPIO_Init+0x264>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	613b      	str	r3, [r7, #16]
 8000674:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000676:	4b75      	ldr	r3, [pc, #468]	; (800084c <MX_GPIO_Init+0x264>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067a:	4a74      	ldr	r2, [pc, #464]	; (800084c <MX_GPIO_Init+0x264>)
 800067c:	f043 0302 	orr.w	r3, r3, #2
 8000680:	6313      	str	r3, [r2, #48]	; 0x30
 8000682:	4b72      	ldr	r3, [pc, #456]	; (800084c <MX_GPIO_Init+0x264>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000686:	f003 0302 	and.w	r3, r3, #2
 800068a:	60fb      	str	r3, [r7, #12]
 800068c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800068e:	4b6f      	ldr	r3, [pc, #444]	; (800084c <MX_GPIO_Init+0x264>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	4a6e      	ldr	r2, [pc, #440]	; (800084c <MX_GPIO_Init+0x264>)
 8000694:	f043 0308 	orr.w	r3, r3, #8
 8000698:	6313      	str	r3, [r2, #48]	; 0x30
 800069a:	4b6c      	ldr	r3, [pc, #432]	; (800084c <MX_GPIO_Init+0x264>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	f003 0308 	and.w	r3, r3, #8
 80006a2:	60bb      	str	r3, [r7, #8]
 80006a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006a6:	4b69      	ldr	r3, [pc, #420]	; (800084c <MX_GPIO_Init+0x264>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006aa:	4a68      	ldr	r2, [pc, #416]	; (800084c <MX_GPIO_Init+0x264>)
 80006ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006b0:	6313      	str	r3, [r2, #48]	; 0x30
 80006b2:	4b66      	ldr	r3, [pc, #408]	; (800084c <MX_GPIO_Init+0x264>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_CLK_Pin|T_MOSI_Pin|T_CS_Pin, GPIO_PIN_RESET);
 80006be:	2200      	movs	r2, #0
 80006c0:	2168      	movs	r1, #104	; 0x68
 80006c2:	4863      	ldr	r0, [pc, #396]	; (8000850 <MX_GPIO_Init+0x268>)
 80006c4:	f002 ff32 	bl	800352c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006c8:	2200      	movs	r2, #0
 80006ca:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80006ce:	4861      	ldr	r0, [pc, #388]	; (8000854 <MX_GPIO_Init+0x26c>)
 80006d0:	f002 ff2c 	bl	800352c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2140      	movs	r1, #64	; 0x40
 80006d8:	485f      	ldr	r0, [pc, #380]	; (8000858 <MX_GPIO_Init+0x270>)
 80006da:	f002 ff27 	bl	800352c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin|RST_Pin, GPIO_PIN_RESET);
 80006de:	2200      	movs	r2, #0
 80006e0:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80006e4:	485d      	ldr	r0, [pc, #372]	; (800085c <MX_GPIO_Init+0x274>)
 80006e6:	f002 ff21 	bl	800352c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|T_MISO_Pin;
 80006ea:	2314      	movs	r3, #20
 80006ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ee:	2300      	movs	r3, #0
 80006f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	2300      	movs	r3, #0
 80006f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80006f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006fa:	4619      	mov	r1, r3
 80006fc:	4854      	ldr	r0, [pc, #336]	; (8000850 <MX_GPIO_Init+0x268>)
 80006fe:	f002 fd51 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin|T_CS_Pin;
 8000702:	2368      	movs	r3, #104	; 0x68
 8000704:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000706:	2301      	movs	r3, #1
 8000708:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070a:	2300      	movs	r3, #0
 800070c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800070e:	2303      	movs	r3, #3
 8000710:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000712:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000716:	4619      	mov	r1, r3
 8000718:	484d      	ldr	r0, [pc, #308]	; (8000850 <MX_GPIO_Init+0x268>)
 800071a:	f002 fd43 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = User_Blue_Button_Pin;
 800071e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000722:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000724:	2300      	movs	r3, #0
 8000726:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000728:	2300      	movs	r3, #0
 800072a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(User_Blue_Button_GPIO_Port, &GPIO_InitStruct);
 800072c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000730:	4619      	mov	r1, r3
 8000732:	484a      	ldr	r0, [pc, #296]	; (800085c <MX_GPIO_Init+0x274>)
 8000734:	f002 fd36 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000738:	2332      	movs	r3, #50	; 0x32
 800073a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800073c:	2302      	movs	r3, #2
 800073e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000744:	2303      	movs	r3, #3
 8000746:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000748:	230b      	movs	r3, #11
 800074a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800074c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000750:	4619      	mov	r1, r3
 8000752:	4842      	ldr	r0, [pc, #264]	; (800085c <MX_GPIO_Init+0x274>)
 8000754:	f002 fd26 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000758:	2386      	movs	r3, #134	; 0x86
 800075a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800075c:	2302      	movs	r3, #2
 800075e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	2300      	movs	r3, #0
 8000762:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000764:	2303      	movs	r3, #3
 8000766:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000768:	230b      	movs	r3, #11
 800076a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800076c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000770:	4619      	mov	r1, r3
 8000772:	483b      	ldr	r0, [pc, #236]	; (8000860 <MX_GPIO_Init+0x278>)
 8000774:	f002 fd16 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000778:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800077c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800077e:	2302      	movs	r3, #2
 8000780:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000782:	2300      	movs	r3, #0
 8000784:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000786:	2303      	movs	r3, #3
 8000788:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800078a:	230b      	movs	r3, #11
 800078c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800078e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000792:	4619      	mov	r1, r3
 8000794:	482f      	ldr	r0, [pc, #188]	; (8000854 <MX_GPIO_Init+0x26c>)
 8000796:	f002 fd05 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800079a:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 800079e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a0:	2301      	movs	r3, #1
 80007a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a8:	2300      	movs	r3, #0
 80007aa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007b0:	4619      	mov	r1, r3
 80007b2:	4828      	ldr	r0, [pc, #160]	; (8000854 <MX_GPIO_Init+0x26c>)
 80007b4:	f002 fcf6 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80007b8:	2340      	movs	r3, #64	; 0x40
 80007ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007bc:	2301      	movs	r3, #1
 80007be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c0:	2300      	movs	r3, #0
 80007c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c4:	2300      	movs	r3, #0
 80007c6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80007c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007cc:	4619      	mov	r1, r3
 80007ce:	4822      	ldr	r0, [pc, #136]	; (8000858 <MX_GPIO_Init+0x270>)
 80007d0:	f002 fce8 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80007d4:	2380      	movs	r3, #128	; 0x80
 80007d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007d8:	2300      	movs	r3, #0
 80007da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	2300      	movs	r3, #0
 80007de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007e4:	4619      	mov	r1, r3
 80007e6:	481c      	ldr	r0, [pc, #112]	; (8000858 <MX_GPIO_Init+0x270>)
 80007e8:	f002 fcdc 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RST_Pin;
 80007ec:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80007f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f2:	2301      	movs	r3, #1
 80007f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f6:	2300      	movs	r3, #0
 80007f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007fa:	2303      	movs	r3, #3
 80007fc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000802:	4619      	mov	r1, r3
 8000804:	4815      	ldr	r0, [pc, #84]	; (800085c <MX_GPIO_Init+0x274>)
 8000806:	f002 fccd 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800080a:	23f0      	movs	r3, #240	; 0xf0
 800080c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800080e:	2300      	movs	r3, #0
 8000810:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	2300      	movs	r3, #0
 8000814:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000816:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800081a:	4619      	mov	r1, r3
 800081c:	4811      	ldr	r0, [pc, #68]	; (8000864 <MX_GPIO_Init+0x27c>)
 800081e:	f002 fcc1 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000822:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000826:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000828:	2302      	movs	r3, #2
 800082a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	2300      	movs	r3, #0
 800082e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000830:	2303      	movs	r3, #3
 8000832:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000834:	230b      	movs	r3, #11
 8000836:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000838:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800083c:	4619      	mov	r1, r3
 800083e:	4806      	ldr	r0, [pc, #24]	; (8000858 <MX_GPIO_Init+0x270>)
 8000840:	f002 fcb0 	bl	80031a4 <HAL_GPIO_Init>

}
 8000844:	bf00      	nop
 8000846:	3738      	adds	r7, #56	; 0x38
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40023800 	.word	0x40023800
 8000850:	40021000 	.word	0x40021000
 8000854:	40020400 	.word	0x40020400
 8000858:	40021800 	.word	0x40021800
 800085c:	40020800 	.word	0x40020800
 8000860:	40020000 	.word	0x40020000
 8000864:	40020c00 	.word	0x40020c00

08000868 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800086c:	4b1b      	ldr	r3, [pc, #108]	; (80008dc <MX_I2C1_Init+0x74>)
 800086e:	4a1c      	ldr	r2, [pc, #112]	; (80008e0 <MX_I2C1_Init+0x78>)
 8000870:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000872:	4b1a      	ldr	r3, [pc, #104]	; (80008dc <MX_I2C1_Init+0x74>)
 8000874:	4a1b      	ldr	r2, [pc, #108]	; (80008e4 <MX_I2C1_Init+0x7c>)
 8000876:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000878:	4b18      	ldr	r3, [pc, #96]	; (80008dc <MX_I2C1_Init+0x74>)
 800087a:	2200      	movs	r2, #0
 800087c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800087e:	4b17      	ldr	r3, [pc, #92]	; (80008dc <MX_I2C1_Init+0x74>)
 8000880:	2201      	movs	r2, #1
 8000882:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000884:	4b15      	ldr	r3, [pc, #84]	; (80008dc <MX_I2C1_Init+0x74>)
 8000886:	2200      	movs	r2, #0
 8000888:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800088a:	4b14      	ldr	r3, [pc, #80]	; (80008dc <MX_I2C1_Init+0x74>)
 800088c:	2200      	movs	r2, #0
 800088e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000890:	4b12      	ldr	r3, [pc, #72]	; (80008dc <MX_I2C1_Init+0x74>)
 8000892:	2200      	movs	r2, #0
 8000894:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000896:	4b11      	ldr	r3, [pc, #68]	; (80008dc <MX_I2C1_Init+0x74>)
 8000898:	2200      	movs	r2, #0
 800089a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800089c:	4b0f      	ldr	r3, [pc, #60]	; (80008dc <MX_I2C1_Init+0x74>)
 800089e:	2200      	movs	r2, #0
 80008a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008a2:	480e      	ldr	r0, [pc, #56]	; (80008dc <MX_I2C1_Init+0x74>)
 80008a4:	f002 fe5c 	bl	8003560 <HAL_I2C_Init>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80008ae:	f001 f8c5 	bl	8001a3c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008b2:	2100      	movs	r1, #0
 80008b4:	4809      	ldr	r0, [pc, #36]	; (80008dc <MX_I2C1_Init+0x74>)
 80008b6:	f002 fee3 	bl	8003680 <HAL_I2CEx_ConfigAnalogFilter>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008c0:	f001 f8bc 	bl	8001a3c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008c4:	2100      	movs	r1, #0
 80008c6:	4805      	ldr	r0, [pc, #20]	; (80008dc <MX_I2C1_Init+0x74>)
 80008c8:	f002 ff25 	bl	8003716 <HAL_I2CEx_ConfigDigitalFilter>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80008d2:	f001 f8b3 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	2000024c 	.word	0x2000024c
 80008e0:	40005400 	.word	0x40005400
 80008e4:	00c0eaff 	.word	0x00c0eaff

080008e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b08a      	sub	sp, #40	; 0x28
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a17      	ldr	r2, [pc, #92]	; (8000964 <HAL_I2C_MspInit+0x7c>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d128      	bne.n	800095c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800090a:	4b17      	ldr	r3, [pc, #92]	; (8000968 <HAL_I2C_MspInit+0x80>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090e:	4a16      	ldr	r2, [pc, #88]	; (8000968 <HAL_I2C_MspInit+0x80>)
 8000910:	f043 0302 	orr.w	r3, r3, #2
 8000914:	6313      	str	r3, [r2, #48]	; 0x30
 8000916:	4b14      	ldr	r3, [pc, #80]	; (8000968 <HAL_I2C_MspInit+0x80>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091a:	f003 0302 	and.w	r3, r3, #2
 800091e:	613b      	str	r3, [r7, #16]
 8000920:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000922:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000926:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000928:	2312      	movs	r3, #18
 800092a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000930:	2303      	movs	r3, #3
 8000932:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000934:	2304      	movs	r3, #4
 8000936:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000938:	f107 0314 	add.w	r3, r7, #20
 800093c:	4619      	mov	r1, r3
 800093e:	480b      	ldr	r0, [pc, #44]	; (800096c <HAL_I2C_MspInit+0x84>)
 8000940:	f002 fc30 	bl	80031a4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000944:	4b08      	ldr	r3, [pc, #32]	; (8000968 <HAL_I2C_MspInit+0x80>)
 8000946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000948:	4a07      	ldr	r2, [pc, #28]	; (8000968 <HAL_I2C_MspInit+0x80>)
 800094a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800094e:	6413      	str	r3, [r2, #64]	; 0x40
 8000950:	4b05      	ldr	r3, [pc, #20]	; (8000968 <HAL_I2C_MspInit+0x80>)
 8000952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000954:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000958:	60fb      	str	r3, [r7, #12]
 800095a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800095c:	bf00      	nop
 800095e:	3728      	adds	r7, #40	; 0x28
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40005400 	.word	0x40005400
 8000968:	40023800 	.word	0x40023800
 800096c:	40020400 	.word	0x40020400

08000970 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000974:	f3bf 8f4f 	dsb	sy
}
 8000978:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800097a:	f3bf 8f6f 	isb	sy
}
 800097e:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000980:	4b0d      	ldr	r3, [pc, #52]	; (80009b8 <SCB_EnableICache+0x48>)
 8000982:	2200      	movs	r2, #0
 8000984:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000988:	f3bf 8f4f 	dsb	sy
}
 800098c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800098e:	f3bf 8f6f 	isb	sy
}
 8000992:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000994:	4b08      	ldr	r3, [pc, #32]	; (80009b8 <SCB_EnableICache+0x48>)
 8000996:	695b      	ldr	r3, [r3, #20]
 8000998:	4a07      	ldr	r2, [pc, #28]	; (80009b8 <SCB_EnableICache+0x48>)
 800099a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800099e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80009a0:	f3bf 8f4f 	dsb	sy
}
 80009a4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009a6:	f3bf 8f6f 	isb	sy
}
 80009aa:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80009ac:	bf00      	nop
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	e000ed00 	.word	0xe000ed00

080009bc <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 80009bc:	b480      	push	{r7}
 80009be:	b085      	sub	sp, #20
 80009c0:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80009c2:	4b1f      	ldr	r3, [pc, #124]	; (8000a40 <SCB_EnableDCache+0x84>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80009ca:	f3bf 8f4f 	dsb	sy
}
 80009ce:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80009d0:	4b1b      	ldr	r3, [pc, #108]	; (8000a40 <SCB_EnableDCache+0x84>)
 80009d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80009d6:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	0b5b      	lsrs	r3, r3, #13
 80009dc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80009e0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	08db      	lsrs	r3, r3, #3
 80009e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80009ea:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	015a      	lsls	r2, r3, #5
 80009f0:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80009f4:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80009f6:	68ba      	ldr	r2, [r7, #8]
 80009f8:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009fa:	4911      	ldr	r1, [pc, #68]	; (8000a40 <SCB_EnableDCache+0x84>)
 80009fc:	4313      	orrs	r3, r2
 80009fe:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000a02:	68bb      	ldr	r3, [r7, #8]
 8000a04:	1e5a      	subs	r2, r3, #1
 8000a06:	60ba      	str	r2, [r7, #8]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d1ef      	bne.n	80009ec <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	1e5a      	subs	r2, r3, #1
 8000a10:	60fa      	str	r2, [r7, #12]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d1e5      	bne.n	80009e2 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000a16:	f3bf 8f4f 	dsb	sy
}
 8000a1a:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000a1c:	4b08      	ldr	r3, [pc, #32]	; (8000a40 <SCB_EnableDCache+0x84>)
 8000a1e:	695b      	ldr	r3, [r3, #20]
 8000a20:	4a07      	ldr	r2, [pc, #28]	; (8000a40 <SCB_EnableDCache+0x84>)
 8000a22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a26:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000a28:	f3bf 8f4f 	dsb	sy
}
 8000a2c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a2e:	f3bf 8f6f 	isb	sy
}
 8000a32:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000a34:	bf00      	nop
 8000a36:	3714      	adds	r7, #20
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr
 8000a40:	e000ed00 	.word	0xe000ed00

08000a44 <setHorizontalScreen>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Paint screen black
void setHorizontalScreen(uint16_t color){
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	80fb      	strh	r3, [r7, #6]
	ILI9341_Fill_Screen(color);
 8000a4e:	88fb      	ldrh	r3, [r7, #6]
 8000a50:	4618      	mov	r0, r3
 8000a52:	f002 f8a9 	bl	8002ba8 <ILI9341_Fill_Screen>
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8000a56:	2001      	movs	r0, #1
 8000a58:	f001 fea0 	bl	800279c <ILI9341_Set_Rotation>
}
 8000a5c:	bf00      	nop
 8000a5e:	3708      	adds	r7, #8
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <calculationClock>:


void calculationClock(uint32_t ms){
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]

	millisecondHAL = HAL_GetTick();
 8000a6c:	f002 fa58 	bl	8002f20 <HAL_GetTick>
 8000a70:	4603      	mov	r3, r0
 8000a72:	4a1d      	ldr	r2, [pc, #116]	; (8000ae8 <calculationClock+0x84>)
 8000a74:	6013      	str	r3, [r2, #0]

	if(millisecond >= 1000){
 8000a76:	4b1d      	ldr	r3, [pc, #116]	; (8000aec <calculationClock+0x88>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a7e:	d307      	bcc.n	8000a90 <calculationClock+0x2c>
		millisecond = 0;
 8000a80:	4b1a      	ldr	r3, [pc, #104]	; (8000aec <calculationClock+0x88>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
		secondNum++;
 8000a86:	4b1a      	ldr	r3, [pc, #104]	; (8000af0 <calculationClock+0x8c>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	3301      	adds	r3, #1
 8000a8c:	4a18      	ldr	r2, [pc, #96]	; (8000af0 <calculationClock+0x8c>)
 8000a8e:	6013      	str	r3, [r2, #0]

	}
	if(secondNum >= 60){
 8000a90:	4b17      	ldr	r3, [pc, #92]	; (8000af0 <calculationClock+0x8c>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2b3b      	cmp	r3, #59	; 0x3b
 8000a96:	d90b      	bls.n	8000ab0 <calculationClock+0x4c>
		secondNum = 0;
 8000a98:	4b15      	ldr	r3, [pc, #84]	; (8000af0 <calculationClock+0x8c>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
		if(mode != 100){
 8000a9e:	4b15      	ldr	r3, [pc, #84]	; (8000af4 <calculationClock+0x90>)
 8000aa0:	881b      	ldrh	r3, [r3, #0]
 8000aa2:	2b64      	cmp	r3, #100	; 0x64
 8000aa4:	d004      	beq.n	8000ab0 <calculationClock+0x4c>
			minuteNum++;
 8000aa6:	4b14      	ldr	r3, [pc, #80]	; (8000af8 <calculationClock+0x94>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	3301      	adds	r3, #1
 8000aac:	4a12      	ldr	r2, [pc, #72]	; (8000af8 <calculationClock+0x94>)
 8000aae:	6013      	str	r3, [r2, #0]
		}
	}
	if(minuteNum >= 60){
 8000ab0:	4b11      	ldr	r3, [pc, #68]	; (8000af8 <calculationClock+0x94>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	2b3b      	cmp	r3, #59	; 0x3b
 8000ab6:	d90b      	bls.n	8000ad0 <calculationClock+0x6c>
		minuteNum = 0;
 8000ab8:	4b0f      	ldr	r3, [pc, #60]	; (8000af8 <calculationClock+0x94>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
		if(mode != 100){
 8000abe:	4b0d      	ldr	r3, [pc, #52]	; (8000af4 <calculationClock+0x90>)
 8000ac0:	881b      	ldrh	r3, [r3, #0]
 8000ac2:	2b64      	cmp	r3, #100	; 0x64
 8000ac4:	d004      	beq.n	8000ad0 <calculationClock+0x6c>
			hourNum++;
 8000ac6:	4b0d      	ldr	r3, [pc, #52]	; (8000afc <calculationClock+0x98>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	3301      	adds	r3, #1
 8000acc:	4a0b      	ldr	r2, [pc, #44]	; (8000afc <calculationClock+0x98>)
 8000ace:	6013      	str	r3, [r2, #0]
		}
	}
	if(hourNum >= 24){
 8000ad0:	4b0a      	ldr	r3, [pc, #40]	; (8000afc <calculationClock+0x98>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	2b17      	cmp	r3, #23
 8000ad6:	d902      	bls.n	8000ade <calculationClock+0x7a>
		hourNum = 0;
 8000ad8:	4b08      	ldr	r3, [pc, #32]	; (8000afc <calculationClock+0x98>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	601a      	str	r2, [r3, #0]
	if(hourNum < 0){
		hourNum = 23;
	}


}
 8000ade:	bf00      	nop
 8000ae0:	3708      	adds	r7, #8
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	2000023c 	.word	0x2000023c
 8000aec:	20000224 	.word	0x20000224
 8000af0:	20000000 	.word	0x20000000
 8000af4:	2000022e 	.word	0x2000022e
 8000af8:	20000004 	.word	0x20000004
 8000afc:	20000008 	.word	0x20000008

08000b00 <topBarScreen>:
//		sprintf(hexString,"%02d %02d\r", hourNum, minuteNum);
//		HAL_UART_Transmit(&huart3, (uint8_t*) hexString, strlen(hexString), 1000);
//	}
//}

void topBarScreen(){
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b084      	sub	sp, #16
 8000b04:	af02      	add	r7, sp, #8


	sprintf(Temp_Buffer_text, "ON");
 8000b06:	4922      	ldr	r1, [pc, #136]	; (8000b90 <topBarScreen+0x90>)
 8000b08:	4822      	ldr	r0, [pc, #136]	; (8000b94 <topBarScreen+0x94>)
 8000b0a:	f006 fe8b 	bl	8007824 <siprintf>
	ILI9341_Draw_Text(Temp_Buffer_text, maxWidth*0.9 + offsetWidth-5, maxHeight*0.1, BLACK, 2, RED);
 8000b0e:	4b22      	ldr	r3, [pc, #136]	; (8000b98 <topBarScreen+0x98>)
 8000b10:	881b      	ldrh	r3, [r3, #0]
 8000b12:	ee07 3a90 	vmov	s15, r3
 8000b16:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000b1a:	ed9f 6b19 	vldr	d6, [pc, #100]	; 8000b80 <topBarScreen+0x80>
 8000b1e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000b22:	4b1e      	ldr	r3, [pc, #120]	; (8000b9c <topBarScreen+0x9c>)
 8000b24:	881b      	ldrh	r3, [r3, #0]
 8000b26:	ee07 3a90 	vmov	s15, r3
 8000b2a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000b2e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000b32:	eeb1 6b04 	vmov.f64	d6, #20	; 0x40a00000  5.0
 8000b36:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000b3a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000b3e:	edc7 7a01 	vstr	s15, [r7, #4]
 8000b42:	793b      	ldrb	r3, [r7, #4]
 8000b44:	b2d9      	uxtb	r1, r3
 8000b46:	4b16      	ldr	r3, [pc, #88]	; (8000ba0 <topBarScreen+0xa0>)
 8000b48:	881b      	ldrh	r3, [r3, #0]
 8000b4a:	ee07 3a90 	vmov	s15, r3
 8000b4e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000b52:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8000b88 <topBarScreen+0x88>
 8000b56:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b5a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000b5e:	edc7 7a01 	vstr	s15, [r7, #4]
 8000b62:	793b      	ldrb	r3, [r7, #4]
 8000b64:	b2da      	uxtb	r2, r3
 8000b66:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000b6a:	9301      	str	r3, [sp, #4]
 8000b6c:	2302      	movs	r3, #2
 8000b6e:	9300      	str	r3, [sp, #0]
 8000b70:	2300      	movs	r3, #0
 8000b72:	4808      	ldr	r0, [pc, #32]	; (8000b94 <topBarScreen+0x94>)
 8000b74:	f001 fd12 	bl	800259c <ILI9341_Draw_Text>


}
 8000b78:	bf00      	nop
 8000b7a:	3708      	adds	r7, #8
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	cccccccd 	.word	0xcccccccd
 8000b84:	3feccccc 	.word	0x3feccccc
 8000b88:	9999999a 	.word	0x9999999a
 8000b8c:	3fb99999 	.word	0x3fb99999
 8000b90:	08009bc0 	.word	0x08009bc0
 8000b94:	200002d8 	.word	0x200002d8
 8000b98:	2000001a 	.word	0x2000001a
 8000b9c:	2000001c 	.word	0x2000001c
 8000ba0:	2000001e 	.word	0x2000001e

08000ba4 <resetPrevNum>:

void resetPrevNum(){
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
	prevSecondNum = -1;
 8000ba8:	4b08      	ldr	r3, [pc, #32]	; (8000bcc <resetPrevNum+0x28>)
 8000baa:	f04f 32ff 	mov.w	r2, #4294967295
 8000bae:	601a      	str	r2, [r3, #0]
	prevMinuteNum = -1;
 8000bb0:	4b07      	ldr	r3, [pc, #28]	; (8000bd0 <resetPrevNum+0x2c>)
 8000bb2:	f04f 32ff 	mov.w	r2, #4294967295
 8000bb6:	601a      	str	r2, [r3, #0]
	prevHourNum = -1;
 8000bb8:	4b06      	ldr	r3, [pc, #24]	; (8000bd4 <resetPrevNum+0x30>)
 8000bba:	f04f 32ff 	mov.w	r2, #4294967295
 8000bbe:	601a      	str	r2, [r3, #0]
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	2000000c 	.word	0x2000000c
 8000bd0:	20000010 	.word	0x20000010
 8000bd4:	20000014 	.word	0x20000014

08000bd8 <hourScreen>:

void hourScreen(bool status, bool isEdit){
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af02      	add	r7, sp, #8
 8000bde:	4603      	mov	r3, r0
 8000be0:	460a      	mov	r2, r1
 8000be2:	71fb      	strb	r3, [r7, #7]
 8000be4:	4613      	mov	r3, r2
 8000be6:	71bb      	strb	r3, [r7, #6]
	if(prevHourNum != hourNum || isEdit == true){
 8000be8:	4b2f      	ldr	r3, [pc, #188]	; (8000ca8 <hourScreen+0xd0>)
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	4b2f      	ldr	r3, [pc, #188]	; (8000cac <hourScreen+0xd4>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d102      	bne.n	8000bfa <hourScreen+0x22>
 8000bf4:	79bb      	ldrb	r3, [r7, #6]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d04e      	beq.n	8000c98 <hourScreen+0xc0>
		if(status == true){
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d025      	beq.n	8000c4c <hourScreen+0x74>
			sprintf(Temp_Buffer_text, "%02d", (int)hourNum);
 8000c00:	4b2a      	ldr	r3, [pc, #168]	; (8000cac <hourScreen+0xd4>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	461a      	mov	r2, r3
 8000c06:	492a      	ldr	r1, [pc, #168]	; (8000cb0 <hourScreen+0xd8>)
 8000c08:	482a      	ldr	r0, [pc, #168]	; (8000cb4 <hourScreen+0xdc>)
 8000c0a:	f006 fe0b 	bl	8007824 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, maxWidth*0 + offsetWidth-5, maxHeight*0.3, WHITE, 6, BLACK);
 8000c0e:	4b2a      	ldr	r3, [pc, #168]	; (8000cb8 <hourScreen+0xe0>)
 8000c10:	881b      	ldrh	r3, [r3, #0]
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	3b05      	subs	r3, #5
 8000c16:	b2d9      	uxtb	r1, r3
 8000c18:	4b28      	ldr	r3, [pc, #160]	; (8000cbc <hourScreen+0xe4>)
 8000c1a:	881b      	ldrh	r3, [r3, #0]
 8000c1c:	ee07 3a90 	vmov	s15, r3
 8000c20:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000c24:	ed9f 6b1e 	vldr	d6, [pc, #120]	; 8000ca0 <hourScreen+0xc8>
 8000c28:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000c2c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000c30:	edc7 7a00 	vstr	s15, [r7]
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	b2da      	uxtb	r2, r3
 8000c38:	2300      	movs	r3, #0
 8000c3a:	9301      	str	r3, [sp, #4]
 8000c3c:	2306      	movs	r3, #6
 8000c3e:	9300      	str	r3, [sp, #0]
 8000c40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c44:	481b      	ldr	r0, [pc, #108]	; (8000cb4 <hourScreen+0xdc>)
 8000c46:	f001 fca9 	bl	800259c <ILI9341_Draw_Text>
 8000c4a:	e021      	b.n	8000c90 <hourScreen+0xb8>
		}else{
			sprintf(Temp_Buffer_text, "  ");
 8000c4c:	491c      	ldr	r1, [pc, #112]	; (8000cc0 <hourScreen+0xe8>)
 8000c4e:	4819      	ldr	r0, [pc, #100]	; (8000cb4 <hourScreen+0xdc>)
 8000c50:	f006 fde8 	bl	8007824 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, maxWidth*0 + offsetWidth-5, maxHeight*0.3, WHITE, 6, BLACK);
 8000c54:	4b18      	ldr	r3, [pc, #96]	; (8000cb8 <hourScreen+0xe0>)
 8000c56:	881b      	ldrh	r3, [r3, #0]
 8000c58:	b2db      	uxtb	r3, r3
 8000c5a:	3b05      	subs	r3, #5
 8000c5c:	b2d9      	uxtb	r1, r3
 8000c5e:	4b17      	ldr	r3, [pc, #92]	; (8000cbc <hourScreen+0xe4>)
 8000c60:	881b      	ldrh	r3, [r3, #0]
 8000c62:	ee07 3a90 	vmov	s15, r3
 8000c66:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000c6a:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8000ca0 <hourScreen+0xc8>
 8000c6e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000c72:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000c76:	edc7 7a00 	vstr	s15, [r7]
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	b2da      	uxtb	r2, r3
 8000c7e:	2300      	movs	r3, #0
 8000c80:	9301      	str	r3, [sp, #4]
 8000c82:	2306      	movs	r3, #6
 8000c84:	9300      	str	r3, [sp, #0]
 8000c86:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c8a:	480a      	ldr	r0, [pc, #40]	; (8000cb4 <hourScreen+0xdc>)
 8000c8c:	f001 fc86 	bl	800259c <ILI9341_Draw_Text>
		}
		prevHourNum = hourNum;
 8000c90:	4b06      	ldr	r3, [pc, #24]	; (8000cac <hourScreen+0xd4>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a04      	ldr	r2, [pc, #16]	; (8000ca8 <hourScreen+0xd0>)
 8000c96:	6013      	str	r3, [r2, #0]
	}
}
 8000c98:	bf00      	nop
 8000c9a:	3708      	adds	r7, #8
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	33333333 	.word	0x33333333
 8000ca4:	3fd33333 	.word	0x3fd33333
 8000ca8:	20000014 	.word	0x20000014
 8000cac:	20000008 	.word	0x20000008
 8000cb0:	08009bc4 	.word	0x08009bc4
 8000cb4:	200002d8 	.word	0x200002d8
 8000cb8:	2000001c 	.word	0x2000001c
 8000cbc:	2000001e 	.word	0x2000001e
 8000cc0:	08009bcc 	.word	0x08009bcc
 8000cc4:	00000000 	.word	0x00000000

08000cc8 <colonScreen>:

void colonScreen(bool status){
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af02      	add	r7, sp, #8
 8000cce:	4603      	mov	r3, r0
 8000cd0:	71fb      	strb	r3, [r7, #7]
	if(status == true){
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d022      	beq.n	8000d1e <colonScreen+0x56>
		sprintf(Temp_Buffer_text, ":");
 8000cd8:	4927      	ldr	r1, [pc, #156]	; (8000d78 <colonScreen+0xb0>)
 8000cda:	4828      	ldr	r0, [pc, #160]	; (8000d7c <colonScreen+0xb4>)
 8000cdc:	f006 fda2 	bl	8007824 <siprintf>
		ILI9341_Draw_Text(Temp_Buffer_text, maxWidth*0 + offsetWidth+75, maxHeight*0.35, WHITE, 4, BLACK);
 8000ce0:	4b27      	ldr	r3, [pc, #156]	; (8000d80 <colonScreen+0xb8>)
 8000ce2:	881b      	ldrh	r3, [r3, #0]
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	334b      	adds	r3, #75	; 0x4b
 8000ce8:	b2d9      	uxtb	r1, r3
 8000cea:	4b26      	ldr	r3, [pc, #152]	; (8000d84 <colonScreen+0xbc>)
 8000cec:	881b      	ldrh	r3, [r3, #0]
 8000cee:	ee07 3a90 	vmov	s15, r3
 8000cf2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000cf6:	ed9f 6b1e 	vldr	d6, [pc, #120]	; 8000d70 <colonScreen+0xa8>
 8000cfa:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000cfe:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000d02:	edc7 7a00 	vstr	s15, [r7]
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	b2da      	uxtb	r2, r3
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	9301      	str	r3, [sp, #4]
 8000d0e:	2304      	movs	r3, #4
 8000d10:	9300      	str	r3, [sp, #0]
 8000d12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d16:	4819      	ldr	r0, [pc, #100]	; (8000d7c <colonScreen+0xb4>)
 8000d18:	f001 fc40 	bl	800259c <ILI9341_Draw_Text>
	}else{
		sprintf(Temp_Buffer_text, " ");
		ILI9341_Draw_Text(Temp_Buffer_text, maxWidth*0 + offsetWidth+75, maxHeight*0.35, WHITE, 4, BLACK);
	}

}
 8000d1c:	e021      	b.n	8000d62 <colonScreen+0x9a>
		sprintf(Temp_Buffer_text, " ");
 8000d1e:	491a      	ldr	r1, [pc, #104]	; (8000d88 <colonScreen+0xc0>)
 8000d20:	4816      	ldr	r0, [pc, #88]	; (8000d7c <colonScreen+0xb4>)
 8000d22:	f006 fd7f 	bl	8007824 <siprintf>
		ILI9341_Draw_Text(Temp_Buffer_text, maxWidth*0 + offsetWidth+75, maxHeight*0.35, WHITE, 4, BLACK);
 8000d26:	4b16      	ldr	r3, [pc, #88]	; (8000d80 <colonScreen+0xb8>)
 8000d28:	881b      	ldrh	r3, [r3, #0]
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	334b      	adds	r3, #75	; 0x4b
 8000d2e:	b2d9      	uxtb	r1, r3
 8000d30:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <colonScreen+0xbc>)
 8000d32:	881b      	ldrh	r3, [r3, #0]
 8000d34:	ee07 3a90 	vmov	s15, r3
 8000d38:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000d3c:	ed9f 6b0c 	vldr	d6, [pc, #48]	; 8000d70 <colonScreen+0xa8>
 8000d40:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000d44:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000d48:	edc7 7a00 	vstr	s15, [r7]
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	b2da      	uxtb	r2, r3
 8000d50:	2300      	movs	r3, #0
 8000d52:	9301      	str	r3, [sp, #4]
 8000d54:	2304      	movs	r3, #4
 8000d56:	9300      	str	r3, [sp, #0]
 8000d58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d5c:	4807      	ldr	r0, [pc, #28]	; (8000d7c <colonScreen+0xb4>)
 8000d5e:	f001 fc1d 	bl	800259c <ILI9341_Draw_Text>
}
 8000d62:	bf00      	nop
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	f3af 8000 	nop.w
 8000d70:	66666666 	.word	0x66666666
 8000d74:	3fd66666 	.word	0x3fd66666
 8000d78:	08009bd0 	.word	0x08009bd0
 8000d7c:	200002d8 	.word	0x200002d8
 8000d80:	2000001c 	.word	0x2000001c
 8000d84:	2000001e 	.word	0x2000001e
 8000d88:	08009bd4 	.word	0x08009bd4
 8000d8c:	00000000 	.word	0x00000000

08000d90 <minuteScreen>:
void minuteScreen(bool status, bool isEdit){
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af02      	add	r7, sp, #8
 8000d96:	4603      	mov	r3, r0
 8000d98:	460a      	mov	r2, r1
 8000d9a:	71fb      	strb	r3, [r7, #7]
 8000d9c:	4613      	mov	r3, r2
 8000d9e:	71bb      	strb	r3, [r7, #6]
	if(prevMinuteNum != minuteNum || isEdit == true){
 8000da0:	4b2f      	ldr	r3, [pc, #188]	; (8000e60 <minuteScreen+0xd0>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	4b2f      	ldr	r3, [pc, #188]	; (8000e64 <minuteScreen+0xd4>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	d102      	bne.n	8000db2 <minuteScreen+0x22>
 8000dac:	79bb      	ldrb	r3, [r7, #6]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d04e      	beq.n	8000e50 <minuteScreen+0xc0>
		if(status == true){
 8000db2:	79fb      	ldrb	r3, [r7, #7]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d025      	beq.n	8000e04 <minuteScreen+0x74>

			sprintf(Temp_Buffer_text, "%02d", (int)minuteNum);
 8000db8:	4b2a      	ldr	r3, [pc, #168]	; (8000e64 <minuteScreen+0xd4>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	492a      	ldr	r1, [pc, #168]	; (8000e68 <minuteScreen+0xd8>)
 8000dc0:	482a      	ldr	r0, [pc, #168]	; (8000e6c <minuteScreen+0xdc>)
 8000dc2:	f006 fd2f 	bl	8007824 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, maxWidth*0 + offsetWidth+100, maxHeight*0.3, WHITE, 6, BLACK);
 8000dc6:	4b2a      	ldr	r3, [pc, #168]	; (8000e70 <minuteScreen+0xe0>)
 8000dc8:	881b      	ldrh	r3, [r3, #0]
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	3364      	adds	r3, #100	; 0x64
 8000dce:	b2d9      	uxtb	r1, r3
 8000dd0:	4b28      	ldr	r3, [pc, #160]	; (8000e74 <minuteScreen+0xe4>)
 8000dd2:	881b      	ldrh	r3, [r3, #0]
 8000dd4:	ee07 3a90 	vmov	s15, r3
 8000dd8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ddc:	ed9f 6b1e 	vldr	d6, [pc, #120]	; 8000e58 <minuteScreen+0xc8>
 8000de0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000de4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000de8:	edc7 7a00 	vstr	s15, [r7]
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	b2da      	uxtb	r2, r3
 8000df0:	2300      	movs	r3, #0
 8000df2:	9301      	str	r3, [sp, #4]
 8000df4:	2306      	movs	r3, #6
 8000df6:	9300      	str	r3, [sp, #0]
 8000df8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000dfc:	481b      	ldr	r0, [pc, #108]	; (8000e6c <minuteScreen+0xdc>)
 8000dfe:	f001 fbcd 	bl	800259c <ILI9341_Draw_Text>
 8000e02:	e021      	b.n	8000e48 <minuteScreen+0xb8>
		}else{
			sprintf(Temp_Buffer_text, "  ");
 8000e04:	491c      	ldr	r1, [pc, #112]	; (8000e78 <minuteScreen+0xe8>)
 8000e06:	4819      	ldr	r0, [pc, #100]	; (8000e6c <minuteScreen+0xdc>)
 8000e08:	f006 fd0c 	bl	8007824 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, maxWidth*0 + offsetWidth+100, maxHeight*0.3, WHITE, 6, BLACK);
 8000e0c:	4b18      	ldr	r3, [pc, #96]	; (8000e70 <minuteScreen+0xe0>)
 8000e0e:	881b      	ldrh	r3, [r3, #0]
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	3364      	adds	r3, #100	; 0x64
 8000e14:	b2d9      	uxtb	r1, r3
 8000e16:	4b17      	ldr	r3, [pc, #92]	; (8000e74 <minuteScreen+0xe4>)
 8000e18:	881b      	ldrh	r3, [r3, #0]
 8000e1a:	ee07 3a90 	vmov	s15, r3
 8000e1e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000e22:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8000e58 <minuteScreen+0xc8>
 8000e26:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000e2a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000e2e:	edc7 7a00 	vstr	s15, [r7]
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	b2da      	uxtb	r2, r3
 8000e36:	2300      	movs	r3, #0
 8000e38:	9301      	str	r3, [sp, #4]
 8000e3a:	2306      	movs	r3, #6
 8000e3c:	9300      	str	r3, [sp, #0]
 8000e3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e42:	480a      	ldr	r0, [pc, #40]	; (8000e6c <minuteScreen+0xdc>)
 8000e44:	f001 fbaa 	bl	800259c <ILI9341_Draw_Text>
		}
		prevMinuteNum = minuteNum;
 8000e48:	4b06      	ldr	r3, [pc, #24]	; (8000e64 <minuteScreen+0xd4>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a04      	ldr	r2, [pc, #16]	; (8000e60 <minuteScreen+0xd0>)
 8000e4e:	6013      	str	r3, [r2, #0]
	}

}
 8000e50:	bf00      	nop
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	33333333 	.word	0x33333333
 8000e5c:	3fd33333 	.word	0x3fd33333
 8000e60:	20000010 	.word	0x20000010
 8000e64:	20000004 	.word	0x20000004
 8000e68:	08009bc4 	.word	0x08009bc4
 8000e6c:	200002d8 	.word	0x200002d8
 8000e70:	2000001c 	.word	0x2000001c
 8000e74:	2000001e 	.word	0x2000001e
 8000e78:	08009bcc 	.word	0x08009bcc
 8000e7c:	00000000 	.word	0x00000000

08000e80 <secondScreen>:
void secondScreen(bool status, bool isEdit){
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af02      	add	r7, sp, #8
 8000e86:	4603      	mov	r3, r0
 8000e88:	460a      	mov	r2, r1
 8000e8a:	71fb      	strb	r3, [r7, #7]
 8000e8c:	4613      	mov	r3, r2
 8000e8e:	71bb      	strb	r3, [r7, #6]
	if(prevSecondNum != secondNum || isEdit == true){
 8000e90:	4b45      	ldr	r3, [pc, #276]	; (8000fa8 <secondScreen+0x128>)
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	4b45      	ldr	r3, [pc, #276]	; (8000fac <secondScreen+0x12c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d102      	bne.n	8000ea2 <secondScreen+0x22>
 8000e9c:	79bb      	ldrb	r3, [r7, #6]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d074      	beq.n	8000f8c <secondScreen+0x10c>
		if(status == true){
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d038      	beq.n	8000f1a <secondScreen+0x9a>
			sprintf(Temp_Buffer_text, "%02d", (int)secondNum);
 8000ea8:	4b40      	ldr	r3, [pc, #256]	; (8000fac <secondScreen+0x12c>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	461a      	mov	r2, r3
 8000eae:	4940      	ldr	r1, [pc, #256]	; (8000fb0 <secondScreen+0x130>)
 8000eb0:	4840      	ldr	r0, [pc, #256]	; (8000fb4 <secondScreen+0x134>)
 8000eb2:	f006 fcb7 	bl	8007824 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, maxWidth*0.90 + offsetWidth, maxHeight*0.42, WHITE, 2, BLACK);
 8000eb6:	4b40      	ldr	r3, [pc, #256]	; (8000fb8 <secondScreen+0x138>)
 8000eb8:	881b      	ldrh	r3, [r3, #0]
 8000eba:	ee07 3a90 	vmov	s15, r3
 8000ebe:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ec2:	ed9f 6b35 	vldr	d6, [pc, #212]	; 8000f98 <secondScreen+0x118>
 8000ec6:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000eca:	4b3c      	ldr	r3, [pc, #240]	; (8000fbc <secondScreen+0x13c>)
 8000ecc:	881b      	ldrh	r3, [r3, #0]
 8000ece:	ee07 3a90 	vmov	s15, r3
 8000ed2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ed6:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000eda:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000ede:	edc7 7a00 	vstr	s15, [r7]
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	b2d9      	uxtb	r1, r3
 8000ee6:	4b36      	ldr	r3, [pc, #216]	; (8000fc0 <secondScreen+0x140>)
 8000ee8:	881b      	ldrh	r3, [r3, #0]
 8000eea:	ee07 3a90 	vmov	s15, r3
 8000eee:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ef2:	ed9f 6b2b 	vldr	d6, [pc, #172]	; 8000fa0 <secondScreen+0x120>
 8000ef6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000efa:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000efe:	edc7 7a00 	vstr	s15, [r7]
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	b2da      	uxtb	r2, r3
 8000f06:	2300      	movs	r3, #0
 8000f08:	9301      	str	r3, [sp, #4]
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	9300      	str	r3, [sp, #0]
 8000f0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f12:	4828      	ldr	r0, [pc, #160]	; (8000fb4 <secondScreen+0x134>)
 8000f14:	f001 fb42 	bl	800259c <ILI9341_Draw_Text>
 8000f18:	e034      	b.n	8000f84 <secondScreen+0x104>
		}else{
			sprintf(Temp_Buffer_text, "  ");
 8000f1a:	492a      	ldr	r1, [pc, #168]	; (8000fc4 <secondScreen+0x144>)
 8000f1c:	4825      	ldr	r0, [pc, #148]	; (8000fb4 <secondScreen+0x134>)
 8000f1e:	f006 fc81 	bl	8007824 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, maxWidth*0.90 + offsetWidth, maxHeight*0.42, WHITE, 2, BLACK);
 8000f22:	4b25      	ldr	r3, [pc, #148]	; (8000fb8 <secondScreen+0x138>)
 8000f24:	881b      	ldrh	r3, [r3, #0]
 8000f26:	ee07 3a90 	vmov	s15, r3
 8000f2a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f2e:	ed9f 6b1a 	vldr	d6, [pc, #104]	; 8000f98 <secondScreen+0x118>
 8000f32:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000f36:	4b21      	ldr	r3, [pc, #132]	; (8000fbc <secondScreen+0x13c>)
 8000f38:	881b      	ldrh	r3, [r3, #0]
 8000f3a:	ee07 3a90 	vmov	s15, r3
 8000f3e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f42:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000f46:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000f4a:	edc7 7a00 	vstr	s15, [r7]
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	b2d9      	uxtb	r1, r3
 8000f52:	4b1b      	ldr	r3, [pc, #108]	; (8000fc0 <secondScreen+0x140>)
 8000f54:	881b      	ldrh	r3, [r3, #0]
 8000f56:	ee07 3a90 	vmov	s15, r3
 8000f5a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f5e:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8000fa0 <secondScreen+0x120>
 8000f62:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f66:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000f6a:	edc7 7a00 	vstr	s15, [r7]
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	2300      	movs	r3, #0
 8000f74:	9301      	str	r3, [sp, #4]
 8000f76:	2302      	movs	r3, #2
 8000f78:	9300      	str	r3, [sp, #0]
 8000f7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f7e:	480d      	ldr	r0, [pc, #52]	; (8000fb4 <secondScreen+0x134>)
 8000f80:	f001 fb0c 	bl	800259c <ILI9341_Draw_Text>
		}
		prevSecondNum = secondNum;
 8000f84:	4b09      	ldr	r3, [pc, #36]	; (8000fac <secondScreen+0x12c>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a07      	ldr	r2, [pc, #28]	; (8000fa8 <secondScreen+0x128>)
 8000f8a:	6013      	str	r3, [r2, #0]
	}
}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	f3af 8000 	nop.w
 8000f98:	cccccccd 	.word	0xcccccccd
 8000f9c:	3feccccc 	.word	0x3feccccc
 8000fa0:	ae147ae1 	.word	0xae147ae1
 8000fa4:	3fdae147 	.word	0x3fdae147
 8000fa8:	2000000c 	.word	0x2000000c
 8000fac:	20000000 	.word	0x20000000
 8000fb0:	08009bc4 	.word	0x08009bc4
 8000fb4:	200002d8 	.word	0x200002d8
 8000fb8:	2000001a 	.word	0x2000001a
 8000fbc:	2000001c 	.word	0x2000001c
 8000fc0:	2000001e 	.word	0x2000001e
 8000fc4:	08009bcc 	.word	0x08009bcc

08000fc8 <displayClockScreen>:

void displayClockScreen(){
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0

	if(halfsecondState == false){ // colon behaviour
 8000fcc:	4b0d      	ldr	r3, [pc, #52]	; (8001004 <displayClockScreen+0x3c>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	f083 0301 	eor.w	r3, r3, #1
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d003      	beq.n	8000fe2 <displayClockScreen+0x1a>
		colonScreen(true);
 8000fda:	2001      	movs	r0, #1
 8000fdc:	f7ff fe74 	bl	8000cc8 <colonScreen>
 8000fe0:	e002      	b.n	8000fe8 <displayClockScreen+0x20>
	}else{
		colonScreen(false);
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f7ff fe70 	bl	8000cc8 <colonScreen>
	}

	secondScreen(true,false);
 8000fe8:	2100      	movs	r1, #0
 8000fea:	2001      	movs	r0, #1
 8000fec:	f7ff ff48 	bl	8000e80 <secondScreen>
	minuteScreen(true,false);
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	2001      	movs	r0, #1
 8000ff4:	f7ff fecc 	bl	8000d90 <minuteScreen>
	hourScreen(true,false);
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	2001      	movs	r0, #1
 8000ffc:	f7ff fdec 	bl	8000bd8 <hourScreen>
}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20000018 	.word	0x20000018

08001008 <editHourScreen>:

void editHourScreen(){
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0

	colonScreen(true);
 800100c:	2001      	movs	r0, #1
 800100e:	f7ff fe5b 	bl	8000cc8 <colonScreen>
	minuteScreen(true,false);
 8001012:	2100      	movs	r1, #0
 8001014:	2001      	movs	r0, #1
 8001016:	f7ff febb 	bl	8000d90 <minuteScreen>
	secondScreen(true,false);
 800101a:	2100      	movs	r1, #0
 800101c:	2001      	movs	r0, #1
 800101e:	f7ff ff2f 	bl	8000e80 <secondScreen>

	if(halfsecondState == false){ // hour
 8001022:	4b09      	ldr	r3, [pc, #36]	; (8001048 <editHourScreen+0x40>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	f083 0301 	eor.w	r3, r3, #1
 800102a:	b2db      	uxtb	r3, r3
 800102c:	2b00      	cmp	r3, #0
 800102e:	d004      	beq.n	800103a <editHourScreen+0x32>
		hourScreen(false,true);
 8001030:	2101      	movs	r1, #1
 8001032:	2000      	movs	r0, #0
 8001034:	f7ff fdd0 	bl	8000bd8 <hourScreen>
	}else{
		hourScreen(true,true);
	}

}
 8001038:	e003      	b.n	8001042 <editHourScreen+0x3a>
		hourScreen(true,true);
 800103a:	2101      	movs	r1, #1
 800103c:	2001      	movs	r0, #1
 800103e:	f7ff fdcb 	bl	8000bd8 <hourScreen>
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20000018 	.word	0x20000018

0800104c <editMinuteScreen>:
void editMinuteScreen(){
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0

	colonScreen(true);
 8001050:	2001      	movs	r0, #1
 8001052:	f7ff fe39 	bl	8000cc8 <colonScreen>
	hourScreen(true,false);
 8001056:	2100      	movs	r1, #0
 8001058:	2001      	movs	r0, #1
 800105a:	f7ff fdbd 	bl	8000bd8 <hourScreen>
	secondScreen(true,false);
 800105e:	2100      	movs	r1, #0
 8001060:	2001      	movs	r0, #1
 8001062:	f7ff ff0d 	bl	8000e80 <secondScreen>

	if(halfsecondState == false){ //minute
 8001066:	4b09      	ldr	r3, [pc, #36]	; (800108c <editMinuteScreen+0x40>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	f083 0301 	eor.w	r3, r3, #1
 800106e:	b2db      	uxtb	r3, r3
 8001070:	2b00      	cmp	r3, #0
 8001072:	d004      	beq.n	800107e <editMinuteScreen+0x32>
		minuteScreen(false,true);
 8001074:	2101      	movs	r1, #1
 8001076:	2000      	movs	r0, #0
 8001078:	f7ff fe8a 	bl	8000d90 <minuteScreen>
	}else{
		minuteScreen(true,true);
	}

}
 800107c:	e003      	b.n	8001086 <editMinuteScreen+0x3a>
		minuteScreen(true,true);
 800107e:	2101      	movs	r1, #1
 8001080:	2001      	movs	r0, #1
 8001082:	f7ff fe85 	bl	8000d90 <minuteScreen>
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000018 	.word	0x20000018

08001090 <editSecondScreen>:
void editSecondScreen(){
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0

	colonScreen(true);
 8001094:	2001      	movs	r0, #1
 8001096:	f7ff fe17 	bl	8000cc8 <colonScreen>
	hourScreen(true,false);
 800109a:	2100      	movs	r1, #0
 800109c:	2001      	movs	r0, #1
 800109e:	f7ff fd9b 	bl	8000bd8 <hourScreen>
	minuteScreen(true,false);
 80010a2:	2100      	movs	r1, #0
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff fe73 	bl	8000d90 <minuteScreen>

	if(halfsecondState == false){  //second
 80010aa:	4b09      	ldr	r3, [pc, #36]	; (80010d0 <editSecondScreen+0x40>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	f083 0301 	eor.w	r3, r3, #1
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d004      	beq.n	80010c2 <editSecondScreen+0x32>
		secondScreen(false,true);
 80010b8:	2101      	movs	r1, #1
 80010ba:	2000      	movs	r0, #0
 80010bc:	f7ff fee0 	bl	8000e80 <secondScreen>
	}else{
		secondScreen(true,true);
	}

}
 80010c0:	e003      	b.n	80010ca <editSecondScreen+0x3a>
		secondScreen(true,true);
 80010c2:	2101      	movs	r1, #1
 80010c4:	2001      	movs	r0, #1
 80010c6:	f7ff fedb 	bl	8000e80 <secondScreen>
}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20000018 	.word	0x20000018
 80010d4:	00000000 	.word	0x00000000

080010d8 <bottomBarScreen>:

void bottomBarScreen(){
 80010d8:	b590      	push	{r4, r7, lr}
 80010da:	b087      	sub	sp, #28
 80010dc:	af02      	add	r7, sp, #8

	uint8_t size = 2;
 80010de:	2302      	movs	r3, #2
 80010e0:	73fb      	strb	r3, [r7, #15]
	//uint16_t maxWidthFull = 320;
	uint8_t bottomHeight = maxHeight*0.87;
 80010e2:	4bb3      	ldr	r3, [pc, #716]	; (80013b0 <bottomBarScreen+0x2d8>)
 80010e4:	881b      	ldrh	r3, [r3, #0]
 80010e6:	ee07 3a90 	vmov	s15, r3
 80010ea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80010ee:	ed9f 6baa 	vldr	d6, [pc, #680]	; 8001398 <bottomBarScreen+0x2c0>
 80010f2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80010f6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80010fa:	edc7 7a01 	vstr	s15, [r7, #4]
 80010fe:	793b      	ldrb	r3, [r7, #4]
 8001100:	73bb      	strb	r3, [r7, #14]
	uint8_t bottomWidth1 = maxWidth*0+51;
 8001102:	2333      	movs	r3, #51	; 0x33
 8001104:	737b      	strb	r3, [r7, #13]
	uint8_t bottomWidth2 = maxWidth*0.25+51;
 8001106:	4bab      	ldr	r3, [pc, #684]	; (80013b4 <bottomBarScreen+0x2dc>)
 8001108:	881b      	ldrh	r3, [r3, #0]
 800110a:	ee07 3a90 	vmov	s15, r3
 800110e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001112:	eeb5 6b00 	vmov.f64	d6, #80	; 0x3e800000  0.250
 8001116:	ee27 7b06 	vmul.f64	d7, d7, d6
 800111a:	ed9f 6ba1 	vldr	d6, [pc, #644]	; 80013a0 <bottomBarScreen+0x2c8>
 800111e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001122:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001126:	edc7 7a01 	vstr	s15, [r7, #4]
 800112a:	793b      	ldrb	r3, [r7, #4]
 800112c:	733b      	strb	r3, [r7, #12]
	uint8_t bottomWidth3 = maxWidth*0.50+51;
 800112e:	4ba1      	ldr	r3, [pc, #644]	; (80013b4 <bottomBarScreen+0x2dc>)
 8001130:	881b      	ldrh	r3, [r3, #0]
 8001132:	ee07 3a90 	vmov	s15, r3
 8001136:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800113a:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800113e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001142:	ed9f 6b97 	vldr	d6, [pc, #604]	; 80013a0 <bottomBarScreen+0x2c8>
 8001146:	ee37 7b06 	vadd.f64	d7, d7, d6
 800114a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800114e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001152:	793b      	ldrb	r3, [r7, #4]
 8001154:	72fb      	strb	r3, [r7, #11]
	uint8_t bottomWidth4 = maxWidth*0.75+51;
 8001156:	4b97      	ldr	r3, [pc, #604]	; (80013b4 <bottomBarScreen+0x2dc>)
 8001158:	881b      	ldrh	r3, [r3, #0]
 800115a:	ee07 3a90 	vmov	s15, r3
 800115e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001162:	eeb6 6b08 	vmov.f64	d6, #104	; 0x3f400000  0.750
 8001166:	ee27 7b06 	vmul.f64	d7, d7, d6
 800116a:	ed9f 6b8d 	vldr	d6, [pc, #564]	; 80013a0 <bottomBarScreen+0x2c8>
 800116e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001172:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001176:	edc7 7a01 	vstr	s15, [r7, #4]
 800117a:	793b      	ldrb	r3, [r7, #4]
 800117c:	72bb      	strb	r3, [r7, #10]
	uint8_t bottomWidth = 55;
 800117e:	2337      	movs	r3, #55	; 0x37
 8001180:	727b      	strb	r3, [r7, #9]

	ILI9341_Draw_Filled_Rectangle_Coord(bottomWidth1, bottomHeight, bottomWidth1+bottomWidth, maxHeight, RED);
 8001182:	7b7b      	ldrb	r3, [r7, #13]
 8001184:	b298      	uxth	r0, r3
 8001186:	7bbb      	ldrb	r3, [r7, #14]
 8001188:	b299      	uxth	r1, r3
 800118a:	7b7b      	ldrb	r3, [r7, #13]
 800118c:	b29a      	uxth	r2, r3
 800118e:	7a7b      	ldrb	r3, [r7, #9]
 8001190:	b29b      	uxth	r3, r3
 8001192:	4413      	add	r3, r2
 8001194:	b29a      	uxth	r2, r3
 8001196:	4b86      	ldr	r3, [pc, #536]	; (80013b0 <bottomBarScreen+0x2d8>)
 8001198:	881b      	ldrh	r3, [r3, #0]
 800119a:	f44f 4478 	mov.w	r4, #63488	; 0xf800
 800119e:	9400      	str	r4, [sp, #0]
 80011a0:	f001 f901 	bl	80023a6 <ILI9341_Draw_Filled_Rectangle_Coord>
	ILI9341_Draw_Filled_Rectangle_Coord(bottomWidth2, bottomHeight, bottomWidth2+bottomWidth, maxHeight, YELLOW);
 80011a4:	7b3b      	ldrb	r3, [r7, #12]
 80011a6:	b298      	uxth	r0, r3
 80011a8:	7bbb      	ldrb	r3, [r7, #14]
 80011aa:	b299      	uxth	r1, r3
 80011ac:	7b3b      	ldrb	r3, [r7, #12]
 80011ae:	b29a      	uxth	r2, r3
 80011b0:	7a7b      	ldrb	r3, [r7, #9]
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	4413      	add	r3, r2
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	4b7d      	ldr	r3, [pc, #500]	; (80013b0 <bottomBarScreen+0x2d8>)
 80011ba:	881b      	ldrh	r3, [r3, #0]
 80011bc:	f64f 74e0 	movw	r4, #65504	; 0xffe0
 80011c0:	9400      	str	r4, [sp, #0]
 80011c2:	f001 f8f0 	bl	80023a6 <ILI9341_Draw_Filled_Rectangle_Coord>
	ILI9341_Draw_Filled_Rectangle_Coord(bottomWidth3, bottomHeight, bottomWidth3+bottomWidth, maxHeight, CYAN);
 80011c6:	7afb      	ldrb	r3, [r7, #11]
 80011c8:	b298      	uxth	r0, r3
 80011ca:	7bbb      	ldrb	r3, [r7, #14]
 80011cc:	b299      	uxth	r1, r3
 80011ce:	7afb      	ldrb	r3, [r7, #11]
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	7a7b      	ldrb	r3, [r7, #9]
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	4413      	add	r3, r2
 80011d8:	b29a      	uxth	r2, r3
 80011da:	4b75      	ldr	r3, [pc, #468]	; (80013b0 <bottomBarScreen+0x2d8>)
 80011dc:	881b      	ldrh	r3, [r3, #0]
 80011de:	f240 74ff 	movw	r4, #2047	; 0x7ff
 80011e2:	9400      	str	r4, [sp, #0]
 80011e4:	f001 f8df 	bl	80023a6 <ILI9341_Draw_Filled_Rectangle_Coord>
	ILI9341_Draw_Filled_Rectangle_Coord(bottomWidth4, bottomHeight, bottomWidth4+bottomWidth, maxHeight, GREEN);
 80011e8:	7abb      	ldrb	r3, [r7, #10]
 80011ea:	b298      	uxth	r0, r3
 80011ec:	7bbb      	ldrb	r3, [r7, #14]
 80011ee:	b299      	uxth	r1, r3
 80011f0:	7abb      	ldrb	r3, [r7, #10]
 80011f2:	b29a      	uxth	r2, r3
 80011f4:	7a7b      	ldrb	r3, [r7, #9]
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	4413      	add	r3, r2
 80011fa:	b29a      	uxth	r2, r3
 80011fc:	4b6c      	ldr	r3, [pc, #432]	; (80013b0 <bottomBarScreen+0x2d8>)
 80011fe:	881b      	ldrh	r3, [r3, #0]
 8001200:	f44f 64fc 	mov.w	r4, #2016	; 0x7e0
 8001204:	9400      	str	r4, [sp, #0]
 8001206:	f001 f8ce 	bl	80023a6 <ILI9341_Draw_Filled_Rectangle_Coord>

	sprintf(Temp_Buffer_text, "MOD");
 800120a:	496b      	ldr	r1, [pc, #428]	; (80013b8 <bottomBarScreen+0x2e0>)
 800120c:	486b      	ldr	r0, [pc, #428]	; (80013bc <bottomBarScreen+0x2e4>)
 800120e:	f006 fb09 	bl	8007824 <siprintf>
	ILI9341_Draw_Text(Temp_Buffer_text, maxWidth*0 + offsetWidth, maxHeight*0.9, BLACK, size, RED);
 8001212:	4b6b      	ldr	r3, [pc, #428]	; (80013c0 <bottomBarScreen+0x2e8>)
 8001214:	881b      	ldrh	r3, [r3, #0]
 8001216:	b2d9      	uxtb	r1, r3
 8001218:	4b65      	ldr	r3, [pc, #404]	; (80013b0 <bottomBarScreen+0x2d8>)
 800121a:	881b      	ldrh	r3, [r3, #0]
 800121c:	ee07 3a90 	vmov	s15, r3
 8001220:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001224:	ed9f 6b60 	vldr	d6, [pc, #384]	; 80013a8 <bottomBarScreen+0x2d0>
 8001228:	ee27 7b06 	vmul.f64	d7, d7, d6
 800122c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001230:	edc7 7a01 	vstr	s15, [r7, #4]
 8001234:	793b      	ldrb	r3, [r7, #4]
 8001236:	b2da      	uxtb	r2, r3
 8001238:	7bfb      	ldrb	r3, [r7, #15]
 800123a:	b29b      	uxth	r3, r3
 800123c:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8001240:	9001      	str	r0, [sp, #4]
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	2300      	movs	r3, #0
 8001246:	485d      	ldr	r0, [pc, #372]	; (80013bc <bottomBarScreen+0x2e4>)
 8001248:	f001 f9a8 	bl	800259c <ILI9341_Draw_Text>

	sprintf(Temp_Buffer_text, "ADJ");
 800124c:	495d      	ldr	r1, [pc, #372]	; (80013c4 <bottomBarScreen+0x2ec>)
 800124e:	485b      	ldr	r0, [pc, #364]	; (80013bc <bottomBarScreen+0x2e4>)
 8001250:	f006 fae8 	bl	8007824 <siprintf>
	ILI9341_Draw_Text(Temp_Buffer_text, maxWidth*0.25 + offsetWidth, maxHeight*0.9, BLACK, size, YELLOW);
 8001254:	4b57      	ldr	r3, [pc, #348]	; (80013b4 <bottomBarScreen+0x2dc>)
 8001256:	881b      	ldrh	r3, [r3, #0]
 8001258:	ee07 3a90 	vmov	s15, r3
 800125c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001260:	eeb5 6b00 	vmov.f64	d6, #80	; 0x3e800000  0.250
 8001264:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001268:	4b55      	ldr	r3, [pc, #340]	; (80013c0 <bottomBarScreen+0x2e8>)
 800126a:	881b      	ldrh	r3, [r3, #0]
 800126c:	ee07 3a90 	vmov	s15, r3
 8001270:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001274:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001278:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800127c:	edc7 7a01 	vstr	s15, [r7, #4]
 8001280:	793b      	ldrb	r3, [r7, #4]
 8001282:	b2d9      	uxtb	r1, r3
 8001284:	4b4a      	ldr	r3, [pc, #296]	; (80013b0 <bottomBarScreen+0x2d8>)
 8001286:	881b      	ldrh	r3, [r3, #0]
 8001288:	ee07 3a90 	vmov	s15, r3
 800128c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001290:	ed9f 6b45 	vldr	d6, [pc, #276]	; 80013a8 <bottomBarScreen+0x2d0>
 8001294:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001298:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800129c:	edc7 7a01 	vstr	s15, [r7, #4]
 80012a0:	793b      	ldrb	r3, [r7, #4]
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 80012ac:	9001      	str	r0, [sp, #4]
 80012ae:	9300      	str	r3, [sp, #0]
 80012b0:	2300      	movs	r3, #0
 80012b2:	4842      	ldr	r0, [pc, #264]	; (80013bc <bottomBarScreen+0x2e4>)
 80012b4:	f001 f972 	bl	800259c <ILI9341_Draw_Text>

	sprintf(Temp_Buffer_text, "FWD");
 80012b8:	4943      	ldr	r1, [pc, #268]	; (80013c8 <bottomBarScreen+0x2f0>)
 80012ba:	4840      	ldr	r0, [pc, #256]	; (80013bc <bottomBarScreen+0x2e4>)
 80012bc:	f006 fab2 	bl	8007824 <siprintf>
	ILI9341_Draw_Text(Temp_Buffer_text, maxWidth*0.5 + offsetWidth, maxHeight*0.9, BLACK, size, CYAN);
 80012c0:	4b3c      	ldr	r3, [pc, #240]	; (80013b4 <bottomBarScreen+0x2dc>)
 80012c2:	881b      	ldrh	r3, [r3, #0]
 80012c4:	ee07 3a90 	vmov	s15, r3
 80012c8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80012cc:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 80012d0:	ee27 6b06 	vmul.f64	d6, d7, d6
 80012d4:	4b3a      	ldr	r3, [pc, #232]	; (80013c0 <bottomBarScreen+0x2e8>)
 80012d6:	881b      	ldrh	r3, [r3, #0]
 80012d8:	ee07 3a90 	vmov	s15, r3
 80012dc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80012e0:	ee36 7b07 	vadd.f64	d7, d6, d7
 80012e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80012e8:	edc7 7a01 	vstr	s15, [r7, #4]
 80012ec:	793b      	ldrb	r3, [r7, #4]
 80012ee:	b2d9      	uxtb	r1, r3
 80012f0:	4b2f      	ldr	r3, [pc, #188]	; (80013b0 <bottomBarScreen+0x2d8>)
 80012f2:	881b      	ldrh	r3, [r3, #0]
 80012f4:	ee07 3a90 	vmov	s15, r3
 80012f8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80012fc:	ed9f 6b2a 	vldr	d6, [pc, #168]	; 80013a8 <bottomBarScreen+0x2d0>
 8001300:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001304:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001308:	edc7 7a01 	vstr	s15, [r7, #4]
 800130c:	793b      	ldrb	r3, [r7, #4]
 800130e:	b2da      	uxtb	r2, r3
 8001310:	7bfb      	ldrb	r3, [r7, #15]
 8001312:	b29b      	uxth	r3, r3
 8001314:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8001318:	9001      	str	r0, [sp, #4]
 800131a:	9300      	str	r3, [sp, #0]
 800131c:	2300      	movs	r3, #0
 800131e:	4827      	ldr	r0, [pc, #156]	; (80013bc <bottomBarScreen+0x2e4>)
 8001320:	f001 f93c 	bl	800259c <ILI9341_Draw_Text>

	sprintf(Temp_Buffer_text, "BWD");
 8001324:	4929      	ldr	r1, [pc, #164]	; (80013cc <bottomBarScreen+0x2f4>)
 8001326:	4825      	ldr	r0, [pc, #148]	; (80013bc <bottomBarScreen+0x2e4>)
 8001328:	f006 fa7c 	bl	8007824 <siprintf>
	ILI9341_Draw_Text(Temp_Buffer_text, maxWidth*0.75 + offsetWidth, maxHeight*0.9, BLACK, size, GREEN);
 800132c:	4b21      	ldr	r3, [pc, #132]	; (80013b4 <bottomBarScreen+0x2dc>)
 800132e:	881b      	ldrh	r3, [r3, #0]
 8001330:	ee07 3a90 	vmov	s15, r3
 8001334:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001338:	eeb6 6b08 	vmov.f64	d6, #104	; 0x3f400000  0.750
 800133c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001340:	4b1f      	ldr	r3, [pc, #124]	; (80013c0 <bottomBarScreen+0x2e8>)
 8001342:	881b      	ldrh	r3, [r3, #0]
 8001344:	ee07 3a90 	vmov	s15, r3
 8001348:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800134c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001350:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001354:	edc7 7a01 	vstr	s15, [r7, #4]
 8001358:	793b      	ldrb	r3, [r7, #4]
 800135a:	b2d9      	uxtb	r1, r3
 800135c:	4b14      	ldr	r3, [pc, #80]	; (80013b0 <bottomBarScreen+0x2d8>)
 800135e:	881b      	ldrh	r3, [r3, #0]
 8001360:	ee07 3a90 	vmov	s15, r3
 8001364:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001368:	ed9f 6b0f 	vldr	d6, [pc, #60]	; 80013a8 <bottomBarScreen+0x2d0>
 800136c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001370:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001374:	edc7 7a01 	vstr	s15, [r7, #4]
 8001378:	793b      	ldrb	r3, [r7, #4]
 800137a:	b2da      	uxtb	r2, r3
 800137c:	7bfb      	ldrb	r3, [r7, #15]
 800137e:	b29b      	uxth	r3, r3
 8001380:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8001384:	9001      	str	r0, [sp, #4]
 8001386:	9300      	str	r3, [sp, #0]
 8001388:	2300      	movs	r3, #0
 800138a:	480c      	ldr	r0, [pc, #48]	; (80013bc <bottomBarScreen+0x2e4>)
 800138c:	f001 f906 	bl	800259c <ILI9341_Draw_Text>

}
 8001390:	bf00      	nop
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	bd90      	pop	{r4, r7, pc}
 8001398:	3d70a3d7 	.word	0x3d70a3d7
 800139c:	3febd70a 	.word	0x3febd70a
 80013a0:	00000000 	.word	0x00000000
 80013a4:	40498000 	.word	0x40498000
 80013a8:	cccccccd 	.word	0xcccccccd
 80013ac:	3feccccc 	.word	0x3feccccc
 80013b0:	2000001e 	.word	0x2000001e
 80013b4:	2000001a 	.word	0x2000001a
 80013b8:	08009bd8 	.word	0x08009bd8
 80013bc:	200002d8 	.word	0x200002d8
 80013c0:	2000001c 	.word	0x2000001c
 80013c4:	08009bdc 	.word	0x08009bdc
 80013c8:	08009be0 	.word	0x08009be0
 80013cc:	08009be4 	.word	0x08009be4

080013d0 <buzzerSound>:

void buzzerSound(){
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
	  htim3.Instance -> CCR1 = (1000-1) * 0.5;
 80013d4:	4b08      	ldr	r3, [pc, #32]	; (80013f8 <buzzerSound+0x28>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f240 12f3 	movw	r2, #499	; 0x1f3
 80013dc:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80013de:	2100      	movs	r1, #0
 80013e0:	4805      	ldr	r0, [pc, #20]	; (80013f8 <buzzerSound+0x28>)
 80013e2:	f003 fff3 	bl	80053cc <HAL_TIM_PWM_Start>
	  HAL_Delay(70);
 80013e6:	2046      	movs	r0, #70	; 0x46
 80013e8:	f001 fda6 	bl	8002f38 <HAL_Delay>
	  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 80013ec:	2100      	movs	r1, #0
 80013ee:	4802      	ldr	r0, [pc, #8]	; (80013f8 <buzzerSound+0x28>)
 80013f0:	f004 f8e6 	bl	80055c0 <HAL_TIM_PWM_Stop>
}
 80013f4:	bf00      	nop
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	20000374 	.word	0x20000374

080013fc <assignmentTwo>:

char str[50];
uint8_t cmdBuffer[3];
uint8_t dataBuffer[8];

void assignmentTwo(){
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0

	calculationClock(millisecond);
 8001400:	4b25      	ldr	r3, [pc, #148]	; (8001498 <assignmentTwo+0x9c>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff fb2d 	bl	8000a64 <calculationClock>

	if(prevMode != mode || prevModeEdit != modeEdit){
 800140a:	4b24      	ldr	r3, [pc, #144]	; (800149c <assignmentTwo+0xa0>)
 800140c:	881a      	ldrh	r2, [r3, #0]
 800140e:	4b24      	ldr	r3, [pc, #144]	; (80014a0 <assignmentTwo+0xa4>)
 8001410:	881b      	ldrh	r3, [r3, #0]
 8001412:	429a      	cmp	r2, r3
 8001414:	d105      	bne.n	8001422 <assignmentTwo+0x26>
 8001416:	4b23      	ldr	r3, [pc, #140]	; (80014a4 <assignmentTwo+0xa8>)
 8001418:	881a      	ldrh	r2, [r3, #0]
 800141a:	4b23      	ldr	r3, [pc, #140]	; (80014a8 <assignmentTwo+0xac>)
 800141c:	881b      	ldrh	r3, [r3, #0]
 800141e:	429a      	cmp	r2, r3
 8001420:	d005      	beq.n	800142e <assignmentTwo+0x32>
		prevModeEdit = modeEdit;
 8001422:	4b21      	ldr	r3, [pc, #132]	; (80014a8 <assignmentTwo+0xac>)
 8001424:	881a      	ldrh	r2, [r3, #0]
 8001426:	4b1f      	ldr	r3, [pc, #124]	; (80014a4 <assignmentTwo+0xa8>)
 8001428:	801a      	strh	r2, [r3, #0]
		resetPrevNum();
 800142a:	f7ff fbbb 	bl	8000ba4 <resetPrevNum>
	}
	if(prevMode != mode){
 800142e:	4b1b      	ldr	r3, [pc, #108]	; (800149c <assignmentTwo+0xa0>)
 8001430:	881a      	ldrh	r2, [r3, #0]
 8001432:	4b1b      	ldr	r3, [pc, #108]	; (80014a0 <assignmentTwo+0xa4>)
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	429a      	cmp	r2, r3
 8001438:	d00b      	beq.n	8001452 <assignmentTwo+0x56>
		prevMode = mode;
 800143a:	4b19      	ldr	r3, [pc, #100]	; (80014a0 <assignmentTwo+0xa4>)
 800143c:	881a      	ldrh	r2, [r3, #0]
 800143e:	4b17      	ldr	r3, [pc, #92]	; (800149c <assignmentTwo+0xa0>)
 8001440:	801a      	strh	r2, [r3, #0]
		setHorizontalScreen(BLACK);
 8001442:	2000      	movs	r0, #0
 8001444:	f7ff fafe 	bl	8000a44 <setHorizontalScreen>
		initialState = false;
 8001448:	4b18      	ldr	r3, [pc, #96]	; (80014ac <assignmentTwo+0xb0>)
 800144a:	2200      	movs	r2, #0
 800144c:	701a      	strb	r2, [r3, #0]
		bottomBarScreen();
 800144e:	f7ff fe43 	bl	80010d8 <bottomBarScreen>
	}


	if(mode == 0){
 8001452:	4b13      	ldr	r3, [pc, #76]	; (80014a0 <assignmentTwo+0xa4>)
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d104      	bne.n	8001464 <assignmentTwo+0x68>
		topBarScreen();
 800145a:	f7ff fb51 	bl	8000b00 <topBarScreen>
		displayClockScreen();
 800145e:	f7ff fdb3 	bl	8000fc8 <displayClockScreen>
	//Test huart1 UART PB6 TX - PB15 RX
//	sprintf(Temp_Buffer_text, "AA");
//	HAL_UART_Transmit(&huart1, (uint8_t*) Temp_Buffer_text, strlen(Temp_Buffer_text), 1000);


}
 8001462:	e017      	b.n	8001494 <assignmentTwo+0x98>
	}else if(mode == 100){ // Adjust time
 8001464:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <assignmentTwo+0xa4>)
 8001466:	881b      	ldrh	r3, [r3, #0]
 8001468:	2b64      	cmp	r3, #100	; 0x64
 800146a:	d113      	bne.n	8001494 <assignmentTwo+0x98>
		if(modeEdit == 1){
 800146c:	4b0e      	ldr	r3, [pc, #56]	; (80014a8 <assignmentTwo+0xac>)
 800146e:	881b      	ldrh	r3, [r3, #0]
 8001470:	2b01      	cmp	r3, #1
 8001472:	d102      	bne.n	800147a <assignmentTwo+0x7e>
			editHourScreen();
 8001474:	f7ff fdc8 	bl	8001008 <editHourScreen>
}
 8001478:	e00c      	b.n	8001494 <assignmentTwo+0x98>
		}else if(modeEdit == 2){
 800147a:	4b0b      	ldr	r3, [pc, #44]	; (80014a8 <assignmentTwo+0xac>)
 800147c:	881b      	ldrh	r3, [r3, #0]
 800147e:	2b02      	cmp	r3, #2
 8001480:	d102      	bne.n	8001488 <assignmentTwo+0x8c>
			editMinuteScreen();
 8001482:	f7ff fde3 	bl	800104c <editMinuteScreen>
}
 8001486:	e005      	b.n	8001494 <assignmentTwo+0x98>
		}else if(modeEdit == 3){
 8001488:	4b07      	ldr	r3, [pc, #28]	; (80014a8 <assignmentTwo+0xac>)
 800148a:	881b      	ldrh	r3, [r3, #0]
 800148c:	2b03      	cmp	r3, #3
 800148e:	d101      	bne.n	8001494 <assignmentTwo+0x98>
			editSecondScreen();
 8001490:	f7ff fdfe 	bl	8001090 <editSecondScreen>
}
 8001494:	bf00      	nop
 8001496:	bd80      	pop	{r7, pc}
 8001498:	20000224 	.word	0x20000224
 800149c:	20000022 	.word	0x20000022
 80014a0:	2000022e 	.word	0x2000022e
 80014a4:	20000024 	.word	0x20000024
 80014a8:	20000020 	.word	0x20000020
 80014ac:	2000022c 	.word	0x2000022c

080014b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 80014b4:	f7ff fa5c 	bl	8000970 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 80014b8:	f7ff fa80 	bl	80009bc <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014bc:	f001 fcd0 	bl	8002e60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014c0:	f000 fa20 	bl	8001904 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014c4:	f7ff f890 	bl	80005e8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80014c8:	f000 fe8c 	bl	80021e4 <MX_USART3_UART_Init>
  MX_SPI5_Init();
 80014cc:	f000 faee 	bl	8001aac <MX_SPI5_Init>
  MX_TIM1_Init();
 80014d0:	f000 fcb2 	bl	8001e38 <MX_TIM1_Init>
  MX_RNG_Init();
 80014d4:	f000 fab6 	bl	8001a44 <MX_RNG_Init>
  MX_I2C1_Init();
 80014d8:	f7ff f9c6 	bl	8000868 <MX_I2C1_Init>
  MX_TIM2_Init();
 80014dc:	f000 fd00 	bl	8001ee0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80014e0:	f000 fd4c 	bl	8001f7c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80014e4:	f000 fe4e 	bl	8002184 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  sprintf(str, "\n\rAM2320 I2C DEMO Starting . . .\n\r");
 80014e8:	4969      	ldr	r1, [pc, #420]	; (8001690 <main+0x1e0>)
 80014ea:	486a      	ldr	r0, [pc, #424]	; (8001694 <main+0x1e4>)
 80014ec:	f006 f99a 	bl	8007824 <siprintf>

  HAL_UART_Transmit(&huart3, (uint8_t*) str, strlen(str),200);
 80014f0:	4868      	ldr	r0, [pc, #416]	; (8001694 <main+0x1e4>)
 80014f2:	f7fe fea5 	bl	8000240 <strlen>
 80014f6:	4603      	mov	r3, r0
 80014f8:	b29a      	uxth	r2, r3
 80014fa:	23c8      	movs	r3, #200	; 0xc8
 80014fc:	4965      	ldr	r1, [pc, #404]	; (8001694 <main+0x1e4>)
 80014fe:	4866      	ldr	r0, [pc, #408]	; (8001698 <main+0x1e8>)
 8001500:	f005 f8be 	bl	8006680 <HAL_UART_Transmit>

  //Temp but not has code in here yet
  cmdBuffer[0] = 0x03;
 8001504:	4b65      	ldr	r3, [pc, #404]	; (800169c <main+0x1ec>)
 8001506:	2203      	movs	r2, #3
 8001508:	701a      	strb	r2, [r3, #0]
  cmdBuffer[1] = 0x00;
 800150a:	4b64      	ldr	r3, [pc, #400]	; (800169c <main+0x1ec>)
 800150c:	2200      	movs	r2, #0
 800150e:	705a      	strb	r2, [r3, #1]
  cmdBuffer[2] = 0x04;
 8001510:	4b62      	ldr	r3, [pc, #392]	; (800169c <main+0x1ec>)
 8001512:	2204      	movs	r2, #4
 8001514:	709a      	strb	r2, [r3, #2]

  //initial driver setup to drive ili9341
  ILI9341_Init();
 8001516:	f001 f99f 	bl	8002858 <ILI9341_Init>


  //Interrupt millisecond
  HAL_TIM_Base_Start_IT(&htim1);
 800151a:	4861      	ldr	r0, [pc, #388]	; (80016a0 <main+0x1f0>)
 800151c:	f003 fe7c 	bl	8005218 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8001520:	4860      	ldr	r0, [pc, #384]	; (80016a4 <main+0x1f4>)
 8001522:	f003 fe79 	bl	8005218 <HAL_TIM_Base_Start_IT>


  //Reset Screen
  setHorizontalScreen(BLACK);
 8001526:	2000      	movs	r0, #0
 8001528:	f7ff fa8c 	bl	8000a44 <setHorizontalScreen>
//	  char stringBuffer[30];
//	  sprintf(stringBuffer, "%d\r\n" , millisecond);
//	  HAL_UART_Transmit(&huart3, (uint8_t*) stringBuffer, strlen(stringBuffer), 200);


	  if(halfsecond == 1){  // interupt every 500 ms
 800152c:	4b5e      	ldr	r3, [pc, #376]	; (80016a8 <main+0x1f8>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d113      	bne.n	800155c <main+0xac>
		  halfsecondState = !halfsecondState; // check appearing of colon (:) in clock
 8001534:	4b5d      	ldr	r3, [pc, #372]	; (80016ac <main+0x1fc>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	2b00      	cmp	r3, #0
 800153a:	bf14      	ite	ne
 800153c:	2301      	movne	r3, #1
 800153e:	2300      	moveq	r3, #0
 8001540:	b2db      	uxtb	r3, r3
 8001542:	f083 0301 	eor.w	r3, r3, #1
 8001546:	b2db      	uxtb	r3, r3
 8001548:	f003 0301 	and.w	r3, r3, #1
 800154c:	b2da      	uxtb	r2, r3
 800154e:	4b57      	ldr	r3, [pc, #348]	; (80016ac <main+0x1fc>)
 8001550:	701a      	strb	r2, [r3, #0]
		  //displayClock(millisecond);
		  halfsecond = 0;
 8001552:	4b55      	ldr	r3, [pc, #340]	; (80016a8 <main+0x1f8>)
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
		  assignmentTwo();
 8001558:	f7ff ff50 	bl	80013fc <assignmentTwo>
	  }

	  pressButton1 = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_7); // pressButton1 is "true" when press, is "false" when not press
 800155c:	2180      	movs	r1, #128	; 0x80
 800155e:	4854      	ldr	r0, [pc, #336]	; (80016b0 <main+0x200>)
 8001560:	f001 ffcc 	bl	80034fc <HAL_GPIO_ReadPin>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	bf0c      	ite	eq
 800156a:	2301      	moveq	r3, #1
 800156c:	2300      	movne	r3, #0
 800156e:	b2da      	uxtb	r2, r3
 8001570:	4b50      	ldr	r3, [pc, #320]	; (80016b4 <main+0x204>)
 8001572:	701a      	strb	r2, [r3, #0]
	  pressButton2 = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_6); // pressButton1 is "true" when press, is "false" when not press
 8001574:	2140      	movs	r1, #64	; 0x40
 8001576:	484e      	ldr	r0, [pc, #312]	; (80016b0 <main+0x200>)
 8001578:	f001 ffc0 	bl	80034fc <HAL_GPIO_ReadPin>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	bf0c      	ite	eq
 8001582:	2301      	moveq	r3, #1
 8001584:	2300      	movne	r3, #0
 8001586:	b2da      	uxtb	r2, r3
 8001588:	4b4b      	ldr	r3, [pc, #300]	; (80016b8 <main+0x208>)
 800158a:	701a      	strb	r2, [r3, #0]
	  pressButton3 = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_5); // pressButton1 is "true" when press, is "false" when not press
 800158c:	2120      	movs	r1, #32
 800158e:	4848      	ldr	r0, [pc, #288]	; (80016b0 <main+0x200>)
 8001590:	f001 ffb4 	bl	80034fc <HAL_GPIO_ReadPin>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	bf0c      	ite	eq
 800159a:	2301      	moveq	r3, #1
 800159c:	2300      	movne	r3, #0
 800159e:	b2da      	uxtb	r2, r3
 80015a0:	4b46      	ldr	r3, [pc, #280]	; (80016bc <main+0x20c>)
 80015a2:	701a      	strb	r2, [r3, #0]
	  pressButton4 = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4); // pressButton1 is "true" when press, is "false" when not press
 80015a4:	2110      	movs	r1, #16
 80015a6:	4842      	ldr	r0, [pc, #264]	; (80016b0 <main+0x200>)
 80015a8:	f001 ffa8 	bl	80034fc <HAL_GPIO_ReadPin>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	bf0c      	ite	eq
 80015b2:	2301      	moveq	r3, #1
 80015b4:	2300      	movne	r3, #0
 80015b6:	b2da      	uxtb	r2, r3
 80015b8:	4b41      	ldr	r3, [pc, #260]	; (80016c0 <main+0x210>)
 80015ba:	701a      	strb	r2, [r3, #0]

	  pressButton1 = false;
 80015bc:	4b3d      	ldr	r3, [pc, #244]	; (80016b4 <main+0x204>)
 80015be:	2200      	movs	r2, #0
 80015c0:	701a      	strb	r2, [r3, #0]
	  pressButton2 = false;
 80015c2:	4b3d      	ldr	r3, [pc, #244]	; (80016b8 <main+0x208>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	701a      	strb	r2, [r3, #0]
	  pressButton3 = false;
 80015c8:	4b3c      	ldr	r3, [pc, #240]	; (80016bc <main+0x20c>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	701a      	strb	r2, [r3, #0]
	  pressButton4 = false;
 80015ce:	4b3c      	ldr	r3, [pc, #240]	; (80016c0 <main+0x210>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	701a      	strb	r2, [r3, #0]

	  //Buzzer
	  if((pressButton1 == true && isPressButton1 == false) ||
 80015d4:	4b37      	ldr	r3, [pc, #220]	; (80016b4 <main+0x204>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d006      	beq.n	80015ea <main+0x13a>
 80015dc:	4b39      	ldr	r3, [pc, #228]	; (80016c4 <main+0x214>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	f083 0301 	eor.w	r3, r3, #1
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d120      	bne.n	800162c <main+0x17c>
		  (pressButton2 == true && isPressButton2 == false) ||
 80015ea:	4b33      	ldr	r3, [pc, #204]	; (80016b8 <main+0x208>)
 80015ec:	781b      	ldrb	r3, [r3, #0]
	  if((pressButton1 == true && isPressButton1 == false) ||
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d006      	beq.n	8001600 <main+0x150>
		  (pressButton2 == true && isPressButton2 == false) ||
 80015f2:	4b35      	ldr	r3, [pc, #212]	; (80016c8 <main+0x218>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	f083 0301 	eor.w	r3, r3, #1
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d115      	bne.n	800162c <main+0x17c>
		  (pressButton3 == true && isPressButton3 == false) ||
 8001600:	4b2e      	ldr	r3, [pc, #184]	; (80016bc <main+0x20c>)
 8001602:	781b      	ldrb	r3, [r3, #0]
		  (pressButton2 == true && isPressButton2 == false) ||
 8001604:	2b00      	cmp	r3, #0
 8001606:	d006      	beq.n	8001616 <main+0x166>
		  (pressButton3 == true && isPressButton3 == false) ||
 8001608:	4b30      	ldr	r3, [pc, #192]	; (80016cc <main+0x21c>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	f083 0301 	eor.w	r3, r3, #1
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d10a      	bne.n	800162c <main+0x17c>
		  (pressButton4 == true && isPressButton4 == false)){
 8001616:	4b2a      	ldr	r3, [pc, #168]	; (80016c0 <main+0x210>)
 8001618:	781b      	ldrb	r3, [r3, #0]
		  (pressButton3 == true && isPressButton3 == false) ||
 800161a:	2b00      	cmp	r3, #0
 800161c:	d008      	beq.n	8001630 <main+0x180>
		  (pressButton4 == true && isPressButton4 == false)){
 800161e:	4b2c      	ldr	r3, [pc, #176]	; (80016d0 <main+0x220>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	f083 0301 	eor.w	r3, r3, #1
 8001626:	b2db      	uxtb	r3, r3
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <main+0x180>
		  buzzerSound();
 800162c:	f7ff fed0 	bl	80013d0 <buzzerSound>
	  }


	  //General Mode
	  if(pressButton1 == true && isPressButton1 == false && mode == 0){ // increase mode only once
 8001630:	4b20      	ldr	r3, [pc, #128]	; (80016b4 <main+0x204>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d013      	beq.n	8001660 <main+0x1b0>
 8001638:	4b22      	ldr	r3, [pc, #136]	; (80016c4 <main+0x214>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	f083 0301 	eor.w	r3, r3, #1
 8001640:	b2db      	uxtb	r3, r3
 8001642:	2b00      	cmp	r3, #0
 8001644:	d00c      	beq.n	8001660 <main+0x1b0>
 8001646:	4b23      	ldr	r3, [pc, #140]	; (80016d4 <main+0x224>)
 8001648:	881b      	ldrh	r3, [r3, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d108      	bne.n	8001660 <main+0x1b0>
		  mode++;
 800164e:	4b21      	ldr	r3, [pc, #132]	; (80016d4 <main+0x224>)
 8001650:	881b      	ldrh	r3, [r3, #0]
 8001652:	3301      	adds	r3, #1
 8001654:	b29a      	uxth	r2, r3
 8001656:	4b1f      	ldr	r3, [pc, #124]	; (80016d4 <main+0x224>)
 8001658:	801a      	strh	r2, [r3, #0]
		  isPressButton1 = true;
 800165a:	4b1a      	ldr	r3, [pc, #104]	; (80016c4 <main+0x214>)
 800165c:	2201      	movs	r2, #1
 800165e:	701a      	strb	r2, [r3, #0]
	  }


	  //Adjust Time Mode
  	  if(pressButton2 == true && isPressButton2 == false && mode == 0){ // initial time when pressButton2
 8001660:	4b15      	ldr	r3, [pc, #84]	; (80016b8 <main+0x208>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d03b      	beq.n	80016e0 <main+0x230>
 8001668:	4b17      	ldr	r3, [pc, #92]	; (80016c8 <main+0x218>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	f083 0301 	eor.w	r3, r3, #1
 8001670:	b2db      	uxtb	r3, r3
 8001672:	2b00      	cmp	r3, #0
 8001674:	d034      	beq.n	80016e0 <main+0x230>
 8001676:	4b17      	ldr	r3, [pc, #92]	; (80016d4 <main+0x224>)
 8001678:	881b      	ldrh	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d130      	bne.n	80016e0 <main+0x230>
  		  isPressButton2 = true;
 800167e:	4b12      	ldr	r3, [pc, #72]	; (80016c8 <main+0x218>)
 8001680:	2201      	movs	r2, #1
 8001682:	701a      	strb	r2, [r3, #0]
  		  prevSecondCounter = millisecondHAL;
 8001684:	4b14      	ldr	r3, [pc, #80]	; (80016d8 <main+0x228>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	b29a      	uxth	r2, r3
 800168a:	4b14      	ldr	r3, [pc, #80]	; (80016dc <main+0x22c>)
 800168c:	801a      	strh	r2, [r3, #0]
 800168e:	e046      	b.n	800171e <main+0x26e>
 8001690:	08009be8 	.word	0x08009be8
 8001694:	200002a4 	.word	0x200002a4
 8001698:	20000458 	.word	0x20000458
 800169c:	20000298 	.word	0x20000298
 80016a0:	200003c0 	.word	0x200003c0
 80016a4:	2000040c 	.word	0x2000040c
 80016a8:	20000228 	.word	0x20000228
 80016ac:	20000018 	.word	0x20000018
 80016b0:	40020c00 	.word	0x40020c00
 80016b4:	20000230 	.word	0x20000230
 80016b8:	20000231 	.word	0x20000231
 80016bc:	20000232 	.word	0x20000232
 80016c0:	20000233 	.word	0x20000233
 80016c4:	20000234 	.word	0x20000234
 80016c8:	20000235 	.word	0x20000235
 80016cc:	20000236 	.word	0x20000236
 80016d0:	20000237 	.word	0x20000237
 80016d4:	2000022e 	.word	0x2000022e
 80016d8:	2000023c 	.word	0x2000023c
 80016dc:	20000238 	.word	0x20000238
  	  }else if(pressButton2 == true && isPressButton2 == true && mode == 0 && millisecondHAL - prevSecondCounter >= 3000){ // hold for 3 seconds
 80016e0:	4b78      	ldr	r3, [pc, #480]	; (80018c4 <main+0x414>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d01a      	beq.n	800171e <main+0x26e>
 80016e8:	4b77      	ldr	r3, [pc, #476]	; (80018c8 <main+0x418>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d016      	beq.n	800171e <main+0x26e>
 80016f0:	4b76      	ldr	r3, [pc, #472]	; (80018cc <main+0x41c>)
 80016f2:	881b      	ldrh	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d112      	bne.n	800171e <main+0x26e>
 80016f8:	4b75      	ldr	r3, [pc, #468]	; (80018d0 <main+0x420>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a75      	ldr	r2, [pc, #468]	; (80018d4 <main+0x424>)
 80016fe:	8812      	ldrh	r2, [r2, #0]
 8001700:	1a9b      	subs	r3, r3, r2
 8001702:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001706:	4293      	cmp	r3, r2
 8001708:	d909      	bls.n	800171e <main+0x26e>
		  buzzerSound();
 800170a:	f7ff fe61 	bl	80013d0 <buzzerSound>
  		  mode = 100;
 800170e:	4b6f      	ldr	r3, [pc, #444]	; (80018cc <main+0x41c>)
 8001710:	2264      	movs	r2, #100	; 0x64
 8001712:	801a      	strh	r2, [r3, #0]
		  prevSecondCounter = millisecondHAL;
 8001714:	4b6e      	ldr	r3, [pc, #440]	; (80018d0 <main+0x420>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	b29a      	uxth	r2, r3
 800171a:	4b6e      	ldr	r3, [pc, #440]	; (80018d4 <main+0x424>)
 800171c:	801a      	strh	r2, [r3, #0]
	  }

  	  //Exit Adjust Time Mode
  	  if(pressButton2 == true && isPressButton2 == false && millisecondHAL - prevSecondCounter >= 1000 && mode == 100){
 800171e:	4b69      	ldr	r3, [pc, #420]	; (80018c4 <main+0x414>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d01d      	beq.n	8001762 <main+0x2b2>
 8001726:	4b68      	ldr	r3, [pc, #416]	; (80018c8 <main+0x418>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	f083 0301 	eor.w	r3, r3, #1
 800172e:	b2db      	uxtb	r3, r3
 8001730:	2b00      	cmp	r3, #0
 8001732:	d016      	beq.n	8001762 <main+0x2b2>
 8001734:	4b66      	ldr	r3, [pc, #408]	; (80018d0 <main+0x420>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a66      	ldr	r2, [pc, #408]	; (80018d4 <main+0x424>)
 800173a:	8812      	ldrh	r2, [r2, #0]
 800173c:	1a9b      	subs	r3, r3, r2
 800173e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001742:	d30e      	bcc.n	8001762 <main+0x2b2>
 8001744:	4b61      	ldr	r3, [pc, #388]	; (80018cc <main+0x41c>)
 8001746:	881b      	ldrh	r3, [r3, #0]
 8001748:	2b64      	cmp	r3, #100	; 0x64
 800174a:	d10a      	bne.n	8001762 <main+0x2b2>
  		  isPressButton2 = true;
 800174c:	4b5e      	ldr	r3, [pc, #376]	; (80018c8 <main+0x418>)
 800174e:	2201      	movs	r2, #1
 8001750:	701a      	strb	r2, [r3, #0]
  		  mode = 0;
 8001752:	4b5e      	ldr	r3, [pc, #376]	; (80018cc <main+0x41c>)
 8001754:	2200      	movs	r2, #0
 8001756:	801a      	strh	r2, [r3, #0]
  		  prevSecondCounter = millisecondHAL;
 8001758:	4b5d      	ldr	r3, [pc, #372]	; (80018d0 <main+0x420>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	b29a      	uxth	r2, r3
 800175e:	4b5d      	ldr	r3, [pc, #372]	; (80018d4 <main+0x424>)
 8001760:	801a      	strh	r2, [r3, #0]
  	  }

  	  //Edit Mode
	  if(pressButton1 == true && isPressButton1 == false && mode == 100){ // increase mode only once
 8001762:	4b5d      	ldr	r3, [pc, #372]	; (80018d8 <main+0x428>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d01d      	beq.n	80017a6 <main+0x2f6>
 800176a:	4b5c      	ldr	r3, [pc, #368]	; (80018dc <main+0x42c>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	f083 0301 	eor.w	r3, r3, #1
 8001772:	b2db      	uxtb	r3, r3
 8001774:	2b00      	cmp	r3, #0
 8001776:	d016      	beq.n	80017a6 <main+0x2f6>
 8001778:	4b54      	ldr	r3, [pc, #336]	; (80018cc <main+0x41c>)
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	2b64      	cmp	r3, #100	; 0x64
 800177e:	d112      	bne.n	80017a6 <main+0x2f6>
		  modeEdit++;
 8001780:	4b57      	ldr	r3, [pc, #348]	; (80018e0 <main+0x430>)
 8001782:	881b      	ldrh	r3, [r3, #0]
 8001784:	3301      	adds	r3, #1
 8001786:	b29a      	uxth	r2, r3
 8001788:	4b55      	ldr	r3, [pc, #340]	; (80018e0 <main+0x430>)
 800178a:	801a      	strh	r2, [r3, #0]
		  isPressButton1 = true;
 800178c:	4b53      	ldr	r3, [pc, #332]	; (80018dc <main+0x42c>)
 800178e:	2201      	movs	r2, #1
 8001790:	701a      	strb	r2, [r3, #0]
		  if(modeEdit == 4){ // finish loop edit
 8001792:	4b53      	ldr	r3, [pc, #332]	; (80018e0 <main+0x430>)
 8001794:	881b      	ldrh	r3, [r3, #0]
 8001796:	2b04      	cmp	r3, #4
 8001798:	d105      	bne.n	80017a6 <main+0x2f6>
			  modeEdit = 1; // Reset to hour
 800179a:	4b51      	ldr	r3, [pc, #324]	; (80018e0 <main+0x430>)
 800179c:	2201      	movs	r2, #1
 800179e:	801a      	strh	r2, [r3, #0]
			  mode = 0;	// Back to General Mode
 80017a0:	4b4a      	ldr	r3, [pc, #296]	; (80018cc <main+0x41c>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	801a      	strh	r2, [r3, #0]
		  }
	  }

	  //Forward
	  if(pressButton3 == true && isPressButton3 == false && mode == 100){ // increase value
 80017a6:	4b4f      	ldr	r3, [pc, #316]	; (80018e4 <main+0x434>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d02d      	beq.n	800180a <main+0x35a>
 80017ae:	4b4e      	ldr	r3, [pc, #312]	; (80018e8 <main+0x438>)
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	f083 0301 	eor.w	r3, r3, #1
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d026      	beq.n	800180a <main+0x35a>
 80017bc:	4b43      	ldr	r3, [pc, #268]	; (80018cc <main+0x41c>)
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	2b64      	cmp	r3, #100	; 0x64
 80017c2:	d122      	bne.n	800180a <main+0x35a>
		  if(modeEdit == 1){
 80017c4:	4b46      	ldr	r3, [pc, #280]	; (80018e0 <main+0x430>)
 80017c6:	881b      	ldrh	r3, [r3, #0]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d105      	bne.n	80017d8 <main+0x328>
			  hourNum--;
 80017cc:	4b47      	ldr	r3, [pc, #284]	; (80018ec <main+0x43c>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	3b01      	subs	r3, #1
 80017d2:	4a46      	ldr	r2, [pc, #280]	; (80018ec <main+0x43c>)
 80017d4:	6013      	str	r3, [r2, #0]
 80017d6:	e010      	b.n	80017fa <main+0x34a>
		  }else if(modeEdit == 2){
 80017d8:	4b41      	ldr	r3, [pc, #260]	; (80018e0 <main+0x430>)
 80017da:	881b      	ldrh	r3, [r3, #0]
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d105      	bne.n	80017ec <main+0x33c>
			  minuteNum--;
 80017e0:	4b43      	ldr	r3, [pc, #268]	; (80018f0 <main+0x440>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	3b01      	subs	r3, #1
 80017e6:	4a42      	ldr	r2, [pc, #264]	; (80018f0 <main+0x440>)
 80017e8:	6013      	str	r3, [r2, #0]
 80017ea:	e006      	b.n	80017fa <main+0x34a>
		  }else if(modeEdit == 3){
 80017ec:	4b3c      	ldr	r3, [pc, #240]	; (80018e0 <main+0x430>)
 80017ee:	881b      	ldrh	r3, [r3, #0]
 80017f0:	2b03      	cmp	r3, #3
 80017f2:	d102      	bne.n	80017fa <main+0x34a>
			  secondNum = 0;
 80017f4:	4b3f      	ldr	r3, [pc, #252]	; (80018f4 <main+0x444>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
		  }
		  halfsecondState = false;
 80017fa:	4b3f      	ldr	r3, [pc, #252]	; (80018f8 <main+0x448>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	701a      	strb	r2, [r3, #0]
		  resetPrevNum();
 8001800:	f7ff f9d0 	bl	8000ba4 <resetPrevNum>
		  isPressButton3 = true;
 8001804:	4b38      	ldr	r3, [pc, #224]	; (80018e8 <main+0x438>)
 8001806:	2201      	movs	r2, #1
 8001808:	701a      	strb	r2, [r3, #0]
	  }

	  //Backward
	  if(pressButton4 == true && isPressButton4 == false && mode == 100){ // decrease value
 800180a:	4b3c      	ldr	r3, [pc, #240]	; (80018fc <main+0x44c>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d02d      	beq.n	800186e <main+0x3be>
 8001812:	4b3b      	ldr	r3, [pc, #236]	; (8001900 <main+0x450>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	f083 0301 	eor.w	r3, r3, #1
 800181a:	b2db      	uxtb	r3, r3
 800181c:	2b00      	cmp	r3, #0
 800181e:	d026      	beq.n	800186e <main+0x3be>
 8001820:	4b2a      	ldr	r3, [pc, #168]	; (80018cc <main+0x41c>)
 8001822:	881b      	ldrh	r3, [r3, #0]
 8001824:	2b64      	cmp	r3, #100	; 0x64
 8001826:	d122      	bne.n	800186e <main+0x3be>
		  if(modeEdit == 1){
 8001828:	4b2d      	ldr	r3, [pc, #180]	; (80018e0 <main+0x430>)
 800182a:	881b      	ldrh	r3, [r3, #0]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d105      	bne.n	800183c <main+0x38c>
			  hourNum++;
 8001830:	4b2e      	ldr	r3, [pc, #184]	; (80018ec <main+0x43c>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	3301      	adds	r3, #1
 8001836:	4a2d      	ldr	r2, [pc, #180]	; (80018ec <main+0x43c>)
 8001838:	6013      	str	r3, [r2, #0]
 800183a:	e010      	b.n	800185e <main+0x3ae>
		  }else if(modeEdit == 2){
 800183c:	4b28      	ldr	r3, [pc, #160]	; (80018e0 <main+0x430>)
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	2b02      	cmp	r3, #2
 8001842:	d105      	bne.n	8001850 <main+0x3a0>
			  minuteNum++;
 8001844:	4b2a      	ldr	r3, [pc, #168]	; (80018f0 <main+0x440>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	3301      	adds	r3, #1
 800184a:	4a29      	ldr	r2, [pc, #164]	; (80018f0 <main+0x440>)
 800184c:	6013      	str	r3, [r2, #0]
 800184e:	e006      	b.n	800185e <main+0x3ae>
		  }else if(modeEdit == 3){
 8001850:	4b23      	ldr	r3, [pc, #140]	; (80018e0 <main+0x430>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	2b03      	cmp	r3, #3
 8001856:	d102      	bne.n	800185e <main+0x3ae>
			  secondNum = 0;
 8001858:	4b26      	ldr	r3, [pc, #152]	; (80018f4 <main+0x444>)
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
		  }
		  halfsecondState = false;
 800185e:	4b26      	ldr	r3, [pc, #152]	; (80018f8 <main+0x448>)
 8001860:	2200      	movs	r2, #0
 8001862:	701a      	strb	r2, [r3, #0]
		  resetPrevNum();
 8001864:	f7ff f99e 	bl	8000ba4 <resetPrevNum>
		  isPressButton4 = true;
 8001868:	4b25      	ldr	r3, [pc, #148]	; (8001900 <main+0x450>)
 800186a:	2201      	movs	r2, #1
 800186c:	701a      	strb	r2, [r3, #0]
	  }


  	  //Reset isPressButton
	  if(pressButton1 == false){
 800186e:	4b1a      	ldr	r3, [pc, #104]	; (80018d8 <main+0x428>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	f083 0301 	eor.w	r3, r3, #1
 8001876:	b2db      	uxtb	r3, r3
 8001878:	2b00      	cmp	r3, #0
 800187a:	d002      	beq.n	8001882 <main+0x3d2>
		  isPressButton1 = false;
 800187c:	4b17      	ldr	r3, [pc, #92]	; (80018dc <main+0x42c>)
 800187e:	2200      	movs	r2, #0
 8001880:	701a      	strb	r2, [r3, #0]
	  }
  	  if(pressButton2 == false){
 8001882:	4b10      	ldr	r3, [pc, #64]	; (80018c4 <main+0x414>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	f083 0301 	eor.w	r3, r3, #1
 800188a:	b2db      	uxtb	r3, r3
 800188c:	2b00      	cmp	r3, #0
 800188e:	d002      	beq.n	8001896 <main+0x3e6>
		  isPressButton2 = false;
 8001890:	4b0d      	ldr	r3, [pc, #52]	; (80018c8 <main+0x418>)
 8001892:	2200      	movs	r2, #0
 8001894:	701a      	strb	r2, [r3, #0]
	  }
	  if(pressButton3 == false){
 8001896:	4b13      	ldr	r3, [pc, #76]	; (80018e4 <main+0x434>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	f083 0301 	eor.w	r3, r3, #1
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d002      	beq.n	80018aa <main+0x3fa>
		  isPressButton3 = false;
 80018a4:	4b10      	ldr	r3, [pc, #64]	; (80018e8 <main+0x438>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	701a      	strb	r2, [r3, #0]
	  }
	  if(pressButton4 == false){
 80018aa:	4b14      	ldr	r3, [pc, #80]	; (80018fc <main+0x44c>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	f083 0301 	eor.w	r3, r3, #1
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	f43f ae39 	beq.w	800152c <main+0x7c>
		  isPressButton4 = false;
 80018ba:	4b11      	ldr	r3, [pc, #68]	; (8001900 <main+0x450>)
 80018bc:	2200      	movs	r2, #0
 80018be:	701a      	strb	r2, [r3, #0]
	  if(halfsecond == 1){  // interupt every 500 ms
 80018c0:	e634      	b.n	800152c <main+0x7c>
 80018c2:	bf00      	nop
 80018c4:	20000231 	.word	0x20000231
 80018c8:	20000235 	.word	0x20000235
 80018cc:	2000022e 	.word	0x2000022e
 80018d0:	2000023c 	.word	0x2000023c
 80018d4:	20000238 	.word	0x20000238
 80018d8:	20000230 	.word	0x20000230
 80018dc:	20000234 	.word	0x20000234
 80018e0:	20000020 	.word	0x20000020
 80018e4:	20000232 	.word	0x20000232
 80018e8:	20000236 	.word	0x20000236
 80018ec:	20000008 	.word	0x20000008
 80018f0:	20000004 	.word	0x20000004
 80018f4:	20000000 	.word	0x20000000
 80018f8:	20000018 	.word	0x20000018
 80018fc:	20000233 	.word	0x20000233
 8001900:	20000237 	.word	0x20000237

08001904 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b0b8      	sub	sp, #224	; 0xe0
 8001908:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800190a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800190e:	2234      	movs	r2, #52	; 0x34
 8001910:	2100      	movs	r1, #0
 8001912:	4618      	mov	r0, r3
 8001914:	f005 fb3c 	bl	8006f90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001918:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]
 8001920:	605a      	str	r2, [r3, #4]
 8001922:	609a      	str	r2, [r3, #8]
 8001924:	60da      	str	r2, [r3, #12]
 8001926:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001928:	f107 0308 	add.w	r3, r7, #8
 800192c:	2290      	movs	r2, #144	; 0x90
 800192e:	2100      	movs	r1, #0
 8001930:	4618      	mov	r0, r3
 8001932:	f005 fb2d 	bl	8006f90 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001936:	f001 ff3b 	bl	80037b0 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800193a:	4b3d      	ldr	r3, [pc, #244]	; (8001a30 <SystemClock_Config+0x12c>)
 800193c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193e:	4a3c      	ldr	r2, [pc, #240]	; (8001a30 <SystemClock_Config+0x12c>)
 8001940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001944:	6413      	str	r3, [r2, #64]	; 0x40
 8001946:	4b3a      	ldr	r3, [pc, #232]	; (8001a30 <SystemClock_Config+0x12c>)
 8001948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194e:	607b      	str	r3, [r7, #4]
 8001950:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001952:	4b38      	ldr	r3, [pc, #224]	; (8001a34 <SystemClock_Config+0x130>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a37      	ldr	r2, [pc, #220]	; (8001a34 <SystemClock_Config+0x130>)
 8001958:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800195c:	6013      	str	r3, [r2, #0]
 800195e:	4b35      	ldr	r3, [pc, #212]	; (8001a34 <SystemClock_Config+0x130>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001966:	603b      	str	r3, [r7, #0]
 8001968:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800196a:	2301      	movs	r3, #1
 800196c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001970:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001974:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001978:	2302      	movs	r3, #2
 800197a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800197e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001982:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001986:	2304      	movs	r3, #4
 8001988:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 200;
 800198c:	23c8      	movs	r3, #200	; 0xc8
 800198e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001992:	2302      	movs	r3, #2
 8001994:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001998:	2309      	movs	r3, #9
 800199a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = 2;
 800199e:	2302      	movs	r3, #2
 80019a0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019a4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80019a8:	4618      	mov	r0, r3
 80019aa:	f001 ff61 	bl	8003870 <HAL_RCC_OscConfig>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80019b4:	f000 f842 	bl	8001a3c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80019b8:	f001 ff0a 	bl	80037d0 <HAL_PWREx_EnableOverDrive>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80019c2:	f000 f83b 	bl	8001a3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019c6:	230f      	movs	r3, #15
 80019c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019cc:	2302      	movs	r3, #2
 80019ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019d2:	2300      	movs	r3, #0
 80019d4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019d8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80019dc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80019e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019e4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80019e8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80019ec:	2106      	movs	r1, #6
 80019ee:	4618      	mov	r0, r3
 80019f0:	f002 f9ec 	bl	8003dcc <HAL_RCC_ClockConfig>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <SystemClock_Config+0xfa>
  {
    Error_Handler();
 80019fa:	f000 f81f 	bl	8001a3c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 80019fe:	4b0e      	ldr	r3, [pc, #56]	; (8001a38 <SystemClock_Config+0x134>)
 8001a00:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001a02:	2300      	movs	r3, #0
 8001a04:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001a06:	2300      	movs	r3, #0
 8001a08:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a14:	f107 0308 	add.w	r3, r7, #8
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f002 fbd9 	bl	80041d0 <HAL_RCCEx_PeriphCLKConfig>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d001      	beq.n	8001a28 <SystemClock_Config+0x124>
  {
    Error_Handler();
 8001a24:	f000 f80a 	bl	8001a3c <Error_Handler>
  }
}
 8001a28:	bf00      	nop
 8001a2a:	37e0      	adds	r7, #224	; 0xe0
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40023800 	.word	0x40023800
 8001a34:	40007000 	.word	0x40007000
 8001a38:	00204140 	.word	0x00204140

08001a3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8001a40:	e7fe      	b.n	8001a40 <Error_Handler+0x4>
	...

08001a44 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001a48:	4b06      	ldr	r3, [pc, #24]	; (8001a64 <MX_RNG_Init+0x20>)
 8001a4a:	4a07      	ldr	r2, [pc, #28]	; (8001a68 <MX_RNG_Init+0x24>)
 8001a4c:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001a4e:	4805      	ldr	r0, [pc, #20]	; (8001a64 <MX_RNG_Init+0x20>)
 8001a50:	f002 ffe6 	bl	8004a20 <HAL_RNG_Init>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001a5a:	f7ff ffef 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	20000300 	.word	0x20000300
 8001a68:	50060800 	.word	0x50060800

08001a6c <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a0a      	ldr	r2, [pc, #40]	; (8001aa4 <HAL_RNG_MspInit+0x38>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d10b      	bne.n	8001a96 <HAL_RNG_MspInit+0x2a>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001a7e:	4b0a      	ldr	r3, [pc, #40]	; (8001aa8 <HAL_RNG_MspInit+0x3c>)
 8001a80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a82:	4a09      	ldr	r2, [pc, #36]	; (8001aa8 <HAL_RNG_MspInit+0x3c>)
 8001a84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a88:	6353      	str	r3, [r2, #52]	; 0x34
 8001a8a:	4b07      	ldr	r3, [pc, #28]	; (8001aa8 <HAL_RNG_MspInit+0x3c>)
 8001a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8001a96:	bf00      	nop
 8001a98:	3714      	adds	r7, #20
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	50060800 	.word	0x50060800
 8001aa8:	40023800 	.word	0x40023800

08001aac <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8001ab0:	4b1b      	ldr	r3, [pc, #108]	; (8001b20 <MX_SPI5_Init+0x74>)
 8001ab2:	4a1c      	ldr	r2, [pc, #112]	; (8001b24 <MX_SPI5_Init+0x78>)
 8001ab4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001ab6:	4b1a      	ldr	r3, [pc, #104]	; (8001b20 <MX_SPI5_Init+0x74>)
 8001ab8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001abc:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001abe:	4b18      	ldr	r3, [pc, #96]	; (8001b20 <MX_SPI5_Init+0x74>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ac4:	4b16      	ldr	r3, [pc, #88]	; (8001b20 <MX_SPI5_Init+0x74>)
 8001ac6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001aca:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001acc:	4b14      	ldr	r3, [pc, #80]	; (8001b20 <MX_SPI5_Init+0x74>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ad2:	4b13      	ldr	r3, [pc, #76]	; (8001b20 <MX_SPI5_Init+0x74>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001ad8:	4b11      	ldr	r3, [pc, #68]	; (8001b20 <MX_SPI5_Init+0x74>)
 8001ada:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ade:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ae0:	4b0f      	ldr	r3, [pc, #60]	; (8001b20 <MX_SPI5_Init+0x74>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ae6:	4b0e      	ldr	r3, [pc, #56]	; (8001b20 <MX_SPI5_Init+0x74>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001aec:	4b0c      	ldr	r3, [pc, #48]	; (8001b20 <MX_SPI5_Init+0x74>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001af2:	4b0b      	ldr	r3, [pc, #44]	; (8001b20 <MX_SPI5_Init+0x74>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 8001af8:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <MX_SPI5_Init+0x74>)
 8001afa:	2207      	movs	r2, #7
 8001afc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001afe:	4b08      	ldr	r3, [pc, #32]	; (8001b20 <MX_SPI5_Init+0x74>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001b04:	4b06      	ldr	r3, [pc, #24]	; (8001b20 <MX_SPI5_Init+0x74>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001b0a:	4805      	ldr	r0, [pc, #20]	; (8001b20 <MX_SPI5_Init+0x74>)
 8001b0c:	f002 ffb2 	bl	8004a74 <HAL_SPI_Init>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 8001b16:	f7ff ff91 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	20000310 	.word	0x20000310
 8001b24:	40015000 	.word	0x40015000

08001b28 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b08a      	sub	sp, #40	; 0x28
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b30:	f107 0314 	add.w	r3, r7, #20
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	60da      	str	r2, [r3, #12]
 8001b3e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a17      	ldr	r2, [pc, #92]	; (8001ba4 <HAL_SPI_MspInit+0x7c>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d128      	bne.n	8001b9c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001b4a:	4b17      	ldr	r3, [pc, #92]	; (8001ba8 <HAL_SPI_MspInit+0x80>)
 8001b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b4e:	4a16      	ldr	r2, [pc, #88]	; (8001ba8 <HAL_SPI_MspInit+0x80>)
 8001b50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001b54:	6453      	str	r3, [r2, #68]	; 0x44
 8001b56:	4b14      	ldr	r3, [pc, #80]	; (8001ba8 <HAL_SPI_MspInit+0x80>)
 8001b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b5e:	613b      	str	r3, [r7, #16]
 8001b60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b62:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <HAL_SPI_MspInit+0x80>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b66:	4a10      	ldr	r2, [pc, #64]	; (8001ba8 <HAL_SPI_MspInit+0x80>)
 8001b68:	f043 0320 	orr.w	r3, r3, #32
 8001b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ba8 <HAL_SPI_MspInit+0x80>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b72:	f003 0320 	and.w	r3, r3, #32
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001b7a:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001b7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b80:	2302      	movs	r3, #2
 8001b82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	2300      	movs	r3, #0
 8001b86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001b8c:	2305      	movs	r3, #5
 8001b8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b90:	f107 0314 	add.w	r3, r7, #20
 8001b94:	4619      	mov	r1, r3
 8001b96:	4805      	ldr	r0, [pc, #20]	; (8001bac <HAL_SPI_MspInit+0x84>)
 8001b98:	f001 fb04 	bl	80031a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8001b9c:	bf00      	nop
 8001b9e:	3728      	adds	r7, #40	; 0x28
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40015000 	.word	0x40015000
 8001ba8:	40023800 	.word	0x40023800
 8001bac:	40021400 	.word	0x40021400

08001bb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001bb6:	4b0f      	ldr	r3, [pc, #60]	; (8001bf4 <HAL_MspInit+0x44>)
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bba:	4a0e      	ldr	r2, [pc, #56]	; (8001bf4 <HAL_MspInit+0x44>)
 8001bbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bc0:	6413      	str	r3, [r2, #64]	; 0x40
 8001bc2:	4b0c      	ldr	r3, [pc, #48]	; (8001bf4 <HAL_MspInit+0x44>)
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bca:	607b      	str	r3, [r7, #4]
 8001bcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bce:	4b09      	ldr	r3, [pc, #36]	; (8001bf4 <HAL_MspInit+0x44>)
 8001bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd2:	4a08      	ldr	r2, [pc, #32]	; (8001bf4 <HAL_MspInit+0x44>)
 8001bd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bd8:	6453      	str	r3, [r2, #68]	; 0x44
 8001bda:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <HAL_MspInit+0x44>)
 8001bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001be2:	603b      	str	r3, [r7, #0]
 8001be4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001be6:	bf00      	nop
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	40023800 	.word	0x40023800

08001bf8 <SysTick_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bfc:	f001 f97c 	bl	8002ef8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c00:	bf00      	nop
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c08:	4804      	ldr	r0, [pc, #16]	; (8001c1c <TIM1_UP_TIM10_IRQHandler+0x18>)
 8001c0a:	f003 fd59 	bl	80056c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  millisecond++;
 8001c0e:	4b04      	ldr	r3, [pc, #16]	; (8001c20 <TIM1_UP_TIM10_IRQHandler+0x1c>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	3301      	adds	r3, #1
 8001c14:	4a02      	ldr	r2, [pc, #8]	; (8001c20 <TIM1_UP_TIM10_IRQHandler+0x1c>)
 8001c16:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	200003c0 	.word	0x200003c0
 8001c20:	20000224 	.word	0x20000224

08001c24 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c28:	4803      	ldr	r0, [pc, #12]	; (8001c38 <TIM2_IRQHandler+0x14>)
 8001c2a:	f003 fd49 	bl	80056c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  halfsecond = 1;
 8001c2e:	4b03      	ldr	r3, [pc, #12]	; (8001c3c <TIM2_IRQHandler+0x18>)
 8001c30:	2201      	movs	r2, #1
 8001c32:	601a      	str	r2, [r3, #0]

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c34:	bf00      	nop
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	2000040c 	.word	0x2000040c
 8001c3c:	20000228 	.word	0x20000228

08001c40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
	return 1;
 8001c44:	2301      	movs	r3, #1
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <_kill>:

int _kill(int pid, int sig)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c5a:	f005 f96f 	bl	8006f3c <__errno>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2216      	movs	r2, #22
 8001c62:	601a      	str	r2, [r3, #0]
	return -1;
 8001c64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <_exit>:

void _exit (int status)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c78:	f04f 31ff 	mov.w	r1, #4294967295
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f7ff ffe7 	bl	8001c50 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c82:	e7fe      	b.n	8001c82 <_exit+0x12>

08001c84 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b086      	sub	sp, #24
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	60b9      	str	r1, [r7, #8]
 8001c8e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c90:	2300      	movs	r3, #0
 8001c92:	617b      	str	r3, [r7, #20]
 8001c94:	e00a      	b.n	8001cac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c96:	f3af 8000 	nop.w
 8001c9a:	4601      	mov	r1, r0
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	1c5a      	adds	r2, r3, #1
 8001ca0:	60ba      	str	r2, [r7, #8]
 8001ca2:	b2ca      	uxtb	r2, r1
 8001ca4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	617b      	str	r3, [r7, #20]
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	dbf0      	blt.n	8001c96 <_read+0x12>
	}

return len;
 8001cb4:	687b      	ldr	r3, [r7, #4]
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3718      	adds	r7, #24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b086      	sub	sp, #24
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	60f8      	str	r0, [r7, #12]
 8001cc6:	60b9      	str	r1, [r7, #8]
 8001cc8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cca:	2300      	movs	r3, #0
 8001ccc:	617b      	str	r3, [r7, #20]
 8001cce:	e009      	b.n	8001ce4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	1c5a      	adds	r2, r3, #1
 8001cd4:	60ba      	str	r2, [r7, #8]
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	617b      	str	r3, [r7, #20]
 8001ce4:	697a      	ldr	r2, [r7, #20]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	dbf1      	blt.n	8001cd0 <_write+0x12>
	}
	return len;
 8001cec:	687b      	ldr	r3, [r7, #4]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3718      	adds	r7, #24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <_close>:

int _close(int file)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	b083      	sub	sp, #12
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
	return -1;
 8001cfe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr

08001d0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d0e:	b480      	push	{r7}
 8001d10:	b083      	sub	sp, #12
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
 8001d16:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d1e:	605a      	str	r2, [r3, #4]
	return 0;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <_isatty>:

int _isatty(int file)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b083      	sub	sp, #12
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
	return 1;
 8001d36:	2301      	movs	r3, #1
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b085      	sub	sp, #20
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	607a      	str	r2, [r7, #4]
	return 0;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3714      	adds	r7, #20
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
	...

08001d60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d68:	4a14      	ldr	r2, [pc, #80]	; (8001dbc <_sbrk+0x5c>)
 8001d6a:	4b15      	ldr	r3, [pc, #84]	; (8001dc0 <_sbrk+0x60>)
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d74:	4b13      	ldr	r3, [pc, #76]	; (8001dc4 <_sbrk+0x64>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d102      	bne.n	8001d82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d7c:	4b11      	ldr	r3, [pc, #68]	; (8001dc4 <_sbrk+0x64>)
 8001d7e:	4a12      	ldr	r2, [pc, #72]	; (8001dc8 <_sbrk+0x68>)
 8001d80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d82:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <_sbrk+0x64>)
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4413      	add	r3, r2
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d207      	bcs.n	8001da0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d90:	f005 f8d4 	bl	8006f3c <__errno>
 8001d94:	4603      	mov	r3, r0
 8001d96:	220c      	movs	r2, #12
 8001d98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9e:	e009      	b.n	8001db4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001da0:	4b08      	ldr	r3, [pc, #32]	; (8001dc4 <_sbrk+0x64>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001da6:	4b07      	ldr	r3, [pc, #28]	; (8001dc4 <_sbrk+0x64>)
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4413      	add	r3, r2
 8001dae:	4a05      	ldr	r2, [pc, #20]	; (8001dc4 <_sbrk+0x64>)
 8001db0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001db2:	68fb      	ldr	r3, [r7, #12]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20080000 	.word	0x20080000
 8001dc0:	00000400 	.word	0x00000400
 8001dc4:	20000240 	.word	0x20000240
 8001dc8:	20000578 	.word	0x20000578

08001dcc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dd0:	4b15      	ldr	r3, [pc, #84]	; (8001e28 <SystemInit+0x5c>)
 8001dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dd6:	4a14      	ldr	r2, [pc, #80]	; (8001e28 <SystemInit+0x5c>)
 8001dd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ddc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001de0:	4b12      	ldr	r3, [pc, #72]	; (8001e2c <SystemInit+0x60>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a11      	ldr	r2, [pc, #68]	; (8001e2c <SystemInit+0x60>)
 8001de6:	f043 0301 	orr.w	r3, r3, #1
 8001dea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001dec:	4b0f      	ldr	r3, [pc, #60]	; (8001e2c <SystemInit+0x60>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001df2:	4b0e      	ldr	r3, [pc, #56]	; (8001e2c <SystemInit+0x60>)
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	490d      	ldr	r1, [pc, #52]	; (8001e2c <SystemInit+0x60>)
 8001df8:	4b0d      	ldr	r3, [pc, #52]	; (8001e30 <SystemInit+0x64>)
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001dfe:	4b0b      	ldr	r3, [pc, #44]	; (8001e2c <SystemInit+0x60>)
 8001e00:	4a0c      	ldr	r2, [pc, #48]	; (8001e34 <SystemInit+0x68>)
 8001e02:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001e04:	4b09      	ldr	r3, [pc, #36]	; (8001e2c <SystemInit+0x60>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a08      	ldr	r2, [pc, #32]	; (8001e2c <SystemInit+0x60>)
 8001e0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e0e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001e10:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <SystemInit+0x60>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e16:	4b04      	ldr	r3, [pc, #16]	; (8001e28 <SystemInit+0x5c>)
 8001e18:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e1c:	609a      	str	r2, [r3, #8]
#endif
}
 8001e1e:	bf00      	nop
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	e000ed00 	.word	0xe000ed00
 8001e2c:	40023800 	.word	0x40023800
 8001e30:	fef6ffff 	.word	0xfef6ffff
 8001e34:	24003010 	.word	0x24003010

08001e38 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b088      	sub	sp, #32
 8001e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e3e:	f107 0310 	add.w	r3, r7, #16
 8001e42:	2200      	movs	r2, #0
 8001e44:	601a      	str	r2, [r3, #0]
 8001e46:	605a      	str	r2, [r3, #4]
 8001e48:	609a      	str	r2, [r3, #8]
 8001e4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e4c:	1d3b      	adds	r3, r7, #4
 8001e4e:	2200      	movs	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
 8001e52:	605a      	str	r2, [r3, #4]
 8001e54:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e56:	4b20      	ldr	r3, [pc, #128]	; (8001ed8 <MX_TIM1_Init+0xa0>)
 8001e58:	4a20      	ldr	r2, [pc, #128]	; (8001edc <MX_TIM1_Init+0xa4>)
 8001e5a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 200-1;
 8001e5c:	4b1e      	ldr	r3, [pc, #120]	; (8001ed8 <MX_TIM1_Init+0xa0>)
 8001e5e:	22c7      	movs	r2, #199	; 0xc7
 8001e60:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e62:	4b1d      	ldr	r3, [pc, #116]	; (8001ed8 <MX_TIM1_Init+0xa0>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8001e68:	4b1b      	ldr	r3, [pc, #108]	; (8001ed8 <MX_TIM1_Init+0xa0>)
 8001e6a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e6e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e70:	4b19      	ldr	r3, [pc, #100]	; (8001ed8 <MX_TIM1_Init+0xa0>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e76:	4b18      	ldr	r3, [pc, #96]	; (8001ed8 <MX_TIM1_Init+0xa0>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e7c:	4b16      	ldr	r3, [pc, #88]	; (8001ed8 <MX_TIM1_Init+0xa0>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e82:	4815      	ldr	r0, [pc, #84]	; (8001ed8 <MX_TIM1_Init+0xa0>)
 8001e84:	f003 f970 	bl	8005168 <HAL_TIM_Base_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001e8e:	f7ff fdd5 	bl	8001a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e96:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e98:	f107 0310 	add.w	r3, r7, #16
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	480e      	ldr	r0, [pc, #56]	; (8001ed8 <MX_TIM1_Init+0xa0>)
 8001ea0:	f003 fe3e 	bl	8005b20 <HAL_TIM_ConfigClockSource>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001eaa:	f7ff fdc7 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001eba:	1d3b      	adds	r3, r7, #4
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4806      	ldr	r0, [pc, #24]	; (8001ed8 <MX_TIM1_Init+0xa0>)
 8001ec0:	f004 fae4 	bl	800648c <HAL_TIMEx_MasterConfigSynchronization>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001eca:	f7ff fdb7 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001ece:	bf00      	nop
 8001ed0:	3720      	adds	r7, #32
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	200003c0 	.word	0x200003c0
 8001edc:	40010000 	.word	0x40010000

08001ee0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b088      	sub	sp, #32
 8001ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ee6:	f107 0310 	add.w	r3, r7, #16
 8001eea:	2200      	movs	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]
 8001eee:	605a      	str	r2, [r3, #4]
 8001ef0:	609a      	str	r2, [r3, #8]
 8001ef2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ef4:	1d3b      	adds	r3, r7, #4
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]
 8001efa:	605a      	str	r2, [r3, #4]
 8001efc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001efe:	4b1e      	ldr	r3, [pc, #120]	; (8001f78 <MX_TIM2_Init+0x98>)
 8001f00:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f04:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 8001f06:	4b1c      	ldr	r3, [pc, #112]	; (8001f78 <MX_TIM2_Init+0x98>)
 8001f08:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f0c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f0e:	4b1a      	ldr	r3, [pc, #104]	; (8001f78 <MX_TIM2_Init+0x98>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50000-1;
 8001f14:	4b18      	ldr	r3, [pc, #96]	; (8001f78 <MX_TIM2_Init+0x98>)
 8001f16:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001f1a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f1c:	4b16      	ldr	r3, [pc, #88]	; (8001f78 <MX_TIM2_Init+0x98>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f22:	4b15      	ldr	r3, [pc, #84]	; (8001f78 <MX_TIM2_Init+0x98>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f28:	4813      	ldr	r0, [pc, #76]	; (8001f78 <MX_TIM2_Init+0x98>)
 8001f2a:	f003 f91d 	bl	8005168 <HAL_TIM_Base_Init>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001f34:	f7ff fd82 	bl	8001a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f3c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f3e:	f107 0310 	add.w	r3, r7, #16
 8001f42:	4619      	mov	r1, r3
 8001f44:	480c      	ldr	r0, [pc, #48]	; (8001f78 <MX_TIM2_Init+0x98>)
 8001f46:	f003 fdeb 	bl	8005b20 <HAL_TIM_ConfigClockSource>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001f50:	f7ff fd74 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f54:	2300      	movs	r3, #0
 8001f56:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f5c:	1d3b      	adds	r3, r7, #4
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4805      	ldr	r0, [pc, #20]	; (8001f78 <MX_TIM2_Init+0x98>)
 8001f62:	f004 fa93 	bl	800648c <HAL_TIMEx_MasterConfigSynchronization>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001f6c:	f7ff fd66 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f70:	bf00      	nop
 8001f72:	3720      	adds	r7, #32
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	2000040c 	.word	0x2000040c

08001f7c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b08e      	sub	sp, #56	; 0x38
 8001f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f86:	2200      	movs	r2, #0
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	605a      	str	r2, [r3, #4]
 8001f8c:	609a      	str	r2, [r3, #8]
 8001f8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f90:	f107 031c 	add.w	r3, r7, #28
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	605a      	str	r2, [r3, #4]
 8001f9a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f9c:	463b      	mov	r3, r7
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	601a      	str	r2, [r3, #0]
 8001fa2:	605a      	str	r2, [r3, #4]
 8001fa4:	609a      	str	r2, [r3, #8]
 8001fa6:	60da      	str	r2, [r3, #12]
 8001fa8:	611a      	str	r2, [r3, #16]
 8001faa:	615a      	str	r2, [r3, #20]
 8001fac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fae:	4b2d      	ldr	r3, [pc, #180]	; (8002064 <MX_TIM3_Init+0xe8>)
 8001fb0:	4a2d      	ldr	r2, [pc, #180]	; (8002068 <MX_TIM3_Init+0xec>)
 8001fb2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 250-1;
 8001fb4:	4b2b      	ldr	r3, [pc, #172]	; (8002064 <MX_TIM3_Init+0xe8>)
 8001fb6:	22f9      	movs	r2, #249	; 0xf9
 8001fb8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fba:	4b2a      	ldr	r3, [pc, #168]	; (8002064 <MX_TIM3_Init+0xe8>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001fc0:	4b28      	ldr	r3, [pc, #160]	; (8002064 <MX_TIM3_Init+0xe8>)
 8001fc2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001fc6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fc8:	4b26      	ldr	r3, [pc, #152]	; (8002064 <MX_TIM3_Init+0xe8>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fce:	4b25      	ldr	r3, [pc, #148]	; (8002064 <MX_TIM3_Init+0xe8>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001fd4:	4823      	ldr	r0, [pc, #140]	; (8002064 <MX_TIM3_Init+0xe8>)
 8001fd6:	f003 f8c7 	bl	8005168 <HAL_TIM_Base_Init>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001fe0:	f7ff fd2c 	bl	8001a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fe4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fe8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001fea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fee:	4619      	mov	r1, r3
 8001ff0:	481c      	ldr	r0, [pc, #112]	; (8002064 <MX_TIM3_Init+0xe8>)
 8001ff2:	f003 fd95 	bl	8005b20 <HAL_TIM_ConfigClockSource>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001ffc:	f7ff fd1e 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002000:	4818      	ldr	r0, [pc, #96]	; (8002064 <MX_TIM3_Init+0xe8>)
 8002002:	f003 f981 	bl	8005308 <HAL_TIM_PWM_Init>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800200c:	f7ff fd16 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002010:	2300      	movs	r3, #0
 8002012:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002014:	2300      	movs	r3, #0
 8002016:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002018:	f107 031c 	add.w	r3, r7, #28
 800201c:	4619      	mov	r1, r3
 800201e:	4811      	ldr	r0, [pc, #68]	; (8002064 <MX_TIM3_Init+0xe8>)
 8002020:	f004 fa34 	bl	800648c <HAL_TIMEx_MasterConfigSynchronization>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800202a:	f7ff fd07 	bl	8001a3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800202e:	2360      	movs	r3, #96	; 0x60
 8002030:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000-1;
 8002032:	f240 33e7 	movw	r3, #999	; 0x3e7
 8002036:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002038:	2300      	movs	r3, #0
 800203a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800203c:	2300      	movs	r3, #0
 800203e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002040:	463b      	mov	r3, r7
 8002042:	2200      	movs	r2, #0
 8002044:	4619      	mov	r1, r3
 8002046:	4807      	ldr	r0, [pc, #28]	; (8002064 <MX_TIM3_Init+0xe8>)
 8002048:	f003 fc5a 	bl	8005900 <HAL_TIM_PWM_ConfigChannel>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8002052:	f7ff fcf3 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002056:	4803      	ldr	r0, [pc, #12]	; (8002064 <MX_TIM3_Init+0xe8>)
 8002058:	f000 f85c 	bl	8002114 <HAL_TIM_MspPostInit>

}
 800205c:	bf00      	nop
 800205e:	3738      	adds	r7, #56	; 0x38
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	20000374 	.word	0x20000374
 8002068:	40000400 	.word	0x40000400

0800206c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a23      	ldr	r2, [pc, #140]	; (8002108 <HAL_TIM_Base_MspInit+0x9c>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d114      	bne.n	80020a8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800207e:	4b23      	ldr	r3, [pc, #140]	; (800210c <HAL_TIM_Base_MspInit+0xa0>)
 8002080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002082:	4a22      	ldr	r2, [pc, #136]	; (800210c <HAL_TIM_Base_MspInit+0xa0>)
 8002084:	f043 0301 	orr.w	r3, r3, #1
 8002088:	6453      	str	r3, [r2, #68]	; 0x44
 800208a:	4b20      	ldr	r3, [pc, #128]	; (800210c <HAL_TIM_Base_MspInit+0xa0>)
 800208c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	617b      	str	r3, [r7, #20]
 8002094:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8002096:	2200      	movs	r2, #0
 8002098:	2101      	movs	r1, #1
 800209a:	2019      	movs	r0, #25
 800209c:	f001 f84b 	bl	8003136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80020a0:	2019      	movs	r0, #25
 80020a2:	f001 f864 	bl	800316e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80020a6:	e02a      	b.n	80020fe <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM2)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020b0:	d114      	bne.n	80020dc <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020b2:	4b16      	ldr	r3, [pc, #88]	; (800210c <HAL_TIM_Base_MspInit+0xa0>)
 80020b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b6:	4a15      	ldr	r2, [pc, #84]	; (800210c <HAL_TIM_Base_MspInit+0xa0>)
 80020b8:	f043 0301 	orr.w	r3, r3, #1
 80020bc:	6413      	str	r3, [r2, #64]	; 0x40
 80020be:	4b13      	ldr	r3, [pc, #76]	; (800210c <HAL_TIM_Base_MspInit+0xa0>)
 80020c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c2:	f003 0301 	and.w	r3, r3, #1
 80020c6:	613b      	str	r3, [r7, #16]
 80020c8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 80020ca:	2200      	movs	r2, #0
 80020cc:	2102      	movs	r1, #2
 80020ce:	201c      	movs	r0, #28
 80020d0:	f001 f831 	bl	8003136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80020d4:	201c      	movs	r0, #28
 80020d6:	f001 f84a 	bl	800316e <HAL_NVIC_EnableIRQ>
}
 80020da:	e010      	b.n	80020fe <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM3)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a0b      	ldr	r2, [pc, #44]	; (8002110 <HAL_TIM_Base_MspInit+0xa4>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d10b      	bne.n	80020fe <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020e6:	4b09      	ldr	r3, [pc, #36]	; (800210c <HAL_TIM_Base_MspInit+0xa0>)
 80020e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ea:	4a08      	ldr	r2, [pc, #32]	; (800210c <HAL_TIM_Base_MspInit+0xa0>)
 80020ec:	f043 0302 	orr.w	r3, r3, #2
 80020f0:	6413      	str	r3, [r2, #64]	; 0x40
 80020f2:	4b06      	ldr	r3, [pc, #24]	; (800210c <HAL_TIM_Base_MspInit+0xa0>)
 80020f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]
}
 80020fe:	bf00      	nop
 8002100:	3718      	adds	r7, #24
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40010000 	.word	0x40010000
 800210c:	40023800 	.word	0x40023800
 8002110:	40000400 	.word	0x40000400

08002114 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b088      	sub	sp, #32
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 030c 	add.w	r3, r7, #12
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a11      	ldr	r2, [pc, #68]	; (8002178 <HAL_TIM_MspPostInit+0x64>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d11b      	bne.n	800216e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002136:	4b11      	ldr	r3, [pc, #68]	; (800217c <HAL_TIM_MspPostInit+0x68>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	4a10      	ldr	r2, [pc, #64]	; (800217c <HAL_TIM_MspPostInit+0x68>)
 800213c:	f043 0301 	orr.w	r3, r3, #1
 8002140:	6313      	str	r3, [r2, #48]	; 0x30
 8002142:	4b0e      	ldr	r3, [pc, #56]	; (800217c <HAL_TIM_MspPostInit+0x68>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	60bb      	str	r3, [r7, #8]
 800214c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800214e:	2340      	movs	r3, #64	; 0x40
 8002150:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002152:	2302      	movs	r3, #2
 8002154:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002156:	2300      	movs	r3, #0
 8002158:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800215a:	2300      	movs	r3, #0
 800215c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800215e:	2302      	movs	r3, #2
 8002160:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002162:	f107 030c 	add.w	r3, r7, #12
 8002166:	4619      	mov	r1, r3
 8002168:	4805      	ldr	r0, [pc, #20]	; (8002180 <HAL_TIM_MspPostInit+0x6c>)
 800216a:	f001 f81b 	bl	80031a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800216e:	bf00      	nop
 8002170:	3720      	adds	r7, #32
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40000400 	.word	0x40000400
 800217c:	40023800 	.word	0x40023800
 8002180:	40020000 	.word	0x40020000

08002184 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002188:	4b14      	ldr	r3, [pc, #80]	; (80021dc <MX_USART1_UART_Init+0x58>)
 800218a:	4a15      	ldr	r2, [pc, #84]	; (80021e0 <MX_USART1_UART_Init+0x5c>)
 800218c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800218e:	4b13      	ldr	r3, [pc, #76]	; (80021dc <MX_USART1_UART_Init+0x58>)
 8002190:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002194:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002196:	4b11      	ldr	r3, [pc, #68]	; (80021dc <MX_USART1_UART_Init+0x58>)
 8002198:	2200      	movs	r2, #0
 800219a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800219c:	4b0f      	ldr	r3, [pc, #60]	; (80021dc <MX_USART1_UART_Init+0x58>)
 800219e:	2200      	movs	r2, #0
 80021a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021a2:	4b0e      	ldr	r3, [pc, #56]	; (80021dc <MX_USART1_UART_Init+0x58>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021a8:	4b0c      	ldr	r3, [pc, #48]	; (80021dc <MX_USART1_UART_Init+0x58>)
 80021aa:	220c      	movs	r2, #12
 80021ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021ae:	4b0b      	ldr	r3, [pc, #44]	; (80021dc <MX_USART1_UART_Init+0x58>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b4:	4b09      	ldr	r3, [pc, #36]	; (80021dc <MX_USART1_UART_Init+0x58>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021ba:	4b08      	ldr	r3, [pc, #32]	; (80021dc <MX_USART1_UART_Init+0x58>)
 80021bc:	2200      	movs	r2, #0
 80021be:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021c0:	4b06      	ldr	r3, [pc, #24]	; (80021dc <MX_USART1_UART_Init+0x58>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021c6:	4805      	ldr	r0, [pc, #20]	; (80021dc <MX_USART1_UART_Init+0x58>)
 80021c8:	f004 fa0c 	bl	80065e4 <HAL_UART_Init>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80021d2:	f7ff fc33 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	200004dc 	.word	0x200004dc
 80021e0:	40011000 	.word	0x40011000

080021e4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80021e8:	4b14      	ldr	r3, [pc, #80]	; (800223c <MX_USART3_UART_Init+0x58>)
 80021ea:	4a15      	ldr	r2, [pc, #84]	; (8002240 <MX_USART3_UART_Init+0x5c>)
 80021ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80021ee:	4b13      	ldr	r3, [pc, #76]	; (800223c <MX_USART3_UART_Init+0x58>)
 80021f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80021f6:	4b11      	ldr	r3, [pc, #68]	; (800223c <MX_USART3_UART_Init+0x58>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80021fc:	4b0f      	ldr	r3, [pc, #60]	; (800223c <MX_USART3_UART_Init+0x58>)
 80021fe:	2200      	movs	r2, #0
 8002200:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002202:	4b0e      	ldr	r3, [pc, #56]	; (800223c <MX_USART3_UART_Init+0x58>)
 8002204:	2200      	movs	r2, #0
 8002206:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002208:	4b0c      	ldr	r3, [pc, #48]	; (800223c <MX_USART3_UART_Init+0x58>)
 800220a:	220c      	movs	r2, #12
 800220c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800220e:	4b0b      	ldr	r3, [pc, #44]	; (800223c <MX_USART3_UART_Init+0x58>)
 8002210:	2200      	movs	r2, #0
 8002212:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002214:	4b09      	ldr	r3, [pc, #36]	; (800223c <MX_USART3_UART_Init+0x58>)
 8002216:	2200      	movs	r2, #0
 8002218:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800221a:	4b08      	ldr	r3, [pc, #32]	; (800223c <MX_USART3_UART_Init+0x58>)
 800221c:	2200      	movs	r2, #0
 800221e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002220:	4b06      	ldr	r3, [pc, #24]	; (800223c <MX_USART3_UART_Init+0x58>)
 8002222:	2200      	movs	r2, #0
 8002224:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002226:	4805      	ldr	r0, [pc, #20]	; (800223c <MX_USART3_UART_Init+0x58>)
 8002228:	f004 f9dc 	bl	80065e4 <HAL_UART_Init>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002232:	f7ff fc03 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002236:	bf00      	nop
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	20000458 	.word	0x20000458
 8002240:	40004800 	.word	0x40004800

08002244 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08c      	sub	sp, #48	; 0x30
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800224c:	f107 031c 	add.w	r3, r7, #28
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	605a      	str	r2, [r3, #4]
 8002256:	609a      	str	r2, [r3, #8]
 8002258:	60da      	str	r2, [r3, #12]
 800225a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a37      	ldr	r2, [pc, #220]	; (8002340 <HAL_UART_MspInit+0xfc>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d139      	bne.n	80022da <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002266:	4b37      	ldr	r3, [pc, #220]	; (8002344 <HAL_UART_MspInit+0x100>)
 8002268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226a:	4a36      	ldr	r2, [pc, #216]	; (8002344 <HAL_UART_MspInit+0x100>)
 800226c:	f043 0310 	orr.w	r3, r3, #16
 8002270:	6453      	str	r3, [r2, #68]	; 0x44
 8002272:	4b34      	ldr	r3, [pc, #208]	; (8002344 <HAL_UART_MspInit+0x100>)
 8002274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002276:	f003 0310 	and.w	r3, r3, #16
 800227a:	61bb      	str	r3, [r7, #24]
 800227c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800227e:	4b31      	ldr	r3, [pc, #196]	; (8002344 <HAL_UART_MspInit+0x100>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002282:	4a30      	ldr	r2, [pc, #192]	; (8002344 <HAL_UART_MspInit+0x100>)
 8002284:	f043 0302 	orr.w	r3, r3, #2
 8002288:	6313      	str	r3, [r2, #48]	; 0x30
 800228a:	4b2e      	ldr	r3, [pc, #184]	; (8002344 <HAL_UART_MspInit+0x100>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	617b      	str	r3, [r7, #20]
 8002294:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002296:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800229a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229c:	2302      	movs	r3, #2
 800229e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a4:	2303      	movs	r3, #3
 80022a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80022a8:	2304      	movs	r3, #4
 80022aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ac:	f107 031c 	add.w	r3, r7, #28
 80022b0:	4619      	mov	r1, r3
 80022b2:	4825      	ldr	r0, [pc, #148]	; (8002348 <HAL_UART_MspInit+0x104>)
 80022b4:	f000 ff76 	bl	80031a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80022b8:	2340      	movs	r3, #64	; 0x40
 80022ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022bc:	2302      	movs	r3, #2
 80022be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c4:	2303      	movs	r3, #3
 80022c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022c8:	2307      	movs	r3, #7
 80022ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022cc:	f107 031c 	add.w	r3, r7, #28
 80022d0:	4619      	mov	r1, r3
 80022d2:	481d      	ldr	r0, [pc, #116]	; (8002348 <HAL_UART_MspInit+0x104>)
 80022d4:	f000 ff66 	bl	80031a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80022d8:	e02d      	b.n	8002336 <HAL_UART_MspInit+0xf2>
  else if(uartHandle->Instance==USART3)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a1b      	ldr	r2, [pc, #108]	; (800234c <HAL_UART_MspInit+0x108>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d128      	bne.n	8002336 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART3_CLK_ENABLE();
 80022e4:	4b17      	ldr	r3, [pc, #92]	; (8002344 <HAL_UART_MspInit+0x100>)
 80022e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e8:	4a16      	ldr	r2, [pc, #88]	; (8002344 <HAL_UART_MspInit+0x100>)
 80022ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022ee:	6413      	str	r3, [r2, #64]	; 0x40
 80022f0:	4b14      	ldr	r3, [pc, #80]	; (8002344 <HAL_UART_MspInit+0x100>)
 80022f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022f8:	613b      	str	r3, [r7, #16]
 80022fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022fc:	4b11      	ldr	r3, [pc, #68]	; (8002344 <HAL_UART_MspInit+0x100>)
 80022fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002300:	4a10      	ldr	r2, [pc, #64]	; (8002344 <HAL_UART_MspInit+0x100>)
 8002302:	f043 0308 	orr.w	r3, r3, #8
 8002306:	6313      	str	r3, [r2, #48]	; 0x30
 8002308:	4b0e      	ldr	r3, [pc, #56]	; (8002344 <HAL_UART_MspInit+0x100>)
 800230a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230c:	f003 0308 	and.w	r3, r3, #8
 8002310:	60fb      	str	r3, [r7, #12]
 8002312:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002314:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002318:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231a:	2302      	movs	r3, #2
 800231c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231e:	2300      	movs	r3, #0
 8002320:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002322:	2303      	movs	r3, #3
 8002324:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002326:	2307      	movs	r3, #7
 8002328:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800232a:	f107 031c 	add.w	r3, r7, #28
 800232e:	4619      	mov	r1, r3
 8002330:	4807      	ldr	r0, [pc, #28]	; (8002350 <HAL_UART_MspInit+0x10c>)
 8002332:	f000 ff37 	bl	80031a4 <HAL_GPIO_Init>
}
 8002336:	bf00      	nop
 8002338:	3730      	adds	r7, #48	; 0x30
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	40011000 	.word	0x40011000
 8002344:	40023800 	.word	0x40023800
 8002348:	40020400 	.word	0x40020400
 800234c:	40004800 	.word	0x40004800
 8002350:	40020c00 	.word	0x40020c00

08002354 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002354:	f8df d034 	ldr.w	sp, [pc, #52]	; 800238c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002358:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800235a:	e003      	b.n	8002364 <LoopCopyDataInit>

0800235c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800235c:	4b0c      	ldr	r3, [pc, #48]	; (8002390 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800235e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002360:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002362:	3104      	adds	r1, #4

08002364 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002364:	480b      	ldr	r0, [pc, #44]	; (8002394 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002366:	4b0c      	ldr	r3, [pc, #48]	; (8002398 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002368:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800236a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800236c:	d3f6      	bcc.n	800235c <CopyDataInit>
  ldr  r2, =_sbss
 800236e:	4a0b      	ldr	r2, [pc, #44]	; (800239c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002370:	e002      	b.n	8002378 <LoopFillZerobss>

08002372 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002372:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002374:	f842 3b04 	str.w	r3, [r2], #4

08002378 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002378:	4b09      	ldr	r3, [pc, #36]	; (80023a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800237a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800237c:	d3f9      	bcc.n	8002372 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800237e:	f7ff fd25 	bl	8001dcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002382:	f004 fde1 	bl	8006f48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002386:	f7ff f893 	bl	80014b0 <main>
  bx  lr    
 800238a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800238c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8002390:	0800a254 	.word	0x0800a254
  ldr  r0, =_sdata
 8002394:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002398:	20000208 	.word	0x20000208
  ldr  r2, =_sbss
 800239c:	20000208 	.word	0x20000208
  ldr  r3, = _ebss
 80023a0:	20000574 	.word	0x20000574

080023a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023a4:	e7fe      	b.n	80023a4 <ADC_IRQHandler>

080023a6 <ILI9341_Draw_Filled_Rectangle_Coord>:
	
}

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 80023a6:	b590      	push	{r4, r7, lr}
 80023a8:	b089      	sub	sp, #36	; 0x24
 80023aa:	af02      	add	r7, sp, #8
 80023ac:	4604      	mov	r4, r0
 80023ae:	4608      	mov	r0, r1
 80023b0:	4611      	mov	r1, r2
 80023b2:	461a      	mov	r2, r3
 80023b4:	4623      	mov	r3, r4
 80023b6:	80fb      	strh	r3, [r7, #6]
 80023b8:	4603      	mov	r3, r0
 80023ba:	80bb      	strh	r3, [r7, #4]
 80023bc:	460b      	mov	r3, r1
 80023be:	807b      	strh	r3, [r7, #2]
 80023c0:	4613      	mov	r3, r2
 80023c2:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 80023c4:	2300      	movs	r3, #0
 80023c6:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 80023c8:	2300      	movs	r3, #0
 80023ca:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 80023cc:	2300      	movs	r3, #0
 80023ce:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 80023d0:	2300      	movs	r3, #0
 80023d2:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 80023d4:	2300      	movs	r3, #0
 80023d6:	60bb      	str	r3, [r7, #8]
	
	uint16_t X0_true = 0;
 80023d8:	2300      	movs	r3, #0
 80023da:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 80023dc:	2300      	movs	r3, #0
 80023de:	81fb      	strh	r3, [r7, #14]
	
	Calc_Negative = X1 - X0;
 80023e0:	887a      	ldrh	r2, [r7, #2]
 80023e2:	88fb      	ldrh	r3, [r7, #6]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	da01      	bge.n	80023f2 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 80023ee:	2301      	movs	r3, #1
 80023f0:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 80023f2:	2300      	movs	r3, #0
 80023f4:	60bb      	str	r3, [r7, #8]
	
	Calc_Negative = Y1 - Y0;
 80023f6:	883a      	ldrh	r2, [r7, #0]
 80023f8:	88bb      	ldrh	r3, [r7, #4]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	2b00      	cmp	r3, #0
 8002402:	da01      	bge.n	8002408 <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 8002404:	2301      	movs	r3, #1
 8002406:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 8002408:	7cfb      	ldrb	r3, [r7, #19]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d106      	bne.n	800241c <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 800240e:	887a      	ldrh	r2, [r7, #2]
 8002410:	88fb      	ldrh	r3, [r7, #6]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 8002416:	88fb      	ldrh	r3, [r7, #6]
 8002418:	823b      	strh	r3, [r7, #16]
 800241a:	e005      	b.n	8002428 <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 800241c:	88fa      	ldrh	r2, [r7, #6]
 800241e:	887b      	ldrh	r3, [r7, #2]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 8002424:	887b      	ldrh	r3, [r7, #2]
 8002426:	823b      	strh	r3, [r7, #16]
	}
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 8002428:	7cbb      	ldrb	r3, [r7, #18]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d106      	bne.n	800243c <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 800242e:	883a      	ldrh	r2, [r7, #0]
 8002430:	88bb      	ldrh	r3, [r7, #4]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;		
 8002436:	88bb      	ldrh	r3, [r7, #4]
 8002438:	81fb      	strh	r3, [r7, #14]
 800243a:	e005      	b.n	8002448 <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 800243c:	88ba      	ldrh	r2, [r7, #4]
 800243e:	883b      	ldrh	r3, [r7, #0]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;	
 8002444:	883b      	ldrh	r3, [r7, #0]
 8002446:	81fb      	strh	r3, [r7, #14]
	}
	
	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);	
 8002448:	8abc      	ldrh	r4, [r7, #20]
 800244a:	8afa      	ldrh	r2, [r7, #22]
 800244c:	89f9      	ldrh	r1, [r7, #14]
 800244e:	8a38      	ldrh	r0, [r7, #16]
 8002450:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002452:	9300      	str	r3, [sp, #0]
 8002454:	4623      	mov	r3, r4
 8002456:	f000 fca7 	bl	8002da8 <ILI9341_Draw_Rectangle>
}
 800245a:	bf00      	nop
 800245c:	371c      	adds	r7, #28
 800245e:	46bd      	mov	sp, r7
 8002460:	bd90      	pop	{r4, r7, pc}
	...

08002464 <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8002464:	b590      	push	{r4, r7, lr}
 8002466:	b089      	sub	sp, #36	; 0x24
 8002468:	af02      	add	r7, sp, #8
 800246a:	4604      	mov	r4, r0
 800246c:	4608      	mov	r0, r1
 800246e:	4611      	mov	r1, r2
 8002470:	461a      	mov	r2, r3
 8002472:	4623      	mov	r3, r4
 8002474:	71fb      	strb	r3, [r7, #7]
 8002476:	4603      	mov	r3, r0
 8002478:	71bb      	strb	r3, [r7, #6]
 800247a:	460b      	mov	r3, r1
 800247c:	717b      	strb	r3, [r7, #5]
 800247e:	4613      	mov	r3, r2
 8002480:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 8002486:	7dfb      	ldrb	r3, [r7, #23]
 8002488:	2b1f      	cmp	r3, #31
 800248a:	d802      	bhi.n	8002492 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 800248c:	2300      	movs	r3, #0
 800248e:	71fb      	strb	r3, [r7, #7]
 8002490:	e002      	b.n	8002498 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 8002492:	7dfb      	ldrb	r3, [r7, #23]
 8002494:	3b20      	subs	r3, #32
 8002496:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8002498:	2300      	movs	r3, #0
 800249a:	753b      	strb	r3, [r7, #20]
 800249c:	e012      	b.n	80024c4 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 800249e:	7dfa      	ldrb	r2, [r7, #23]
 80024a0:	7d38      	ldrb	r0, [r7, #20]
 80024a2:	7d39      	ldrb	r1, [r7, #20]
 80024a4:	4c3c      	ldr	r4, [pc, #240]	; (8002598 <ILI9341_Draw_Char+0x134>)
 80024a6:	4613      	mov	r3, r2
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	4413      	add	r3, r2
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	4423      	add	r3, r4
 80024b0:	4403      	add	r3, r0
 80024b2:	781a      	ldrb	r2, [r3, #0]
 80024b4:	f107 0318 	add.w	r3, r7, #24
 80024b8:	440b      	add	r3, r1
 80024ba:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80024be:	7d3b      	ldrb	r3, [r7, #20]
 80024c0:	3301      	adds	r3, #1
 80024c2:	753b      	strb	r3, [r7, #20]
 80024c4:	7d3b      	ldrb	r3, [r7, #20]
 80024c6:	2b05      	cmp	r3, #5
 80024c8:	d9e9      	bls.n	800249e <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 80024ca:	79bb      	ldrb	r3, [r7, #6]
 80024cc:	b298      	uxth	r0, r3
 80024ce:	797b      	ldrb	r3, [r7, #5]
 80024d0:	b299      	uxth	r1, r3
 80024d2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80024d4:	461a      	mov	r2, r3
 80024d6:	0052      	lsls	r2, r2, #1
 80024d8:	4413      	add	r3, r2
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	b29a      	uxth	r2, r3
 80024de:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80024e0:	00db      	lsls	r3, r3, #3
 80024e2:	b29c      	uxth	r4, r3
 80024e4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80024e6:	9300      	str	r3, [sp, #0]
 80024e8:	4623      	mov	r3, r4
 80024ea:	f000 fc5d 	bl	8002da8 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 80024ee:	2300      	movs	r3, #0
 80024f0:	757b      	strb	r3, [r7, #21]
 80024f2:	e048      	b.n	8002586 <ILI9341_Draw_Char+0x122>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80024f4:	2300      	movs	r3, #0
 80024f6:	75bb      	strb	r3, [r7, #22]
 80024f8:	e03f      	b.n	800257a <ILI9341_Draw_Char+0x116>
            if (temp[j] & (1<<i)) {			
 80024fa:	7d7b      	ldrb	r3, [r7, #21]
 80024fc:	f107 0218 	add.w	r2, r7, #24
 8002500:	4413      	add	r3, r2
 8002502:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002506:	461a      	mov	r2, r3
 8002508:	7dbb      	ldrb	r3, [r7, #22]
 800250a:	fa42 f303 	asr.w	r3, r2, r3
 800250e:	f003 0301 	and.w	r3, r3, #1
 8002512:	2b00      	cmp	r3, #0
 8002514:	d02e      	beq.n	8002574 <ILI9341_Draw_Char+0x110>
							if(Size == 1)
 8002516:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002518:	2b01      	cmp	r3, #1
 800251a:	d110      	bne.n	800253e <ILI9341_Draw_Char+0xda>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 800251c:	79bb      	ldrb	r3, [r7, #6]
 800251e:	b29a      	uxth	r2, r3
 8002520:	7d7b      	ldrb	r3, [r7, #21]
 8002522:	b29b      	uxth	r3, r3
 8002524:	4413      	add	r3, r2
 8002526:	b298      	uxth	r0, r3
 8002528:	797b      	ldrb	r3, [r7, #5]
 800252a:	b29a      	uxth	r2, r3
 800252c:	7dbb      	ldrb	r3, [r7, #22]
 800252e:	b29b      	uxth	r3, r3
 8002530:	4413      	add	r3, r2
 8002532:	b29b      	uxth	r3, r3
 8002534:	887a      	ldrh	r2, [r7, #2]
 8002536:	4619      	mov	r1, r3
 8002538:	f000 fb5c 	bl	8002bf4 <ILI9341_Draw_Pixel>
 800253c:	e01a      	b.n	8002574 <ILI9341_Draw_Char+0x110>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 800253e:	79bb      	ldrb	r3, [r7, #6]
 8002540:	b29a      	uxth	r2, r3
 8002542:	7d7b      	ldrb	r3, [r7, #21]
 8002544:	b29b      	uxth	r3, r3
 8002546:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8002548:	fb11 f303 	smulbb	r3, r1, r3
 800254c:	b29b      	uxth	r3, r3
 800254e:	4413      	add	r3, r2
 8002550:	b298      	uxth	r0, r3
 8002552:	797b      	ldrb	r3, [r7, #5]
 8002554:	b29a      	uxth	r2, r3
 8002556:	7dbb      	ldrb	r3, [r7, #22]
 8002558:	b29b      	uxth	r3, r3
 800255a:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800255c:	fb11 f303 	smulbb	r3, r1, r3
 8002560:	b29b      	uxth	r3, r3
 8002562:	4413      	add	r3, r2
 8002564:	b299      	uxth	r1, r3
 8002566:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8002568:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800256a:	887b      	ldrh	r3, [r7, #2]
 800256c:	9300      	str	r3, [sp, #0]
 800256e:	4623      	mov	r3, r4
 8002570:	f000 fc1a 	bl	8002da8 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8002574:	7dbb      	ldrb	r3, [r7, #22]
 8002576:	3301      	adds	r3, #1
 8002578:	75bb      	strb	r3, [r7, #22]
 800257a:	7dbb      	ldrb	r3, [r7, #22]
 800257c:	2b07      	cmp	r3, #7
 800257e:	d9bc      	bls.n	80024fa <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 8002580:	7d7b      	ldrb	r3, [r7, #21]
 8002582:	3301      	adds	r3, #1
 8002584:	757b      	strb	r3, [r7, #21]
 8002586:	7d7b      	ldrb	r3, [r7, #21]
 8002588:	2b05      	cmp	r3, #5
 800258a:	d9b3      	bls.n	80024f4 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 800258c:	bf00      	nop
 800258e:	bf00      	nop
 8002590:	371c      	adds	r7, #28
 8002592:	46bd      	mov	sp, r7
 8002594:	bd90      	pop	{r4, r7, pc}
 8002596:	bf00      	nop
 8002598:	08009c24 	.word	0x08009c24

0800259c <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 800259c:	b590      	push	{r4, r7, lr}
 800259e:	b085      	sub	sp, #20
 80025a0:	af02      	add	r7, sp, #8
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	4608      	mov	r0, r1
 80025a6:	4611      	mov	r1, r2
 80025a8:	461a      	mov	r2, r3
 80025aa:	4603      	mov	r3, r0
 80025ac:	70fb      	strb	r3, [r7, #3]
 80025ae:	460b      	mov	r3, r1
 80025b0:	70bb      	strb	r3, [r7, #2]
 80025b2:	4613      	mov	r3, r2
 80025b4:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 80025b6:	e017      	b.n	80025e8 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	1c5a      	adds	r2, r3, #1
 80025bc:	607a      	str	r2, [r7, #4]
 80025be:	7818      	ldrb	r0, [r3, #0]
 80025c0:	883c      	ldrh	r4, [r7, #0]
 80025c2:	78ba      	ldrb	r2, [r7, #2]
 80025c4:	78f9      	ldrb	r1, [r7, #3]
 80025c6:	8bbb      	ldrh	r3, [r7, #28]
 80025c8:	9301      	str	r3, [sp, #4]
 80025ca:	8b3b      	ldrh	r3, [r7, #24]
 80025cc:	9300      	str	r3, [sp, #0]
 80025ce:	4623      	mov	r3, r4
 80025d0:	f7ff ff48 	bl	8002464 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 80025d4:	8b3b      	ldrh	r3, [r7, #24]
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	461a      	mov	r2, r3
 80025da:	0052      	lsls	r2, r2, #1
 80025dc:	4413      	add	r3, r2
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	b2da      	uxtb	r2, r3
 80025e2:	78fb      	ldrb	r3, [r7, #3]
 80025e4:	4413      	add	r3, r2
 80025e6:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d1e3      	bne.n	80025b8 <ILI9341_Draw_Text+0x1c>
    }
}
 80025f0:	bf00      	nop
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd90      	pop	{r4, r7, pc}
	...

080025fc <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
MX_SPI5_Init();																							//SPI INIT
 8002600:	f7ff fa54 	bl	8001aac <MX_SPI5_Init>
MX_GPIO_Init();																							//GPIO INIT
 8002604:	f7fd fff0 	bl	80005e8 <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8002608:	2200      	movs	r2, #0
 800260a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800260e:	4802      	ldr	r0, [pc, #8]	; (8002618 <ILI9341_SPI_Init+0x1c>)
 8002610:	f000 ff8c 	bl	800352c <HAL_GPIO_WritePin>
}
 8002614:	bf00      	nop
 8002616:	bd80      	pop	{r7, pc}
 8002618:	40020800 	.word	0x40020800

0800261c <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 8002626:	1df9      	adds	r1, r7, #7
 8002628:	2301      	movs	r3, #1
 800262a:	2201      	movs	r2, #1
 800262c:	4803      	ldr	r0, [pc, #12]	; (800263c <ILI9341_SPI_Send+0x20>)
 800262e:	f002 facc 	bl	8004bca <HAL_SPI_Transmit>
}
 8002632:	bf00      	nop
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	20000310 	.word	0x20000310

08002640 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800264a:	2200      	movs	r2, #0
 800264c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002650:	480b      	ldr	r0, [pc, #44]	; (8002680 <ILI9341_Write_Command+0x40>)
 8002652:	f000 ff6b 	bl	800352c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002656:	2200      	movs	r2, #0
 8002658:	f44f 7100 	mov.w	r1, #512	; 0x200
 800265c:	4808      	ldr	r0, [pc, #32]	; (8002680 <ILI9341_Write_Command+0x40>)
 800265e:	f000 ff65 	bl	800352c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8002662:	79fb      	ldrb	r3, [r7, #7]
 8002664:	4618      	mov	r0, r3
 8002666:	f7ff ffd9 	bl	800261c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 800266a:	2201      	movs	r2, #1
 800266c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002670:	4803      	ldr	r0, [pc, #12]	; (8002680 <ILI9341_Write_Command+0x40>)
 8002672:	f000 ff5b 	bl	800352c <HAL_GPIO_WritePin>
}
 8002676:	bf00      	nop
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	40020800 	.word	0x40020800

08002684 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	4603      	mov	r3, r0
 800268c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800268e:	2201      	movs	r2, #1
 8002690:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002694:	480b      	ldr	r0, [pc, #44]	; (80026c4 <ILI9341_Write_Data+0x40>)
 8002696:	f000 ff49 	bl	800352c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800269a:	2200      	movs	r2, #0
 800269c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026a0:	4808      	ldr	r0, [pc, #32]	; (80026c4 <ILI9341_Write_Data+0x40>)
 80026a2:	f000 ff43 	bl	800352c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 80026a6:	79fb      	ldrb	r3, [r7, #7]
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7ff ffb7 	bl	800261c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80026ae:	2201      	movs	r2, #1
 80026b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026b4:	4803      	ldr	r0, [pc, #12]	; (80026c4 <ILI9341_Write_Data+0x40>)
 80026b6:	f000 ff39 	bl	800352c <HAL_GPIO_WritePin>
}
 80026ba:	bf00      	nop
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	40020800 	.word	0x40020800

080026c8 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 80026c8:	b590      	push	{r4, r7, lr}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4604      	mov	r4, r0
 80026d0:	4608      	mov	r0, r1
 80026d2:	4611      	mov	r1, r2
 80026d4:	461a      	mov	r2, r3
 80026d6:	4623      	mov	r3, r4
 80026d8:	80fb      	strh	r3, [r7, #6]
 80026da:	4603      	mov	r3, r0
 80026dc:	80bb      	strh	r3, [r7, #4]
 80026de:	460b      	mov	r3, r1
 80026e0:	807b      	strh	r3, [r7, #2]
 80026e2:	4613      	mov	r3, r2
 80026e4:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 80026e6:	202a      	movs	r0, #42	; 0x2a
 80026e8:	f7ff ffaa 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 80026ec:	88fb      	ldrh	r3, [r7, #6]
 80026ee:	0a1b      	lsrs	r3, r3, #8
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7ff ffc5 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 80026fa:	88fb      	ldrh	r3, [r7, #6]
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	4618      	mov	r0, r3
 8002700:	f7ff ffc0 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8002704:	887b      	ldrh	r3, [r7, #2]
 8002706:	0a1b      	lsrs	r3, r3, #8
 8002708:	b29b      	uxth	r3, r3
 800270a:	b2db      	uxtb	r3, r3
 800270c:	4618      	mov	r0, r3
 800270e:	f7ff ffb9 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8002712:	887b      	ldrh	r3, [r7, #2]
 8002714:	b2db      	uxtb	r3, r3
 8002716:	4618      	mov	r0, r3
 8002718:	f7ff ffb4 	bl	8002684 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 800271c:	202b      	movs	r0, #43	; 0x2b
 800271e:	f7ff ff8f 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8002722:	88bb      	ldrh	r3, [r7, #4]
 8002724:	0a1b      	lsrs	r3, r3, #8
 8002726:	b29b      	uxth	r3, r3
 8002728:	b2db      	uxtb	r3, r3
 800272a:	4618      	mov	r0, r3
 800272c:	f7ff ffaa 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8002730:	88bb      	ldrh	r3, [r7, #4]
 8002732:	b2db      	uxtb	r3, r3
 8002734:	4618      	mov	r0, r3
 8002736:	f7ff ffa5 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 800273a:	883b      	ldrh	r3, [r7, #0]
 800273c:	0a1b      	lsrs	r3, r3, #8
 800273e:	b29b      	uxth	r3, r3
 8002740:	b2db      	uxtb	r3, r3
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff ff9e 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8002748:	883b      	ldrh	r3, [r7, #0]
 800274a:	b2db      	uxtb	r3, r3
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff ff99 	bl	8002684 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8002752:	202c      	movs	r0, #44	; 0x2c
 8002754:	f7ff ff74 	bl	8002640 <ILI9341_Write_Command>
}
 8002758:	bf00      	nop
 800275a:	370c      	adds	r7, #12
 800275c:	46bd      	mov	sp, r7
 800275e:	bd90      	pop	{r4, r7, pc}

08002760 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8002764:	2201      	movs	r2, #1
 8002766:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800276a:	480b      	ldr	r0, [pc, #44]	; (8002798 <ILI9341_Reset+0x38>)
 800276c:	f000 fede 	bl	800352c <HAL_GPIO_WritePin>
HAL_Delay(200);
 8002770:	20c8      	movs	r0, #200	; 0xc8
 8002772:	f000 fbe1 	bl	8002f38 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002776:	2200      	movs	r2, #0
 8002778:	f44f 7180 	mov.w	r1, #256	; 0x100
 800277c:	4806      	ldr	r0, [pc, #24]	; (8002798 <ILI9341_Reset+0x38>)
 800277e:	f000 fed5 	bl	800352c <HAL_GPIO_WritePin>
HAL_Delay(200);
 8002782:	20c8      	movs	r0, #200	; 0xc8
 8002784:	f000 fbd8 	bl	8002f38 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8002788:	2201      	movs	r2, #1
 800278a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800278e:	4802      	ldr	r0, [pc, #8]	; (8002798 <ILI9341_Reset+0x38>)
 8002790:	f000 fecc 	bl	800352c <HAL_GPIO_WritePin>
}
 8002794:	bf00      	nop
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40020800 	.word	0x40020800

0800279c <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 80027a6:	79fb      	ldrb	r3, [r7, #7]
 80027a8:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 80027aa:	2036      	movs	r0, #54	; 0x36
 80027ac:	f7ff ff48 	bl	8002640 <ILI9341_Write_Command>
HAL_Delay(1);
 80027b0:	2001      	movs	r0, #1
 80027b2:	f000 fbc1 	bl	8002f38 <HAL_Delay>
	
switch(screen_rotation) 
 80027b6:	7bfb      	ldrb	r3, [r7, #15]
 80027b8:	2b03      	cmp	r3, #3
 80027ba:	d837      	bhi.n	800282c <ILI9341_Set_Rotation+0x90>
 80027bc:	a201      	add	r2, pc, #4	; (adr r2, 80027c4 <ILI9341_Set_Rotation+0x28>)
 80027be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027c2:	bf00      	nop
 80027c4:	080027d5 	.word	0x080027d5
 80027c8:	080027eb 	.word	0x080027eb
 80027cc:	08002801 	.word	0x08002801
 80027d0:	08002817 	.word	0x08002817
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 80027d4:	2048      	movs	r0, #72	; 0x48
 80027d6:	f7ff ff55 	bl	8002684 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 80027da:	4b17      	ldr	r3, [pc, #92]	; (8002838 <ILI9341_Set_Rotation+0x9c>)
 80027dc:	22f0      	movs	r2, #240	; 0xf0
 80027de:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80027e0:	4b16      	ldr	r3, [pc, #88]	; (800283c <ILI9341_Set_Rotation+0xa0>)
 80027e2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80027e6:	801a      	strh	r2, [r3, #0]
			break;
 80027e8:	e021      	b.n	800282e <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 80027ea:	2028      	movs	r0, #40	; 0x28
 80027ec:	f7ff ff4a 	bl	8002684 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80027f0:	4b11      	ldr	r3, [pc, #68]	; (8002838 <ILI9341_Set_Rotation+0x9c>)
 80027f2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80027f6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80027f8:	4b10      	ldr	r3, [pc, #64]	; (800283c <ILI9341_Set_Rotation+0xa0>)
 80027fa:	22f0      	movs	r2, #240	; 0xf0
 80027fc:	801a      	strh	r2, [r3, #0]
			break;
 80027fe:	e016      	b.n	800282e <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8002800:	2088      	movs	r0, #136	; 0x88
 8002802:	f7ff ff3f 	bl	8002684 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8002806:	4b0c      	ldr	r3, [pc, #48]	; (8002838 <ILI9341_Set_Rotation+0x9c>)
 8002808:	22f0      	movs	r2, #240	; 0xf0
 800280a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800280c:	4b0b      	ldr	r3, [pc, #44]	; (800283c <ILI9341_Set_Rotation+0xa0>)
 800280e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002812:	801a      	strh	r2, [r3, #0]
			break;
 8002814:	e00b      	b.n	800282e <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8002816:	20e8      	movs	r0, #232	; 0xe8
 8002818:	f7ff ff34 	bl	8002684 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 800281c:	4b06      	ldr	r3, [pc, #24]	; (8002838 <ILI9341_Set_Rotation+0x9c>)
 800281e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002822:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8002824:	4b05      	ldr	r3, [pc, #20]	; (800283c <ILI9341_Set_Rotation+0xa0>)
 8002826:	22f0      	movs	r2, #240	; 0xf0
 8002828:	801a      	strh	r2, [r3, #0]
			break;
 800282a:	e000      	b.n	800282e <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800282c:	bf00      	nop
	}
}
 800282e:	bf00      	nop
 8002830:	3710      	adds	r7, #16
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	2000002e 	.word	0x2000002e
 800283c:	2000002c 	.word	0x2000002c

08002840 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8002844:	2201      	movs	r2, #1
 8002846:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800284a:	4802      	ldr	r0, [pc, #8]	; (8002854 <ILI9341_Enable+0x14>)
 800284c:	f000 fe6e 	bl	800352c <HAL_GPIO_WritePin>
}
 8002850:	bf00      	nop
 8002852:	bd80      	pop	{r7, pc}
 8002854:	40020800 	.word	0x40020800

08002858 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0

ILI9341_Enable();
 800285c:	f7ff fff0 	bl	8002840 <ILI9341_Enable>
ILI9341_SPI_Init();
 8002860:	f7ff fecc 	bl	80025fc <ILI9341_SPI_Init>
ILI9341_Reset();
 8002864:	f7ff ff7c 	bl	8002760 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8002868:	2001      	movs	r0, #1
 800286a:	f7ff fee9 	bl	8002640 <ILI9341_Write_Command>
HAL_Delay(1000);
 800286e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002872:	f000 fb61 	bl	8002f38 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8002876:	20cb      	movs	r0, #203	; 0xcb
 8002878:	f7ff fee2 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 800287c:	2039      	movs	r0, #57	; 0x39
 800287e:	f7ff ff01 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8002882:	202c      	movs	r0, #44	; 0x2c
 8002884:	f7ff fefe 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8002888:	2000      	movs	r0, #0
 800288a:	f7ff fefb 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 800288e:	2034      	movs	r0, #52	; 0x34
 8002890:	f7ff fef8 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8002894:	2002      	movs	r0, #2
 8002896:	f7ff fef5 	bl	8002684 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 800289a:	20cf      	movs	r0, #207	; 0xcf
 800289c:	f7ff fed0 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80028a0:	2000      	movs	r0, #0
 80028a2:	f7ff feef 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 80028a6:	20c1      	movs	r0, #193	; 0xc1
 80028a8:	f7ff feec 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 80028ac:	2030      	movs	r0, #48	; 0x30
 80028ae:	f7ff fee9 	bl	8002684 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 80028b2:	20e8      	movs	r0, #232	; 0xe8
 80028b4:	f7ff fec4 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 80028b8:	2085      	movs	r0, #133	; 0x85
 80028ba:	f7ff fee3 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80028be:	2000      	movs	r0, #0
 80028c0:	f7ff fee0 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 80028c4:	2078      	movs	r0, #120	; 0x78
 80028c6:	f7ff fedd 	bl	8002684 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 80028ca:	20ea      	movs	r0, #234	; 0xea
 80028cc:	f7ff feb8 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80028d0:	2000      	movs	r0, #0
 80028d2:	f7ff fed7 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80028d6:	2000      	movs	r0, #0
 80028d8:	f7ff fed4 	bl	8002684 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 80028dc:	20ed      	movs	r0, #237	; 0xed
 80028de:	f7ff feaf 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 80028e2:	2064      	movs	r0, #100	; 0x64
 80028e4:	f7ff fece 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80028e8:	2003      	movs	r0, #3
 80028ea:	f7ff fecb 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 80028ee:	2012      	movs	r0, #18
 80028f0:	f7ff fec8 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 80028f4:	2081      	movs	r0, #129	; 0x81
 80028f6:	f7ff fec5 	bl	8002684 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 80028fa:	20f7      	movs	r0, #247	; 0xf7
 80028fc:	f7ff fea0 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8002900:	2020      	movs	r0, #32
 8002902:	f7ff febf 	bl	8002684 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8002906:	20c0      	movs	r0, #192	; 0xc0
 8002908:	f7ff fe9a 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 800290c:	2023      	movs	r0, #35	; 0x23
 800290e:	f7ff feb9 	bl	8002684 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8002912:	20c1      	movs	r0, #193	; 0xc1
 8002914:	f7ff fe94 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8002918:	2010      	movs	r0, #16
 800291a:	f7ff feb3 	bl	8002684 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 800291e:	20c5      	movs	r0, #197	; 0xc5
 8002920:	f7ff fe8e 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8002924:	203e      	movs	r0, #62	; 0x3e
 8002926:	f7ff fead 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 800292a:	2028      	movs	r0, #40	; 0x28
 800292c:	f7ff feaa 	bl	8002684 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8002930:	20c7      	movs	r0, #199	; 0xc7
 8002932:	f7ff fe85 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8002936:	2086      	movs	r0, #134	; 0x86
 8002938:	f7ff fea4 	bl	8002684 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 800293c:	2036      	movs	r0, #54	; 0x36
 800293e:	f7ff fe7f 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8002942:	2048      	movs	r0, #72	; 0x48
 8002944:	f7ff fe9e 	bl	8002684 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8002948:	203a      	movs	r0, #58	; 0x3a
 800294a:	f7ff fe79 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 800294e:	2055      	movs	r0, #85	; 0x55
 8002950:	f7ff fe98 	bl	8002684 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8002954:	20b1      	movs	r0, #177	; 0xb1
 8002956:	f7ff fe73 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800295a:	2000      	movs	r0, #0
 800295c:	f7ff fe92 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8002960:	2018      	movs	r0, #24
 8002962:	f7ff fe8f 	bl	8002684 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8002966:	20b6      	movs	r0, #182	; 0xb6
 8002968:	f7ff fe6a 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 800296c:	2008      	movs	r0, #8
 800296e:	f7ff fe89 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8002972:	2082      	movs	r0, #130	; 0x82
 8002974:	f7ff fe86 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8002978:	2027      	movs	r0, #39	; 0x27
 800297a:	f7ff fe83 	bl	8002684 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 800297e:	20f2      	movs	r0, #242	; 0xf2
 8002980:	f7ff fe5e 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8002984:	2000      	movs	r0, #0
 8002986:	f7ff fe7d 	bl	8002684 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 800298a:	2026      	movs	r0, #38	; 0x26
 800298c:	f7ff fe58 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8002990:	2001      	movs	r0, #1
 8002992:	f7ff fe77 	bl	8002684 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8002996:	20e0      	movs	r0, #224	; 0xe0
 8002998:	f7ff fe52 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 800299c:	200f      	movs	r0, #15
 800299e:	f7ff fe71 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80029a2:	2031      	movs	r0, #49	; 0x31
 80029a4:	f7ff fe6e 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 80029a8:	202b      	movs	r0, #43	; 0x2b
 80029aa:	f7ff fe6b 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 80029ae:	200c      	movs	r0, #12
 80029b0:	f7ff fe68 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 80029b4:	200e      	movs	r0, #14
 80029b6:	f7ff fe65 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 80029ba:	2008      	movs	r0, #8
 80029bc:	f7ff fe62 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 80029c0:	204e      	movs	r0, #78	; 0x4e
 80029c2:	f7ff fe5f 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 80029c6:	20f1      	movs	r0, #241	; 0xf1
 80029c8:	f7ff fe5c 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 80029cc:	2037      	movs	r0, #55	; 0x37
 80029ce:	f7ff fe59 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 80029d2:	2007      	movs	r0, #7
 80029d4:	f7ff fe56 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 80029d8:	2010      	movs	r0, #16
 80029da:	f7ff fe53 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80029de:	2003      	movs	r0, #3
 80029e0:	f7ff fe50 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 80029e4:	200e      	movs	r0, #14
 80029e6:	f7ff fe4d 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 80029ea:	2009      	movs	r0, #9
 80029ec:	f7ff fe4a 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80029f0:	2000      	movs	r0, #0
 80029f2:	f7ff fe47 	bl	8002684 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 80029f6:	20e1      	movs	r0, #225	; 0xe1
 80029f8:	f7ff fe22 	bl	8002640 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80029fc:	2000      	movs	r0, #0
 80029fe:	f7ff fe41 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8002a02:	200e      	movs	r0, #14
 8002a04:	f7ff fe3e 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8002a08:	2014      	movs	r0, #20
 8002a0a:	f7ff fe3b 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8002a0e:	2003      	movs	r0, #3
 8002a10:	f7ff fe38 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8002a14:	2011      	movs	r0, #17
 8002a16:	f7ff fe35 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8002a1a:	2007      	movs	r0, #7
 8002a1c:	f7ff fe32 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8002a20:	2031      	movs	r0, #49	; 0x31
 8002a22:	f7ff fe2f 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8002a26:	20c1      	movs	r0, #193	; 0xc1
 8002a28:	f7ff fe2c 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8002a2c:	2048      	movs	r0, #72	; 0x48
 8002a2e:	f7ff fe29 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8002a32:	2008      	movs	r0, #8
 8002a34:	f7ff fe26 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8002a38:	200f      	movs	r0, #15
 8002a3a:	f7ff fe23 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8002a3e:	200c      	movs	r0, #12
 8002a40:	f7ff fe20 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8002a44:	2031      	movs	r0, #49	; 0x31
 8002a46:	f7ff fe1d 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8002a4a:	2036      	movs	r0, #54	; 0x36
 8002a4c:	f7ff fe1a 	bl	8002684 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8002a50:	200f      	movs	r0, #15
 8002a52:	f7ff fe17 	bl	8002684 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8002a56:	2011      	movs	r0, #17
 8002a58:	f7ff fdf2 	bl	8002640 <ILI9341_Write_Command>
HAL_Delay(120);
 8002a5c:	2078      	movs	r0, #120	; 0x78
 8002a5e:	f000 fa6b 	bl	8002f38 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8002a62:	2029      	movs	r0, #41	; 0x29
 8002a64:	f7ff fdec 	bl	8002640 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8002a68:	2000      	movs	r0, #0
 8002a6a:	f7ff fe97 	bl	800279c <ILI9341_Set_Rotation>
}
 8002a6e:	bf00      	nop
 8002a70:	bd80      	pop	{r7, pc}
	...

08002a74 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8002a74:	b5b0      	push	{r4, r5, r7, lr}
 8002a76:	b08c      	sub	sp, #48	; 0x30
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	6039      	str	r1, [r7, #0]
 8002a7e:	80fb      	strh	r3, [r7, #6]
 8002a80:	466b      	mov	r3, sp
 8002a82:	461d      	mov	r5, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8002a84:	2300      	movs	r3, #0
 8002a86:	627b      	str	r3, [r7, #36]	; 0x24
if((Size*2) < BURST_MAX_SIZE)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a90:	d202      	bcs.n	8002a98 <ILI9341_Draw_Colour_Burst+0x24>
{
	Buffer_Size = Size;
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	627b      	str	r3, [r7, #36]	; 0x24
 8002a96:	e002      	b.n	8002a9e <ILI9341_Draw_Colour_Burst+0x2a>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8002a98:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002a9c:	627b      	str	r3, [r7, #36]	; 0x24
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002aa4:	483e      	ldr	r0, [pc, #248]	; (8002ba0 <ILI9341_Draw_Colour_Burst+0x12c>)
 8002aa6:	f000 fd41 	bl	800352c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ab0:	483b      	ldr	r0, [pc, #236]	; (8002ba0 <ILI9341_Draw_Colour_Burst+0x12c>)
 8002ab2:	f000 fd3b 	bl	800352c <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8002ab6:	88fb      	ldrh	r3, [r7, #6]
 8002ab8:	0a1b      	lsrs	r3, r3, #8
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8002ac0:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002ac2:	4623      	mov	r3, r4
 8002ac4:	3b01      	subs	r3, #1
 8002ac6:	61fb      	str	r3, [r7, #28]
 8002ac8:	4620      	mov	r0, r4
 8002aca:	f04f 0100 	mov.w	r1, #0
 8002ace:	f04f 0200 	mov.w	r2, #0
 8002ad2:	f04f 0300 	mov.w	r3, #0
 8002ad6:	00cb      	lsls	r3, r1, #3
 8002ad8:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002adc:	00c2      	lsls	r2, r0, #3
 8002ade:	4620      	mov	r0, r4
 8002ae0:	f04f 0100 	mov.w	r1, #0
 8002ae4:	f04f 0200 	mov.w	r2, #0
 8002ae8:	f04f 0300 	mov.w	r3, #0
 8002aec:	00cb      	lsls	r3, r1, #3
 8002aee:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002af2:	00c2      	lsls	r2, r0, #3
 8002af4:	1de3      	adds	r3, r4, #7
 8002af6:	08db      	lsrs	r3, r3, #3
 8002af8:	00db      	lsls	r3, r3, #3
 8002afa:	ebad 0d03 	sub.w	sp, sp, r3
 8002afe:	466b      	mov	r3, sp
 8002b00:	3300      	adds	r3, #0
 8002b02:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8002b04:	2300      	movs	r3, #0
 8002b06:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b08:	e00e      	b.n	8002b28 <ILI9341_Draw_Colour_Burst+0xb4>
	{
		burst_buffer[j] = 	chifted;
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b0e:	4413      	add	r3, r2
 8002b10:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002b14:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8002b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b18:	3301      	adds	r3, #1
 8002b1a:	88fa      	ldrh	r2, [r7, #6]
 8002b1c:	b2d1      	uxtb	r1, r2
 8002b1e:	69ba      	ldr	r2, [r7, #24]
 8002b20:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8002b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b24:	3302      	adds	r3, #2
 8002b26:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d3ec      	bcc.n	8002b0a <ILI9341_Draw_Colour_Burst+0x96>
	}

uint32_t Sending_Size = Size*2;
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8002b36:	697a      	ldr	r2, [r7, #20]
 8002b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b3e:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b44:	fbb3 f2f2 	udiv	r2, r3, r2
 8002b48:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002b4a:	fb01 f202 	mul.w	r2, r1, r2
 8002b4e:	1a9b      	subs	r3, r3, r2
 8002b50:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d010      	beq.n	8002b7a <ILI9341_Draw_Colour_Burst+0x106>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8002b58:	2300      	movs	r3, #0
 8002b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b5c:	e009      	b.n	8002b72 <ILI9341_Draw_Colour_Burst+0xfe>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8002b5e:	69b9      	ldr	r1, [r7, #24]
 8002b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	230a      	movs	r3, #10
 8002b66:	480f      	ldr	r0, [pc, #60]	; (8002ba4 <ILI9341_Draw_Colour_Burst+0x130>)
 8002b68:	f002 f82f 	bl	8004bca <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8002b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b6e:	3301      	adds	r3, #1
 8002b70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d3f1      	bcc.n	8002b5e <ILI9341_Draw_Colour_Burst+0xea>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8002b7a:	69b9      	ldr	r1, [r7, #24]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	b29a      	uxth	r2, r3
 8002b80:	230a      	movs	r3, #10
 8002b82:	4808      	ldr	r0, [pc, #32]	; (8002ba4 <ILI9341_Draw_Colour_Burst+0x130>)
 8002b84:	f002 f821 	bl	8004bca <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002b88:	2201      	movs	r2, #1
 8002b8a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b8e:	4804      	ldr	r0, [pc, #16]	; (8002ba0 <ILI9341_Draw_Colour_Burst+0x12c>)
 8002b90:	f000 fccc 	bl	800352c <HAL_GPIO_WritePin>
 8002b94:	46ad      	mov	sp, r5
}
 8002b96:	bf00      	nop
 8002b98:	3730      	adds	r7, #48	; 0x30
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bdb0      	pop	{r4, r5, r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	40020800 	.word	0x40020800
 8002ba4:	20000310 	.word	0x20000310

08002ba8 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	4603      	mov	r3, r0
 8002bb0:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8002bb2:	4b0e      	ldr	r3, [pc, #56]	; (8002bec <ILI9341_Fill_Screen+0x44>)
 8002bb4:	881b      	ldrh	r3, [r3, #0]
 8002bb6:	b29a      	uxth	r2, r3
 8002bb8:	4b0d      	ldr	r3, [pc, #52]	; (8002bf0 <ILI9341_Fill_Screen+0x48>)
 8002bba:	881b      	ldrh	r3, [r3, #0]
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	f7ff fd81 	bl	80026c8 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8002bc6:	4b09      	ldr	r3, [pc, #36]	; (8002bec <ILI9341_Fill_Screen+0x44>)
 8002bc8:	881b      	ldrh	r3, [r3, #0]
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	461a      	mov	r2, r3
 8002bce:	4b08      	ldr	r3, [pc, #32]	; (8002bf0 <ILI9341_Fill_Screen+0x48>)
 8002bd0:	881b      	ldrh	r3, [r3, #0]
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	fb03 f302 	mul.w	r3, r3, r2
 8002bd8:	461a      	mov	r2, r3
 8002bda:	88fb      	ldrh	r3, [r7, #6]
 8002bdc:	4611      	mov	r1, r2
 8002bde:	4618      	mov	r0, r3
 8002be0:	f7ff ff48 	bl	8002a74 <ILI9341_Draw_Colour_Burst>
}
 8002be4:	bf00      	nop
 8002be6:	3708      	adds	r7, #8
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	2000002e 	.word	0x2000002e
 8002bf0:	2000002c 	.word	0x2000002c

08002bf4 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	80fb      	strh	r3, [r7, #6]
 8002bfe:	460b      	mov	r3, r1
 8002c00:	80bb      	strh	r3, [r7, #4]
 8002c02:	4613      	mov	r3, r2
 8002c04:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8002c06:	4b64      	ldr	r3, [pc, #400]	; (8002d98 <ILI9341_Draw_Pixel+0x1a4>)
 8002c08:	881b      	ldrh	r3, [r3, #0]
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	88fa      	ldrh	r2, [r7, #6]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	f080 80be 	bcs.w	8002d90 <ILI9341_Draw_Pixel+0x19c>
 8002c14:	4b61      	ldr	r3, [pc, #388]	; (8002d9c <ILI9341_Draw_Pixel+0x1a8>)
 8002c16:	881b      	ldrh	r3, [r3, #0]
 8002c18:	b29b      	uxth	r3, r3
 8002c1a:	88ba      	ldrh	r2, [r7, #4]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	f080 80b7 	bcs.w	8002d90 <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002c22:	2200      	movs	r2, #0
 8002c24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c28:	485d      	ldr	r0, [pc, #372]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002c2a:	f000 fc7f 	bl	800352c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c34:	485a      	ldr	r0, [pc, #360]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002c36:	f000 fc79 	bl	800352c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8002c3a:	202a      	movs	r0, #42	; 0x2a
 8002c3c:	f7ff fcee 	bl	800261c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8002c40:	2201      	movs	r2, #1
 8002c42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c46:	4856      	ldr	r0, [pc, #344]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002c48:	f000 fc70 	bl	800352c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c52:	4853      	ldr	r0, [pc, #332]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002c54:	f000 fc6a 	bl	800352c <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c5e:	4850      	ldr	r0, [pc, #320]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002c60:	f000 fc64 	bl	800352c <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8002c64:	88fb      	ldrh	r3, [r7, #6]
 8002c66:	0a1b      	lsrs	r3, r3, #8
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	753b      	strb	r3, [r7, #20]
 8002c6e:	88fb      	ldrh	r3, [r7, #6]
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	757b      	strb	r3, [r7, #21]
 8002c74:	88fb      	ldrh	r3, [r7, #6]
 8002c76:	3301      	adds	r3, #1
 8002c78:	121b      	asrs	r3, r3, #8
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	75bb      	strb	r3, [r7, #22]
 8002c7e:	88fb      	ldrh	r3, [r7, #6]
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	3301      	adds	r3, #1
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8002c88:	f107 0114 	add.w	r1, r7, #20
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	2204      	movs	r2, #4
 8002c90:	4844      	ldr	r0, [pc, #272]	; (8002da4 <ILI9341_Draw_Pixel+0x1b0>)
 8002c92:	f001 ff9a 	bl	8004bca <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002c96:	2201      	movs	r2, #1
 8002c98:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c9c:	4840      	ldr	r0, [pc, #256]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002c9e:	f000 fc45 	bl	800352c <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ca8:	483d      	ldr	r0, [pc, #244]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002caa:	f000 fc3f 	bl	800352c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002cb4:	483a      	ldr	r0, [pc, #232]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002cb6:	f000 fc39 	bl	800352c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8002cba:	202b      	movs	r0, #43	; 0x2b
 8002cbc:	f7ff fcae 	bl	800261c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002cc6:	4836      	ldr	r0, [pc, #216]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002cc8:	f000 fc30 	bl	800352c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002cd2:	4833      	ldr	r0, [pc, #204]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002cd4:	f000 fc2a 	bl	800352c <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002cde:	4830      	ldr	r0, [pc, #192]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002ce0:	f000 fc24 	bl	800352c <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8002ce4:	88bb      	ldrh	r3, [r7, #4]
 8002ce6:	0a1b      	lsrs	r3, r3, #8
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	743b      	strb	r3, [r7, #16]
 8002cee:	88bb      	ldrh	r3, [r7, #4]
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	747b      	strb	r3, [r7, #17]
 8002cf4:	88bb      	ldrh	r3, [r7, #4]
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	121b      	asrs	r3, r3, #8
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	74bb      	strb	r3, [r7, #18]
 8002cfe:	88bb      	ldrh	r3, [r7, #4]
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	3301      	adds	r3, #1
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8002d08:	f107 0110 	add.w	r1, r7, #16
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	2204      	movs	r2, #4
 8002d10:	4824      	ldr	r0, [pc, #144]	; (8002da4 <ILI9341_Draw_Pixel+0x1b0>)
 8002d12:	f001 ff5a 	bl	8004bca <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002d16:	2201      	movs	r2, #1
 8002d18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d1c:	4820      	ldr	r0, [pc, #128]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002d1e:	f000 fc05 	bl	800352c <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002d22:	2200      	movs	r2, #0
 8002d24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d28:	481d      	ldr	r0, [pc, #116]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002d2a:	f000 fbff 	bl	800352c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d34:	481a      	ldr	r0, [pc, #104]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002d36:	f000 fbf9 	bl	800352c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8002d3a:	202c      	movs	r0, #44	; 0x2c
 8002d3c:	f7ff fc6e 	bl	800261c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8002d40:	2201      	movs	r2, #1
 8002d42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d46:	4816      	ldr	r0, [pc, #88]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002d48:	f000 fbf0 	bl	800352c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d52:	4813      	ldr	r0, [pc, #76]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002d54:	f000 fbea 	bl	800352c <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002d58:	2200      	movs	r2, #0
 8002d5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d5e:	4810      	ldr	r0, [pc, #64]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002d60:	f000 fbe4 	bl	800352c <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8002d64:	887b      	ldrh	r3, [r7, #2]
 8002d66:	0a1b      	lsrs	r3, r3, #8
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	733b      	strb	r3, [r7, #12]
 8002d6e:	887b      	ldrh	r3, [r7, #2]
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8002d74:	f107 010c 	add.w	r1, r7, #12
 8002d78:	2301      	movs	r3, #1
 8002d7a:	2202      	movs	r2, #2
 8002d7c:	4809      	ldr	r0, [pc, #36]	; (8002da4 <ILI9341_Draw_Pixel+0x1b0>)
 8002d7e:	f001 ff24 	bl	8004bca <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002d82:	2201      	movs	r2, #1
 8002d84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d88:	4805      	ldr	r0, [pc, #20]	; (8002da0 <ILI9341_Draw_Pixel+0x1ac>)
 8002d8a:	f000 fbcf 	bl	800352c <HAL_GPIO_WritePin>
 8002d8e:	e000      	b.n	8002d92 <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8002d90:	bf00      	nop
	
}
 8002d92:	3718      	adds	r7, #24
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	2000002e 	.word	0x2000002e
 8002d9c:	2000002c 	.word	0x2000002c
 8002da0:	40020800 	.word	0x40020800
 8002da4:	20000310 	.word	0x20000310

08002da8 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8002da8:	b590      	push	{r4, r7, lr}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4604      	mov	r4, r0
 8002db0:	4608      	mov	r0, r1
 8002db2:	4611      	mov	r1, r2
 8002db4:	461a      	mov	r2, r3
 8002db6:	4623      	mov	r3, r4
 8002db8:	80fb      	strh	r3, [r7, #6]
 8002dba:	4603      	mov	r3, r0
 8002dbc:	80bb      	strh	r3, [r7, #4]
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	807b      	strh	r3, [r7, #2]
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8002dc6:	4b24      	ldr	r3, [pc, #144]	; (8002e58 <ILI9341_Draw_Rectangle+0xb0>)
 8002dc8:	881b      	ldrh	r3, [r3, #0]
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	88fa      	ldrh	r2, [r7, #6]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d23d      	bcs.n	8002e4e <ILI9341_Draw_Rectangle+0xa6>
 8002dd2:	4b22      	ldr	r3, [pc, #136]	; (8002e5c <ILI9341_Draw_Rectangle+0xb4>)
 8002dd4:	881b      	ldrh	r3, [r3, #0]
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	88ba      	ldrh	r2, [r7, #4]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d237      	bcs.n	8002e4e <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8002dde:	88fa      	ldrh	r2, [r7, #6]
 8002de0:	887b      	ldrh	r3, [r7, #2]
 8002de2:	4413      	add	r3, r2
 8002de4:	4a1c      	ldr	r2, [pc, #112]	; (8002e58 <ILI9341_Draw_Rectangle+0xb0>)
 8002de6:	8812      	ldrh	r2, [r2, #0]
 8002de8:	b292      	uxth	r2, r2
 8002dea:	4293      	cmp	r3, r2
 8002dec:	dd05      	ble.n	8002dfa <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8002dee:	4b1a      	ldr	r3, [pc, #104]	; (8002e58 <ILI9341_Draw_Rectangle+0xb0>)
 8002df0:	881b      	ldrh	r3, [r3, #0]
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	88fb      	ldrh	r3, [r7, #6]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8002dfa:	88ba      	ldrh	r2, [r7, #4]
 8002dfc:	883b      	ldrh	r3, [r7, #0]
 8002dfe:	4413      	add	r3, r2
 8002e00:	4a16      	ldr	r2, [pc, #88]	; (8002e5c <ILI9341_Draw_Rectangle+0xb4>)
 8002e02:	8812      	ldrh	r2, [r2, #0]
 8002e04:	b292      	uxth	r2, r2
 8002e06:	4293      	cmp	r3, r2
 8002e08:	dd05      	ble.n	8002e16 <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8002e0a:	4b14      	ldr	r3, [pc, #80]	; (8002e5c <ILI9341_Draw_Rectangle+0xb4>)
 8002e0c:	881b      	ldrh	r3, [r3, #0]
 8002e0e:	b29a      	uxth	r2, r3
 8002e10:	88bb      	ldrh	r3, [r7, #4]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8002e16:	88fa      	ldrh	r2, [r7, #6]
 8002e18:	887b      	ldrh	r3, [r7, #2]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	b29c      	uxth	r4, r3
 8002e22:	88ba      	ldrh	r2, [r7, #4]
 8002e24:	883b      	ldrh	r3, [r7, #0]
 8002e26:	4413      	add	r3, r2
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	3b01      	subs	r3, #1
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	88b9      	ldrh	r1, [r7, #4]
 8002e30:	88f8      	ldrh	r0, [r7, #6]
 8002e32:	4622      	mov	r2, r4
 8002e34:	f7ff fc48 	bl	80026c8 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8002e38:	883b      	ldrh	r3, [r7, #0]
 8002e3a:	887a      	ldrh	r2, [r7, #2]
 8002e3c:	fb02 f303 	mul.w	r3, r2, r3
 8002e40:	461a      	mov	r2, r3
 8002e42:	8b3b      	ldrh	r3, [r7, #24]
 8002e44:	4611      	mov	r1, r2
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7ff fe14 	bl	8002a74 <ILI9341_Draw_Colour_Burst>
 8002e4c:	e000      	b.n	8002e50 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8002e4e:	bf00      	nop
}
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd90      	pop	{r4, r7, pc}
 8002e56:	bf00      	nop
 8002e58:	2000002e 	.word	0x2000002e
 8002e5c:	2000002c 	.word	0x2000002c

08002e60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
 8002e64:	4b0b      	ldr	r3, [pc, #44]	; (8002e94 <HAL_Init+0x34>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a0a      	ldr	r2, [pc, #40]	; (8002e94 <HAL_Init+0x34>)
 8002e6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e6e:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e70:	4b08      	ldr	r3, [pc, #32]	; (8002e94 <HAL_Init+0x34>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a07      	ldr	r2, [pc, #28]	; (8002e94 <HAL_Init+0x34>)
 8002e76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e7c:	2003      	movs	r0, #3
 8002e7e:	f000 f94f 	bl	8003120 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e82:	2000      	movs	r0, #0
 8002e84:	f000 f808 	bl	8002e98 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002e88:	f7fe fe92 	bl	8001bb0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40023c00 	.word	0x40023c00

08002e98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ea0:	4b12      	ldr	r3, [pc, #72]	; (8002eec <HAL_InitTick+0x54>)
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	4b12      	ldr	r3, [pc, #72]	; (8002ef0 <HAL_InitTick+0x58>)
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002eae:	fbb3 f3f1 	udiv	r3, r3, r1
 8002eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f000 f967 	bl	800318a <HAL_SYSTICK_Config>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e00e      	b.n	8002ee4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2b0f      	cmp	r3, #15
 8002eca:	d80a      	bhi.n	8002ee2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ecc:	2200      	movs	r2, #0
 8002ece:	6879      	ldr	r1, [r7, #4]
 8002ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ed4:	f000 f92f 	bl	8003136 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ed8:	4a06      	ldr	r2, [pc, #24]	; (8002ef4 <HAL_InitTick+0x5c>)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	e000      	b.n	8002ee4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3708      	adds	r7, #8
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	20000028 	.word	0x20000028
 8002ef0:	20000034 	.word	0x20000034
 8002ef4:	20000030 	.word	0x20000030

08002ef8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002efc:	4b06      	ldr	r3, [pc, #24]	; (8002f18 <HAL_IncTick+0x20>)
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	461a      	mov	r2, r3
 8002f02:	4b06      	ldr	r3, [pc, #24]	; (8002f1c <HAL_IncTick+0x24>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4413      	add	r3, r2
 8002f08:	4a04      	ldr	r2, [pc, #16]	; (8002f1c <HAL_IncTick+0x24>)
 8002f0a:	6013      	str	r3, [r2, #0]
}
 8002f0c:	bf00      	nop
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	20000034 	.word	0x20000034
 8002f1c:	20000560 	.word	0x20000560

08002f20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
  return uwTick;
 8002f24:	4b03      	ldr	r3, [pc, #12]	; (8002f34 <HAL_GetTick+0x14>)
 8002f26:	681b      	ldr	r3, [r3, #0]
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	20000560 	.word	0x20000560

08002f38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f40:	f7ff ffee 	bl	8002f20 <HAL_GetTick>
 8002f44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f50:	d005      	beq.n	8002f5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f52:	4b0a      	ldr	r3, [pc, #40]	; (8002f7c <HAL_Delay+0x44>)
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	461a      	mov	r2, r3
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	4413      	add	r3, r2
 8002f5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f5e:	bf00      	nop
 8002f60:	f7ff ffde 	bl	8002f20 <HAL_GetTick>
 8002f64:	4602      	mov	r2, r0
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	68fa      	ldr	r2, [r7, #12]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d8f7      	bhi.n	8002f60 <HAL_Delay+0x28>
  {
  }
}
 8002f70:	bf00      	nop
 8002f72:	bf00      	nop
 8002f74:	3710      	adds	r7, #16
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	20000034 	.word	0x20000034

08002f80 <__NVIC_SetPriorityGrouping>:
{
 8002f80:	b480      	push	{r7}
 8002f82:	b085      	sub	sp, #20
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f003 0307 	and.w	r3, r3, #7
 8002f8e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f90:	4b0b      	ldr	r3, [pc, #44]	; (8002fc0 <__NVIC_SetPriorityGrouping+0x40>)
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f96:	68ba      	ldr	r2, [r7, #8]
 8002f98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002fa8:	4b06      	ldr	r3, [pc, #24]	; (8002fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8002faa:	4313      	orrs	r3, r2
 8002fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fae:	4a04      	ldr	r2, [pc, #16]	; (8002fc0 <__NVIC_SetPriorityGrouping+0x40>)
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	60d3      	str	r3, [r2, #12]
}
 8002fb4:	bf00      	nop
 8002fb6:	3714      	adds	r7, #20
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr
 8002fc0:	e000ed00 	.word	0xe000ed00
 8002fc4:	05fa0000 	.word	0x05fa0000

08002fc8 <__NVIC_GetPriorityGrouping>:
{
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fcc:	4b04      	ldr	r3, [pc, #16]	; (8002fe0 <__NVIC_GetPriorityGrouping+0x18>)
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	0a1b      	lsrs	r3, r3, #8
 8002fd2:	f003 0307 	and.w	r3, r3, #7
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr
 8002fe0:	e000ed00 	.word	0xe000ed00

08002fe4 <__NVIC_EnableIRQ>:
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	4603      	mov	r3, r0
 8002fec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	db0b      	blt.n	800300e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ff6:	79fb      	ldrb	r3, [r7, #7]
 8002ff8:	f003 021f 	and.w	r2, r3, #31
 8002ffc:	4907      	ldr	r1, [pc, #28]	; (800301c <__NVIC_EnableIRQ+0x38>)
 8002ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003002:	095b      	lsrs	r3, r3, #5
 8003004:	2001      	movs	r0, #1
 8003006:	fa00 f202 	lsl.w	r2, r0, r2
 800300a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800300e:	bf00      	nop
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	e000e100 	.word	0xe000e100

08003020 <__NVIC_SetPriority>:
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	4603      	mov	r3, r0
 8003028:	6039      	str	r1, [r7, #0]
 800302a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800302c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003030:	2b00      	cmp	r3, #0
 8003032:	db0a      	blt.n	800304a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	b2da      	uxtb	r2, r3
 8003038:	490c      	ldr	r1, [pc, #48]	; (800306c <__NVIC_SetPriority+0x4c>)
 800303a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303e:	0112      	lsls	r2, r2, #4
 8003040:	b2d2      	uxtb	r2, r2
 8003042:	440b      	add	r3, r1
 8003044:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003048:	e00a      	b.n	8003060 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	b2da      	uxtb	r2, r3
 800304e:	4908      	ldr	r1, [pc, #32]	; (8003070 <__NVIC_SetPriority+0x50>)
 8003050:	79fb      	ldrb	r3, [r7, #7]
 8003052:	f003 030f 	and.w	r3, r3, #15
 8003056:	3b04      	subs	r3, #4
 8003058:	0112      	lsls	r2, r2, #4
 800305a:	b2d2      	uxtb	r2, r2
 800305c:	440b      	add	r3, r1
 800305e:	761a      	strb	r2, [r3, #24]
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr
 800306c:	e000e100 	.word	0xe000e100
 8003070:	e000ed00 	.word	0xe000ed00

08003074 <NVIC_EncodePriority>:
{
 8003074:	b480      	push	{r7}
 8003076:	b089      	sub	sp, #36	; 0x24
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f003 0307 	and.w	r3, r3, #7
 8003086:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	f1c3 0307 	rsb	r3, r3, #7
 800308e:	2b04      	cmp	r3, #4
 8003090:	bf28      	it	cs
 8003092:	2304      	movcs	r3, #4
 8003094:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	3304      	adds	r3, #4
 800309a:	2b06      	cmp	r3, #6
 800309c:	d902      	bls.n	80030a4 <NVIC_EncodePriority+0x30>
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	3b03      	subs	r3, #3
 80030a2:	e000      	b.n	80030a6 <NVIC_EncodePriority+0x32>
 80030a4:	2300      	movs	r3, #0
 80030a6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030a8:	f04f 32ff 	mov.w	r2, #4294967295
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	43da      	mvns	r2, r3
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	401a      	ands	r2, r3
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030bc:	f04f 31ff 	mov.w	r1, #4294967295
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	fa01 f303 	lsl.w	r3, r1, r3
 80030c6:	43d9      	mvns	r1, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030cc:	4313      	orrs	r3, r2
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3724      	adds	r7, #36	; 0x24
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
	...

080030dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	3b01      	subs	r3, #1
 80030e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030ec:	d301      	bcc.n	80030f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030ee:	2301      	movs	r3, #1
 80030f0:	e00f      	b.n	8003112 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030f2:	4a0a      	ldr	r2, [pc, #40]	; (800311c <SysTick_Config+0x40>)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	3b01      	subs	r3, #1
 80030f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030fa:	210f      	movs	r1, #15
 80030fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003100:	f7ff ff8e 	bl	8003020 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003104:	4b05      	ldr	r3, [pc, #20]	; (800311c <SysTick_Config+0x40>)
 8003106:	2200      	movs	r2, #0
 8003108:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800310a:	4b04      	ldr	r3, [pc, #16]	; (800311c <SysTick_Config+0x40>)
 800310c:	2207      	movs	r2, #7
 800310e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	e000e010 	.word	0xe000e010

08003120 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f7ff ff29 	bl	8002f80 <__NVIC_SetPriorityGrouping>
}
 800312e:	bf00      	nop
 8003130:	3708      	adds	r7, #8
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}

08003136 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003136:	b580      	push	{r7, lr}
 8003138:	b086      	sub	sp, #24
 800313a:	af00      	add	r7, sp, #0
 800313c:	4603      	mov	r3, r0
 800313e:	60b9      	str	r1, [r7, #8]
 8003140:	607a      	str	r2, [r7, #4]
 8003142:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003144:	2300      	movs	r3, #0
 8003146:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003148:	f7ff ff3e 	bl	8002fc8 <__NVIC_GetPriorityGrouping>
 800314c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	68b9      	ldr	r1, [r7, #8]
 8003152:	6978      	ldr	r0, [r7, #20]
 8003154:	f7ff ff8e 	bl	8003074 <NVIC_EncodePriority>
 8003158:	4602      	mov	r2, r0
 800315a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800315e:	4611      	mov	r1, r2
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff ff5d 	bl	8003020 <__NVIC_SetPriority>
}
 8003166:	bf00      	nop
 8003168:	3718      	adds	r7, #24
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800316e:	b580      	push	{r7, lr}
 8003170:	b082      	sub	sp, #8
 8003172:	af00      	add	r7, sp, #0
 8003174:	4603      	mov	r3, r0
 8003176:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff ff31 	bl	8002fe4 <__NVIC_EnableIRQ>
}
 8003182:	bf00      	nop
 8003184:	3708      	adds	r7, #8
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b082      	sub	sp, #8
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7ff ffa2 	bl	80030dc <SysTick_Config>
 8003198:	4603      	mov	r3, r0
}
 800319a:	4618      	mov	r0, r3
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
	...

080031a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b089      	sub	sp, #36	; 0x24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80031ae:	2300      	movs	r3, #0
 80031b0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80031b2:	2300      	movs	r3, #0
 80031b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80031b6:	2300      	movs	r3, #0
 80031b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80031ba:	2300      	movs	r3, #0
 80031bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80031be:	2300      	movs	r3, #0
 80031c0:	61fb      	str	r3, [r7, #28]
 80031c2:	e175      	b.n	80034b0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80031c4:	2201      	movs	r2, #1
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	fa02 f303 	lsl.w	r3, r2, r3
 80031cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	697a      	ldr	r2, [r7, #20]
 80031d4:	4013      	ands	r3, r2
 80031d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031d8:	693a      	ldr	r2, [r7, #16]
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	429a      	cmp	r2, r3
 80031de:	f040 8164 	bne.w	80034aa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d00b      	beq.n	8003202 <HAL_GPIO_Init+0x5e>
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d007      	beq.n	8003202 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80031f6:	2b11      	cmp	r3, #17
 80031f8:	d003      	beq.n	8003202 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b12      	cmp	r3, #18
 8003200:	d130      	bne.n	8003264 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	005b      	lsls	r3, r3, #1
 800320c:	2203      	movs	r2, #3
 800320e:	fa02 f303 	lsl.w	r3, r2, r3
 8003212:	43db      	mvns	r3, r3
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	4013      	ands	r3, r2
 8003218:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	68da      	ldr	r2, [r3, #12]
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	fa02 f303 	lsl.w	r3, r2, r3
 8003226:	69ba      	ldr	r2, [r7, #24]
 8003228:	4313      	orrs	r3, r2
 800322a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003238:	2201      	movs	r2, #1
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	fa02 f303 	lsl.w	r3, r2, r3
 8003240:	43db      	mvns	r3, r3
 8003242:	69ba      	ldr	r2, [r7, #24]
 8003244:	4013      	ands	r3, r2
 8003246:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	091b      	lsrs	r3, r3, #4
 800324e:	f003 0201 	and.w	r2, r3, #1
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	69ba      	ldr	r2, [r7, #24]
 800325a:	4313      	orrs	r3, r2
 800325c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	2203      	movs	r2, #3
 8003270:	fa02 f303 	lsl.w	r3, r2, r3
 8003274:	43db      	mvns	r3, r3
 8003276:	69ba      	ldr	r2, [r7, #24]
 8003278:	4013      	ands	r3, r2
 800327a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	689a      	ldr	r2, [r3, #8]
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	fa02 f303 	lsl.w	r3, r2, r3
 8003288:	69ba      	ldr	r2, [r7, #24]
 800328a:	4313      	orrs	r3, r2
 800328c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	2b02      	cmp	r3, #2
 800329a:	d003      	beq.n	80032a4 <HAL_GPIO_Init+0x100>
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	2b12      	cmp	r3, #18
 80032a2:	d123      	bne.n	80032ec <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	08da      	lsrs	r2, r3, #3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	3208      	adds	r2, #8
 80032ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	f003 0307 	and.w	r3, r3, #7
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	220f      	movs	r2, #15
 80032bc:	fa02 f303 	lsl.w	r3, r2, r3
 80032c0:	43db      	mvns	r3, r3
 80032c2:	69ba      	ldr	r2, [r7, #24]
 80032c4:	4013      	ands	r3, r2
 80032c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	691a      	ldr	r2, [r3, #16]
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	f003 0307 	and.w	r3, r3, #7
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	4313      	orrs	r3, r2
 80032dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	08da      	lsrs	r2, r3, #3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	3208      	adds	r2, #8
 80032e6:	69b9      	ldr	r1, [r7, #24]
 80032e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	2203      	movs	r2, #3
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	43db      	mvns	r3, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4013      	ands	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f003 0203 	and.w	r2, r3, #3
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	005b      	lsls	r3, r3, #1
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	69ba      	ldr	r2, [r7, #24]
 8003316:	4313      	orrs	r3, r2
 8003318:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003328:	2b00      	cmp	r3, #0
 800332a:	f000 80be 	beq.w	80034aa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800332e:	4b66      	ldr	r3, [pc, #408]	; (80034c8 <HAL_GPIO_Init+0x324>)
 8003330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003332:	4a65      	ldr	r2, [pc, #404]	; (80034c8 <HAL_GPIO_Init+0x324>)
 8003334:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003338:	6453      	str	r3, [r2, #68]	; 0x44
 800333a:	4b63      	ldr	r3, [pc, #396]	; (80034c8 <HAL_GPIO_Init+0x324>)
 800333c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800333e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003342:	60fb      	str	r3, [r7, #12]
 8003344:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003346:	4a61      	ldr	r2, [pc, #388]	; (80034cc <HAL_GPIO_Init+0x328>)
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	089b      	lsrs	r3, r3, #2
 800334c:	3302      	adds	r3, #2
 800334e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003352:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	f003 0303 	and.w	r3, r3, #3
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	220f      	movs	r2, #15
 800335e:	fa02 f303 	lsl.w	r3, r2, r3
 8003362:	43db      	mvns	r3, r3
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	4013      	ands	r3, r2
 8003368:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a58      	ldr	r2, [pc, #352]	; (80034d0 <HAL_GPIO_Init+0x32c>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d037      	beq.n	80033e2 <HAL_GPIO_Init+0x23e>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a57      	ldr	r2, [pc, #348]	; (80034d4 <HAL_GPIO_Init+0x330>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d031      	beq.n	80033de <HAL_GPIO_Init+0x23a>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a56      	ldr	r2, [pc, #344]	; (80034d8 <HAL_GPIO_Init+0x334>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d02b      	beq.n	80033da <HAL_GPIO_Init+0x236>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a55      	ldr	r2, [pc, #340]	; (80034dc <HAL_GPIO_Init+0x338>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d025      	beq.n	80033d6 <HAL_GPIO_Init+0x232>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a54      	ldr	r2, [pc, #336]	; (80034e0 <HAL_GPIO_Init+0x33c>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d01f      	beq.n	80033d2 <HAL_GPIO_Init+0x22e>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a53      	ldr	r2, [pc, #332]	; (80034e4 <HAL_GPIO_Init+0x340>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d019      	beq.n	80033ce <HAL_GPIO_Init+0x22a>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a52      	ldr	r2, [pc, #328]	; (80034e8 <HAL_GPIO_Init+0x344>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d013      	beq.n	80033ca <HAL_GPIO_Init+0x226>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a51      	ldr	r2, [pc, #324]	; (80034ec <HAL_GPIO_Init+0x348>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d00d      	beq.n	80033c6 <HAL_GPIO_Init+0x222>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a50      	ldr	r2, [pc, #320]	; (80034f0 <HAL_GPIO_Init+0x34c>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d007      	beq.n	80033c2 <HAL_GPIO_Init+0x21e>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a4f      	ldr	r2, [pc, #316]	; (80034f4 <HAL_GPIO_Init+0x350>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d101      	bne.n	80033be <HAL_GPIO_Init+0x21a>
 80033ba:	2309      	movs	r3, #9
 80033bc:	e012      	b.n	80033e4 <HAL_GPIO_Init+0x240>
 80033be:	230a      	movs	r3, #10
 80033c0:	e010      	b.n	80033e4 <HAL_GPIO_Init+0x240>
 80033c2:	2308      	movs	r3, #8
 80033c4:	e00e      	b.n	80033e4 <HAL_GPIO_Init+0x240>
 80033c6:	2307      	movs	r3, #7
 80033c8:	e00c      	b.n	80033e4 <HAL_GPIO_Init+0x240>
 80033ca:	2306      	movs	r3, #6
 80033cc:	e00a      	b.n	80033e4 <HAL_GPIO_Init+0x240>
 80033ce:	2305      	movs	r3, #5
 80033d0:	e008      	b.n	80033e4 <HAL_GPIO_Init+0x240>
 80033d2:	2304      	movs	r3, #4
 80033d4:	e006      	b.n	80033e4 <HAL_GPIO_Init+0x240>
 80033d6:	2303      	movs	r3, #3
 80033d8:	e004      	b.n	80033e4 <HAL_GPIO_Init+0x240>
 80033da:	2302      	movs	r3, #2
 80033dc:	e002      	b.n	80033e4 <HAL_GPIO_Init+0x240>
 80033de:	2301      	movs	r3, #1
 80033e0:	e000      	b.n	80033e4 <HAL_GPIO_Init+0x240>
 80033e2:	2300      	movs	r3, #0
 80033e4:	69fa      	ldr	r2, [r7, #28]
 80033e6:	f002 0203 	and.w	r2, r2, #3
 80033ea:	0092      	lsls	r2, r2, #2
 80033ec:	4093      	lsls	r3, r2
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80033f4:	4935      	ldr	r1, [pc, #212]	; (80034cc <HAL_GPIO_Init+0x328>)
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	089b      	lsrs	r3, r3, #2
 80033fa:	3302      	adds	r3, #2
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003402:	4b3d      	ldr	r3, [pc, #244]	; (80034f8 <HAL_GPIO_Init+0x354>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	43db      	mvns	r3, r3
 800340c:	69ba      	ldr	r2, [r7, #24]
 800340e:	4013      	ands	r3, r2
 8003410:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d003      	beq.n	8003426 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	4313      	orrs	r3, r2
 8003424:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003426:	4a34      	ldr	r2, [pc, #208]	; (80034f8 <HAL_GPIO_Init+0x354>)
 8003428:	69bb      	ldr	r3, [r7, #24]
 800342a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800342c:	4b32      	ldr	r3, [pc, #200]	; (80034f8 <HAL_GPIO_Init+0x354>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	43db      	mvns	r3, r3
 8003436:	69ba      	ldr	r2, [r7, #24]
 8003438:	4013      	ands	r3, r2
 800343a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d003      	beq.n	8003450 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003448:	69ba      	ldr	r2, [r7, #24]
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	4313      	orrs	r3, r2
 800344e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003450:	4a29      	ldr	r2, [pc, #164]	; (80034f8 <HAL_GPIO_Init+0x354>)
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003456:	4b28      	ldr	r3, [pc, #160]	; (80034f8 <HAL_GPIO_Init+0x354>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	43db      	mvns	r3, r3
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	4013      	ands	r3, r2
 8003464:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d003      	beq.n	800347a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	4313      	orrs	r3, r2
 8003478:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800347a:	4a1f      	ldr	r2, [pc, #124]	; (80034f8 <HAL_GPIO_Init+0x354>)
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003480:	4b1d      	ldr	r3, [pc, #116]	; (80034f8 <HAL_GPIO_Init+0x354>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	43db      	mvns	r3, r3
 800348a:	69ba      	ldr	r2, [r7, #24]
 800348c:	4013      	ands	r3, r2
 800348e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d003      	beq.n	80034a4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034a4:	4a14      	ldr	r2, [pc, #80]	; (80034f8 <HAL_GPIO_Init+0x354>)
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	3301      	adds	r3, #1
 80034ae:	61fb      	str	r3, [r7, #28]
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	2b0f      	cmp	r3, #15
 80034b4:	f67f ae86 	bls.w	80031c4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80034b8:	bf00      	nop
 80034ba:	bf00      	nop
 80034bc:	3724      	adds	r7, #36	; 0x24
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	40023800 	.word	0x40023800
 80034cc:	40013800 	.word	0x40013800
 80034d0:	40020000 	.word	0x40020000
 80034d4:	40020400 	.word	0x40020400
 80034d8:	40020800 	.word	0x40020800
 80034dc:	40020c00 	.word	0x40020c00
 80034e0:	40021000 	.word	0x40021000
 80034e4:	40021400 	.word	0x40021400
 80034e8:	40021800 	.word	0x40021800
 80034ec:	40021c00 	.word	0x40021c00
 80034f0:	40022000 	.word	0x40022000
 80034f4:	40022400 	.word	0x40022400
 80034f8:	40013c00 	.word	0x40013c00

080034fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b085      	sub	sp, #20
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	460b      	mov	r3, r1
 8003506:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	691a      	ldr	r2, [r3, #16]
 800350c:	887b      	ldrh	r3, [r7, #2]
 800350e:	4013      	ands	r3, r2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d002      	beq.n	800351a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003514:	2301      	movs	r3, #1
 8003516:	73fb      	strb	r3, [r7, #15]
 8003518:	e001      	b.n	800351e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800351a:	2300      	movs	r3, #0
 800351c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800351e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003520:	4618      	mov	r0, r3
 8003522:	3714      	adds	r7, #20
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	460b      	mov	r3, r1
 8003536:	807b      	strh	r3, [r7, #2]
 8003538:	4613      	mov	r3, r2
 800353a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800353c:	787b      	ldrb	r3, [r7, #1]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d003      	beq.n	800354a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003542:	887a      	ldrh	r2, [r7, #2]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003548:	e003      	b.n	8003552 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800354a:	887b      	ldrh	r3, [r7, #2]
 800354c:	041a      	lsls	r2, r3, #16
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	619a      	str	r2, [r3, #24]
}
 8003552:	bf00      	nop
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
	...

08003560 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d101      	bne.n	8003572 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e07f      	b.n	8003672 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003578:	b2db      	uxtb	r3, r3
 800357a:	2b00      	cmp	r3, #0
 800357c:	d106      	bne.n	800358c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2200      	movs	r2, #0
 8003582:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f7fd f9ae 	bl	80008e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2224      	movs	r2, #36	; 0x24
 8003590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f022 0201 	bic.w	r2, r2, #1
 80035a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	685a      	ldr	r2, [r3, #4]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80035b0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	689a      	ldr	r2, [r3, #8]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035c0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d107      	bne.n	80035da <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	689a      	ldr	r2, [r3, #8]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035d6:	609a      	str	r2, [r3, #8]
 80035d8:	e006      	b.n	80035e8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	689a      	ldr	r2, [r3, #8]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80035e6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d104      	bne.n	80035fa <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80035f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	6859      	ldr	r1, [r3, #4]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	4b1d      	ldr	r3, [pc, #116]	; (800367c <HAL_I2C_Init+0x11c>)
 8003606:	430b      	orrs	r3, r1
 8003608:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68da      	ldr	r2, [r3, #12]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003618:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	691a      	ldr	r2, [r3, #16]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	695b      	ldr	r3, [r3, #20]
 8003622:	ea42 0103 	orr.w	r1, r2, r3
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	021a      	lsls	r2, r3, #8
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	430a      	orrs	r2, r1
 8003632:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	69d9      	ldr	r1, [r3, #28]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6a1a      	ldr	r2, [r3, #32]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	430a      	orrs	r2, r1
 8003642:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f042 0201 	orr.w	r2, r2, #1
 8003652:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2220      	movs	r2, #32
 800365e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2200      	movs	r2, #0
 8003666:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	02008000 	.word	0x02008000

08003680 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003690:	b2db      	uxtb	r3, r3
 8003692:	2b20      	cmp	r3, #32
 8003694:	d138      	bne.n	8003708 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800369c:	2b01      	cmp	r3, #1
 800369e:	d101      	bne.n	80036a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80036a0:	2302      	movs	r3, #2
 80036a2:	e032      	b.n	800370a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2224      	movs	r2, #36	; 0x24
 80036b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f022 0201 	bic.w	r2, r2, #1
 80036c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80036d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	6819      	ldr	r1, [r3, #0]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	430a      	orrs	r2, r1
 80036e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f042 0201 	orr.w	r2, r2, #1
 80036f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2220      	movs	r2, #32
 80036f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003704:	2300      	movs	r3, #0
 8003706:	e000      	b.n	800370a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003708:	2302      	movs	r3, #2
  }
}
 800370a:	4618      	mov	r0, r3
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr

08003716 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003716:	b480      	push	{r7}
 8003718:	b085      	sub	sp, #20
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
 800371e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003726:	b2db      	uxtb	r3, r3
 8003728:	2b20      	cmp	r3, #32
 800372a:	d139      	bne.n	80037a0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003732:	2b01      	cmp	r3, #1
 8003734:	d101      	bne.n	800373a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003736:	2302      	movs	r3, #2
 8003738:	e033      	b.n	80037a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2201      	movs	r2, #1
 800373e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2224      	movs	r2, #36	; 0x24
 8003746:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f022 0201 	bic.w	r2, r2, #1
 8003758:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003768:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	021b      	lsls	r3, r3, #8
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	4313      	orrs	r3, r2
 8003772:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68fa      	ldr	r2, [r7, #12]
 800377a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f042 0201 	orr.w	r2, r2, #1
 800378a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2220      	movs	r2, #32
 8003790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800379c:	2300      	movs	r3, #0
 800379e:	e000      	b.n	80037a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80037a0:	2302      	movs	r3, #2
  }
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3714      	adds	r7, #20
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
	...

080037b0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037b4:	4b05      	ldr	r3, [pc, #20]	; (80037cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a04      	ldr	r2, [pc, #16]	; (80037cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80037ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037be:	6013      	str	r3, [r2, #0]
}
 80037c0:	bf00      	nop
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr
 80037ca:	bf00      	nop
 80037cc:	40007000 	.word	0x40007000

080037d0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80037d6:	2300      	movs	r3, #0
 80037d8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80037da:	4b23      	ldr	r3, [pc, #140]	; (8003868 <HAL_PWREx_EnableOverDrive+0x98>)
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	4a22      	ldr	r2, [pc, #136]	; (8003868 <HAL_PWREx_EnableOverDrive+0x98>)
 80037e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037e4:	6413      	str	r3, [r2, #64]	; 0x40
 80037e6:	4b20      	ldr	r3, [pc, #128]	; (8003868 <HAL_PWREx_EnableOverDrive+0x98>)
 80037e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037ee:	603b      	str	r3, [r7, #0]
 80037f0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80037f2:	4b1e      	ldr	r3, [pc, #120]	; (800386c <HAL_PWREx_EnableOverDrive+0x9c>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a1d      	ldr	r2, [pc, #116]	; (800386c <HAL_PWREx_EnableOverDrive+0x9c>)
 80037f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037fc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80037fe:	f7ff fb8f 	bl	8002f20 <HAL_GetTick>
 8003802:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003804:	e009      	b.n	800381a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003806:	f7ff fb8b 	bl	8002f20 <HAL_GetTick>
 800380a:	4602      	mov	r2, r0
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	1ad3      	subs	r3, r2, r3
 8003810:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003814:	d901      	bls.n	800381a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e022      	b.n	8003860 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800381a:	4b14      	ldr	r3, [pc, #80]	; (800386c <HAL_PWREx_EnableOverDrive+0x9c>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003822:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003826:	d1ee      	bne.n	8003806 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003828:	4b10      	ldr	r3, [pc, #64]	; (800386c <HAL_PWREx_EnableOverDrive+0x9c>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a0f      	ldr	r2, [pc, #60]	; (800386c <HAL_PWREx_EnableOverDrive+0x9c>)
 800382e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003832:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003834:	f7ff fb74 	bl	8002f20 <HAL_GetTick>
 8003838:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800383a:	e009      	b.n	8003850 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800383c:	f7ff fb70 	bl	8002f20 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800384a:	d901      	bls.n	8003850 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e007      	b.n	8003860 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003850:	4b06      	ldr	r3, [pc, #24]	; (800386c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003858:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800385c:	d1ee      	bne.n	800383c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800385e:	2300      	movs	r3, #0
}
 8003860:	4618      	mov	r0, r3
 8003862:	3708      	adds	r7, #8
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	40023800 	.word	0x40023800
 800386c:	40007000 	.word	0x40007000

08003870 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b086      	sub	sp, #24
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003878:	2300      	movs	r3, #0
 800387a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e29b      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	2b00      	cmp	r3, #0
 8003890:	f000 8087 	beq.w	80039a2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003894:	4b96      	ldr	r3, [pc, #600]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	f003 030c 	and.w	r3, r3, #12
 800389c:	2b04      	cmp	r3, #4
 800389e:	d00c      	beq.n	80038ba <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038a0:	4b93      	ldr	r3, [pc, #588]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	f003 030c 	and.w	r3, r3, #12
 80038a8:	2b08      	cmp	r3, #8
 80038aa:	d112      	bne.n	80038d2 <HAL_RCC_OscConfig+0x62>
 80038ac:	4b90      	ldr	r3, [pc, #576]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038b8:	d10b      	bne.n	80038d2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038ba:	4b8d      	ldr	r3, [pc, #564]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d06c      	beq.n	80039a0 <HAL_RCC_OscConfig+0x130>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d168      	bne.n	80039a0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e275      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038da:	d106      	bne.n	80038ea <HAL_RCC_OscConfig+0x7a>
 80038dc:	4b84      	ldr	r3, [pc, #528]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a83      	ldr	r2, [pc, #524]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 80038e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038e6:	6013      	str	r3, [r2, #0]
 80038e8:	e02e      	b.n	8003948 <HAL_RCC_OscConfig+0xd8>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10c      	bne.n	800390c <HAL_RCC_OscConfig+0x9c>
 80038f2:	4b7f      	ldr	r3, [pc, #508]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a7e      	ldr	r2, [pc, #504]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 80038f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038fc:	6013      	str	r3, [r2, #0]
 80038fe:	4b7c      	ldr	r3, [pc, #496]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a7b      	ldr	r2, [pc, #492]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003904:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003908:	6013      	str	r3, [r2, #0]
 800390a:	e01d      	b.n	8003948 <HAL_RCC_OscConfig+0xd8>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003914:	d10c      	bne.n	8003930 <HAL_RCC_OscConfig+0xc0>
 8003916:	4b76      	ldr	r3, [pc, #472]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a75      	ldr	r2, [pc, #468]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 800391c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003920:	6013      	str	r3, [r2, #0]
 8003922:	4b73      	ldr	r3, [pc, #460]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a72      	ldr	r2, [pc, #456]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003928:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800392c:	6013      	str	r3, [r2, #0]
 800392e:	e00b      	b.n	8003948 <HAL_RCC_OscConfig+0xd8>
 8003930:	4b6f      	ldr	r3, [pc, #444]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a6e      	ldr	r2, [pc, #440]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003936:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800393a:	6013      	str	r3, [r2, #0]
 800393c:	4b6c      	ldr	r3, [pc, #432]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a6b      	ldr	r2, [pc, #428]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003942:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003946:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d013      	beq.n	8003978 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003950:	f7ff fae6 	bl	8002f20 <HAL_GetTick>
 8003954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003958:	f7ff fae2 	bl	8002f20 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b64      	cmp	r3, #100	; 0x64
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e229      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800396a:	4b61      	ldr	r3, [pc, #388]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d0f0      	beq.n	8003958 <HAL_RCC_OscConfig+0xe8>
 8003976:	e014      	b.n	80039a2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003978:	f7ff fad2 	bl	8002f20 <HAL_GetTick>
 800397c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800397e:	e008      	b.n	8003992 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003980:	f7ff face 	bl	8002f20 <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b64      	cmp	r3, #100	; 0x64
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e215      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003992:	4b57      	ldr	r3, [pc, #348]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1f0      	bne.n	8003980 <HAL_RCC_OscConfig+0x110>
 800399e:	e000      	b.n	80039a2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d069      	beq.n	8003a82 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039ae:	4b50      	ldr	r3, [pc, #320]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f003 030c 	and.w	r3, r3, #12
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00b      	beq.n	80039d2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039ba:	4b4d      	ldr	r3, [pc, #308]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f003 030c 	and.w	r3, r3, #12
 80039c2:	2b08      	cmp	r3, #8
 80039c4:	d11c      	bne.n	8003a00 <HAL_RCC_OscConfig+0x190>
 80039c6:	4b4a      	ldr	r3, [pc, #296]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d116      	bne.n	8003a00 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039d2:	4b47      	ldr	r3, [pc, #284]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0302 	and.w	r3, r3, #2
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d005      	beq.n	80039ea <HAL_RCC_OscConfig+0x17a>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d001      	beq.n	80039ea <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e1e9      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ea:	4b41      	ldr	r3, [pc, #260]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	493d      	ldr	r1, [pc, #244]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039fe:	e040      	b.n	8003a82 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d023      	beq.n	8003a50 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a08:	4b39      	ldr	r3, [pc, #228]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a38      	ldr	r2, [pc, #224]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003a0e:	f043 0301 	orr.w	r3, r3, #1
 8003a12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a14:	f7ff fa84 	bl	8002f20 <HAL_GetTick>
 8003a18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a1a:	e008      	b.n	8003a2e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a1c:	f7ff fa80 	bl	8002f20 <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d901      	bls.n	8003a2e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e1c7      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a2e:	4b30      	ldr	r3, [pc, #192]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0302 	and.w	r3, r3, #2
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d0f0      	beq.n	8003a1c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a3a:	4b2d      	ldr	r3, [pc, #180]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	691b      	ldr	r3, [r3, #16]
 8003a46:	00db      	lsls	r3, r3, #3
 8003a48:	4929      	ldr	r1, [pc, #164]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	600b      	str	r3, [r1, #0]
 8003a4e:	e018      	b.n	8003a82 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a50:	4b27      	ldr	r3, [pc, #156]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a26      	ldr	r2, [pc, #152]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003a56:	f023 0301 	bic.w	r3, r3, #1
 8003a5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a5c:	f7ff fa60 	bl	8002f20 <HAL_GetTick>
 8003a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a62:	e008      	b.n	8003a76 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a64:	f7ff fa5c 	bl	8002f20 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	2b02      	cmp	r3, #2
 8003a70:	d901      	bls.n	8003a76 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e1a3      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a76:	4b1e      	ldr	r3, [pc, #120]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1f0      	bne.n	8003a64 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0308 	and.w	r3, r3, #8
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d038      	beq.n	8003b00 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d019      	beq.n	8003aca <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a96:	4b16      	ldr	r3, [pc, #88]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003a98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a9a:	4a15      	ldr	r2, [pc, #84]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003a9c:	f043 0301 	orr.w	r3, r3, #1
 8003aa0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aa2:	f7ff fa3d 	bl	8002f20 <HAL_GetTick>
 8003aa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aa8:	e008      	b.n	8003abc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aaa:	f7ff fa39 	bl	8002f20 <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d901      	bls.n	8003abc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	e180      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003abc:	4b0c      	ldr	r3, [pc, #48]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003abe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d0f0      	beq.n	8003aaa <HAL_RCC_OscConfig+0x23a>
 8003ac8:	e01a      	b.n	8003b00 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003aca:	4b09      	ldr	r3, [pc, #36]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003acc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ace:	4a08      	ldr	r2, [pc, #32]	; (8003af0 <HAL_RCC_OscConfig+0x280>)
 8003ad0:	f023 0301 	bic.w	r3, r3, #1
 8003ad4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ad6:	f7ff fa23 	bl	8002f20 <HAL_GetTick>
 8003ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003adc:	e00a      	b.n	8003af4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ade:	f7ff fa1f 	bl	8002f20 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d903      	bls.n	8003af4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e166      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>
 8003af0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003af4:	4b92      	ldr	r3, [pc, #584]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003af6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003af8:	f003 0302 	and.w	r3, r3, #2
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d1ee      	bne.n	8003ade <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0304 	and.w	r3, r3, #4
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	f000 80a4 	beq.w	8003c56 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b0e:	4b8c      	ldr	r3, [pc, #560]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d10d      	bne.n	8003b36 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b1a:	4b89      	ldr	r3, [pc, #548]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1e:	4a88      	ldr	r2, [pc, #544]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b24:	6413      	str	r3, [r2, #64]	; 0x40
 8003b26:	4b86      	ldr	r3, [pc, #536]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b2e:	60bb      	str	r3, [r7, #8]
 8003b30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b32:	2301      	movs	r3, #1
 8003b34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b36:	4b83      	ldr	r3, [pc, #524]	; (8003d44 <HAL_RCC_OscConfig+0x4d4>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d118      	bne.n	8003b74 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003b42:	4b80      	ldr	r3, [pc, #512]	; (8003d44 <HAL_RCC_OscConfig+0x4d4>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a7f      	ldr	r2, [pc, #508]	; (8003d44 <HAL_RCC_OscConfig+0x4d4>)
 8003b48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b4e:	f7ff f9e7 	bl	8002f20 <HAL_GetTick>
 8003b52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b54:	e008      	b.n	8003b68 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b56:	f7ff f9e3 	bl	8002f20 <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b64      	cmp	r3, #100	; 0x64
 8003b62:	d901      	bls.n	8003b68 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e12a      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b68:	4b76      	ldr	r3, [pc, #472]	; (8003d44 <HAL_RCC_OscConfig+0x4d4>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0f0      	beq.n	8003b56 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d106      	bne.n	8003b8a <HAL_RCC_OscConfig+0x31a>
 8003b7c:	4b70      	ldr	r3, [pc, #448]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003b7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b80:	4a6f      	ldr	r2, [pc, #444]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003b82:	f043 0301 	orr.w	r3, r3, #1
 8003b86:	6713      	str	r3, [r2, #112]	; 0x70
 8003b88:	e02d      	b.n	8003be6 <HAL_RCC_OscConfig+0x376>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d10c      	bne.n	8003bac <HAL_RCC_OscConfig+0x33c>
 8003b92:	4b6b      	ldr	r3, [pc, #428]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b96:	4a6a      	ldr	r2, [pc, #424]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003b98:	f023 0301 	bic.w	r3, r3, #1
 8003b9c:	6713      	str	r3, [r2, #112]	; 0x70
 8003b9e:	4b68      	ldr	r3, [pc, #416]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ba2:	4a67      	ldr	r2, [pc, #412]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003ba4:	f023 0304 	bic.w	r3, r3, #4
 8003ba8:	6713      	str	r3, [r2, #112]	; 0x70
 8003baa:	e01c      	b.n	8003be6 <HAL_RCC_OscConfig+0x376>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	2b05      	cmp	r3, #5
 8003bb2:	d10c      	bne.n	8003bce <HAL_RCC_OscConfig+0x35e>
 8003bb4:	4b62      	ldr	r3, [pc, #392]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb8:	4a61      	ldr	r2, [pc, #388]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003bba:	f043 0304 	orr.w	r3, r3, #4
 8003bbe:	6713      	str	r3, [r2, #112]	; 0x70
 8003bc0:	4b5f      	ldr	r3, [pc, #380]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003bc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bc4:	4a5e      	ldr	r2, [pc, #376]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003bc6:	f043 0301 	orr.w	r3, r3, #1
 8003bca:	6713      	str	r3, [r2, #112]	; 0x70
 8003bcc:	e00b      	b.n	8003be6 <HAL_RCC_OscConfig+0x376>
 8003bce:	4b5c      	ldr	r3, [pc, #368]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003bd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bd2:	4a5b      	ldr	r2, [pc, #364]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003bd4:	f023 0301 	bic.w	r3, r3, #1
 8003bd8:	6713      	str	r3, [r2, #112]	; 0x70
 8003bda:	4b59      	ldr	r3, [pc, #356]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003bdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bde:	4a58      	ldr	r2, [pc, #352]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003be0:	f023 0304 	bic.w	r3, r3, #4
 8003be4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d015      	beq.n	8003c1a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bee:	f7ff f997 	bl	8002f20 <HAL_GetTick>
 8003bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bf4:	e00a      	b.n	8003c0c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bf6:	f7ff f993 	bl	8002f20 <HAL_GetTick>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d901      	bls.n	8003c0c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e0d8      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c0c:	4b4c      	ldr	r3, [pc, #304]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003c0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c10:	f003 0302 	and.w	r3, r3, #2
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d0ee      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x386>
 8003c18:	e014      	b.n	8003c44 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c1a:	f7ff f981 	bl	8002f20 <HAL_GetTick>
 8003c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c20:	e00a      	b.n	8003c38 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c22:	f7ff f97d 	bl	8002f20 <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d901      	bls.n	8003c38 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e0c2      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c38:	4b41      	ldr	r3, [pc, #260]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003c3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d1ee      	bne.n	8003c22 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c44:	7dfb      	ldrb	r3, [r7, #23]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d105      	bne.n	8003c56 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c4a:	4b3d      	ldr	r3, [pc, #244]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4e:	4a3c      	ldr	r2, [pc, #240]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003c50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c54:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	699b      	ldr	r3, [r3, #24]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	f000 80ae 	beq.w	8003dbc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c60:	4b37      	ldr	r3, [pc, #220]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	f003 030c 	and.w	r3, r3, #12
 8003c68:	2b08      	cmp	r3, #8
 8003c6a:	d06d      	beq.n	8003d48 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	699b      	ldr	r3, [r3, #24]
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d14b      	bne.n	8003d0c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c74:	4b32      	ldr	r3, [pc, #200]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a31      	ldr	r2, [pc, #196]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003c7a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c80:	f7ff f94e 	bl	8002f20 <HAL_GetTick>
 8003c84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c86:	e008      	b.n	8003c9a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c88:	f7ff f94a 	bl	8002f20 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d901      	bls.n	8003c9a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e091      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c9a:	4b29      	ldr	r3, [pc, #164]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1f0      	bne.n	8003c88 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	69da      	ldr	r2, [r3, #28]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a1b      	ldr	r3, [r3, #32]
 8003cae:	431a      	orrs	r2, r3
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb4:	019b      	lsls	r3, r3, #6
 8003cb6:	431a      	orrs	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cbc:	085b      	lsrs	r3, r3, #1
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	041b      	lsls	r3, r3, #16
 8003cc2:	431a      	orrs	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc8:	061b      	lsls	r3, r3, #24
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd0:	071b      	lsls	r3, r3, #28
 8003cd2:	491b      	ldr	r1, [pc, #108]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cd8:	4b19      	ldr	r3, [pc, #100]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a18      	ldr	r2, [pc, #96]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003cde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ce2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce4:	f7ff f91c 	bl	8002f20 <HAL_GetTick>
 8003ce8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cea:	e008      	b.n	8003cfe <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cec:	f7ff f918 	bl	8002f20 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e05f      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cfe:	4b10      	ldr	r3, [pc, #64]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d0f0      	beq.n	8003cec <HAL_RCC_OscConfig+0x47c>
 8003d0a:	e057      	b.n	8003dbc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d0c:	4b0c      	ldr	r3, [pc, #48]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a0b      	ldr	r2, [pc, #44]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003d12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d18:	f7ff f902 	bl	8002f20 <HAL_GetTick>
 8003d1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d1e:	e008      	b.n	8003d32 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d20:	f7ff f8fe 	bl	8002f20 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d901      	bls.n	8003d32 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003d2e:	2303      	movs	r3, #3
 8003d30:	e045      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d32:	4b03      	ldr	r3, [pc, #12]	; (8003d40 <HAL_RCC_OscConfig+0x4d0>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1f0      	bne.n	8003d20 <HAL_RCC_OscConfig+0x4b0>
 8003d3e:	e03d      	b.n	8003dbc <HAL_RCC_OscConfig+0x54c>
 8003d40:	40023800 	.word	0x40023800
 8003d44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003d48:	4b1f      	ldr	r3, [pc, #124]	; (8003dc8 <HAL_RCC_OscConfig+0x558>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d030      	beq.n	8003db8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d129      	bne.n	8003db8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d122      	bne.n	8003db8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d72:	68fa      	ldr	r2, [r7, #12]
 8003d74:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d78:	4013      	ands	r3, r2
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d7e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d119      	bne.n	8003db8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d8e:	085b      	lsrs	r3, r3, #1
 8003d90:	3b01      	subs	r3, #1
 8003d92:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d10f      	bne.n	8003db8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d107      	bne.n	8003db8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d001      	beq.n	8003dbc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e000      	b.n	8003dbe <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3718      	adds	r7, #24
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	40023800 	.word	0x40023800

08003dcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d101      	bne.n	8003de4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e0d0      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003de4:	4b6a      	ldr	r3, [pc, #424]	; (8003f90 <HAL_RCC_ClockConfig+0x1c4>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 030f 	and.w	r3, r3, #15
 8003dec:	683a      	ldr	r2, [r7, #0]
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d910      	bls.n	8003e14 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003df2:	4b67      	ldr	r3, [pc, #412]	; (8003f90 <HAL_RCC_ClockConfig+0x1c4>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f023 020f 	bic.w	r2, r3, #15
 8003dfa:	4965      	ldr	r1, [pc, #404]	; (8003f90 <HAL_RCC_ClockConfig+0x1c4>)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e02:	4b63      	ldr	r3, [pc, #396]	; (8003f90 <HAL_RCC_ClockConfig+0x1c4>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 030f 	and.w	r3, r3, #15
 8003e0a:	683a      	ldr	r2, [r7, #0]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d001      	beq.n	8003e14 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e0b8      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0302 	and.w	r3, r3, #2
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d020      	beq.n	8003e62 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0304 	and.w	r3, r3, #4
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d005      	beq.n	8003e38 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e2c:	4b59      	ldr	r3, [pc, #356]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	4a58      	ldr	r2, [pc, #352]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003e32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e36:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0308 	and.w	r3, r3, #8
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d005      	beq.n	8003e50 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e44:	4b53      	ldr	r3, [pc, #332]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	4a52      	ldr	r2, [pc, #328]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003e4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003e4e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e50:	4b50      	ldr	r3, [pc, #320]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	494d      	ldr	r1, [pc, #308]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d040      	beq.n	8003ef0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d107      	bne.n	8003e86 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e76:	4b47      	ldr	r3, [pc, #284]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d115      	bne.n	8003eae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e07f      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d107      	bne.n	8003e9e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e8e:	4b41      	ldr	r3, [pc, #260]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d109      	bne.n	8003eae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e073      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e9e:	4b3d      	ldr	r3, [pc, #244]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0302 	and.w	r3, r3, #2
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d101      	bne.n	8003eae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e06b      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003eae:	4b39      	ldr	r3, [pc, #228]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f023 0203 	bic.w	r2, r3, #3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	4936      	ldr	r1, [pc, #216]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ec0:	f7ff f82e 	bl	8002f20 <HAL_GetTick>
 8003ec4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ec6:	e00a      	b.n	8003ede <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ec8:	f7ff f82a 	bl	8002f20 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d901      	bls.n	8003ede <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e053      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ede:	4b2d      	ldr	r3, [pc, #180]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	f003 020c 	and.w	r2, r3, #12
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d1eb      	bne.n	8003ec8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ef0:	4b27      	ldr	r3, [pc, #156]	; (8003f90 <HAL_RCC_ClockConfig+0x1c4>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 030f 	and.w	r3, r3, #15
 8003ef8:	683a      	ldr	r2, [r7, #0]
 8003efa:	429a      	cmp	r2, r3
 8003efc:	d210      	bcs.n	8003f20 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003efe:	4b24      	ldr	r3, [pc, #144]	; (8003f90 <HAL_RCC_ClockConfig+0x1c4>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f023 020f 	bic.w	r2, r3, #15
 8003f06:	4922      	ldr	r1, [pc, #136]	; (8003f90 <HAL_RCC_ClockConfig+0x1c4>)
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f0e:	4b20      	ldr	r3, [pc, #128]	; (8003f90 <HAL_RCC_ClockConfig+0x1c4>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 030f 	and.w	r3, r3, #15
 8003f16:	683a      	ldr	r2, [r7, #0]
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d001      	beq.n	8003f20 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e032      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0304 	and.w	r3, r3, #4
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d008      	beq.n	8003f3e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f2c:	4b19      	ldr	r3, [pc, #100]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	4916      	ldr	r1, [pc, #88]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0308 	and.w	r3, r3, #8
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d009      	beq.n	8003f5e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f4a:	4b12      	ldr	r3, [pc, #72]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	691b      	ldr	r3, [r3, #16]
 8003f56:	00db      	lsls	r3, r3, #3
 8003f58:	490e      	ldr	r1, [pc, #56]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f5e:	f000 f821 	bl	8003fa4 <HAL_RCC_GetSysClockFreq>
 8003f62:	4602      	mov	r2, r0
 8003f64:	4b0b      	ldr	r3, [pc, #44]	; (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	091b      	lsrs	r3, r3, #4
 8003f6a:	f003 030f 	and.w	r3, r3, #15
 8003f6e:	490a      	ldr	r1, [pc, #40]	; (8003f98 <HAL_RCC_ClockConfig+0x1cc>)
 8003f70:	5ccb      	ldrb	r3, [r1, r3]
 8003f72:	fa22 f303 	lsr.w	r3, r2, r3
 8003f76:	4a09      	ldr	r2, [pc, #36]	; (8003f9c <HAL_RCC_ClockConfig+0x1d0>)
 8003f78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f7a:	4b09      	ldr	r3, [pc, #36]	; (8003fa0 <HAL_RCC_ClockConfig+0x1d4>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7fe ff8a 	bl	8002e98 <HAL_InitTick>

  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	40023c00 	.word	0x40023c00
 8003f94:	40023800 	.word	0x40023800
 8003f98:	08009c0c 	.word	0x08009c0c
 8003f9c:	20000028 	.word	0x20000028
 8003fa0:	20000030 	.word	0x20000030

08003fa4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fa4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003fa8:	b084      	sub	sp, #16
 8003faa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003fac:	2300      	movs	r3, #0
 8003fae:	607b      	str	r3, [r7, #4]
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	60fb      	str	r3, [r7, #12]
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fbc:	4b67      	ldr	r3, [pc, #412]	; (800415c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f003 030c 	and.w	r3, r3, #12
 8003fc4:	2b08      	cmp	r3, #8
 8003fc6:	d00d      	beq.n	8003fe4 <HAL_RCC_GetSysClockFreq+0x40>
 8003fc8:	2b08      	cmp	r3, #8
 8003fca:	f200 80bd 	bhi.w	8004148 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x34>
 8003fd2:	2b04      	cmp	r3, #4
 8003fd4:	d003      	beq.n	8003fde <HAL_RCC_GetSysClockFreq+0x3a>
 8003fd6:	e0b7      	b.n	8004148 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fd8:	4b61      	ldr	r3, [pc, #388]	; (8004160 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003fda:	60bb      	str	r3, [r7, #8]
      break;
 8003fdc:	e0b7      	b.n	800414e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fde:	4b61      	ldr	r3, [pc, #388]	; (8004164 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003fe0:	60bb      	str	r3, [r7, #8]
      break;
 8003fe2:	e0b4      	b.n	800414e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fe4:	4b5d      	ldr	r3, [pc, #372]	; (800415c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fec:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003fee:	4b5b      	ldr	r3, [pc, #364]	; (800415c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d04d      	beq.n	8004096 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ffa:	4b58      	ldr	r3, [pc, #352]	; (800415c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	099b      	lsrs	r3, r3, #6
 8004000:	461a      	mov	r2, r3
 8004002:	f04f 0300 	mov.w	r3, #0
 8004006:	f240 10ff 	movw	r0, #511	; 0x1ff
 800400a:	f04f 0100 	mov.w	r1, #0
 800400e:	ea02 0800 	and.w	r8, r2, r0
 8004012:	ea03 0901 	and.w	r9, r3, r1
 8004016:	4640      	mov	r0, r8
 8004018:	4649      	mov	r1, r9
 800401a:	f04f 0200 	mov.w	r2, #0
 800401e:	f04f 0300 	mov.w	r3, #0
 8004022:	014b      	lsls	r3, r1, #5
 8004024:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004028:	0142      	lsls	r2, r0, #5
 800402a:	4610      	mov	r0, r2
 800402c:	4619      	mov	r1, r3
 800402e:	ebb0 0008 	subs.w	r0, r0, r8
 8004032:	eb61 0109 	sbc.w	r1, r1, r9
 8004036:	f04f 0200 	mov.w	r2, #0
 800403a:	f04f 0300 	mov.w	r3, #0
 800403e:	018b      	lsls	r3, r1, #6
 8004040:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004044:	0182      	lsls	r2, r0, #6
 8004046:	1a12      	subs	r2, r2, r0
 8004048:	eb63 0301 	sbc.w	r3, r3, r1
 800404c:	f04f 0000 	mov.w	r0, #0
 8004050:	f04f 0100 	mov.w	r1, #0
 8004054:	00d9      	lsls	r1, r3, #3
 8004056:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800405a:	00d0      	lsls	r0, r2, #3
 800405c:	4602      	mov	r2, r0
 800405e:	460b      	mov	r3, r1
 8004060:	eb12 0208 	adds.w	r2, r2, r8
 8004064:	eb43 0309 	adc.w	r3, r3, r9
 8004068:	f04f 0000 	mov.w	r0, #0
 800406c:	f04f 0100 	mov.w	r1, #0
 8004070:	0259      	lsls	r1, r3, #9
 8004072:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004076:	0250      	lsls	r0, r2, #9
 8004078:	4602      	mov	r2, r0
 800407a:	460b      	mov	r3, r1
 800407c:	4610      	mov	r0, r2
 800407e:	4619      	mov	r1, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	461a      	mov	r2, r3
 8004084:	f04f 0300 	mov.w	r3, #0
 8004088:	f7fc f932 	bl	80002f0 <__aeabi_uldivmod>
 800408c:	4602      	mov	r2, r0
 800408e:	460b      	mov	r3, r1
 8004090:	4613      	mov	r3, r2
 8004092:	60fb      	str	r3, [r7, #12]
 8004094:	e04a      	b.n	800412c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004096:	4b31      	ldr	r3, [pc, #196]	; (800415c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	099b      	lsrs	r3, r3, #6
 800409c:	461a      	mov	r2, r3
 800409e:	f04f 0300 	mov.w	r3, #0
 80040a2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80040a6:	f04f 0100 	mov.w	r1, #0
 80040aa:	ea02 0400 	and.w	r4, r2, r0
 80040ae:	ea03 0501 	and.w	r5, r3, r1
 80040b2:	4620      	mov	r0, r4
 80040b4:	4629      	mov	r1, r5
 80040b6:	f04f 0200 	mov.w	r2, #0
 80040ba:	f04f 0300 	mov.w	r3, #0
 80040be:	014b      	lsls	r3, r1, #5
 80040c0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80040c4:	0142      	lsls	r2, r0, #5
 80040c6:	4610      	mov	r0, r2
 80040c8:	4619      	mov	r1, r3
 80040ca:	1b00      	subs	r0, r0, r4
 80040cc:	eb61 0105 	sbc.w	r1, r1, r5
 80040d0:	f04f 0200 	mov.w	r2, #0
 80040d4:	f04f 0300 	mov.w	r3, #0
 80040d8:	018b      	lsls	r3, r1, #6
 80040da:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80040de:	0182      	lsls	r2, r0, #6
 80040e0:	1a12      	subs	r2, r2, r0
 80040e2:	eb63 0301 	sbc.w	r3, r3, r1
 80040e6:	f04f 0000 	mov.w	r0, #0
 80040ea:	f04f 0100 	mov.w	r1, #0
 80040ee:	00d9      	lsls	r1, r3, #3
 80040f0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80040f4:	00d0      	lsls	r0, r2, #3
 80040f6:	4602      	mov	r2, r0
 80040f8:	460b      	mov	r3, r1
 80040fa:	1912      	adds	r2, r2, r4
 80040fc:	eb45 0303 	adc.w	r3, r5, r3
 8004100:	f04f 0000 	mov.w	r0, #0
 8004104:	f04f 0100 	mov.w	r1, #0
 8004108:	0299      	lsls	r1, r3, #10
 800410a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800410e:	0290      	lsls	r0, r2, #10
 8004110:	4602      	mov	r2, r0
 8004112:	460b      	mov	r3, r1
 8004114:	4610      	mov	r0, r2
 8004116:	4619      	mov	r1, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	461a      	mov	r2, r3
 800411c:	f04f 0300 	mov.w	r3, #0
 8004120:	f7fc f8e6 	bl	80002f0 <__aeabi_uldivmod>
 8004124:	4602      	mov	r2, r0
 8004126:	460b      	mov	r3, r1
 8004128:	4613      	mov	r3, r2
 800412a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800412c:	4b0b      	ldr	r3, [pc, #44]	; (800415c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	0c1b      	lsrs	r3, r3, #16
 8004132:	f003 0303 	and.w	r3, r3, #3
 8004136:	3301      	adds	r3, #1
 8004138:	005b      	lsls	r3, r3, #1
 800413a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800413c:	68fa      	ldr	r2, [r7, #12]
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	fbb2 f3f3 	udiv	r3, r2, r3
 8004144:	60bb      	str	r3, [r7, #8]
      break;
 8004146:	e002      	b.n	800414e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004148:	4b05      	ldr	r3, [pc, #20]	; (8004160 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800414a:	60bb      	str	r3, [r7, #8]
      break;
 800414c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800414e:	68bb      	ldr	r3, [r7, #8]
}
 8004150:	4618      	mov	r0, r3
 8004152:	3710      	adds	r7, #16
 8004154:	46bd      	mov	sp, r7
 8004156:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800415a:	bf00      	nop
 800415c:	40023800 	.word	0x40023800
 8004160:	00f42400 	.word	0x00f42400
 8004164:	007a1200 	.word	0x007a1200

08004168 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004168:	b480      	push	{r7}
 800416a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800416c:	4b03      	ldr	r3, [pc, #12]	; (800417c <HAL_RCC_GetHCLKFreq+0x14>)
 800416e:	681b      	ldr	r3, [r3, #0]
}
 8004170:	4618      	mov	r0, r3
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	20000028 	.word	0x20000028

08004180 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004184:	f7ff fff0 	bl	8004168 <HAL_RCC_GetHCLKFreq>
 8004188:	4602      	mov	r2, r0
 800418a:	4b05      	ldr	r3, [pc, #20]	; (80041a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	0a9b      	lsrs	r3, r3, #10
 8004190:	f003 0307 	and.w	r3, r3, #7
 8004194:	4903      	ldr	r1, [pc, #12]	; (80041a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004196:	5ccb      	ldrb	r3, [r1, r3]
 8004198:	fa22 f303 	lsr.w	r3, r2, r3
}
 800419c:	4618      	mov	r0, r3
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	40023800 	.word	0x40023800
 80041a4:	08009c1c 	.word	0x08009c1c

080041a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041ac:	f7ff ffdc 	bl	8004168 <HAL_RCC_GetHCLKFreq>
 80041b0:	4602      	mov	r2, r0
 80041b2:	4b05      	ldr	r3, [pc, #20]	; (80041c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	0b5b      	lsrs	r3, r3, #13
 80041b8:	f003 0307 	and.w	r3, r3, #7
 80041bc:	4903      	ldr	r1, [pc, #12]	; (80041cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80041be:	5ccb      	ldrb	r3, [r1, r3]
 80041c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	40023800 	.word	0x40023800
 80041cc:	08009c1c 	.word	0x08009c1c

080041d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b088      	sub	sp, #32
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80041d8:	2300      	movs	r3, #0
 80041da:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80041dc:	2300      	movs	r3, #0
 80041de:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80041e0:	2300      	movs	r3, #0
 80041e2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80041e4:	2300      	movs	r3, #0
 80041e6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80041e8:	2300      	movs	r3, #0
 80041ea:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0301 	and.w	r3, r3, #1
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d012      	beq.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80041f8:	4b69      	ldr	r3, [pc, #420]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	4a68      	ldr	r2, [pc, #416]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041fe:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004202:	6093      	str	r3, [r2, #8]
 8004204:	4b66      	ldr	r3, [pc, #408]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004206:	689a      	ldr	r2, [r3, #8]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800420c:	4964      	ldr	r1, [pc, #400]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800420e:	4313      	orrs	r3, r2
 8004210:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004216:	2b00      	cmp	r3, #0
 8004218:	d101      	bne.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800421a:	2301      	movs	r3, #1
 800421c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d017      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800422a:	4b5d      	ldr	r3, [pc, #372]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800422c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004230:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004238:	4959      	ldr	r1, [pc, #356]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800423a:	4313      	orrs	r3, r2
 800423c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004244:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004248:	d101      	bne.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800424a:	2301      	movs	r3, #1
 800424c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004252:	2b00      	cmp	r3, #0
 8004254:	d101      	bne.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004256:	2301      	movs	r3, #1
 8004258:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d017      	beq.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004266:	4b4e      	ldr	r3, [pc, #312]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004268:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800426c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004274:	494a      	ldr	r1, [pc, #296]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004276:	4313      	orrs	r3, r2
 8004278:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004280:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004284:	d101      	bne.n	800428a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004286:	2301      	movs	r3, #1
 8004288:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800428e:	2b00      	cmp	r3, #0
 8004290:	d101      	bne.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004292:	2301      	movs	r3, #1
 8004294:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d001      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80042a2:	2301      	movs	r3, #1
 80042a4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0320 	and.w	r3, r3, #32
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	f000 808b 	beq.w	80043ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80042b4:	4b3a      	ldr	r3, [pc, #232]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b8:	4a39      	ldr	r2, [pc, #228]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042be:	6413      	str	r3, [r2, #64]	; 0x40
 80042c0:	4b37      	ldr	r3, [pc, #220]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042c8:	60bb      	str	r3, [r7, #8]
 80042ca:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80042cc:	4b35      	ldr	r3, [pc, #212]	; (80043a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a34      	ldr	r2, [pc, #208]	; (80043a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80042d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042d8:	f7fe fe22 	bl	8002f20 <HAL_GetTick>
 80042dc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80042de:	e008      	b.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042e0:	f7fe fe1e 	bl	8002f20 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b64      	cmp	r3, #100	; 0x64
 80042ec:	d901      	bls.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e38f      	b.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80042f2:	4b2c      	ldr	r3, [pc, #176]	; (80043a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d0f0      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80042fe:	4b28      	ldr	r3, [pc, #160]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004302:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004306:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d035      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004312:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	429a      	cmp	r2, r3
 800431a:	d02e      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800431c:	4b20      	ldr	r3, [pc, #128]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800431e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004320:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004324:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004326:	4b1e      	ldr	r3, [pc, #120]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004328:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800432a:	4a1d      	ldr	r2, [pc, #116]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800432c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004330:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004332:	4b1b      	ldr	r3, [pc, #108]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004336:	4a1a      	ldr	r2, [pc, #104]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004338:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800433c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800433e:	4a18      	ldr	r2, [pc, #96]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004344:	4b16      	ldr	r3, [pc, #88]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004346:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	2b01      	cmp	r3, #1
 800434e:	d114      	bne.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004350:	f7fe fde6 	bl	8002f20 <HAL_GetTick>
 8004354:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004356:	e00a      	b.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004358:	f7fe fde2 	bl	8002f20 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	f241 3288 	movw	r2, #5000	; 0x1388
 8004366:	4293      	cmp	r3, r2
 8004368:	d901      	bls.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e351      	b.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800436e:	4b0c      	ldr	r3, [pc, #48]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004372:	f003 0302 	and.w	r3, r3, #2
 8004376:	2b00      	cmp	r3, #0
 8004378:	d0ee      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800437e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004382:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004386:	d111      	bne.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004388:	4b05      	ldr	r3, [pc, #20]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004394:	4b04      	ldr	r3, [pc, #16]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004396:	400b      	ands	r3, r1
 8004398:	4901      	ldr	r1, [pc, #4]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800439a:	4313      	orrs	r3, r2
 800439c:	608b      	str	r3, [r1, #8]
 800439e:	e00b      	b.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80043a0:	40023800 	.word	0x40023800
 80043a4:	40007000 	.word	0x40007000
 80043a8:	0ffffcff 	.word	0x0ffffcff
 80043ac:	4bb3      	ldr	r3, [pc, #716]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	4ab2      	ldr	r2, [pc, #712]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043b2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80043b6:	6093      	str	r3, [r2, #8]
 80043b8:	4bb0      	ldr	r3, [pc, #704]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043ba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043c4:	49ad      	ldr	r1, [pc, #692]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043c6:	4313      	orrs	r3, r2
 80043c8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0310 	and.w	r3, r3, #16
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d010      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80043d6:	4ba9      	ldr	r3, [pc, #676]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80043dc:	4aa7      	ldr	r2, [pc, #668]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80043e2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80043e6:	4ba5      	ldr	r3, [pc, #660]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043e8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f0:	49a2      	ldr	r1, [pc, #648]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043f2:	4313      	orrs	r3, r2
 80043f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d00a      	beq.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004404:	4b9d      	ldr	r3, [pc, #628]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004406:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800440a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004412:	499a      	ldr	r1, [pc, #616]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004414:	4313      	orrs	r3, r2
 8004416:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00a      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004426:	4b95      	ldr	r3, [pc, #596]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004428:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800442c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004434:	4991      	ldr	r1, [pc, #580]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004436:	4313      	orrs	r3, r2
 8004438:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d00a      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004448:	4b8c      	ldr	r3, [pc, #560]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800444a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800444e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004456:	4989      	ldr	r1, [pc, #548]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004458:	4313      	orrs	r3, r2
 800445a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00a      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800446a:	4b84      	ldr	r3, [pc, #528]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800446c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004470:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004478:	4980      	ldr	r1, [pc, #512]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800447a:	4313      	orrs	r3, r2
 800447c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004488:	2b00      	cmp	r3, #0
 800448a:	d00a      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800448c:	4b7b      	ldr	r3, [pc, #492]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800448e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004492:	f023 0203 	bic.w	r2, r3, #3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800449a:	4978      	ldr	r1, [pc, #480]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800449c:	4313      	orrs	r3, r2
 800449e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00a      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044ae:	4b73      	ldr	r3, [pc, #460]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044b4:	f023 020c 	bic.w	r2, r3, #12
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044bc:	496f      	ldr	r1, [pc, #444]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044be:	4313      	orrs	r3, r2
 80044c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d00a      	beq.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044d0:	4b6a      	ldr	r3, [pc, #424]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044d6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044de:	4967      	ldr	r1, [pc, #412]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00a      	beq.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80044f2:	4b62      	ldr	r3, [pc, #392]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044f8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004500:	495e      	ldr	r1, [pc, #376]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004502:	4313      	orrs	r3, r2
 8004504:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004510:	2b00      	cmp	r3, #0
 8004512:	d00a      	beq.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004514:	4b59      	ldr	r3, [pc, #356]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004516:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800451a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004522:	4956      	ldr	r1, [pc, #344]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004524:	4313      	orrs	r3, r2
 8004526:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00a      	beq.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004536:	4b51      	ldr	r3, [pc, #324]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004538:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800453c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004544:	494d      	ldr	r1, [pc, #308]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004546:	4313      	orrs	r3, r2
 8004548:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004554:	2b00      	cmp	r3, #0
 8004556:	d00a      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004558:	4b48      	ldr	r3, [pc, #288]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800455a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800455e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004566:	4945      	ldr	r1, [pc, #276]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004568:	4313      	orrs	r3, r2
 800456a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00a      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800457a:	4b40      	ldr	r3, [pc, #256]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800457c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004580:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004588:	493c      	ldr	r1, [pc, #240]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800458a:	4313      	orrs	r3, r2
 800458c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d00a      	beq.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800459c:	4b37      	ldr	r3, [pc, #220]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800459e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045a2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80045aa:	4934      	ldr	r1, [pc, #208]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045ac:	4313      	orrs	r3, r2
 80045ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d011      	beq.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80045be:	4b2f      	ldr	r3, [pc, #188]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045c4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045cc:	492b      	ldr	r1, [pc, #172]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045ce:	4313      	orrs	r3, r2
 80045d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80045dc:	d101      	bne.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80045de:	2301      	movs	r3, #1
 80045e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0308 	and.w	r3, r3, #8
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80045ee:	2301      	movs	r3, #1
 80045f0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00a      	beq.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045fe:	4b1f      	ldr	r3, [pc, #124]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004600:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004604:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800460c:	491b      	ldr	r1, [pc, #108]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800460e:	4313      	orrs	r3, r2
 8004610:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d00b      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004620:	4b16      	ldr	r3, [pc, #88]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004622:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004626:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004630:	4912      	ldr	r1, [pc, #72]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004632:	4313      	orrs	r3, r2
 8004634:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004640:	2b00      	cmp	r3, #0
 8004642:	d00b      	beq.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004644:	4b0d      	ldr	r3, [pc, #52]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004646:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800464a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004654:	4909      	ldr	r1, [pc, #36]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004656:	4313      	orrs	r3, r2
 8004658:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00f      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004668:	4b04      	ldr	r3, [pc, #16]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800466a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800466e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004678:	e002      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800467a:	bf00      	nop
 800467c:	40023800 	.word	0x40023800
 8004680:	4986      	ldr	r1, [pc, #536]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004682:	4313      	orrs	r3, r2
 8004684:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00b      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004694:	4b81      	ldr	r3, [pc, #516]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004696:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800469a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80046a4:	497d      	ldr	r1, [pc, #500]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046a6:	4313      	orrs	r3, r2
 80046a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d006      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	f000 80d6 	beq.w	800486c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80046c0:	4b76      	ldr	r3, [pc, #472]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a75      	ldr	r2, [pc, #468]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046c6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80046ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046cc:	f7fe fc28 	bl	8002f20 <HAL_GetTick>
 80046d0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80046d2:	e008      	b.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80046d4:	f7fe fc24 	bl	8002f20 <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	2b64      	cmp	r3, #100	; 0x64
 80046e0:	d901      	bls.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e195      	b.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80046e6:	4b6d      	ldr	r3, [pc, #436]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d1f0      	bne.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d021      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004702:	2b00      	cmp	r3, #0
 8004704:	d11d      	bne.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004706:	4b65      	ldr	r3, [pc, #404]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004708:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800470c:	0c1b      	lsrs	r3, r3, #16
 800470e:	f003 0303 	and.w	r3, r3, #3
 8004712:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004714:	4b61      	ldr	r3, [pc, #388]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004716:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800471a:	0e1b      	lsrs	r3, r3, #24
 800471c:	f003 030f 	and.w	r3, r3, #15
 8004720:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	019a      	lsls	r2, r3, #6
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	041b      	lsls	r3, r3, #16
 800472c:	431a      	orrs	r2, r3
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	061b      	lsls	r3, r3, #24
 8004732:	431a      	orrs	r2, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	071b      	lsls	r3, r3, #28
 800473a:	4958      	ldr	r1, [pc, #352]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800473c:	4313      	orrs	r3, r2
 800473e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d004      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004752:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004756:	d00a      	beq.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004760:	2b00      	cmp	r3, #0
 8004762:	d02e      	beq.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004768:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800476c:	d129      	bne.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800476e:	4b4b      	ldr	r3, [pc, #300]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004770:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004774:	0c1b      	lsrs	r3, r3, #16
 8004776:	f003 0303 	and.w	r3, r3, #3
 800477a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800477c:	4b47      	ldr	r3, [pc, #284]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800477e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004782:	0f1b      	lsrs	r3, r3, #28
 8004784:	f003 0307 	and.w	r3, r3, #7
 8004788:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	019a      	lsls	r2, r3, #6
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	041b      	lsls	r3, r3, #16
 8004794:	431a      	orrs	r2, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	061b      	lsls	r3, r3, #24
 800479c:	431a      	orrs	r2, r3
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	071b      	lsls	r3, r3, #28
 80047a2:	493e      	ldr	r1, [pc, #248]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80047aa:	4b3c      	ldr	r3, [pc, #240]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047b0:	f023 021f 	bic.w	r2, r3, #31
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b8:	3b01      	subs	r3, #1
 80047ba:	4938      	ldr	r1, [pc, #224]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047bc:	4313      	orrs	r3, r2
 80047be:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d01d      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80047ce:	4b33      	ldr	r3, [pc, #204]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047d4:	0e1b      	lsrs	r3, r3, #24
 80047d6:	f003 030f 	and.w	r3, r3, #15
 80047da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80047dc:	4b2f      	ldr	r3, [pc, #188]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047e2:	0f1b      	lsrs	r3, r3, #28
 80047e4:	f003 0307 	and.w	r3, r3, #7
 80047e8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	019a      	lsls	r2, r3, #6
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	691b      	ldr	r3, [r3, #16]
 80047f4:	041b      	lsls	r3, r3, #16
 80047f6:	431a      	orrs	r2, r3
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	061b      	lsls	r3, r3, #24
 80047fc:	431a      	orrs	r2, r3
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	071b      	lsls	r3, r3, #28
 8004802:	4926      	ldr	r1, [pc, #152]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004804:	4313      	orrs	r3, r2
 8004806:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d011      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	019a      	lsls	r2, r3, #6
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	691b      	ldr	r3, [r3, #16]
 8004820:	041b      	lsls	r3, r3, #16
 8004822:	431a      	orrs	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	061b      	lsls	r3, r3, #24
 800482a:	431a      	orrs	r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	071b      	lsls	r3, r3, #28
 8004832:	491a      	ldr	r1, [pc, #104]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004834:	4313      	orrs	r3, r2
 8004836:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800483a:	4b18      	ldr	r3, [pc, #96]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a17      	ldr	r2, [pc, #92]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004840:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004844:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004846:	f7fe fb6b 	bl	8002f20 <HAL_GetTick>
 800484a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800484c:	e008      	b.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800484e:	f7fe fb67 	bl	8002f20 <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	2b64      	cmp	r3, #100	; 0x64
 800485a:	d901      	bls.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800485c:	2303      	movs	r3, #3
 800485e:	e0d8      	b.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004860:	4b0e      	ldr	r3, [pc, #56]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004868:	2b00      	cmp	r3, #0
 800486a:	d0f0      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	2b01      	cmp	r3, #1
 8004870:	f040 80ce 	bne.w	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004874:	4b09      	ldr	r3, [pc, #36]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a08      	ldr	r2, [pc, #32]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800487a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800487e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004880:	f7fe fb4e 	bl	8002f20 <HAL_GetTick>
 8004884:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004886:	e00b      	b.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004888:	f7fe fb4a 	bl	8002f20 <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	2b64      	cmp	r3, #100	; 0x64
 8004894:	d904      	bls.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e0bb      	b.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800489a:	bf00      	nop
 800489c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80048a0:	4b5e      	ldr	r3, [pc, #376]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80048a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80048ac:	d0ec      	beq.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d003      	beq.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d009      	beq.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d02e      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d12a      	bne.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80048d6:	4b51      	ldr	r3, [pc, #324]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048dc:	0c1b      	lsrs	r3, r3, #16
 80048de:	f003 0303 	and.w	r3, r3, #3
 80048e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80048e4:	4b4d      	ldr	r3, [pc, #308]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ea:	0f1b      	lsrs	r3, r3, #28
 80048ec:	f003 0307 	and.w	r3, r3, #7
 80048f0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	695b      	ldr	r3, [r3, #20]
 80048f6:	019a      	lsls	r2, r3, #6
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	041b      	lsls	r3, r3, #16
 80048fc:	431a      	orrs	r2, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	061b      	lsls	r3, r3, #24
 8004904:	431a      	orrs	r2, r3
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	071b      	lsls	r3, r3, #28
 800490a:	4944      	ldr	r1, [pc, #272]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800490c:	4313      	orrs	r3, r2
 800490e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004912:	4b42      	ldr	r3, [pc, #264]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004914:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004918:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004920:	3b01      	subs	r3, #1
 8004922:	021b      	lsls	r3, r3, #8
 8004924:	493d      	ldr	r1, [pc, #244]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004926:	4313      	orrs	r3, r2
 8004928:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d022      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800493c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004940:	d11d      	bne.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004942:	4b36      	ldr	r3, [pc, #216]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004944:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004948:	0e1b      	lsrs	r3, r3, #24
 800494a:	f003 030f 	and.w	r3, r3, #15
 800494e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004950:	4b32      	ldr	r3, [pc, #200]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004956:	0f1b      	lsrs	r3, r3, #28
 8004958:	f003 0307 	and.w	r3, r3, #7
 800495c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	695b      	ldr	r3, [r3, #20]
 8004962:	019a      	lsls	r2, r3, #6
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a1b      	ldr	r3, [r3, #32]
 8004968:	041b      	lsls	r3, r3, #16
 800496a:	431a      	orrs	r2, r3
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	061b      	lsls	r3, r3, #24
 8004970:	431a      	orrs	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	071b      	lsls	r3, r3, #28
 8004976:	4929      	ldr	r1, [pc, #164]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004978:	4313      	orrs	r3, r2
 800497a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0308 	and.w	r3, r3, #8
 8004986:	2b00      	cmp	r3, #0
 8004988:	d028      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800498a:	4b24      	ldr	r3, [pc, #144]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800498c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004990:	0e1b      	lsrs	r3, r3, #24
 8004992:	f003 030f 	and.w	r3, r3, #15
 8004996:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004998:	4b20      	ldr	r3, [pc, #128]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800499a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800499e:	0c1b      	lsrs	r3, r3, #16
 80049a0:	f003 0303 	and.w	r3, r3, #3
 80049a4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	019a      	lsls	r2, r3, #6
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	041b      	lsls	r3, r3, #16
 80049b0:	431a      	orrs	r2, r3
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	061b      	lsls	r3, r3, #24
 80049b6:	431a      	orrs	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	69db      	ldr	r3, [r3, #28]
 80049bc:	071b      	lsls	r3, r3, #28
 80049be:	4917      	ldr	r1, [pc, #92]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049c0:	4313      	orrs	r3, r2
 80049c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80049c6:	4b15      	ldr	r3, [pc, #84]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049d4:	4911      	ldr	r1, [pc, #68]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049d6:	4313      	orrs	r3, r2
 80049d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80049dc:	4b0f      	ldr	r3, [pc, #60]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a0e      	ldr	r2, [pc, #56]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049e8:	f7fe fa9a 	bl	8002f20 <HAL_GetTick>
 80049ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80049ee:	e008      	b.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80049f0:	f7fe fa96 	bl	8002f20 <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	2b64      	cmp	r3, #100	; 0x64
 80049fc:	d901      	bls.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e007      	b.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004a02:	4b06      	ldr	r3, [pc, #24]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a0e:	d1ef      	bne.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3720      	adds	r7, #32
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	40023800 	.word	0x40023800

08004a20 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e01c      	b.n	8004a6c <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	795b      	ldrb	r3, [r3, #5]
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d105      	bne.n	8004a48 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f7fd f812 	bl	8001a6c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2202      	movs	r2, #2
 8004a4c:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f042 0204 	orr.w	r2, r2, #4
 8004a5c:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2201      	movs	r2, #1
 8004a62:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8004a6a:	2300      	movs	r3, #0
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3708      	adds	r7, #8
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d101      	bne.n	8004a86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e09d      	b.n	8004bc2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d108      	bne.n	8004aa0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a96:	d009      	beq.n	8004aac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	61da      	str	r2, [r3, #28]
 8004a9e:	e005      	b.n	8004aac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d106      	bne.n	8004acc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f7fd f82e 	bl	8001b28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2202      	movs	r2, #2
 8004ad0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ae2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004aec:	d902      	bls.n	8004af4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004aee:	2300      	movs	r3, #0
 8004af0:	60fb      	str	r3, [r7, #12]
 8004af2:	e002      	b.n	8004afa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004af4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004af8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004b02:	d007      	beq.n	8004b14 <HAL_SPI_Init+0xa0>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004b0c:	d002      	beq.n	8004b14 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004b24:	431a      	orrs	r2, r3
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	f003 0302 	and.w	r3, r3, #2
 8004b2e:	431a      	orrs	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	695b      	ldr	r3, [r3, #20]
 8004b34:	f003 0301 	and.w	r3, r3, #1
 8004b38:	431a      	orrs	r2, r3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	699b      	ldr	r3, [r3, #24]
 8004b3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b42:	431a      	orrs	r2, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	69db      	ldr	r3, [r3, #28]
 8004b48:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b4c:	431a      	orrs	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a1b      	ldr	r3, [r3, #32]
 8004b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b56:	ea42 0103 	orr.w	r1, r2, r3
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b5e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	430a      	orrs	r2, r1
 8004b68:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	0c1b      	lsrs	r3, r3, #16
 8004b70:	f003 0204 	and.w	r2, r3, #4
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b78:	f003 0310 	and.w	r3, r3, #16
 8004b7c:	431a      	orrs	r2, r3
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b82:	f003 0308 	and.w	r3, r3, #8
 8004b86:	431a      	orrs	r2, r3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004b90:	ea42 0103 	orr.w	r1, r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	430a      	orrs	r2, r1
 8004ba0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	69da      	ldr	r2, [r3, #28]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bb0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004bc0:	2300      	movs	r3, #0
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3710      	adds	r7, #16
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}

08004bca <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bca:	b580      	push	{r7, lr}
 8004bcc:	b088      	sub	sp, #32
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	60f8      	str	r0, [r7, #12]
 8004bd2:	60b9      	str	r1, [r7, #8]
 8004bd4:	603b      	str	r3, [r7, #0]
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004be4:	2b01      	cmp	r3, #1
 8004be6:	d101      	bne.n	8004bec <HAL_SPI_Transmit+0x22>
 8004be8:	2302      	movs	r3, #2
 8004bea:	e158      	b.n	8004e9e <HAL_SPI_Transmit+0x2d4>
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004bf4:	f7fe f994 	bl	8002f20 <HAL_GetTick>
 8004bf8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004bfa:	88fb      	ldrh	r3, [r7, #6]
 8004bfc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d002      	beq.n	8004c10 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004c0a:	2302      	movs	r3, #2
 8004c0c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004c0e:	e13d      	b.n	8004e8c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d002      	beq.n	8004c1c <HAL_SPI_Transmit+0x52>
 8004c16:	88fb      	ldrh	r3, [r7, #6]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d102      	bne.n	8004c22 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004c20:	e134      	b.n	8004e8c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2203      	movs	r2, #3
 8004c26:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	68ba      	ldr	r2, [r7, #8]
 8004c34:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	88fa      	ldrh	r2, [r7, #6]
 8004c3a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	88fa      	ldrh	r2, [r7, #6]
 8004c40:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2200      	movs	r2, #0
 8004c46:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c6c:	d10f      	bne.n	8004c8e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c7c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c8c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c98:	2b40      	cmp	r3, #64	; 0x40
 8004c9a:	d007      	beq.n	8004cac <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004caa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004cb4:	d94b      	bls.n	8004d4e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d002      	beq.n	8004cc4 <HAL_SPI_Transmit+0xfa>
 8004cbe:	8afb      	ldrh	r3, [r7, #22]
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d13e      	bne.n	8004d42 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc8:	881a      	ldrh	r2, [r3, #0]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd4:	1c9a      	adds	r2, r3, #2
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004ce8:	e02b      	b.n	8004d42 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	f003 0302 	and.w	r3, r3, #2
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d112      	bne.n	8004d1e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cfc:	881a      	ldrh	r2, [r3, #0]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d08:	1c9a      	adds	r2, r3, #2
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	3b01      	subs	r3, #1
 8004d16:	b29a      	uxth	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004d1c:	e011      	b.n	8004d42 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d1e:	f7fe f8ff 	bl	8002f20 <HAL_GetTick>
 8004d22:	4602      	mov	r2, r0
 8004d24:	69bb      	ldr	r3, [r7, #24]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	683a      	ldr	r2, [r7, #0]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d803      	bhi.n	8004d36 <HAL_SPI_Transmit+0x16c>
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d34:	d102      	bne.n	8004d3c <HAL_SPI_Transmit+0x172>
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d102      	bne.n	8004d42 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004d40:	e0a4      	b.n	8004e8c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1ce      	bne.n	8004cea <HAL_SPI_Transmit+0x120>
 8004d4c:	e07c      	b.n	8004e48 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d002      	beq.n	8004d5c <HAL_SPI_Transmit+0x192>
 8004d56:	8afb      	ldrh	r3, [r7, #22]
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d170      	bne.n	8004e3e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d912      	bls.n	8004d8c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d6a:	881a      	ldrh	r2, [r3, #0]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d76:	1c9a      	adds	r2, r3, #2
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	3b02      	subs	r3, #2
 8004d84:	b29a      	uxth	r2, r3
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004d8a:	e058      	b.n	8004e3e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	330c      	adds	r3, #12
 8004d96:	7812      	ldrb	r2, [r2, #0]
 8004d98:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d9e:	1c5a      	adds	r2, r3, #1
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	3b01      	subs	r3, #1
 8004dac:	b29a      	uxth	r2, r3
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004db2:	e044      	b.n	8004e3e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f003 0302 	and.w	r3, r3, #2
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d12b      	bne.n	8004e1a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d912      	bls.n	8004df2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd0:	881a      	ldrh	r2, [r3, #0]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ddc:	1c9a      	adds	r2, r3, #2
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	3b02      	subs	r3, #2
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004df0:	e025      	b.n	8004e3e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	330c      	adds	r3, #12
 8004dfc:	7812      	ldrb	r2, [r2, #0]
 8004dfe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e04:	1c5a      	adds	r2, r3, #1
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	3b01      	subs	r3, #1
 8004e12:	b29a      	uxth	r2, r3
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e18:	e011      	b.n	8004e3e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e1a:	f7fe f881 	bl	8002f20 <HAL_GetTick>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	683a      	ldr	r2, [r7, #0]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d803      	bhi.n	8004e32 <HAL_SPI_Transmit+0x268>
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e30:	d102      	bne.n	8004e38 <HAL_SPI_Transmit+0x26e>
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d102      	bne.n	8004e3e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004e3c:	e026      	b.n	8004e8c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d1b5      	bne.n	8004db4 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e48:	69ba      	ldr	r2, [r7, #24]
 8004e4a:	6839      	ldr	r1, [r7, #0]
 8004e4c:	68f8      	ldr	r0, [r7, #12]
 8004e4e:	f000 f945 	bl	80050dc <SPI_EndRxTxTransaction>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d002      	beq.n	8004e5e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2220      	movs	r2, #32
 8004e5c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d10a      	bne.n	8004e7c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e66:	2300      	movs	r3, #0
 8004e68:	613b      	str	r3, [r7, #16]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	613b      	str	r3, [r7, #16]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	613b      	str	r3, [r7, #16]
 8004e7a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d002      	beq.n	8004e8a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	77fb      	strb	r3, [r7, #31]
 8004e88:	e000      	b.n	8004e8c <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004e8a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004e9c:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3720      	adds	r7, #32
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
	...

08004ea8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b088      	sub	sp, #32
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	603b      	str	r3, [r7, #0]
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004eb8:	f7fe f832 	bl	8002f20 <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec0:	1a9b      	subs	r3, r3, r2
 8004ec2:	683a      	ldr	r2, [r7, #0]
 8004ec4:	4413      	add	r3, r2
 8004ec6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ec8:	f7fe f82a 	bl	8002f20 <HAL_GetTick>
 8004ecc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004ece:	4b39      	ldr	r3, [pc, #228]	; (8004fb4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	015b      	lsls	r3, r3, #5
 8004ed4:	0d1b      	lsrs	r3, r3, #20
 8004ed6:	69fa      	ldr	r2, [r7, #28]
 8004ed8:	fb02 f303 	mul.w	r3, r2, r3
 8004edc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ede:	e054      	b.n	8004f8a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee6:	d050      	beq.n	8004f8a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ee8:	f7fe f81a 	bl	8002f20 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	69fa      	ldr	r2, [r7, #28]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d902      	bls.n	8004efe <SPI_WaitFlagStateUntilTimeout+0x56>
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d13d      	bne.n	8004f7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	685a      	ldr	r2, [r3, #4]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004f0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f16:	d111      	bne.n	8004f3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f20:	d004      	beq.n	8004f2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f2a:	d107      	bne.n	8004f3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f44:	d10f      	bne.n	8004f66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f54:	601a      	str	r2, [r3, #0]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e017      	b.n	8004faa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d101      	bne.n	8004f84 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004f80:	2300      	movs	r3, #0
 8004f82:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	3b01      	subs	r3, #1
 8004f88:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	689a      	ldr	r2, [r3, #8]
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	4013      	ands	r3, r2
 8004f94:	68ba      	ldr	r2, [r7, #8]
 8004f96:	429a      	cmp	r2, r3
 8004f98:	bf0c      	ite	eq
 8004f9a:	2301      	moveq	r3, #1
 8004f9c:	2300      	movne	r3, #0
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	79fb      	ldrb	r3, [r7, #7]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d19b      	bne.n	8004ee0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004fa8:	2300      	movs	r3, #0
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3720      	adds	r7, #32
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	20000028 	.word	0x20000028

08004fb8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b088      	sub	sp, #32
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	607a      	str	r2, [r7, #4]
 8004fc4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004fc6:	f7fd ffab 	bl	8002f20 <HAL_GetTick>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fce:	1a9b      	subs	r3, r3, r2
 8004fd0:	683a      	ldr	r2, [r7, #0]
 8004fd2:	4413      	add	r3, r2
 8004fd4:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004fd6:	f7fd ffa3 	bl	8002f20 <HAL_GetTick>
 8004fda:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004fdc:	4b3e      	ldr	r3, [pc, #248]	; (80050d8 <SPI_WaitFifoStateUntilTimeout+0x120>)
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	4613      	mov	r3, r2
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	4413      	add	r3, r2
 8004fe6:	00da      	lsls	r2, r3, #3
 8004fe8:	1ad3      	subs	r3, r2, r3
 8004fea:	0d1b      	lsrs	r3, r3, #20
 8004fec:	69fa      	ldr	r2, [r7, #28]
 8004fee:	fb02 f303 	mul.w	r3, r2, r3
 8004ff2:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8004ff4:	e062      	b.n	80050bc <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004ffc:	d109      	bne.n	8005012 <SPI_WaitFifoStateUntilTimeout+0x5a>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d106      	bne.n	8005012 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	330c      	adds	r3, #12
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	b2db      	uxtb	r3, r3
 800500e:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8005010:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005018:	d050      	beq.n	80050bc <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800501a:	f7fd ff81 	bl	8002f20 <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	1ad3      	subs	r3, r2, r3
 8005024:	69fa      	ldr	r2, [r7, #28]
 8005026:	429a      	cmp	r2, r3
 8005028:	d902      	bls.n	8005030 <SPI_WaitFifoStateUntilTimeout+0x78>
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d13d      	bne.n	80050ac <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	685a      	ldr	r2, [r3, #4]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800503e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005048:	d111      	bne.n	800506e <SPI_WaitFifoStateUntilTimeout+0xb6>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005052:	d004      	beq.n	800505e <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800505c:	d107      	bne.n	800506e <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800506c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005072:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005076:	d10f      	bne.n	8005098 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005086:	601a      	str	r2, [r3, #0]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005096:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	e010      	b.n	80050ce <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 80050b2:	2300      	movs	r3, #0
 80050b4:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	3b01      	subs	r3, #1
 80050ba:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689a      	ldr	r2, [r3, #8]
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	4013      	ands	r3, r2
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d194      	bne.n	8004ff6 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 80050cc:	2300      	movs	r3, #0
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3720      	adds	r7, #32
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	20000028 	.word	0x20000028

080050dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b086      	sub	sp, #24
 80050e0:	af02      	add	r7, sp, #8
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	9300      	str	r3, [sp, #0]
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80050f4:	68f8      	ldr	r0, [r7, #12]
 80050f6:	f7ff ff5f 	bl	8004fb8 <SPI_WaitFifoStateUntilTimeout>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d007      	beq.n	8005110 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005104:	f043 0220 	orr.w	r2, r3, #32
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e027      	b.n	8005160 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	9300      	str	r3, [sp, #0]
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	2200      	movs	r2, #0
 8005118:	2180      	movs	r1, #128	; 0x80
 800511a:	68f8      	ldr	r0, [r7, #12]
 800511c:	f7ff fec4 	bl	8004ea8 <SPI_WaitFlagStateUntilTimeout>
 8005120:	4603      	mov	r3, r0
 8005122:	2b00      	cmp	r3, #0
 8005124:	d007      	beq.n	8005136 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800512a:	f043 0220 	orr.w	r2, r3, #32
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005132:	2303      	movs	r3, #3
 8005134:	e014      	b.n	8005160 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	2200      	movs	r2, #0
 800513e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005142:	68f8      	ldr	r0, [r7, #12]
 8005144:	f7ff ff38 	bl	8004fb8 <SPI_WaitFifoStateUntilTimeout>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d007      	beq.n	800515e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005152:	f043 0220 	orr.w	r2, r3, #32
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e000      	b.n	8005160 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800515e:	2300      	movs	r3, #0
}
 8005160:	4618      	mov	r0, r3
 8005162:	3710      	adds	r7, #16
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}

08005168 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d101      	bne.n	800517a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e049      	b.n	800520e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005180:	b2db      	uxtb	r3, r3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d106      	bne.n	8005194 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f7fc ff6c 	bl	800206c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2202      	movs	r2, #2
 8005198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	3304      	adds	r3, #4
 80051a4:	4619      	mov	r1, r3
 80051a6:	4610      	mov	r0, r2
 80051a8:	f000 fdb2 	bl	8005d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800520c:	2300      	movs	r3, #0
}
 800520e:	4618      	mov	r0, r3
 8005210:	3708      	adds	r7, #8
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
	...

08005218 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005218:	b480      	push	{r7}
 800521a:	b085      	sub	sp, #20
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005226:	b2db      	uxtb	r3, r3
 8005228:	2b01      	cmp	r3, #1
 800522a:	d001      	beq.n	8005230 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e054      	b.n	80052da <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2202      	movs	r2, #2
 8005234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68da      	ldr	r2, [r3, #12]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f042 0201 	orr.w	r2, r2, #1
 8005246:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a26      	ldr	r2, [pc, #152]	; (80052e8 <HAL_TIM_Base_Start_IT+0xd0>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d022      	beq.n	8005298 <HAL_TIM_Base_Start_IT+0x80>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800525a:	d01d      	beq.n	8005298 <HAL_TIM_Base_Start_IT+0x80>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a22      	ldr	r2, [pc, #136]	; (80052ec <HAL_TIM_Base_Start_IT+0xd4>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d018      	beq.n	8005298 <HAL_TIM_Base_Start_IT+0x80>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a21      	ldr	r2, [pc, #132]	; (80052f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d013      	beq.n	8005298 <HAL_TIM_Base_Start_IT+0x80>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a1f      	ldr	r2, [pc, #124]	; (80052f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d00e      	beq.n	8005298 <HAL_TIM_Base_Start_IT+0x80>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a1e      	ldr	r2, [pc, #120]	; (80052f8 <HAL_TIM_Base_Start_IT+0xe0>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d009      	beq.n	8005298 <HAL_TIM_Base_Start_IT+0x80>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a1c      	ldr	r2, [pc, #112]	; (80052fc <HAL_TIM_Base_Start_IT+0xe4>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d004      	beq.n	8005298 <HAL_TIM_Base_Start_IT+0x80>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a1b      	ldr	r2, [pc, #108]	; (8005300 <HAL_TIM_Base_Start_IT+0xe8>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d115      	bne.n	80052c4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	689a      	ldr	r2, [r3, #8]
 800529e:	4b19      	ldr	r3, [pc, #100]	; (8005304 <HAL_TIM_Base_Start_IT+0xec>)
 80052a0:	4013      	ands	r3, r2
 80052a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2b06      	cmp	r3, #6
 80052a8:	d015      	beq.n	80052d6 <HAL_TIM_Base_Start_IT+0xbe>
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052b0:	d011      	beq.n	80052d6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f042 0201 	orr.w	r2, r2, #1
 80052c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052c2:	e008      	b.n	80052d6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f042 0201 	orr.w	r2, r2, #1
 80052d2:	601a      	str	r2, [r3, #0]
 80052d4:	e000      	b.n	80052d8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3714      	adds	r7, #20
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop
 80052e8:	40010000 	.word	0x40010000
 80052ec:	40000400 	.word	0x40000400
 80052f0:	40000800 	.word	0x40000800
 80052f4:	40000c00 	.word	0x40000c00
 80052f8:	40010400 	.word	0x40010400
 80052fc:	40014000 	.word	0x40014000
 8005300:	40001800 	.word	0x40001800
 8005304:	00010007 	.word	0x00010007

08005308 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d101      	bne.n	800531a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e049      	b.n	80053ae <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b00      	cmp	r3, #0
 8005324:	d106      	bne.n	8005334 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f000 f841 	bl	80053b6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2202      	movs	r2, #2
 8005338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	3304      	adds	r3, #4
 8005344:	4619      	mov	r1, r3
 8005346:	4610      	mov	r0, r2
 8005348:	f000 fce2 	bl	8005d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2201      	movs	r2, #1
 8005368:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2201      	movs	r2, #1
 8005380:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2201      	movs	r2, #1
 8005390:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3708      	adds	r7, #8
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}

080053b6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80053b6:	b480      	push	{r7}
 80053b8:	b083      	sub	sp, #12
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80053be:	bf00      	nop
 80053c0:	370c      	adds	r7, #12
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
	...

080053cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d109      	bne.n	80053f0 <HAL_TIM_PWM_Start+0x24>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	bf14      	ite	ne
 80053e8:	2301      	movne	r3, #1
 80053ea:	2300      	moveq	r3, #0
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	e03c      	b.n	800546a <HAL_TIM_PWM_Start+0x9e>
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	2b04      	cmp	r3, #4
 80053f4:	d109      	bne.n	800540a <HAL_TIM_PWM_Start+0x3e>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	2b01      	cmp	r3, #1
 8005400:	bf14      	ite	ne
 8005402:	2301      	movne	r3, #1
 8005404:	2300      	moveq	r3, #0
 8005406:	b2db      	uxtb	r3, r3
 8005408:	e02f      	b.n	800546a <HAL_TIM_PWM_Start+0x9e>
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	2b08      	cmp	r3, #8
 800540e:	d109      	bne.n	8005424 <HAL_TIM_PWM_Start+0x58>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005416:	b2db      	uxtb	r3, r3
 8005418:	2b01      	cmp	r3, #1
 800541a:	bf14      	ite	ne
 800541c:	2301      	movne	r3, #1
 800541e:	2300      	moveq	r3, #0
 8005420:	b2db      	uxtb	r3, r3
 8005422:	e022      	b.n	800546a <HAL_TIM_PWM_Start+0x9e>
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	2b0c      	cmp	r3, #12
 8005428:	d109      	bne.n	800543e <HAL_TIM_PWM_Start+0x72>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005430:	b2db      	uxtb	r3, r3
 8005432:	2b01      	cmp	r3, #1
 8005434:	bf14      	ite	ne
 8005436:	2301      	movne	r3, #1
 8005438:	2300      	moveq	r3, #0
 800543a:	b2db      	uxtb	r3, r3
 800543c:	e015      	b.n	800546a <HAL_TIM_PWM_Start+0x9e>
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	2b10      	cmp	r3, #16
 8005442:	d109      	bne.n	8005458 <HAL_TIM_PWM_Start+0x8c>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800544a:	b2db      	uxtb	r3, r3
 800544c:	2b01      	cmp	r3, #1
 800544e:	bf14      	ite	ne
 8005450:	2301      	movne	r3, #1
 8005452:	2300      	moveq	r3, #0
 8005454:	b2db      	uxtb	r3, r3
 8005456:	e008      	b.n	800546a <HAL_TIM_PWM_Start+0x9e>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800545e:	b2db      	uxtb	r3, r3
 8005460:	2b01      	cmp	r3, #1
 8005462:	bf14      	ite	ne
 8005464:	2301      	movne	r3, #1
 8005466:	2300      	moveq	r3, #0
 8005468:	b2db      	uxtb	r3, r3
 800546a:	2b00      	cmp	r3, #0
 800546c:	d001      	beq.n	8005472 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e092      	b.n	8005598 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d104      	bne.n	8005482 <HAL_TIM_PWM_Start+0xb6>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2202      	movs	r2, #2
 800547c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005480:	e023      	b.n	80054ca <HAL_TIM_PWM_Start+0xfe>
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	2b04      	cmp	r3, #4
 8005486:	d104      	bne.n	8005492 <HAL_TIM_PWM_Start+0xc6>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2202      	movs	r2, #2
 800548c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005490:	e01b      	b.n	80054ca <HAL_TIM_PWM_Start+0xfe>
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	2b08      	cmp	r3, #8
 8005496:	d104      	bne.n	80054a2 <HAL_TIM_PWM_Start+0xd6>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2202      	movs	r2, #2
 800549c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054a0:	e013      	b.n	80054ca <HAL_TIM_PWM_Start+0xfe>
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	2b0c      	cmp	r3, #12
 80054a6:	d104      	bne.n	80054b2 <HAL_TIM_PWM_Start+0xe6>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2202      	movs	r2, #2
 80054ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80054b0:	e00b      	b.n	80054ca <HAL_TIM_PWM_Start+0xfe>
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	2b10      	cmp	r3, #16
 80054b6:	d104      	bne.n	80054c2 <HAL_TIM_PWM_Start+0xf6>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2202      	movs	r2, #2
 80054bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054c0:	e003      	b.n	80054ca <HAL_TIM_PWM_Start+0xfe>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2202      	movs	r2, #2
 80054c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2201      	movs	r2, #1
 80054d0:	6839      	ldr	r1, [r7, #0]
 80054d2:	4618      	mov	r0, r3
 80054d4:	f000 ffb4 	bl	8006440 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a30      	ldr	r2, [pc, #192]	; (80055a0 <HAL_TIM_PWM_Start+0x1d4>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d004      	beq.n	80054ec <HAL_TIM_PWM_Start+0x120>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a2f      	ldr	r2, [pc, #188]	; (80055a4 <HAL_TIM_PWM_Start+0x1d8>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d101      	bne.n	80054f0 <HAL_TIM_PWM_Start+0x124>
 80054ec:	2301      	movs	r3, #1
 80054ee:	e000      	b.n	80054f2 <HAL_TIM_PWM_Start+0x126>
 80054f0:	2300      	movs	r3, #0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d007      	beq.n	8005506 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005504:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a25      	ldr	r2, [pc, #148]	; (80055a0 <HAL_TIM_PWM_Start+0x1d4>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d022      	beq.n	8005556 <HAL_TIM_PWM_Start+0x18a>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005518:	d01d      	beq.n	8005556 <HAL_TIM_PWM_Start+0x18a>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a22      	ldr	r2, [pc, #136]	; (80055a8 <HAL_TIM_PWM_Start+0x1dc>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d018      	beq.n	8005556 <HAL_TIM_PWM_Start+0x18a>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a20      	ldr	r2, [pc, #128]	; (80055ac <HAL_TIM_PWM_Start+0x1e0>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d013      	beq.n	8005556 <HAL_TIM_PWM_Start+0x18a>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a1f      	ldr	r2, [pc, #124]	; (80055b0 <HAL_TIM_PWM_Start+0x1e4>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d00e      	beq.n	8005556 <HAL_TIM_PWM_Start+0x18a>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a19      	ldr	r2, [pc, #100]	; (80055a4 <HAL_TIM_PWM_Start+0x1d8>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d009      	beq.n	8005556 <HAL_TIM_PWM_Start+0x18a>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a1b      	ldr	r2, [pc, #108]	; (80055b4 <HAL_TIM_PWM_Start+0x1e8>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d004      	beq.n	8005556 <HAL_TIM_PWM_Start+0x18a>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a19      	ldr	r2, [pc, #100]	; (80055b8 <HAL_TIM_PWM_Start+0x1ec>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d115      	bne.n	8005582 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	689a      	ldr	r2, [r3, #8]
 800555c:	4b17      	ldr	r3, [pc, #92]	; (80055bc <HAL_TIM_PWM_Start+0x1f0>)
 800555e:	4013      	ands	r3, r2
 8005560:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2b06      	cmp	r3, #6
 8005566:	d015      	beq.n	8005594 <HAL_TIM_PWM_Start+0x1c8>
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800556e:	d011      	beq.n	8005594 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f042 0201 	orr.w	r2, r2, #1
 800557e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005580:	e008      	b.n	8005594 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f042 0201 	orr.w	r2, r2, #1
 8005590:	601a      	str	r2, [r3, #0]
 8005592:	e000      	b.n	8005596 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005594:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005596:	2300      	movs	r3, #0
}
 8005598:	4618      	mov	r0, r3
 800559a:	3710      	adds	r7, #16
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	40010000 	.word	0x40010000
 80055a4:	40010400 	.word	0x40010400
 80055a8:	40000400 	.word	0x40000400
 80055ac:	40000800 	.word	0x40000800
 80055b0:	40000c00 	.word	0x40000c00
 80055b4:	40014000 	.word	0x40014000
 80055b8:	40001800 	.word	0x40001800
 80055bc:	00010007 	.word	0x00010007

080055c0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b082      	sub	sp, #8
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2200      	movs	r2, #0
 80055d0:	6839      	ldr	r1, [r7, #0]
 80055d2:	4618      	mov	r0, r3
 80055d4:	f000 ff34 	bl	8006440 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a36      	ldr	r2, [pc, #216]	; (80056b8 <HAL_TIM_PWM_Stop+0xf8>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d004      	beq.n	80055ec <HAL_TIM_PWM_Stop+0x2c>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a35      	ldr	r2, [pc, #212]	; (80056bc <HAL_TIM_PWM_Stop+0xfc>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d101      	bne.n	80055f0 <HAL_TIM_PWM_Stop+0x30>
 80055ec:	2301      	movs	r3, #1
 80055ee:	e000      	b.n	80055f2 <HAL_TIM_PWM_Stop+0x32>
 80055f0:	2300      	movs	r3, #0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d017      	beq.n	8005626 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	6a1a      	ldr	r2, [r3, #32]
 80055fc:	f241 1311 	movw	r3, #4369	; 0x1111
 8005600:	4013      	ands	r3, r2
 8005602:	2b00      	cmp	r3, #0
 8005604:	d10f      	bne.n	8005626 <HAL_TIM_PWM_Stop+0x66>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	6a1a      	ldr	r2, [r3, #32]
 800560c:	f240 4344 	movw	r3, #1092	; 0x444
 8005610:	4013      	ands	r3, r2
 8005612:	2b00      	cmp	r3, #0
 8005614:	d107      	bne.n	8005626 <HAL_TIM_PWM_Stop+0x66>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005624:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	6a1a      	ldr	r2, [r3, #32]
 800562c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005630:	4013      	ands	r3, r2
 8005632:	2b00      	cmp	r3, #0
 8005634:	d10f      	bne.n	8005656 <HAL_TIM_PWM_Stop+0x96>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	6a1a      	ldr	r2, [r3, #32]
 800563c:	f240 4344 	movw	r3, #1092	; 0x444
 8005640:	4013      	ands	r3, r2
 8005642:	2b00      	cmp	r3, #0
 8005644:	d107      	bne.n	8005656 <HAL_TIM_PWM_Stop+0x96>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681a      	ldr	r2, [r3, #0]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f022 0201 	bic.w	r2, r2, #1
 8005654:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d104      	bne.n	8005666 <HAL_TIM_PWM_Stop+0xa6>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005664:	e023      	b.n	80056ae <HAL_TIM_PWM_Stop+0xee>
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	2b04      	cmp	r3, #4
 800566a:	d104      	bne.n	8005676 <HAL_TIM_PWM_Stop+0xb6>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005674:	e01b      	b.n	80056ae <HAL_TIM_PWM_Stop+0xee>
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	2b08      	cmp	r3, #8
 800567a:	d104      	bne.n	8005686 <HAL_TIM_PWM_Stop+0xc6>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005684:	e013      	b.n	80056ae <HAL_TIM_PWM_Stop+0xee>
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	2b0c      	cmp	r3, #12
 800568a:	d104      	bne.n	8005696 <HAL_TIM_PWM_Stop+0xd6>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005694:	e00b      	b.n	80056ae <HAL_TIM_PWM_Stop+0xee>
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	2b10      	cmp	r3, #16
 800569a:	d104      	bne.n	80056a6 <HAL_TIM_PWM_Stop+0xe6>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80056a4:	e003      	b.n	80056ae <HAL_TIM_PWM_Stop+0xee>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2201      	movs	r2, #1
 80056aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 80056ae:	2300      	movs	r3, #0
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	3708      	adds	r7, #8
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}
 80056b8:	40010000 	.word	0x40010000
 80056bc:	40010400 	.word	0x40010400

080056c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	691b      	ldr	r3, [r3, #16]
 80056ce:	f003 0302 	and.w	r3, r3, #2
 80056d2:	2b02      	cmp	r3, #2
 80056d4:	d122      	bne.n	800571c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	f003 0302 	and.w	r3, r3, #2
 80056e0:	2b02      	cmp	r3, #2
 80056e2:	d11b      	bne.n	800571c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f06f 0202 	mvn.w	r2, #2
 80056ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2201      	movs	r2, #1
 80056f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	699b      	ldr	r3, [r3, #24]
 80056fa:	f003 0303 	and.w	r3, r3, #3
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d003      	beq.n	800570a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 fae6 	bl	8005cd4 <HAL_TIM_IC_CaptureCallback>
 8005708:	e005      	b.n	8005716 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 fad8 	bl	8005cc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f000 fae9 	bl	8005ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	691b      	ldr	r3, [r3, #16]
 8005722:	f003 0304 	and.w	r3, r3, #4
 8005726:	2b04      	cmp	r3, #4
 8005728:	d122      	bne.n	8005770 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	f003 0304 	and.w	r3, r3, #4
 8005734:	2b04      	cmp	r3, #4
 8005736:	d11b      	bne.n	8005770 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f06f 0204 	mvn.w	r2, #4
 8005740:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2202      	movs	r2, #2
 8005746:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005752:	2b00      	cmp	r3, #0
 8005754:	d003      	beq.n	800575e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f000 fabc 	bl	8005cd4 <HAL_TIM_IC_CaptureCallback>
 800575c:	e005      	b.n	800576a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 faae 	bl	8005cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f000 fabf 	bl	8005ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	f003 0308 	and.w	r3, r3, #8
 800577a:	2b08      	cmp	r3, #8
 800577c:	d122      	bne.n	80057c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	f003 0308 	and.w	r3, r3, #8
 8005788:	2b08      	cmp	r3, #8
 800578a:	d11b      	bne.n	80057c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f06f 0208 	mvn.w	r2, #8
 8005794:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2204      	movs	r2, #4
 800579a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	69db      	ldr	r3, [r3, #28]
 80057a2:	f003 0303 	and.w	r3, r3, #3
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d003      	beq.n	80057b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 fa92 	bl	8005cd4 <HAL_TIM_IC_CaptureCallback>
 80057b0:	e005      	b.n	80057be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 fa84 	bl	8005cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f000 fa95 	bl	8005ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	691b      	ldr	r3, [r3, #16]
 80057ca:	f003 0310 	and.w	r3, r3, #16
 80057ce:	2b10      	cmp	r3, #16
 80057d0:	d122      	bne.n	8005818 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	f003 0310 	and.w	r3, r3, #16
 80057dc:	2b10      	cmp	r3, #16
 80057de:	d11b      	bne.n	8005818 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f06f 0210 	mvn.w	r2, #16
 80057e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2208      	movs	r2, #8
 80057ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	69db      	ldr	r3, [r3, #28]
 80057f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d003      	beq.n	8005806 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 fa68 	bl	8005cd4 <HAL_TIM_IC_CaptureCallback>
 8005804:	e005      	b.n	8005812 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 fa5a 	bl	8005cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f000 fa6b 	bl	8005ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	f003 0301 	and.w	r3, r3, #1
 8005822:	2b01      	cmp	r3, #1
 8005824:	d10e      	bne.n	8005844 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	f003 0301 	and.w	r3, r3, #1
 8005830:	2b01      	cmp	r3, #1
 8005832:	d107      	bne.n	8005844 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f06f 0201 	mvn.w	r2, #1
 800583c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f000 fa34 	bl	8005cac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800584e:	2b80      	cmp	r3, #128	; 0x80
 8005850:	d10e      	bne.n	8005870 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800585c:	2b80      	cmp	r3, #128	; 0x80
 800585e:	d107      	bne.n	8005870 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f000 fea6 	bl	80065bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800587a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800587e:	d10e      	bne.n	800589e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800588a:	2b80      	cmp	r3, #128	; 0x80
 800588c:	d107      	bne.n	800589e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005896:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f000 fe99 	bl	80065d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	691b      	ldr	r3, [r3, #16]
 80058a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058a8:	2b40      	cmp	r3, #64	; 0x40
 80058aa:	d10e      	bne.n	80058ca <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058b6:	2b40      	cmp	r3, #64	; 0x40
 80058b8:	d107      	bne.n	80058ca <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80058c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f000 fa19 	bl	8005cfc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	f003 0320 	and.w	r3, r3, #32
 80058d4:	2b20      	cmp	r3, #32
 80058d6:	d10e      	bne.n	80058f6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	68db      	ldr	r3, [r3, #12]
 80058de:	f003 0320 	and.w	r3, r3, #32
 80058e2:	2b20      	cmp	r3, #32
 80058e4:	d107      	bne.n	80058f6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f06f 0220 	mvn.w	r2, #32
 80058ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f000 fe59 	bl	80065a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058f6:	bf00      	nop
 80058f8:	3708      	adds	r7, #8
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}
	...

08005900 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005912:	2b01      	cmp	r3, #1
 8005914:	d101      	bne.n	800591a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005916:	2302      	movs	r3, #2
 8005918:	e0fd      	b.n	8005b16 <HAL_TIM_PWM_ConfigChannel+0x216>
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2201      	movs	r2, #1
 800591e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2b14      	cmp	r3, #20
 8005926:	f200 80f0 	bhi.w	8005b0a <HAL_TIM_PWM_ConfigChannel+0x20a>
 800592a:	a201      	add	r2, pc, #4	; (adr r2, 8005930 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800592c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005930:	08005985 	.word	0x08005985
 8005934:	08005b0b 	.word	0x08005b0b
 8005938:	08005b0b 	.word	0x08005b0b
 800593c:	08005b0b 	.word	0x08005b0b
 8005940:	080059c5 	.word	0x080059c5
 8005944:	08005b0b 	.word	0x08005b0b
 8005948:	08005b0b 	.word	0x08005b0b
 800594c:	08005b0b 	.word	0x08005b0b
 8005950:	08005a07 	.word	0x08005a07
 8005954:	08005b0b 	.word	0x08005b0b
 8005958:	08005b0b 	.word	0x08005b0b
 800595c:	08005b0b 	.word	0x08005b0b
 8005960:	08005a47 	.word	0x08005a47
 8005964:	08005b0b 	.word	0x08005b0b
 8005968:	08005b0b 	.word	0x08005b0b
 800596c:	08005b0b 	.word	0x08005b0b
 8005970:	08005a89 	.word	0x08005a89
 8005974:	08005b0b 	.word	0x08005b0b
 8005978:	08005b0b 	.word	0x08005b0b
 800597c:	08005b0b 	.word	0x08005b0b
 8005980:	08005ac9 	.word	0x08005ac9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68b9      	ldr	r1, [r7, #8]
 800598a:	4618      	mov	r0, r3
 800598c:	f000 fa60 	bl	8005e50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	699a      	ldr	r2, [r3, #24]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f042 0208 	orr.w	r2, r2, #8
 800599e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	699a      	ldr	r2, [r3, #24]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f022 0204 	bic.w	r2, r2, #4
 80059ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	6999      	ldr	r1, [r3, #24]
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	691a      	ldr	r2, [r3, #16]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	430a      	orrs	r2, r1
 80059c0:	619a      	str	r2, [r3, #24]
      break;
 80059c2:	e0a3      	b.n	8005b0c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	68b9      	ldr	r1, [r7, #8]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f000 fab2 	bl	8005f34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	699a      	ldr	r2, [r3, #24]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	699a      	ldr	r2, [r3, #24]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	6999      	ldr	r1, [r3, #24]
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	021a      	lsls	r2, r3, #8
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	430a      	orrs	r2, r1
 8005a02:	619a      	str	r2, [r3, #24]
      break;
 8005a04:	e082      	b.n	8005b0c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	68b9      	ldr	r1, [r7, #8]
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f000 fb09 	bl	8006024 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	69da      	ldr	r2, [r3, #28]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f042 0208 	orr.w	r2, r2, #8
 8005a20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	69da      	ldr	r2, [r3, #28]
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f022 0204 	bic.w	r2, r2, #4
 8005a30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	69d9      	ldr	r1, [r3, #28]
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	691a      	ldr	r2, [r3, #16]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	430a      	orrs	r2, r1
 8005a42:	61da      	str	r2, [r3, #28]
      break;
 8005a44:	e062      	b.n	8005b0c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	68b9      	ldr	r1, [r7, #8]
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f000 fb5f 	bl	8006110 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	69da      	ldr	r2, [r3, #28]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	69da      	ldr	r2, [r3, #28]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	69d9      	ldr	r1, [r3, #28]
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	691b      	ldr	r3, [r3, #16]
 8005a7c:	021a      	lsls	r2, r3, #8
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	430a      	orrs	r2, r1
 8005a84:	61da      	str	r2, [r3, #28]
      break;
 8005a86:	e041      	b.n	8005b0c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68b9      	ldr	r1, [r7, #8]
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f000 fb96 	bl	80061c0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f042 0208 	orr.w	r2, r2, #8
 8005aa2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f022 0204 	bic.w	r2, r2, #4
 8005ab2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	691a      	ldr	r2, [r3, #16]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	430a      	orrs	r2, r1
 8005ac4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005ac6:	e021      	b.n	8005b0c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68b9      	ldr	r1, [r7, #8]
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f000 fbc8 	bl	8006264 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ae2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005af2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	691b      	ldr	r3, [r3, #16]
 8005afe:	021a      	lsls	r2, r3, #8
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	430a      	orrs	r2, r1
 8005b06:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005b08:	e000      	b.n	8005b0c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8005b0a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b14:	2300      	movs	r3, #0
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3710      	adds	r7, #16
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop

08005b20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b084      	sub	sp, #16
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d101      	bne.n	8005b38 <HAL_TIM_ConfigClockSource+0x18>
 8005b34:	2302      	movs	r3, #2
 8005b36:	e0b3      	b.n	8005ca0 <HAL_TIM_ConfigClockSource+0x180>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2202      	movs	r2, #2
 8005b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	4b55      	ldr	r3, [pc, #340]	; (8005ca8 <HAL_TIM_ConfigClockSource+0x188>)
 8005b54:	4013      	ands	r3, r2
 8005b56:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b5e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68fa      	ldr	r2, [r7, #12]
 8005b66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b70:	d03e      	beq.n	8005bf0 <HAL_TIM_ConfigClockSource+0xd0>
 8005b72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b76:	f200 8087 	bhi.w	8005c88 <HAL_TIM_ConfigClockSource+0x168>
 8005b7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b7e:	f000 8085 	beq.w	8005c8c <HAL_TIM_ConfigClockSource+0x16c>
 8005b82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b86:	d87f      	bhi.n	8005c88 <HAL_TIM_ConfigClockSource+0x168>
 8005b88:	2b70      	cmp	r3, #112	; 0x70
 8005b8a:	d01a      	beq.n	8005bc2 <HAL_TIM_ConfigClockSource+0xa2>
 8005b8c:	2b70      	cmp	r3, #112	; 0x70
 8005b8e:	d87b      	bhi.n	8005c88 <HAL_TIM_ConfigClockSource+0x168>
 8005b90:	2b60      	cmp	r3, #96	; 0x60
 8005b92:	d050      	beq.n	8005c36 <HAL_TIM_ConfigClockSource+0x116>
 8005b94:	2b60      	cmp	r3, #96	; 0x60
 8005b96:	d877      	bhi.n	8005c88 <HAL_TIM_ConfigClockSource+0x168>
 8005b98:	2b50      	cmp	r3, #80	; 0x50
 8005b9a:	d03c      	beq.n	8005c16 <HAL_TIM_ConfigClockSource+0xf6>
 8005b9c:	2b50      	cmp	r3, #80	; 0x50
 8005b9e:	d873      	bhi.n	8005c88 <HAL_TIM_ConfigClockSource+0x168>
 8005ba0:	2b40      	cmp	r3, #64	; 0x40
 8005ba2:	d058      	beq.n	8005c56 <HAL_TIM_ConfigClockSource+0x136>
 8005ba4:	2b40      	cmp	r3, #64	; 0x40
 8005ba6:	d86f      	bhi.n	8005c88 <HAL_TIM_ConfigClockSource+0x168>
 8005ba8:	2b30      	cmp	r3, #48	; 0x30
 8005baa:	d064      	beq.n	8005c76 <HAL_TIM_ConfigClockSource+0x156>
 8005bac:	2b30      	cmp	r3, #48	; 0x30
 8005bae:	d86b      	bhi.n	8005c88 <HAL_TIM_ConfigClockSource+0x168>
 8005bb0:	2b20      	cmp	r3, #32
 8005bb2:	d060      	beq.n	8005c76 <HAL_TIM_ConfigClockSource+0x156>
 8005bb4:	2b20      	cmp	r3, #32
 8005bb6:	d867      	bhi.n	8005c88 <HAL_TIM_ConfigClockSource+0x168>
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d05c      	beq.n	8005c76 <HAL_TIM_ConfigClockSource+0x156>
 8005bbc:	2b10      	cmp	r3, #16
 8005bbe:	d05a      	beq.n	8005c76 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005bc0:	e062      	b.n	8005c88 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6818      	ldr	r0, [r3, #0]
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	6899      	ldr	r1, [r3, #8]
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	685a      	ldr	r2, [r3, #4]
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	f000 fc15 	bl	8006400 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005be4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	68fa      	ldr	r2, [r7, #12]
 8005bec:	609a      	str	r2, [r3, #8]
      break;
 8005bee:	e04e      	b.n	8005c8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6818      	ldr	r0, [r3, #0]
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	6899      	ldr	r1, [r3, #8]
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	f000 fbfe 	bl	8006400 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	689a      	ldr	r2, [r3, #8]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c12:	609a      	str	r2, [r3, #8]
      break;
 8005c14:	e03b      	b.n	8005c8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6818      	ldr	r0, [r3, #0]
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	6859      	ldr	r1, [r3, #4]
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	461a      	mov	r2, r3
 8005c24:	f000 fb72 	bl	800630c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2150      	movs	r1, #80	; 0x50
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f000 fbcb 	bl	80063ca <TIM_ITRx_SetConfig>
      break;
 8005c34:	e02b      	b.n	8005c8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6818      	ldr	r0, [r3, #0]
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	6859      	ldr	r1, [r3, #4]
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	461a      	mov	r2, r3
 8005c44:	f000 fb91 	bl	800636a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2160      	movs	r1, #96	; 0x60
 8005c4e:	4618      	mov	r0, r3
 8005c50:	f000 fbbb 	bl	80063ca <TIM_ITRx_SetConfig>
      break;
 8005c54:	e01b      	b.n	8005c8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6818      	ldr	r0, [r3, #0]
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	6859      	ldr	r1, [r3, #4]
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	461a      	mov	r2, r3
 8005c64:	f000 fb52 	bl	800630c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	2140      	movs	r1, #64	; 0x40
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f000 fbab 	bl	80063ca <TIM_ITRx_SetConfig>
      break;
 8005c74:	e00b      	b.n	8005c8e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4619      	mov	r1, r3
 8005c80:	4610      	mov	r0, r2
 8005c82:	f000 fba2 	bl	80063ca <TIM_ITRx_SetConfig>
        break;
 8005c86:	e002      	b.n	8005c8e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005c88:	bf00      	nop
 8005c8a:	e000      	b.n	8005c8e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005c8c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2201      	movs	r2, #1
 8005c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3710      	adds	r7, #16
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	fffeff88 	.word	0xfffeff88

08005cac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b083      	sub	sp, #12
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005cb4:	bf00      	nop
 8005cb6:	370c      	adds	r7, #12
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr

08005cc0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005cc8:	bf00      	nop
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d04:	bf00      	nop
 8005d06:	370c      	adds	r7, #12
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b085      	sub	sp, #20
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a40      	ldr	r2, [pc, #256]	; (8005e24 <TIM_Base_SetConfig+0x114>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d013      	beq.n	8005d50 <TIM_Base_SetConfig+0x40>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d2e:	d00f      	beq.n	8005d50 <TIM_Base_SetConfig+0x40>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	4a3d      	ldr	r2, [pc, #244]	; (8005e28 <TIM_Base_SetConfig+0x118>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d00b      	beq.n	8005d50 <TIM_Base_SetConfig+0x40>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	4a3c      	ldr	r2, [pc, #240]	; (8005e2c <TIM_Base_SetConfig+0x11c>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d007      	beq.n	8005d50 <TIM_Base_SetConfig+0x40>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	4a3b      	ldr	r2, [pc, #236]	; (8005e30 <TIM_Base_SetConfig+0x120>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d003      	beq.n	8005d50 <TIM_Base_SetConfig+0x40>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	4a3a      	ldr	r2, [pc, #232]	; (8005e34 <TIM_Base_SetConfig+0x124>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d108      	bne.n	8005d62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a2f      	ldr	r2, [pc, #188]	; (8005e24 <TIM_Base_SetConfig+0x114>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d02b      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d70:	d027      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a2c      	ldr	r2, [pc, #176]	; (8005e28 <TIM_Base_SetConfig+0x118>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d023      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a2b      	ldr	r2, [pc, #172]	; (8005e2c <TIM_Base_SetConfig+0x11c>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d01f      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4a2a      	ldr	r2, [pc, #168]	; (8005e30 <TIM_Base_SetConfig+0x120>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d01b      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a29      	ldr	r2, [pc, #164]	; (8005e34 <TIM_Base_SetConfig+0x124>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d017      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a28      	ldr	r2, [pc, #160]	; (8005e38 <TIM_Base_SetConfig+0x128>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d013      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a27      	ldr	r2, [pc, #156]	; (8005e3c <TIM_Base_SetConfig+0x12c>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d00f      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a26      	ldr	r2, [pc, #152]	; (8005e40 <TIM_Base_SetConfig+0x130>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d00b      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a25      	ldr	r2, [pc, #148]	; (8005e44 <TIM_Base_SetConfig+0x134>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d007      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	4a24      	ldr	r2, [pc, #144]	; (8005e48 <TIM_Base_SetConfig+0x138>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d003      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	4a23      	ldr	r2, [pc, #140]	; (8005e4c <TIM_Base_SetConfig+0x13c>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d108      	bne.n	8005dd4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	695b      	ldr	r3, [r3, #20]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	689a      	ldr	r2, [r3, #8]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	4a0a      	ldr	r2, [pc, #40]	; (8005e24 <TIM_Base_SetConfig+0x114>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d003      	beq.n	8005e08 <TIM_Base_SetConfig+0xf8>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	4a0c      	ldr	r2, [pc, #48]	; (8005e34 <TIM_Base_SetConfig+0x124>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d103      	bne.n	8005e10 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	691a      	ldr	r2, [r3, #16]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	615a      	str	r2, [r3, #20]
}
 8005e16:	bf00      	nop
 8005e18:	3714      	adds	r7, #20
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr
 8005e22:	bf00      	nop
 8005e24:	40010000 	.word	0x40010000
 8005e28:	40000400 	.word	0x40000400
 8005e2c:	40000800 	.word	0x40000800
 8005e30:	40000c00 	.word	0x40000c00
 8005e34:	40010400 	.word	0x40010400
 8005e38:	40014000 	.word	0x40014000
 8005e3c:	40014400 	.word	0x40014400
 8005e40:	40014800 	.word	0x40014800
 8005e44:	40001800 	.word	0x40001800
 8005e48:	40001c00 	.word	0x40001c00
 8005e4c:	40002000 	.word	0x40002000

08005e50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b087      	sub	sp, #28
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
 8005e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a1b      	ldr	r3, [r3, #32]
 8005e5e:	f023 0201 	bic.w	r2, r3, #1
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a1b      	ldr	r3, [r3, #32]
 8005e6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	699b      	ldr	r3, [r3, #24]
 8005e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	4b2b      	ldr	r3, [pc, #172]	; (8005f28 <TIM_OC1_SetConfig+0xd8>)
 8005e7c:	4013      	ands	r3, r2
 8005e7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f023 0303 	bic.w	r3, r3, #3
 8005e86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	f023 0302 	bic.w	r3, r3, #2
 8005e98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	697a      	ldr	r2, [r7, #20]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a21      	ldr	r2, [pc, #132]	; (8005f2c <TIM_OC1_SetConfig+0xdc>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d003      	beq.n	8005eb4 <TIM_OC1_SetConfig+0x64>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4a20      	ldr	r2, [pc, #128]	; (8005f30 <TIM_OC1_SetConfig+0xe0>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d10c      	bne.n	8005ece <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	f023 0308 	bic.w	r3, r3, #8
 8005eba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	697a      	ldr	r2, [r7, #20]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	f023 0304 	bic.w	r3, r3, #4
 8005ecc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a16      	ldr	r2, [pc, #88]	; (8005f2c <TIM_OC1_SetConfig+0xdc>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d003      	beq.n	8005ede <TIM_OC1_SetConfig+0x8e>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a15      	ldr	r2, [pc, #84]	; (8005f30 <TIM_OC1_SetConfig+0xe0>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d111      	bne.n	8005f02 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ee4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005eec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	695b      	ldr	r3, [r3, #20]
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	699b      	ldr	r3, [r3, #24]
 8005efc:	693a      	ldr	r2, [r7, #16]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	693a      	ldr	r2, [r7, #16]
 8005f06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	68fa      	ldr	r2, [r7, #12]
 8005f0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	685a      	ldr	r2, [r3, #4]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	697a      	ldr	r2, [r7, #20]
 8005f1a:	621a      	str	r2, [r3, #32]
}
 8005f1c:	bf00      	nop
 8005f1e:	371c      	adds	r7, #28
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr
 8005f28:	fffeff8f 	.word	0xfffeff8f
 8005f2c:	40010000 	.word	0x40010000
 8005f30:	40010400 	.word	0x40010400

08005f34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b087      	sub	sp, #28
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
 8005f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6a1b      	ldr	r3, [r3, #32]
 8005f42:	f023 0210 	bic.w	r2, r3, #16
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	699b      	ldr	r3, [r3, #24]
 8005f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f5c:	68fa      	ldr	r2, [r7, #12]
 8005f5e:	4b2e      	ldr	r3, [pc, #184]	; (8006018 <TIM_OC2_SetConfig+0xe4>)
 8005f60:	4013      	ands	r3, r2
 8005f62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	021b      	lsls	r3, r3, #8
 8005f72:	68fa      	ldr	r2, [r7, #12]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	f023 0320 	bic.w	r3, r3, #32
 8005f7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	011b      	lsls	r3, r3, #4
 8005f86:	697a      	ldr	r2, [r7, #20]
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	4a23      	ldr	r2, [pc, #140]	; (800601c <TIM_OC2_SetConfig+0xe8>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d003      	beq.n	8005f9c <TIM_OC2_SetConfig+0x68>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	4a22      	ldr	r2, [pc, #136]	; (8006020 <TIM_OC2_SetConfig+0xec>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d10d      	bne.n	8005fb8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	68db      	ldr	r3, [r3, #12]
 8005fa8:	011b      	lsls	r3, r3, #4
 8005faa:	697a      	ldr	r2, [r7, #20]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fb6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	4a18      	ldr	r2, [pc, #96]	; (800601c <TIM_OC2_SetConfig+0xe8>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d003      	beq.n	8005fc8 <TIM_OC2_SetConfig+0x94>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	4a17      	ldr	r2, [pc, #92]	; (8006020 <TIM_OC2_SetConfig+0xec>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d113      	bne.n	8005ff0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fd6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	695b      	ldr	r3, [r3, #20]
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	693a      	ldr	r2, [r7, #16]
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	699b      	ldr	r3, [r3, #24]
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	693a      	ldr	r2, [r7, #16]
 8005ff4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	68fa      	ldr	r2, [r7, #12]
 8005ffa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	685a      	ldr	r2, [r3, #4]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	697a      	ldr	r2, [r7, #20]
 8006008:	621a      	str	r2, [r3, #32]
}
 800600a:	bf00      	nop
 800600c:	371c      	adds	r7, #28
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr
 8006016:	bf00      	nop
 8006018:	feff8fff 	.word	0xfeff8fff
 800601c:	40010000 	.word	0x40010000
 8006020:	40010400 	.word	0x40010400

08006024 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006024:	b480      	push	{r7}
 8006026:	b087      	sub	sp, #28
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
 800602c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6a1b      	ldr	r3, [r3, #32]
 8006032:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	69db      	ldr	r3, [r3, #28]
 800604a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	4b2d      	ldr	r3, [pc, #180]	; (8006104 <TIM_OC3_SetConfig+0xe0>)
 8006050:	4013      	ands	r3, r2
 8006052:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f023 0303 	bic.w	r3, r3, #3
 800605a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	4313      	orrs	r3, r2
 8006064:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800606c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	021b      	lsls	r3, r3, #8
 8006074:	697a      	ldr	r2, [r7, #20]
 8006076:	4313      	orrs	r3, r2
 8006078:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a22      	ldr	r2, [pc, #136]	; (8006108 <TIM_OC3_SetConfig+0xe4>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d003      	beq.n	800608a <TIM_OC3_SetConfig+0x66>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a21      	ldr	r2, [pc, #132]	; (800610c <TIM_OC3_SetConfig+0xe8>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d10d      	bne.n	80060a6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006090:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	021b      	lsls	r3, r3, #8
 8006098:	697a      	ldr	r2, [r7, #20]
 800609a:	4313      	orrs	r3, r2
 800609c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80060a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a17      	ldr	r2, [pc, #92]	; (8006108 <TIM_OC3_SetConfig+0xe4>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d003      	beq.n	80060b6 <TIM_OC3_SetConfig+0x92>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a16      	ldr	r2, [pc, #88]	; (800610c <TIM_OC3_SetConfig+0xe8>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d113      	bne.n	80060de <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80060c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	695b      	ldr	r3, [r3, #20]
 80060ca:	011b      	lsls	r3, r3, #4
 80060cc:	693a      	ldr	r2, [r7, #16]
 80060ce:	4313      	orrs	r3, r2
 80060d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	699b      	ldr	r3, [r3, #24]
 80060d6:	011b      	lsls	r3, r3, #4
 80060d8:	693a      	ldr	r2, [r7, #16]
 80060da:	4313      	orrs	r3, r2
 80060dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	693a      	ldr	r2, [r7, #16]
 80060e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	685a      	ldr	r2, [r3, #4]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	697a      	ldr	r2, [r7, #20]
 80060f6:	621a      	str	r2, [r3, #32]
}
 80060f8:	bf00      	nop
 80060fa:	371c      	adds	r7, #28
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr
 8006104:	fffeff8f 	.word	0xfffeff8f
 8006108:	40010000 	.word	0x40010000
 800610c:	40010400 	.word	0x40010400

08006110 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006110:	b480      	push	{r7}
 8006112:	b087      	sub	sp, #28
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
 8006118:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6a1b      	ldr	r3, [r3, #32]
 800611e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a1b      	ldr	r3, [r3, #32]
 800612a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	69db      	ldr	r3, [r3, #28]
 8006136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006138:	68fa      	ldr	r2, [r7, #12]
 800613a:	4b1e      	ldr	r3, [pc, #120]	; (80061b4 <TIM_OC4_SetConfig+0xa4>)
 800613c:	4013      	ands	r3, r2
 800613e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006146:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	021b      	lsls	r3, r3, #8
 800614e:	68fa      	ldr	r2, [r7, #12]
 8006150:	4313      	orrs	r3, r2
 8006152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800615a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	031b      	lsls	r3, r3, #12
 8006162:	693a      	ldr	r2, [r7, #16]
 8006164:	4313      	orrs	r3, r2
 8006166:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	4a13      	ldr	r2, [pc, #76]	; (80061b8 <TIM_OC4_SetConfig+0xa8>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d003      	beq.n	8006178 <TIM_OC4_SetConfig+0x68>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	4a12      	ldr	r2, [pc, #72]	; (80061bc <TIM_OC4_SetConfig+0xac>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d109      	bne.n	800618c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800617e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	695b      	ldr	r3, [r3, #20]
 8006184:	019b      	lsls	r3, r3, #6
 8006186:	697a      	ldr	r2, [r7, #20]
 8006188:	4313      	orrs	r3, r2
 800618a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	697a      	ldr	r2, [r7, #20]
 8006190:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	68fa      	ldr	r2, [r7, #12]
 8006196:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	685a      	ldr	r2, [r3, #4]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	693a      	ldr	r2, [r7, #16]
 80061a4:	621a      	str	r2, [r3, #32]
}
 80061a6:	bf00      	nop
 80061a8:	371c      	adds	r7, #28
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr
 80061b2:	bf00      	nop
 80061b4:	feff8fff 	.word	0xfeff8fff
 80061b8:	40010000 	.word	0x40010000
 80061bc:	40010400 	.word	0x40010400

080061c0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b087      	sub	sp, #28
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a1b      	ldr	r3, [r3, #32]
 80061ce:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6a1b      	ldr	r3, [r3, #32]
 80061da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80061e8:	68fa      	ldr	r2, [r7, #12]
 80061ea:	4b1b      	ldr	r3, [pc, #108]	; (8006258 <TIM_OC5_SetConfig+0x98>)
 80061ec:	4013      	ands	r3, r2
 80061ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	68fa      	ldr	r2, [r7, #12]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006200:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	041b      	lsls	r3, r3, #16
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	4313      	orrs	r3, r2
 800620c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a12      	ldr	r2, [pc, #72]	; (800625c <TIM_OC5_SetConfig+0x9c>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d003      	beq.n	800621e <TIM_OC5_SetConfig+0x5e>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	4a11      	ldr	r2, [pc, #68]	; (8006260 <TIM_OC5_SetConfig+0xa0>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d109      	bne.n	8006232 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006224:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	695b      	ldr	r3, [r3, #20]
 800622a:	021b      	lsls	r3, r3, #8
 800622c:	697a      	ldr	r2, [r7, #20]
 800622e:	4313      	orrs	r3, r2
 8006230:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	697a      	ldr	r2, [r7, #20]
 8006236:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	68fa      	ldr	r2, [r7, #12]
 800623c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	685a      	ldr	r2, [r3, #4]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	693a      	ldr	r2, [r7, #16]
 800624a:	621a      	str	r2, [r3, #32]
}
 800624c:	bf00      	nop
 800624e:	371c      	adds	r7, #28
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr
 8006258:	fffeff8f 	.word	0xfffeff8f
 800625c:	40010000 	.word	0x40010000
 8006260:	40010400 	.word	0x40010400

08006264 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006264:	b480      	push	{r7}
 8006266:	b087      	sub	sp, #28
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
 800626c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6a1b      	ldr	r3, [r3, #32]
 8006272:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a1b      	ldr	r3, [r3, #32]
 800627e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800628a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	4b1c      	ldr	r3, [pc, #112]	; (8006300 <TIM_OC6_SetConfig+0x9c>)
 8006290:	4013      	ands	r3, r2
 8006292:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	021b      	lsls	r3, r3, #8
 800629a:	68fa      	ldr	r2, [r7, #12]
 800629c:	4313      	orrs	r3, r2
 800629e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80062a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	051b      	lsls	r3, r3, #20
 80062ae:	693a      	ldr	r2, [r7, #16]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	4a13      	ldr	r2, [pc, #76]	; (8006304 <TIM_OC6_SetConfig+0xa0>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d003      	beq.n	80062c4 <TIM_OC6_SetConfig+0x60>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	4a12      	ldr	r2, [pc, #72]	; (8006308 <TIM_OC6_SetConfig+0xa4>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d109      	bne.n	80062d8 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062ca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	695b      	ldr	r3, [r3, #20]
 80062d0:	029b      	lsls	r3, r3, #10
 80062d2:	697a      	ldr	r2, [r7, #20]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	697a      	ldr	r2, [r7, #20]
 80062dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	68fa      	ldr	r2, [r7, #12]
 80062e2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	685a      	ldr	r2, [r3, #4]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	693a      	ldr	r2, [r7, #16]
 80062f0:	621a      	str	r2, [r3, #32]
}
 80062f2:	bf00      	nop
 80062f4:	371c      	adds	r7, #28
 80062f6:	46bd      	mov	sp, r7
 80062f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop
 8006300:	feff8fff 	.word	0xfeff8fff
 8006304:	40010000 	.word	0x40010000
 8006308:	40010400 	.word	0x40010400

0800630c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800630c:	b480      	push	{r7}
 800630e:	b087      	sub	sp, #28
 8006310:	af00      	add	r7, sp, #0
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	6a1b      	ldr	r3, [r3, #32]
 800631c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	6a1b      	ldr	r3, [r3, #32]
 8006322:	f023 0201 	bic.w	r2, r3, #1
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	699b      	ldr	r3, [r3, #24]
 800632e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006336:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	011b      	lsls	r3, r3, #4
 800633c:	693a      	ldr	r2, [r7, #16]
 800633e:	4313      	orrs	r3, r2
 8006340:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	f023 030a 	bic.w	r3, r3, #10
 8006348:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800634a:	697a      	ldr	r2, [r7, #20]
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	4313      	orrs	r3, r2
 8006350:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	693a      	ldr	r2, [r7, #16]
 8006356:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	697a      	ldr	r2, [r7, #20]
 800635c:	621a      	str	r2, [r3, #32]
}
 800635e:	bf00      	nop
 8006360:	371c      	adds	r7, #28
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr

0800636a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800636a:	b480      	push	{r7}
 800636c:	b087      	sub	sp, #28
 800636e:	af00      	add	r7, sp, #0
 8006370:	60f8      	str	r0, [r7, #12]
 8006372:	60b9      	str	r1, [r7, #8]
 8006374:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6a1b      	ldr	r3, [r3, #32]
 800637a:	f023 0210 	bic.w	r2, r3, #16
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	699b      	ldr	r3, [r3, #24]
 8006386:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6a1b      	ldr	r3, [r3, #32]
 800638c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006394:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	031b      	lsls	r3, r3, #12
 800639a:	697a      	ldr	r2, [r7, #20]
 800639c:	4313      	orrs	r3, r2
 800639e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80063a6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	011b      	lsls	r3, r3, #4
 80063ac:	693a      	ldr	r2, [r7, #16]
 80063ae:	4313      	orrs	r3, r2
 80063b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	697a      	ldr	r2, [r7, #20]
 80063b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	693a      	ldr	r2, [r7, #16]
 80063bc:	621a      	str	r2, [r3, #32]
}
 80063be:	bf00      	nop
 80063c0:	371c      	adds	r7, #28
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr

080063ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80063ca:	b480      	push	{r7}
 80063cc:	b085      	sub	sp, #20
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
 80063d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063e2:	683a      	ldr	r2, [r7, #0]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	f043 0307 	orr.w	r3, r3, #7
 80063ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	609a      	str	r2, [r3, #8]
}
 80063f4:	bf00      	nop
 80063f6:	3714      	adds	r7, #20
 80063f8:	46bd      	mov	sp, r7
 80063fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fe:	4770      	bx	lr

08006400 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006400:	b480      	push	{r7}
 8006402:	b087      	sub	sp, #28
 8006404:	af00      	add	r7, sp, #0
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	60b9      	str	r1, [r7, #8]
 800640a:	607a      	str	r2, [r7, #4]
 800640c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800641a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	021a      	lsls	r2, r3, #8
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	431a      	orrs	r2, r3
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	4313      	orrs	r3, r2
 8006428:	697a      	ldr	r2, [r7, #20]
 800642a:	4313      	orrs	r3, r2
 800642c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	697a      	ldr	r2, [r7, #20]
 8006432:	609a      	str	r2, [r3, #8]
}
 8006434:	bf00      	nop
 8006436:	371c      	adds	r7, #28
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr

08006440 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006440:	b480      	push	{r7}
 8006442:	b087      	sub	sp, #28
 8006444:	af00      	add	r7, sp, #0
 8006446:	60f8      	str	r0, [r7, #12]
 8006448:	60b9      	str	r1, [r7, #8]
 800644a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	f003 031f 	and.w	r3, r3, #31
 8006452:	2201      	movs	r2, #1
 8006454:	fa02 f303 	lsl.w	r3, r2, r3
 8006458:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	6a1a      	ldr	r2, [r3, #32]
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	43db      	mvns	r3, r3
 8006462:	401a      	ands	r2, r3
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6a1a      	ldr	r2, [r3, #32]
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	f003 031f 	and.w	r3, r3, #31
 8006472:	6879      	ldr	r1, [r7, #4]
 8006474:	fa01 f303 	lsl.w	r3, r1, r3
 8006478:	431a      	orrs	r2, r3
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	621a      	str	r2, [r3, #32]
}
 800647e:	bf00      	nop
 8006480:	371c      	adds	r7, #28
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr
	...

0800648c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800648c:	b480      	push	{r7}
 800648e:	b085      	sub	sp, #20
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800649c:	2b01      	cmp	r3, #1
 800649e:	d101      	bne.n	80064a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064a0:	2302      	movs	r3, #2
 80064a2:	e06d      	b.n	8006580 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2201      	movs	r2, #1
 80064a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2202      	movs	r2, #2
 80064b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a30      	ldr	r2, [pc, #192]	; (800658c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d004      	beq.n	80064d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a2f      	ldr	r2, [pc, #188]	; (8006590 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d108      	bne.n	80064ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80064de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	68fa      	ldr	r2, [r7, #12]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	68fa      	ldr	r2, [r7, #12]
 8006502:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a20      	ldr	r2, [pc, #128]	; (800658c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d022      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006516:	d01d      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a1d      	ldr	r2, [pc, #116]	; (8006594 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d018      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a1c      	ldr	r2, [pc, #112]	; (8006598 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d013      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a1a      	ldr	r2, [pc, #104]	; (800659c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d00e      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a15      	ldr	r2, [pc, #84]	; (8006590 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d009      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a16      	ldr	r2, [pc, #88]	; (80065a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d004      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a15      	ldr	r2, [pc, #84]	; (80065a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d10c      	bne.n	800656e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800655a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	68ba      	ldr	r2, [r7, #8]
 8006562:	4313      	orrs	r3, r2
 8006564:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68ba      	ldr	r2, [r7, #8]
 800656c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2201      	movs	r2, #1
 8006572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800657e:	2300      	movs	r3, #0
}
 8006580:	4618      	mov	r0, r3
 8006582:	3714      	adds	r7, #20
 8006584:	46bd      	mov	sp, r7
 8006586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658a:	4770      	bx	lr
 800658c:	40010000 	.word	0x40010000
 8006590:	40010400 	.word	0x40010400
 8006594:	40000400 	.word	0x40000400
 8006598:	40000800 	.word	0x40000800
 800659c:	40000c00 	.word	0x40000c00
 80065a0:	40014000 	.word	0x40014000
 80065a4:	40001800 	.word	0x40001800

080065a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80065b0:	bf00      	nop
 80065b2:	370c      	adds	r7, #12
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr

080065bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80065c4:	bf00      	nop
 80065c6:	370c      	adds	r7, #12
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr

080065d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80065d8:	bf00      	nop
 80065da:	370c      	adds	r7, #12
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr

080065e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b082      	sub	sp, #8
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d101      	bne.n	80065f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e040      	b.n	8006678 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d106      	bne.n	800660c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2200      	movs	r2, #0
 8006602:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f7fb fe1c 	bl	8002244 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2224      	movs	r2, #36	; 0x24
 8006610:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681a      	ldr	r2, [r3, #0]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f022 0201 	bic.w	r2, r2, #1
 8006620:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f000 f8c0 	bl	80067a8 <UART_SetConfig>
 8006628:	4603      	mov	r3, r0
 800662a:	2b01      	cmp	r3, #1
 800662c:	d101      	bne.n	8006632 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e022      	b.n	8006678 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006636:	2b00      	cmp	r3, #0
 8006638:	d002      	beq.n	8006640 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 fb16 	bl	8006c6c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	685a      	ldr	r2, [r3, #4]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800664e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	689a      	ldr	r2, [r3, #8]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800665e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f042 0201 	orr.w	r2, r2, #1
 800666e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f000 fb9d 	bl	8006db0 <UART_CheckIdleState>
 8006676:	4603      	mov	r3, r0
}
 8006678:	4618      	mov	r0, r3
 800667a:	3708      	adds	r7, #8
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}

08006680 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b08a      	sub	sp, #40	; 0x28
 8006684:	af02      	add	r7, sp, #8
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	603b      	str	r3, [r7, #0]
 800668c:	4613      	mov	r3, r2
 800668e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006694:	2b20      	cmp	r3, #32
 8006696:	f040 8081 	bne.w	800679c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d002      	beq.n	80066a6 <HAL_UART_Transmit+0x26>
 80066a0:	88fb      	ldrh	r3, [r7, #6]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d101      	bne.n	80066aa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80066a6:	2301      	movs	r3, #1
 80066a8:	e079      	b.n	800679e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d101      	bne.n	80066b8 <HAL_UART_Transmit+0x38>
 80066b4:	2302      	movs	r3, #2
 80066b6:	e072      	b.n	800679e <HAL_UART_Transmit+0x11e>
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2200      	movs	r2, #0
 80066c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2221      	movs	r2, #33	; 0x21
 80066cc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80066ce:	f7fc fc27 	bl	8002f20 <HAL_GetTick>
 80066d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	88fa      	ldrh	r2, [r7, #6]
 80066d8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	88fa      	ldrh	r2, [r7, #6]
 80066e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	689b      	ldr	r3, [r3, #8]
 80066e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066ec:	d108      	bne.n	8006700 <HAL_UART_Transmit+0x80>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d104      	bne.n	8006700 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80066f6:	2300      	movs	r3, #0
 80066f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	61bb      	str	r3, [r7, #24]
 80066fe:	e003      	b.n	8006708 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006704:	2300      	movs	r3, #0
 8006706:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2200      	movs	r2, #0
 800670c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006710:	e02c      	b.n	800676c <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	9300      	str	r3, [sp, #0]
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	2200      	movs	r2, #0
 800671a:	2180      	movs	r1, #128	; 0x80
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f000 fb90 	bl	8006e42 <UART_WaitOnFlagUntilTimeout>
 8006722:	4603      	mov	r3, r0
 8006724:	2b00      	cmp	r3, #0
 8006726:	d001      	beq.n	800672c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006728:	2303      	movs	r3, #3
 800672a:	e038      	b.n	800679e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800672c:	69fb      	ldr	r3, [r7, #28]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d10b      	bne.n	800674a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	881b      	ldrh	r3, [r3, #0]
 8006736:	461a      	mov	r2, r3
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006740:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006742:	69bb      	ldr	r3, [r7, #24]
 8006744:	3302      	adds	r3, #2
 8006746:	61bb      	str	r3, [r7, #24]
 8006748:	e007      	b.n	800675a <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800674a:	69fb      	ldr	r3, [r7, #28]
 800674c:	781a      	ldrb	r2, [r3, #0]
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006754:	69fb      	ldr	r3, [r7, #28]
 8006756:	3301      	adds	r3, #1
 8006758:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006760:	b29b      	uxth	r3, r3
 8006762:	3b01      	subs	r3, #1
 8006764:	b29a      	uxth	r2, r3
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006772:	b29b      	uxth	r3, r3
 8006774:	2b00      	cmp	r3, #0
 8006776:	d1cc      	bne.n	8006712 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	9300      	str	r3, [sp, #0]
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	2200      	movs	r2, #0
 8006780:	2140      	movs	r1, #64	; 0x40
 8006782:	68f8      	ldr	r0, [r7, #12]
 8006784:	f000 fb5d 	bl	8006e42 <UART_WaitOnFlagUntilTimeout>
 8006788:	4603      	mov	r3, r0
 800678a:	2b00      	cmp	r3, #0
 800678c:	d001      	beq.n	8006792 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	e005      	b.n	800679e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2220      	movs	r2, #32
 8006796:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006798:	2300      	movs	r3, #0
 800679a:	e000      	b.n	800679e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800679c:	2302      	movs	r3, #2
  }
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3720      	adds	r7, #32
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}
	...

080067a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b088      	sub	sp, #32
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80067b0:	2300      	movs	r3, #0
 80067b2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	689a      	ldr	r2, [r3, #8]
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	691b      	ldr	r3, [r3, #16]
 80067bc:	431a      	orrs	r2, r3
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	695b      	ldr	r3, [r3, #20]
 80067c2:	431a      	orrs	r2, r3
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	69db      	ldr	r3, [r3, #28]
 80067c8:	4313      	orrs	r3, r2
 80067ca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	4ba7      	ldr	r3, [pc, #668]	; (8006a70 <UART_SetConfig+0x2c8>)
 80067d4:	4013      	ands	r3, r2
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	6812      	ldr	r2, [r2, #0]
 80067da:	6979      	ldr	r1, [r7, #20]
 80067dc:	430b      	orrs	r3, r1
 80067de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	68da      	ldr	r2, [r3, #12]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	430a      	orrs	r2, r1
 80067f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	699b      	ldr	r3, [r3, #24]
 80067fa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a1b      	ldr	r3, [r3, #32]
 8006800:	697a      	ldr	r2, [r7, #20]
 8006802:	4313      	orrs	r3, r2
 8006804:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	697a      	ldr	r2, [r7, #20]
 8006816:	430a      	orrs	r2, r1
 8006818:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a95      	ldr	r2, [pc, #596]	; (8006a74 <UART_SetConfig+0x2cc>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d120      	bne.n	8006866 <UART_SetConfig+0xbe>
 8006824:	4b94      	ldr	r3, [pc, #592]	; (8006a78 <UART_SetConfig+0x2d0>)
 8006826:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800682a:	f003 0303 	and.w	r3, r3, #3
 800682e:	2b03      	cmp	r3, #3
 8006830:	d816      	bhi.n	8006860 <UART_SetConfig+0xb8>
 8006832:	a201      	add	r2, pc, #4	; (adr r2, 8006838 <UART_SetConfig+0x90>)
 8006834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006838:	08006849 	.word	0x08006849
 800683c:	08006855 	.word	0x08006855
 8006840:	0800684f 	.word	0x0800684f
 8006844:	0800685b 	.word	0x0800685b
 8006848:	2301      	movs	r3, #1
 800684a:	77fb      	strb	r3, [r7, #31]
 800684c:	e14f      	b.n	8006aee <UART_SetConfig+0x346>
 800684e:	2302      	movs	r3, #2
 8006850:	77fb      	strb	r3, [r7, #31]
 8006852:	e14c      	b.n	8006aee <UART_SetConfig+0x346>
 8006854:	2304      	movs	r3, #4
 8006856:	77fb      	strb	r3, [r7, #31]
 8006858:	e149      	b.n	8006aee <UART_SetConfig+0x346>
 800685a:	2308      	movs	r3, #8
 800685c:	77fb      	strb	r3, [r7, #31]
 800685e:	e146      	b.n	8006aee <UART_SetConfig+0x346>
 8006860:	2310      	movs	r3, #16
 8006862:	77fb      	strb	r3, [r7, #31]
 8006864:	e143      	b.n	8006aee <UART_SetConfig+0x346>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a84      	ldr	r2, [pc, #528]	; (8006a7c <UART_SetConfig+0x2d4>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d132      	bne.n	80068d6 <UART_SetConfig+0x12e>
 8006870:	4b81      	ldr	r3, [pc, #516]	; (8006a78 <UART_SetConfig+0x2d0>)
 8006872:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006876:	f003 030c 	and.w	r3, r3, #12
 800687a:	2b0c      	cmp	r3, #12
 800687c:	d828      	bhi.n	80068d0 <UART_SetConfig+0x128>
 800687e:	a201      	add	r2, pc, #4	; (adr r2, 8006884 <UART_SetConfig+0xdc>)
 8006880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006884:	080068b9 	.word	0x080068b9
 8006888:	080068d1 	.word	0x080068d1
 800688c:	080068d1 	.word	0x080068d1
 8006890:	080068d1 	.word	0x080068d1
 8006894:	080068c5 	.word	0x080068c5
 8006898:	080068d1 	.word	0x080068d1
 800689c:	080068d1 	.word	0x080068d1
 80068a0:	080068d1 	.word	0x080068d1
 80068a4:	080068bf 	.word	0x080068bf
 80068a8:	080068d1 	.word	0x080068d1
 80068ac:	080068d1 	.word	0x080068d1
 80068b0:	080068d1 	.word	0x080068d1
 80068b4:	080068cb 	.word	0x080068cb
 80068b8:	2300      	movs	r3, #0
 80068ba:	77fb      	strb	r3, [r7, #31]
 80068bc:	e117      	b.n	8006aee <UART_SetConfig+0x346>
 80068be:	2302      	movs	r3, #2
 80068c0:	77fb      	strb	r3, [r7, #31]
 80068c2:	e114      	b.n	8006aee <UART_SetConfig+0x346>
 80068c4:	2304      	movs	r3, #4
 80068c6:	77fb      	strb	r3, [r7, #31]
 80068c8:	e111      	b.n	8006aee <UART_SetConfig+0x346>
 80068ca:	2308      	movs	r3, #8
 80068cc:	77fb      	strb	r3, [r7, #31]
 80068ce:	e10e      	b.n	8006aee <UART_SetConfig+0x346>
 80068d0:	2310      	movs	r3, #16
 80068d2:	77fb      	strb	r3, [r7, #31]
 80068d4:	e10b      	b.n	8006aee <UART_SetConfig+0x346>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a69      	ldr	r2, [pc, #420]	; (8006a80 <UART_SetConfig+0x2d8>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d120      	bne.n	8006922 <UART_SetConfig+0x17a>
 80068e0:	4b65      	ldr	r3, [pc, #404]	; (8006a78 <UART_SetConfig+0x2d0>)
 80068e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068e6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80068ea:	2b30      	cmp	r3, #48	; 0x30
 80068ec:	d013      	beq.n	8006916 <UART_SetConfig+0x16e>
 80068ee:	2b30      	cmp	r3, #48	; 0x30
 80068f0:	d814      	bhi.n	800691c <UART_SetConfig+0x174>
 80068f2:	2b20      	cmp	r3, #32
 80068f4:	d009      	beq.n	800690a <UART_SetConfig+0x162>
 80068f6:	2b20      	cmp	r3, #32
 80068f8:	d810      	bhi.n	800691c <UART_SetConfig+0x174>
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d002      	beq.n	8006904 <UART_SetConfig+0x15c>
 80068fe:	2b10      	cmp	r3, #16
 8006900:	d006      	beq.n	8006910 <UART_SetConfig+0x168>
 8006902:	e00b      	b.n	800691c <UART_SetConfig+0x174>
 8006904:	2300      	movs	r3, #0
 8006906:	77fb      	strb	r3, [r7, #31]
 8006908:	e0f1      	b.n	8006aee <UART_SetConfig+0x346>
 800690a:	2302      	movs	r3, #2
 800690c:	77fb      	strb	r3, [r7, #31]
 800690e:	e0ee      	b.n	8006aee <UART_SetConfig+0x346>
 8006910:	2304      	movs	r3, #4
 8006912:	77fb      	strb	r3, [r7, #31]
 8006914:	e0eb      	b.n	8006aee <UART_SetConfig+0x346>
 8006916:	2308      	movs	r3, #8
 8006918:	77fb      	strb	r3, [r7, #31]
 800691a:	e0e8      	b.n	8006aee <UART_SetConfig+0x346>
 800691c:	2310      	movs	r3, #16
 800691e:	77fb      	strb	r3, [r7, #31]
 8006920:	e0e5      	b.n	8006aee <UART_SetConfig+0x346>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a57      	ldr	r2, [pc, #348]	; (8006a84 <UART_SetConfig+0x2dc>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d120      	bne.n	800696e <UART_SetConfig+0x1c6>
 800692c:	4b52      	ldr	r3, [pc, #328]	; (8006a78 <UART_SetConfig+0x2d0>)
 800692e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006932:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006936:	2bc0      	cmp	r3, #192	; 0xc0
 8006938:	d013      	beq.n	8006962 <UART_SetConfig+0x1ba>
 800693a:	2bc0      	cmp	r3, #192	; 0xc0
 800693c:	d814      	bhi.n	8006968 <UART_SetConfig+0x1c0>
 800693e:	2b80      	cmp	r3, #128	; 0x80
 8006940:	d009      	beq.n	8006956 <UART_SetConfig+0x1ae>
 8006942:	2b80      	cmp	r3, #128	; 0x80
 8006944:	d810      	bhi.n	8006968 <UART_SetConfig+0x1c0>
 8006946:	2b00      	cmp	r3, #0
 8006948:	d002      	beq.n	8006950 <UART_SetConfig+0x1a8>
 800694a:	2b40      	cmp	r3, #64	; 0x40
 800694c:	d006      	beq.n	800695c <UART_SetConfig+0x1b4>
 800694e:	e00b      	b.n	8006968 <UART_SetConfig+0x1c0>
 8006950:	2300      	movs	r3, #0
 8006952:	77fb      	strb	r3, [r7, #31]
 8006954:	e0cb      	b.n	8006aee <UART_SetConfig+0x346>
 8006956:	2302      	movs	r3, #2
 8006958:	77fb      	strb	r3, [r7, #31]
 800695a:	e0c8      	b.n	8006aee <UART_SetConfig+0x346>
 800695c:	2304      	movs	r3, #4
 800695e:	77fb      	strb	r3, [r7, #31]
 8006960:	e0c5      	b.n	8006aee <UART_SetConfig+0x346>
 8006962:	2308      	movs	r3, #8
 8006964:	77fb      	strb	r3, [r7, #31]
 8006966:	e0c2      	b.n	8006aee <UART_SetConfig+0x346>
 8006968:	2310      	movs	r3, #16
 800696a:	77fb      	strb	r3, [r7, #31]
 800696c:	e0bf      	b.n	8006aee <UART_SetConfig+0x346>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a45      	ldr	r2, [pc, #276]	; (8006a88 <UART_SetConfig+0x2e0>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d125      	bne.n	80069c4 <UART_SetConfig+0x21c>
 8006978:	4b3f      	ldr	r3, [pc, #252]	; (8006a78 <UART_SetConfig+0x2d0>)
 800697a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800697e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006982:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006986:	d017      	beq.n	80069b8 <UART_SetConfig+0x210>
 8006988:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800698c:	d817      	bhi.n	80069be <UART_SetConfig+0x216>
 800698e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006992:	d00b      	beq.n	80069ac <UART_SetConfig+0x204>
 8006994:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006998:	d811      	bhi.n	80069be <UART_SetConfig+0x216>
 800699a:	2b00      	cmp	r3, #0
 800699c:	d003      	beq.n	80069a6 <UART_SetConfig+0x1fe>
 800699e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069a2:	d006      	beq.n	80069b2 <UART_SetConfig+0x20a>
 80069a4:	e00b      	b.n	80069be <UART_SetConfig+0x216>
 80069a6:	2300      	movs	r3, #0
 80069a8:	77fb      	strb	r3, [r7, #31]
 80069aa:	e0a0      	b.n	8006aee <UART_SetConfig+0x346>
 80069ac:	2302      	movs	r3, #2
 80069ae:	77fb      	strb	r3, [r7, #31]
 80069b0:	e09d      	b.n	8006aee <UART_SetConfig+0x346>
 80069b2:	2304      	movs	r3, #4
 80069b4:	77fb      	strb	r3, [r7, #31]
 80069b6:	e09a      	b.n	8006aee <UART_SetConfig+0x346>
 80069b8:	2308      	movs	r3, #8
 80069ba:	77fb      	strb	r3, [r7, #31]
 80069bc:	e097      	b.n	8006aee <UART_SetConfig+0x346>
 80069be:	2310      	movs	r3, #16
 80069c0:	77fb      	strb	r3, [r7, #31]
 80069c2:	e094      	b.n	8006aee <UART_SetConfig+0x346>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a30      	ldr	r2, [pc, #192]	; (8006a8c <UART_SetConfig+0x2e4>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d125      	bne.n	8006a1a <UART_SetConfig+0x272>
 80069ce:	4b2a      	ldr	r3, [pc, #168]	; (8006a78 <UART_SetConfig+0x2d0>)
 80069d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069d4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80069d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80069dc:	d017      	beq.n	8006a0e <UART_SetConfig+0x266>
 80069de:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80069e2:	d817      	bhi.n	8006a14 <UART_SetConfig+0x26c>
 80069e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80069e8:	d00b      	beq.n	8006a02 <UART_SetConfig+0x25a>
 80069ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80069ee:	d811      	bhi.n	8006a14 <UART_SetConfig+0x26c>
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d003      	beq.n	80069fc <UART_SetConfig+0x254>
 80069f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069f8:	d006      	beq.n	8006a08 <UART_SetConfig+0x260>
 80069fa:	e00b      	b.n	8006a14 <UART_SetConfig+0x26c>
 80069fc:	2301      	movs	r3, #1
 80069fe:	77fb      	strb	r3, [r7, #31]
 8006a00:	e075      	b.n	8006aee <UART_SetConfig+0x346>
 8006a02:	2302      	movs	r3, #2
 8006a04:	77fb      	strb	r3, [r7, #31]
 8006a06:	e072      	b.n	8006aee <UART_SetConfig+0x346>
 8006a08:	2304      	movs	r3, #4
 8006a0a:	77fb      	strb	r3, [r7, #31]
 8006a0c:	e06f      	b.n	8006aee <UART_SetConfig+0x346>
 8006a0e:	2308      	movs	r3, #8
 8006a10:	77fb      	strb	r3, [r7, #31]
 8006a12:	e06c      	b.n	8006aee <UART_SetConfig+0x346>
 8006a14:	2310      	movs	r3, #16
 8006a16:	77fb      	strb	r3, [r7, #31]
 8006a18:	e069      	b.n	8006aee <UART_SetConfig+0x346>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a1c      	ldr	r2, [pc, #112]	; (8006a90 <UART_SetConfig+0x2e8>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d137      	bne.n	8006a94 <UART_SetConfig+0x2ec>
 8006a24:	4b14      	ldr	r3, [pc, #80]	; (8006a78 <UART_SetConfig+0x2d0>)
 8006a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a2a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006a2e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006a32:	d017      	beq.n	8006a64 <UART_SetConfig+0x2bc>
 8006a34:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006a38:	d817      	bhi.n	8006a6a <UART_SetConfig+0x2c2>
 8006a3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a3e:	d00b      	beq.n	8006a58 <UART_SetConfig+0x2b0>
 8006a40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a44:	d811      	bhi.n	8006a6a <UART_SetConfig+0x2c2>
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d003      	beq.n	8006a52 <UART_SetConfig+0x2aa>
 8006a4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a4e:	d006      	beq.n	8006a5e <UART_SetConfig+0x2b6>
 8006a50:	e00b      	b.n	8006a6a <UART_SetConfig+0x2c2>
 8006a52:	2300      	movs	r3, #0
 8006a54:	77fb      	strb	r3, [r7, #31]
 8006a56:	e04a      	b.n	8006aee <UART_SetConfig+0x346>
 8006a58:	2302      	movs	r3, #2
 8006a5a:	77fb      	strb	r3, [r7, #31]
 8006a5c:	e047      	b.n	8006aee <UART_SetConfig+0x346>
 8006a5e:	2304      	movs	r3, #4
 8006a60:	77fb      	strb	r3, [r7, #31]
 8006a62:	e044      	b.n	8006aee <UART_SetConfig+0x346>
 8006a64:	2308      	movs	r3, #8
 8006a66:	77fb      	strb	r3, [r7, #31]
 8006a68:	e041      	b.n	8006aee <UART_SetConfig+0x346>
 8006a6a:	2310      	movs	r3, #16
 8006a6c:	77fb      	strb	r3, [r7, #31]
 8006a6e:	e03e      	b.n	8006aee <UART_SetConfig+0x346>
 8006a70:	efff69f3 	.word	0xefff69f3
 8006a74:	40011000 	.word	0x40011000
 8006a78:	40023800 	.word	0x40023800
 8006a7c:	40004400 	.word	0x40004400
 8006a80:	40004800 	.word	0x40004800
 8006a84:	40004c00 	.word	0x40004c00
 8006a88:	40005000 	.word	0x40005000
 8006a8c:	40011400 	.word	0x40011400
 8006a90:	40007800 	.word	0x40007800
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a71      	ldr	r2, [pc, #452]	; (8006c60 <UART_SetConfig+0x4b8>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d125      	bne.n	8006aea <UART_SetConfig+0x342>
 8006a9e:	4b71      	ldr	r3, [pc, #452]	; (8006c64 <UART_SetConfig+0x4bc>)
 8006aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006aa4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006aa8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006aac:	d017      	beq.n	8006ade <UART_SetConfig+0x336>
 8006aae:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006ab2:	d817      	bhi.n	8006ae4 <UART_SetConfig+0x33c>
 8006ab4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ab8:	d00b      	beq.n	8006ad2 <UART_SetConfig+0x32a>
 8006aba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006abe:	d811      	bhi.n	8006ae4 <UART_SetConfig+0x33c>
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d003      	beq.n	8006acc <UART_SetConfig+0x324>
 8006ac4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ac8:	d006      	beq.n	8006ad8 <UART_SetConfig+0x330>
 8006aca:	e00b      	b.n	8006ae4 <UART_SetConfig+0x33c>
 8006acc:	2300      	movs	r3, #0
 8006ace:	77fb      	strb	r3, [r7, #31]
 8006ad0:	e00d      	b.n	8006aee <UART_SetConfig+0x346>
 8006ad2:	2302      	movs	r3, #2
 8006ad4:	77fb      	strb	r3, [r7, #31]
 8006ad6:	e00a      	b.n	8006aee <UART_SetConfig+0x346>
 8006ad8:	2304      	movs	r3, #4
 8006ada:	77fb      	strb	r3, [r7, #31]
 8006adc:	e007      	b.n	8006aee <UART_SetConfig+0x346>
 8006ade:	2308      	movs	r3, #8
 8006ae0:	77fb      	strb	r3, [r7, #31]
 8006ae2:	e004      	b.n	8006aee <UART_SetConfig+0x346>
 8006ae4:	2310      	movs	r3, #16
 8006ae6:	77fb      	strb	r3, [r7, #31]
 8006ae8:	e001      	b.n	8006aee <UART_SetConfig+0x346>
 8006aea:	2310      	movs	r3, #16
 8006aec:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	69db      	ldr	r3, [r3, #28]
 8006af2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006af6:	d15b      	bne.n	8006bb0 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8006af8:	7ffb      	ldrb	r3, [r7, #31]
 8006afa:	2b08      	cmp	r3, #8
 8006afc:	d827      	bhi.n	8006b4e <UART_SetConfig+0x3a6>
 8006afe:	a201      	add	r2, pc, #4	; (adr r2, 8006b04 <UART_SetConfig+0x35c>)
 8006b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b04:	08006b29 	.word	0x08006b29
 8006b08:	08006b31 	.word	0x08006b31
 8006b0c:	08006b39 	.word	0x08006b39
 8006b10:	08006b4f 	.word	0x08006b4f
 8006b14:	08006b3f 	.word	0x08006b3f
 8006b18:	08006b4f 	.word	0x08006b4f
 8006b1c:	08006b4f 	.word	0x08006b4f
 8006b20:	08006b4f 	.word	0x08006b4f
 8006b24:	08006b47 	.word	0x08006b47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b28:	f7fd fb2a 	bl	8004180 <HAL_RCC_GetPCLK1Freq>
 8006b2c:	61b8      	str	r0, [r7, #24]
        break;
 8006b2e:	e013      	b.n	8006b58 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b30:	f7fd fb3a 	bl	80041a8 <HAL_RCC_GetPCLK2Freq>
 8006b34:	61b8      	str	r0, [r7, #24]
        break;
 8006b36:	e00f      	b.n	8006b58 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b38:	4b4b      	ldr	r3, [pc, #300]	; (8006c68 <UART_SetConfig+0x4c0>)
 8006b3a:	61bb      	str	r3, [r7, #24]
        break;
 8006b3c:	e00c      	b.n	8006b58 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b3e:	f7fd fa31 	bl	8003fa4 <HAL_RCC_GetSysClockFreq>
 8006b42:	61b8      	str	r0, [r7, #24]
        break;
 8006b44:	e008      	b.n	8006b58 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b4a:	61bb      	str	r3, [r7, #24]
        break;
 8006b4c:	e004      	b.n	8006b58 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	77bb      	strb	r3, [r7, #30]
        break;
 8006b56:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006b58:	69bb      	ldr	r3, [r7, #24]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d074      	beq.n	8006c48 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006b5e:	69bb      	ldr	r3, [r7, #24]
 8006b60:	005a      	lsls	r2, r3, #1
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	085b      	lsrs	r3, r3, #1
 8006b68:	441a      	add	r2, r3
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	2b0f      	cmp	r3, #15
 8006b7a:	d916      	bls.n	8006baa <UART_SetConfig+0x402>
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b82:	d212      	bcs.n	8006baa <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	f023 030f 	bic.w	r3, r3, #15
 8006b8c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	085b      	lsrs	r3, r3, #1
 8006b92:	b29b      	uxth	r3, r3
 8006b94:	f003 0307 	and.w	r3, r3, #7
 8006b98:	b29a      	uxth	r2, r3
 8006b9a:	89fb      	ldrh	r3, [r7, #14]
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	89fa      	ldrh	r2, [r7, #14]
 8006ba6:	60da      	str	r2, [r3, #12]
 8006ba8:	e04e      	b.n	8006c48 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	77bb      	strb	r3, [r7, #30]
 8006bae:	e04b      	b.n	8006c48 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006bb0:	7ffb      	ldrb	r3, [r7, #31]
 8006bb2:	2b08      	cmp	r3, #8
 8006bb4:	d827      	bhi.n	8006c06 <UART_SetConfig+0x45e>
 8006bb6:	a201      	add	r2, pc, #4	; (adr r2, 8006bbc <UART_SetConfig+0x414>)
 8006bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bbc:	08006be1 	.word	0x08006be1
 8006bc0:	08006be9 	.word	0x08006be9
 8006bc4:	08006bf1 	.word	0x08006bf1
 8006bc8:	08006c07 	.word	0x08006c07
 8006bcc:	08006bf7 	.word	0x08006bf7
 8006bd0:	08006c07 	.word	0x08006c07
 8006bd4:	08006c07 	.word	0x08006c07
 8006bd8:	08006c07 	.word	0x08006c07
 8006bdc:	08006bff 	.word	0x08006bff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006be0:	f7fd face 	bl	8004180 <HAL_RCC_GetPCLK1Freq>
 8006be4:	61b8      	str	r0, [r7, #24]
        break;
 8006be6:	e013      	b.n	8006c10 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006be8:	f7fd fade 	bl	80041a8 <HAL_RCC_GetPCLK2Freq>
 8006bec:	61b8      	str	r0, [r7, #24]
        break;
 8006bee:	e00f      	b.n	8006c10 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006bf0:	4b1d      	ldr	r3, [pc, #116]	; (8006c68 <UART_SetConfig+0x4c0>)
 8006bf2:	61bb      	str	r3, [r7, #24]
        break;
 8006bf4:	e00c      	b.n	8006c10 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006bf6:	f7fd f9d5 	bl	8003fa4 <HAL_RCC_GetSysClockFreq>
 8006bfa:	61b8      	str	r0, [r7, #24]
        break;
 8006bfc:	e008      	b.n	8006c10 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006bfe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c02:	61bb      	str	r3, [r7, #24]
        break;
 8006c04:	e004      	b.n	8006c10 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8006c06:	2300      	movs	r3, #0
 8006c08:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	77bb      	strb	r3, [r7, #30]
        break;
 8006c0e:	bf00      	nop
    }

    if (pclk != 0U)
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d018      	beq.n	8006c48 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	085a      	lsrs	r2, r3, #1
 8006c1c:	69bb      	ldr	r3, [r7, #24]
 8006c1e:	441a      	add	r2, r3
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	2b0f      	cmp	r3, #15
 8006c30:	d908      	bls.n	8006c44 <UART_SetConfig+0x49c>
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c38:	d204      	bcs.n	8006c44 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	693a      	ldr	r2, [r7, #16]
 8006c40:	60da      	str	r2, [r3, #12]
 8006c42:	e001      	b.n	8006c48 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006c54:	7fbb      	ldrb	r3, [r7, #30]
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3720      	adds	r7, #32
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}
 8006c5e:	bf00      	nop
 8006c60:	40007c00 	.word	0x40007c00
 8006c64:	40023800 	.word	0x40023800
 8006c68:	00f42400 	.word	0x00f42400

08006c6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b083      	sub	sp, #12
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c78:	f003 0301 	and.w	r3, r3, #1
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d00a      	beq.n	8006c96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	430a      	orrs	r2, r1
 8006c94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c9a:	f003 0302 	and.w	r3, r3, #2
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d00a      	beq.n	8006cb8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	430a      	orrs	r2, r1
 8006cb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cbc:	f003 0304 	and.w	r3, r3, #4
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d00a      	beq.n	8006cda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	430a      	orrs	r2, r1
 8006cd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cde:	f003 0308 	and.w	r3, r3, #8
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d00a      	beq.n	8006cfc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	430a      	orrs	r2, r1
 8006cfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d00:	f003 0310 	and.w	r3, r3, #16
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d00a      	beq.n	8006d1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	430a      	orrs	r2, r1
 8006d1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d22:	f003 0320 	and.w	r3, r3, #32
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d00a      	beq.n	8006d40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	430a      	orrs	r2, r1
 8006d3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d01a      	beq.n	8006d82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	430a      	orrs	r2, r1
 8006d60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d6a:	d10a      	bne.n	8006d82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	430a      	orrs	r2, r1
 8006d80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d00a      	beq.n	8006da4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	430a      	orrs	r2, r1
 8006da2:	605a      	str	r2, [r3, #4]
  }
}
 8006da4:	bf00      	nop
 8006da6:	370c      	adds	r7, #12
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr

08006db0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b086      	sub	sp, #24
 8006db4:	af02      	add	r7, sp, #8
 8006db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006dc0:	f7fc f8ae 	bl	8002f20 <HAL_GetTick>
 8006dc4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f003 0308 	and.w	r3, r3, #8
 8006dd0:	2b08      	cmp	r3, #8
 8006dd2:	d10e      	bne.n	8006df2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dd4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006dd8:	9300      	str	r3, [sp, #0]
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f000 f82d 	bl	8006e42 <UART_WaitOnFlagUntilTimeout>
 8006de8:	4603      	mov	r3, r0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d001      	beq.n	8006df2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006dee:	2303      	movs	r3, #3
 8006df0:	e023      	b.n	8006e3a <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f003 0304 	and.w	r3, r3, #4
 8006dfc:	2b04      	cmp	r3, #4
 8006dfe:	d10e      	bne.n	8006e1e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006e04:	9300      	str	r3, [sp, #0]
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f000 f817 	bl	8006e42 <UART_WaitOnFlagUntilTimeout>
 8006e14:	4603      	mov	r3, r0
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d001      	beq.n	8006e1e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e1a:	2303      	movs	r3, #3
 8006e1c:	e00d      	b.n	8006e3a <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2220      	movs	r2, #32
 8006e22:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2220      	movs	r2, #32
 8006e28:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3710      	adds	r7, #16
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}

08006e42 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e42:	b580      	push	{r7, lr}
 8006e44:	b084      	sub	sp, #16
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	60f8      	str	r0, [r7, #12]
 8006e4a:	60b9      	str	r1, [r7, #8]
 8006e4c:	603b      	str	r3, [r7, #0]
 8006e4e:	4613      	mov	r3, r2
 8006e50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e52:	e05e      	b.n	8006f12 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e54:	69bb      	ldr	r3, [r7, #24]
 8006e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e5a:	d05a      	beq.n	8006f12 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e5c:	f7fc f860 	bl	8002f20 <HAL_GetTick>
 8006e60:	4602      	mov	r2, r0
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	1ad3      	subs	r3, r2, r3
 8006e66:	69ba      	ldr	r2, [r7, #24]
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	d302      	bcc.n	8006e72 <UART_WaitOnFlagUntilTimeout+0x30>
 8006e6c:	69bb      	ldr	r3, [r7, #24]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d11b      	bne.n	8006eaa <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	681a      	ldr	r2, [r3, #0]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006e80:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	689a      	ldr	r2, [r3, #8]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f022 0201 	bic.w	r2, r2, #1
 8006e90:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2220      	movs	r2, #32
 8006e96:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2220      	movs	r2, #32
 8006e9c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006ea6:	2303      	movs	r3, #3
 8006ea8:	e043      	b.n	8006f32 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 0304 	and.w	r3, r3, #4
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d02c      	beq.n	8006f12 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	69db      	ldr	r3, [r3, #28]
 8006ebe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ec2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ec6:	d124      	bne.n	8006f12 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ed0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006ee0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	689a      	ldr	r2, [r3, #8]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f022 0201 	bic.w	r2, r2, #1
 8006ef0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2220      	movs	r2, #32
 8006efc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	2220      	movs	r2, #32
 8006f02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006f0e:	2303      	movs	r3, #3
 8006f10:	e00f      	b.n	8006f32 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	69da      	ldr	r2, [r3, #28]
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	68ba      	ldr	r2, [r7, #8]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	bf0c      	ite	eq
 8006f22:	2301      	moveq	r3, #1
 8006f24:	2300      	movne	r3, #0
 8006f26:	b2db      	uxtb	r3, r3
 8006f28:	461a      	mov	r2, r3
 8006f2a:	79fb      	ldrb	r3, [r7, #7]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d091      	beq.n	8006e54 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f30:	2300      	movs	r3, #0
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3710      	adds	r7, #16
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}
	...

08006f3c <__errno>:
 8006f3c:	4b01      	ldr	r3, [pc, #4]	; (8006f44 <__errno+0x8>)
 8006f3e:	6818      	ldr	r0, [r3, #0]
 8006f40:	4770      	bx	lr
 8006f42:	bf00      	nop
 8006f44:	20000038 	.word	0x20000038

08006f48 <__libc_init_array>:
 8006f48:	b570      	push	{r4, r5, r6, lr}
 8006f4a:	4d0d      	ldr	r5, [pc, #52]	; (8006f80 <__libc_init_array+0x38>)
 8006f4c:	4c0d      	ldr	r4, [pc, #52]	; (8006f84 <__libc_init_array+0x3c>)
 8006f4e:	1b64      	subs	r4, r4, r5
 8006f50:	10a4      	asrs	r4, r4, #2
 8006f52:	2600      	movs	r6, #0
 8006f54:	42a6      	cmp	r6, r4
 8006f56:	d109      	bne.n	8006f6c <__libc_init_array+0x24>
 8006f58:	4d0b      	ldr	r5, [pc, #44]	; (8006f88 <__libc_init_array+0x40>)
 8006f5a:	4c0c      	ldr	r4, [pc, #48]	; (8006f8c <__libc_init_array+0x44>)
 8006f5c:	f002 fe24 	bl	8009ba8 <_init>
 8006f60:	1b64      	subs	r4, r4, r5
 8006f62:	10a4      	asrs	r4, r4, #2
 8006f64:	2600      	movs	r6, #0
 8006f66:	42a6      	cmp	r6, r4
 8006f68:	d105      	bne.n	8006f76 <__libc_init_array+0x2e>
 8006f6a:	bd70      	pop	{r4, r5, r6, pc}
 8006f6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f70:	4798      	blx	r3
 8006f72:	3601      	adds	r6, #1
 8006f74:	e7ee      	b.n	8006f54 <__libc_init_array+0xc>
 8006f76:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f7a:	4798      	blx	r3
 8006f7c:	3601      	adds	r6, #1
 8006f7e:	e7f2      	b.n	8006f66 <__libc_init_array+0x1e>
 8006f80:	0800a24c 	.word	0x0800a24c
 8006f84:	0800a24c 	.word	0x0800a24c
 8006f88:	0800a24c 	.word	0x0800a24c
 8006f8c:	0800a250 	.word	0x0800a250

08006f90 <memset>:
 8006f90:	4402      	add	r2, r0
 8006f92:	4603      	mov	r3, r0
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d100      	bne.n	8006f9a <memset+0xa>
 8006f98:	4770      	bx	lr
 8006f9a:	f803 1b01 	strb.w	r1, [r3], #1
 8006f9e:	e7f9      	b.n	8006f94 <memset+0x4>

08006fa0 <__cvt>:
 8006fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fa2:	ed2d 8b02 	vpush	{d8}
 8006fa6:	eeb0 8b40 	vmov.f64	d8, d0
 8006faa:	b085      	sub	sp, #20
 8006fac:	4617      	mov	r7, r2
 8006fae:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8006fb0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006fb2:	ee18 2a90 	vmov	r2, s17
 8006fb6:	f025 0520 	bic.w	r5, r5, #32
 8006fba:	2a00      	cmp	r2, #0
 8006fbc:	bfb6      	itet	lt
 8006fbe:	222d      	movlt	r2, #45	; 0x2d
 8006fc0:	2200      	movge	r2, #0
 8006fc2:	eeb1 8b40 	vneglt.f64	d8, d0
 8006fc6:	2d46      	cmp	r5, #70	; 0x46
 8006fc8:	460c      	mov	r4, r1
 8006fca:	701a      	strb	r2, [r3, #0]
 8006fcc:	d004      	beq.n	8006fd8 <__cvt+0x38>
 8006fce:	2d45      	cmp	r5, #69	; 0x45
 8006fd0:	d100      	bne.n	8006fd4 <__cvt+0x34>
 8006fd2:	3401      	adds	r4, #1
 8006fd4:	2102      	movs	r1, #2
 8006fd6:	e000      	b.n	8006fda <__cvt+0x3a>
 8006fd8:	2103      	movs	r1, #3
 8006fda:	ab03      	add	r3, sp, #12
 8006fdc:	9301      	str	r3, [sp, #4]
 8006fde:	ab02      	add	r3, sp, #8
 8006fe0:	9300      	str	r3, [sp, #0]
 8006fe2:	4622      	mov	r2, r4
 8006fe4:	4633      	mov	r3, r6
 8006fe6:	eeb0 0b48 	vmov.f64	d0, d8
 8006fea:	f000 fcc9 	bl	8007980 <_dtoa_r>
 8006fee:	2d47      	cmp	r5, #71	; 0x47
 8006ff0:	d109      	bne.n	8007006 <__cvt+0x66>
 8006ff2:	07fb      	lsls	r3, r7, #31
 8006ff4:	d407      	bmi.n	8007006 <__cvt+0x66>
 8006ff6:	9b03      	ldr	r3, [sp, #12]
 8006ff8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ffa:	1a1b      	subs	r3, r3, r0
 8006ffc:	6013      	str	r3, [r2, #0]
 8006ffe:	b005      	add	sp, #20
 8007000:	ecbd 8b02 	vpop	{d8}
 8007004:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007006:	2d46      	cmp	r5, #70	; 0x46
 8007008:	eb00 0204 	add.w	r2, r0, r4
 800700c:	d10c      	bne.n	8007028 <__cvt+0x88>
 800700e:	7803      	ldrb	r3, [r0, #0]
 8007010:	2b30      	cmp	r3, #48	; 0x30
 8007012:	d107      	bne.n	8007024 <__cvt+0x84>
 8007014:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800701c:	bf1c      	itt	ne
 800701e:	f1c4 0401 	rsbne	r4, r4, #1
 8007022:	6034      	strne	r4, [r6, #0]
 8007024:	6833      	ldr	r3, [r6, #0]
 8007026:	441a      	add	r2, r3
 8007028:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800702c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007030:	bf08      	it	eq
 8007032:	9203      	streq	r2, [sp, #12]
 8007034:	2130      	movs	r1, #48	; 0x30
 8007036:	9b03      	ldr	r3, [sp, #12]
 8007038:	4293      	cmp	r3, r2
 800703a:	d2dc      	bcs.n	8006ff6 <__cvt+0x56>
 800703c:	1c5c      	adds	r4, r3, #1
 800703e:	9403      	str	r4, [sp, #12]
 8007040:	7019      	strb	r1, [r3, #0]
 8007042:	e7f8      	b.n	8007036 <__cvt+0x96>

08007044 <__exponent>:
 8007044:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007046:	4603      	mov	r3, r0
 8007048:	2900      	cmp	r1, #0
 800704a:	bfb8      	it	lt
 800704c:	4249      	neglt	r1, r1
 800704e:	f803 2b02 	strb.w	r2, [r3], #2
 8007052:	bfb4      	ite	lt
 8007054:	222d      	movlt	r2, #45	; 0x2d
 8007056:	222b      	movge	r2, #43	; 0x2b
 8007058:	2909      	cmp	r1, #9
 800705a:	7042      	strb	r2, [r0, #1]
 800705c:	dd2a      	ble.n	80070b4 <__exponent+0x70>
 800705e:	f10d 0407 	add.w	r4, sp, #7
 8007062:	46a4      	mov	ip, r4
 8007064:	270a      	movs	r7, #10
 8007066:	46a6      	mov	lr, r4
 8007068:	460a      	mov	r2, r1
 800706a:	fb91 f6f7 	sdiv	r6, r1, r7
 800706e:	fb07 1516 	mls	r5, r7, r6, r1
 8007072:	3530      	adds	r5, #48	; 0x30
 8007074:	2a63      	cmp	r2, #99	; 0x63
 8007076:	f104 34ff 	add.w	r4, r4, #4294967295
 800707a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800707e:	4631      	mov	r1, r6
 8007080:	dcf1      	bgt.n	8007066 <__exponent+0x22>
 8007082:	3130      	adds	r1, #48	; 0x30
 8007084:	f1ae 0502 	sub.w	r5, lr, #2
 8007088:	f804 1c01 	strb.w	r1, [r4, #-1]
 800708c:	1c44      	adds	r4, r0, #1
 800708e:	4629      	mov	r1, r5
 8007090:	4561      	cmp	r1, ip
 8007092:	d30a      	bcc.n	80070aa <__exponent+0x66>
 8007094:	f10d 0209 	add.w	r2, sp, #9
 8007098:	eba2 020e 	sub.w	r2, r2, lr
 800709c:	4565      	cmp	r5, ip
 800709e:	bf88      	it	hi
 80070a0:	2200      	movhi	r2, #0
 80070a2:	4413      	add	r3, r2
 80070a4:	1a18      	subs	r0, r3, r0
 80070a6:	b003      	add	sp, #12
 80070a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80070ae:	f804 2f01 	strb.w	r2, [r4, #1]!
 80070b2:	e7ed      	b.n	8007090 <__exponent+0x4c>
 80070b4:	2330      	movs	r3, #48	; 0x30
 80070b6:	3130      	adds	r1, #48	; 0x30
 80070b8:	7083      	strb	r3, [r0, #2]
 80070ba:	70c1      	strb	r1, [r0, #3]
 80070bc:	1d03      	adds	r3, r0, #4
 80070be:	e7f1      	b.n	80070a4 <__exponent+0x60>

080070c0 <_printf_float>:
 80070c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070c4:	b08b      	sub	sp, #44	; 0x2c
 80070c6:	460c      	mov	r4, r1
 80070c8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80070cc:	4616      	mov	r6, r2
 80070ce:	461f      	mov	r7, r3
 80070d0:	4605      	mov	r5, r0
 80070d2:	f001 f9d7 	bl	8008484 <_localeconv_r>
 80070d6:	f8d0 b000 	ldr.w	fp, [r0]
 80070da:	4658      	mov	r0, fp
 80070dc:	f7f9 f8b0 	bl	8000240 <strlen>
 80070e0:	2300      	movs	r3, #0
 80070e2:	9308      	str	r3, [sp, #32]
 80070e4:	f8d8 3000 	ldr.w	r3, [r8]
 80070e8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80070ec:	6822      	ldr	r2, [r4, #0]
 80070ee:	3307      	adds	r3, #7
 80070f0:	f023 0307 	bic.w	r3, r3, #7
 80070f4:	f103 0108 	add.w	r1, r3, #8
 80070f8:	f8c8 1000 	str.w	r1, [r8]
 80070fc:	4682      	mov	sl, r0
 80070fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007102:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8007106:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8007368 <_printf_float+0x2a8>
 800710a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800710e:	eeb0 6bc0 	vabs.f64	d6, d0
 8007112:	eeb4 6b47 	vcmp.f64	d6, d7
 8007116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800711a:	dd24      	ble.n	8007166 <_printf_float+0xa6>
 800711c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007124:	d502      	bpl.n	800712c <_printf_float+0x6c>
 8007126:	232d      	movs	r3, #45	; 0x2d
 8007128:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800712c:	4b90      	ldr	r3, [pc, #576]	; (8007370 <_printf_float+0x2b0>)
 800712e:	4891      	ldr	r0, [pc, #580]	; (8007374 <_printf_float+0x2b4>)
 8007130:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007134:	bf94      	ite	ls
 8007136:	4698      	movls	r8, r3
 8007138:	4680      	movhi	r8, r0
 800713a:	2303      	movs	r3, #3
 800713c:	6123      	str	r3, [r4, #16]
 800713e:	f022 0204 	bic.w	r2, r2, #4
 8007142:	2300      	movs	r3, #0
 8007144:	6022      	str	r2, [r4, #0]
 8007146:	9304      	str	r3, [sp, #16]
 8007148:	9700      	str	r7, [sp, #0]
 800714a:	4633      	mov	r3, r6
 800714c:	aa09      	add	r2, sp, #36	; 0x24
 800714e:	4621      	mov	r1, r4
 8007150:	4628      	mov	r0, r5
 8007152:	f000 f9d3 	bl	80074fc <_printf_common>
 8007156:	3001      	adds	r0, #1
 8007158:	f040 808a 	bne.w	8007270 <_printf_float+0x1b0>
 800715c:	f04f 30ff 	mov.w	r0, #4294967295
 8007160:	b00b      	add	sp, #44	; 0x2c
 8007162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007166:	eeb4 0b40 	vcmp.f64	d0, d0
 800716a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800716e:	d709      	bvc.n	8007184 <_printf_float+0xc4>
 8007170:	ee10 3a90 	vmov	r3, s1
 8007174:	2b00      	cmp	r3, #0
 8007176:	bfbc      	itt	lt
 8007178:	232d      	movlt	r3, #45	; 0x2d
 800717a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800717e:	487e      	ldr	r0, [pc, #504]	; (8007378 <_printf_float+0x2b8>)
 8007180:	4b7e      	ldr	r3, [pc, #504]	; (800737c <_printf_float+0x2bc>)
 8007182:	e7d5      	b.n	8007130 <_printf_float+0x70>
 8007184:	6863      	ldr	r3, [r4, #4]
 8007186:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800718a:	9104      	str	r1, [sp, #16]
 800718c:	1c59      	adds	r1, r3, #1
 800718e:	d13c      	bne.n	800720a <_printf_float+0x14a>
 8007190:	2306      	movs	r3, #6
 8007192:	6063      	str	r3, [r4, #4]
 8007194:	2300      	movs	r3, #0
 8007196:	9303      	str	r3, [sp, #12]
 8007198:	ab08      	add	r3, sp, #32
 800719a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800719e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80071a2:	ab07      	add	r3, sp, #28
 80071a4:	6861      	ldr	r1, [r4, #4]
 80071a6:	9300      	str	r3, [sp, #0]
 80071a8:	6022      	str	r2, [r4, #0]
 80071aa:	f10d 031b 	add.w	r3, sp, #27
 80071ae:	4628      	mov	r0, r5
 80071b0:	f7ff fef6 	bl	8006fa0 <__cvt>
 80071b4:	9b04      	ldr	r3, [sp, #16]
 80071b6:	9907      	ldr	r1, [sp, #28]
 80071b8:	2b47      	cmp	r3, #71	; 0x47
 80071ba:	4680      	mov	r8, r0
 80071bc:	d108      	bne.n	80071d0 <_printf_float+0x110>
 80071be:	1cc8      	adds	r0, r1, #3
 80071c0:	db02      	blt.n	80071c8 <_printf_float+0x108>
 80071c2:	6863      	ldr	r3, [r4, #4]
 80071c4:	4299      	cmp	r1, r3
 80071c6:	dd41      	ble.n	800724c <_printf_float+0x18c>
 80071c8:	f1a9 0902 	sub.w	r9, r9, #2
 80071cc:	fa5f f989 	uxtb.w	r9, r9
 80071d0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80071d4:	d820      	bhi.n	8007218 <_printf_float+0x158>
 80071d6:	3901      	subs	r1, #1
 80071d8:	464a      	mov	r2, r9
 80071da:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80071de:	9107      	str	r1, [sp, #28]
 80071e0:	f7ff ff30 	bl	8007044 <__exponent>
 80071e4:	9a08      	ldr	r2, [sp, #32]
 80071e6:	9004      	str	r0, [sp, #16]
 80071e8:	1813      	adds	r3, r2, r0
 80071ea:	2a01      	cmp	r2, #1
 80071ec:	6123      	str	r3, [r4, #16]
 80071ee:	dc02      	bgt.n	80071f6 <_printf_float+0x136>
 80071f0:	6822      	ldr	r2, [r4, #0]
 80071f2:	07d2      	lsls	r2, r2, #31
 80071f4:	d501      	bpl.n	80071fa <_printf_float+0x13a>
 80071f6:	3301      	adds	r3, #1
 80071f8:	6123      	str	r3, [r4, #16]
 80071fa:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d0a2      	beq.n	8007148 <_printf_float+0x88>
 8007202:	232d      	movs	r3, #45	; 0x2d
 8007204:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007208:	e79e      	b.n	8007148 <_printf_float+0x88>
 800720a:	9904      	ldr	r1, [sp, #16]
 800720c:	2947      	cmp	r1, #71	; 0x47
 800720e:	d1c1      	bne.n	8007194 <_printf_float+0xd4>
 8007210:	2b00      	cmp	r3, #0
 8007212:	d1bf      	bne.n	8007194 <_printf_float+0xd4>
 8007214:	2301      	movs	r3, #1
 8007216:	e7bc      	b.n	8007192 <_printf_float+0xd2>
 8007218:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800721c:	d118      	bne.n	8007250 <_printf_float+0x190>
 800721e:	2900      	cmp	r1, #0
 8007220:	6863      	ldr	r3, [r4, #4]
 8007222:	dd0b      	ble.n	800723c <_printf_float+0x17c>
 8007224:	6121      	str	r1, [r4, #16]
 8007226:	b913      	cbnz	r3, 800722e <_printf_float+0x16e>
 8007228:	6822      	ldr	r2, [r4, #0]
 800722a:	07d0      	lsls	r0, r2, #31
 800722c:	d502      	bpl.n	8007234 <_printf_float+0x174>
 800722e:	3301      	adds	r3, #1
 8007230:	440b      	add	r3, r1
 8007232:	6123      	str	r3, [r4, #16]
 8007234:	2300      	movs	r3, #0
 8007236:	65a1      	str	r1, [r4, #88]	; 0x58
 8007238:	9304      	str	r3, [sp, #16]
 800723a:	e7de      	b.n	80071fa <_printf_float+0x13a>
 800723c:	b913      	cbnz	r3, 8007244 <_printf_float+0x184>
 800723e:	6822      	ldr	r2, [r4, #0]
 8007240:	07d2      	lsls	r2, r2, #31
 8007242:	d501      	bpl.n	8007248 <_printf_float+0x188>
 8007244:	3302      	adds	r3, #2
 8007246:	e7f4      	b.n	8007232 <_printf_float+0x172>
 8007248:	2301      	movs	r3, #1
 800724a:	e7f2      	b.n	8007232 <_printf_float+0x172>
 800724c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007250:	9b08      	ldr	r3, [sp, #32]
 8007252:	4299      	cmp	r1, r3
 8007254:	db05      	blt.n	8007262 <_printf_float+0x1a2>
 8007256:	6823      	ldr	r3, [r4, #0]
 8007258:	6121      	str	r1, [r4, #16]
 800725a:	07d8      	lsls	r0, r3, #31
 800725c:	d5ea      	bpl.n	8007234 <_printf_float+0x174>
 800725e:	1c4b      	adds	r3, r1, #1
 8007260:	e7e7      	b.n	8007232 <_printf_float+0x172>
 8007262:	2900      	cmp	r1, #0
 8007264:	bfd4      	ite	le
 8007266:	f1c1 0202 	rsble	r2, r1, #2
 800726a:	2201      	movgt	r2, #1
 800726c:	4413      	add	r3, r2
 800726e:	e7e0      	b.n	8007232 <_printf_float+0x172>
 8007270:	6823      	ldr	r3, [r4, #0]
 8007272:	055a      	lsls	r2, r3, #21
 8007274:	d407      	bmi.n	8007286 <_printf_float+0x1c6>
 8007276:	6923      	ldr	r3, [r4, #16]
 8007278:	4642      	mov	r2, r8
 800727a:	4631      	mov	r1, r6
 800727c:	4628      	mov	r0, r5
 800727e:	47b8      	blx	r7
 8007280:	3001      	adds	r0, #1
 8007282:	d12a      	bne.n	80072da <_printf_float+0x21a>
 8007284:	e76a      	b.n	800715c <_printf_float+0x9c>
 8007286:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800728a:	f240 80e2 	bls.w	8007452 <_printf_float+0x392>
 800728e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007292:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800729a:	d133      	bne.n	8007304 <_printf_float+0x244>
 800729c:	4a38      	ldr	r2, [pc, #224]	; (8007380 <_printf_float+0x2c0>)
 800729e:	2301      	movs	r3, #1
 80072a0:	4631      	mov	r1, r6
 80072a2:	4628      	mov	r0, r5
 80072a4:	47b8      	blx	r7
 80072a6:	3001      	adds	r0, #1
 80072a8:	f43f af58 	beq.w	800715c <_printf_float+0x9c>
 80072ac:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80072b0:	429a      	cmp	r2, r3
 80072b2:	db02      	blt.n	80072ba <_printf_float+0x1fa>
 80072b4:	6823      	ldr	r3, [r4, #0]
 80072b6:	07d8      	lsls	r0, r3, #31
 80072b8:	d50f      	bpl.n	80072da <_printf_float+0x21a>
 80072ba:	4653      	mov	r3, sl
 80072bc:	465a      	mov	r2, fp
 80072be:	4631      	mov	r1, r6
 80072c0:	4628      	mov	r0, r5
 80072c2:	47b8      	blx	r7
 80072c4:	3001      	adds	r0, #1
 80072c6:	f43f af49 	beq.w	800715c <_printf_float+0x9c>
 80072ca:	f04f 0800 	mov.w	r8, #0
 80072ce:	f104 091a 	add.w	r9, r4, #26
 80072d2:	9b08      	ldr	r3, [sp, #32]
 80072d4:	3b01      	subs	r3, #1
 80072d6:	4543      	cmp	r3, r8
 80072d8:	dc09      	bgt.n	80072ee <_printf_float+0x22e>
 80072da:	6823      	ldr	r3, [r4, #0]
 80072dc:	079b      	lsls	r3, r3, #30
 80072de:	f100 8108 	bmi.w	80074f2 <_printf_float+0x432>
 80072e2:	68e0      	ldr	r0, [r4, #12]
 80072e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072e6:	4298      	cmp	r0, r3
 80072e8:	bfb8      	it	lt
 80072ea:	4618      	movlt	r0, r3
 80072ec:	e738      	b.n	8007160 <_printf_float+0xa0>
 80072ee:	2301      	movs	r3, #1
 80072f0:	464a      	mov	r2, r9
 80072f2:	4631      	mov	r1, r6
 80072f4:	4628      	mov	r0, r5
 80072f6:	47b8      	blx	r7
 80072f8:	3001      	adds	r0, #1
 80072fa:	f43f af2f 	beq.w	800715c <_printf_float+0x9c>
 80072fe:	f108 0801 	add.w	r8, r8, #1
 8007302:	e7e6      	b.n	80072d2 <_printf_float+0x212>
 8007304:	9b07      	ldr	r3, [sp, #28]
 8007306:	2b00      	cmp	r3, #0
 8007308:	dc3c      	bgt.n	8007384 <_printf_float+0x2c4>
 800730a:	4a1d      	ldr	r2, [pc, #116]	; (8007380 <_printf_float+0x2c0>)
 800730c:	2301      	movs	r3, #1
 800730e:	4631      	mov	r1, r6
 8007310:	4628      	mov	r0, r5
 8007312:	47b8      	blx	r7
 8007314:	3001      	adds	r0, #1
 8007316:	f43f af21 	beq.w	800715c <_printf_float+0x9c>
 800731a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800731e:	4313      	orrs	r3, r2
 8007320:	d102      	bne.n	8007328 <_printf_float+0x268>
 8007322:	6823      	ldr	r3, [r4, #0]
 8007324:	07d9      	lsls	r1, r3, #31
 8007326:	d5d8      	bpl.n	80072da <_printf_float+0x21a>
 8007328:	4653      	mov	r3, sl
 800732a:	465a      	mov	r2, fp
 800732c:	4631      	mov	r1, r6
 800732e:	4628      	mov	r0, r5
 8007330:	47b8      	blx	r7
 8007332:	3001      	adds	r0, #1
 8007334:	f43f af12 	beq.w	800715c <_printf_float+0x9c>
 8007338:	f04f 0900 	mov.w	r9, #0
 800733c:	f104 0a1a 	add.w	sl, r4, #26
 8007340:	9b07      	ldr	r3, [sp, #28]
 8007342:	425b      	negs	r3, r3
 8007344:	454b      	cmp	r3, r9
 8007346:	dc01      	bgt.n	800734c <_printf_float+0x28c>
 8007348:	9b08      	ldr	r3, [sp, #32]
 800734a:	e795      	b.n	8007278 <_printf_float+0x1b8>
 800734c:	2301      	movs	r3, #1
 800734e:	4652      	mov	r2, sl
 8007350:	4631      	mov	r1, r6
 8007352:	4628      	mov	r0, r5
 8007354:	47b8      	blx	r7
 8007356:	3001      	adds	r0, #1
 8007358:	f43f af00 	beq.w	800715c <_printf_float+0x9c>
 800735c:	f109 0901 	add.w	r9, r9, #1
 8007360:	e7ee      	b.n	8007340 <_printf_float+0x280>
 8007362:	bf00      	nop
 8007364:	f3af 8000 	nop.w
 8007368:	ffffffff 	.word	0xffffffff
 800736c:	7fefffff 	.word	0x7fefffff
 8007370:	08009e68 	.word	0x08009e68
 8007374:	08009e6c 	.word	0x08009e6c
 8007378:	08009e74 	.word	0x08009e74
 800737c:	08009e70 	.word	0x08009e70
 8007380:	08009e78 	.word	0x08009e78
 8007384:	9a08      	ldr	r2, [sp, #32]
 8007386:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007388:	429a      	cmp	r2, r3
 800738a:	bfa8      	it	ge
 800738c:	461a      	movge	r2, r3
 800738e:	2a00      	cmp	r2, #0
 8007390:	4691      	mov	r9, r2
 8007392:	dc38      	bgt.n	8007406 <_printf_float+0x346>
 8007394:	2300      	movs	r3, #0
 8007396:	9305      	str	r3, [sp, #20]
 8007398:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800739c:	f104 021a 	add.w	r2, r4, #26
 80073a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80073a2:	9905      	ldr	r1, [sp, #20]
 80073a4:	9304      	str	r3, [sp, #16]
 80073a6:	eba3 0309 	sub.w	r3, r3, r9
 80073aa:	428b      	cmp	r3, r1
 80073ac:	dc33      	bgt.n	8007416 <_printf_float+0x356>
 80073ae:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80073b2:	429a      	cmp	r2, r3
 80073b4:	db3c      	blt.n	8007430 <_printf_float+0x370>
 80073b6:	6823      	ldr	r3, [r4, #0]
 80073b8:	07da      	lsls	r2, r3, #31
 80073ba:	d439      	bmi.n	8007430 <_printf_float+0x370>
 80073bc:	9a08      	ldr	r2, [sp, #32]
 80073be:	9b04      	ldr	r3, [sp, #16]
 80073c0:	9907      	ldr	r1, [sp, #28]
 80073c2:	1ad3      	subs	r3, r2, r3
 80073c4:	eba2 0901 	sub.w	r9, r2, r1
 80073c8:	4599      	cmp	r9, r3
 80073ca:	bfa8      	it	ge
 80073cc:	4699      	movge	r9, r3
 80073ce:	f1b9 0f00 	cmp.w	r9, #0
 80073d2:	dc35      	bgt.n	8007440 <_printf_float+0x380>
 80073d4:	f04f 0800 	mov.w	r8, #0
 80073d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80073dc:	f104 0a1a 	add.w	sl, r4, #26
 80073e0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80073e4:	1a9b      	subs	r3, r3, r2
 80073e6:	eba3 0309 	sub.w	r3, r3, r9
 80073ea:	4543      	cmp	r3, r8
 80073ec:	f77f af75 	ble.w	80072da <_printf_float+0x21a>
 80073f0:	2301      	movs	r3, #1
 80073f2:	4652      	mov	r2, sl
 80073f4:	4631      	mov	r1, r6
 80073f6:	4628      	mov	r0, r5
 80073f8:	47b8      	blx	r7
 80073fa:	3001      	adds	r0, #1
 80073fc:	f43f aeae 	beq.w	800715c <_printf_float+0x9c>
 8007400:	f108 0801 	add.w	r8, r8, #1
 8007404:	e7ec      	b.n	80073e0 <_printf_float+0x320>
 8007406:	4613      	mov	r3, r2
 8007408:	4631      	mov	r1, r6
 800740a:	4642      	mov	r2, r8
 800740c:	4628      	mov	r0, r5
 800740e:	47b8      	blx	r7
 8007410:	3001      	adds	r0, #1
 8007412:	d1bf      	bne.n	8007394 <_printf_float+0x2d4>
 8007414:	e6a2      	b.n	800715c <_printf_float+0x9c>
 8007416:	2301      	movs	r3, #1
 8007418:	4631      	mov	r1, r6
 800741a:	4628      	mov	r0, r5
 800741c:	9204      	str	r2, [sp, #16]
 800741e:	47b8      	blx	r7
 8007420:	3001      	adds	r0, #1
 8007422:	f43f ae9b 	beq.w	800715c <_printf_float+0x9c>
 8007426:	9b05      	ldr	r3, [sp, #20]
 8007428:	9a04      	ldr	r2, [sp, #16]
 800742a:	3301      	adds	r3, #1
 800742c:	9305      	str	r3, [sp, #20]
 800742e:	e7b7      	b.n	80073a0 <_printf_float+0x2e0>
 8007430:	4653      	mov	r3, sl
 8007432:	465a      	mov	r2, fp
 8007434:	4631      	mov	r1, r6
 8007436:	4628      	mov	r0, r5
 8007438:	47b8      	blx	r7
 800743a:	3001      	adds	r0, #1
 800743c:	d1be      	bne.n	80073bc <_printf_float+0x2fc>
 800743e:	e68d      	b.n	800715c <_printf_float+0x9c>
 8007440:	9a04      	ldr	r2, [sp, #16]
 8007442:	464b      	mov	r3, r9
 8007444:	4442      	add	r2, r8
 8007446:	4631      	mov	r1, r6
 8007448:	4628      	mov	r0, r5
 800744a:	47b8      	blx	r7
 800744c:	3001      	adds	r0, #1
 800744e:	d1c1      	bne.n	80073d4 <_printf_float+0x314>
 8007450:	e684      	b.n	800715c <_printf_float+0x9c>
 8007452:	9a08      	ldr	r2, [sp, #32]
 8007454:	2a01      	cmp	r2, #1
 8007456:	dc01      	bgt.n	800745c <_printf_float+0x39c>
 8007458:	07db      	lsls	r3, r3, #31
 800745a:	d537      	bpl.n	80074cc <_printf_float+0x40c>
 800745c:	2301      	movs	r3, #1
 800745e:	4642      	mov	r2, r8
 8007460:	4631      	mov	r1, r6
 8007462:	4628      	mov	r0, r5
 8007464:	47b8      	blx	r7
 8007466:	3001      	adds	r0, #1
 8007468:	f43f ae78 	beq.w	800715c <_printf_float+0x9c>
 800746c:	4653      	mov	r3, sl
 800746e:	465a      	mov	r2, fp
 8007470:	4631      	mov	r1, r6
 8007472:	4628      	mov	r0, r5
 8007474:	47b8      	blx	r7
 8007476:	3001      	adds	r0, #1
 8007478:	f43f ae70 	beq.w	800715c <_printf_float+0x9c>
 800747c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007480:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007488:	d01b      	beq.n	80074c2 <_printf_float+0x402>
 800748a:	9b08      	ldr	r3, [sp, #32]
 800748c:	f108 0201 	add.w	r2, r8, #1
 8007490:	3b01      	subs	r3, #1
 8007492:	4631      	mov	r1, r6
 8007494:	4628      	mov	r0, r5
 8007496:	47b8      	blx	r7
 8007498:	3001      	adds	r0, #1
 800749a:	d10e      	bne.n	80074ba <_printf_float+0x3fa>
 800749c:	e65e      	b.n	800715c <_printf_float+0x9c>
 800749e:	2301      	movs	r3, #1
 80074a0:	464a      	mov	r2, r9
 80074a2:	4631      	mov	r1, r6
 80074a4:	4628      	mov	r0, r5
 80074a6:	47b8      	blx	r7
 80074a8:	3001      	adds	r0, #1
 80074aa:	f43f ae57 	beq.w	800715c <_printf_float+0x9c>
 80074ae:	f108 0801 	add.w	r8, r8, #1
 80074b2:	9b08      	ldr	r3, [sp, #32]
 80074b4:	3b01      	subs	r3, #1
 80074b6:	4543      	cmp	r3, r8
 80074b8:	dcf1      	bgt.n	800749e <_printf_float+0x3de>
 80074ba:	9b04      	ldr	r3, [sp, #16]
 80074bc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80074c0:	e6db      	b.n	800727a <_printf_float+0x1ba>
 80074c2:	f04f 0800 	mov.w	r8, #0
 80074c6:	f104 091a 	add.w	r9, r4, #26
 80074ca:	e7f2      	b.n	80074b2 <_printf_float+0x3f2>
 80074cc:	2301      	movs	r3, #1
 80074ce:	4642      	mov	r2, r8
 80074d0:	e7df      	b.n	8007492 <_printf_float+0x3d2>
 80074d2:	2301      	movs	r3, #1
 80074d4:	464a      	mov	r2, r9
 80074d6:	4631      	mov	r1, r6
 80074d8:	4628      	mov	r0, r5
 80074da:	47b8      	blx	r7
 80074dc:	3001      	adds	r0, #1
 80074de:	f43f ae3d 	beq.w	800715c <_printf_float+0x9c>
 80074e2:	f108 0801 	add.w	r8, r8, #1
 80074e6:	68e3      	ldr	r3, [r4, #12]
 80074e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074ea:	1a5b      	subs	r3, r3, r1
 80074ec:	4543      	cmp	r3, r8
 80074ee:	dcf0      	bgt.n	80074d2 <_printf_float+0x412>
 80074f0:	e6f7      	b.n	80072e2 <_printf_float+0x222>
 80074f2:	f04f 0800 	mov.w	r8, #0
 80074f6:	f104 0919 	add.w	r9, r4, #25
 80074fa:	e7f4      	b.n	80074e6 <_printf_float+0x426>

080074fc <_printf_common>:
 80074fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007500:	4616      	mov	r6, r2
 8007502:	4699      	mov	r9, r3
 8007504:	688a      	ldr	r2, [r1, #8]
 8007506:	690b      	ldr	r3, [r1, #16]
 8007508:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800750c:	4293      	cmp	r3, r2
 800750e:	bfb8      	it	lt
 8007510:	4613      	movlt	r3, r2
 8007512:	6033      	str	r3, [r6, #0]
 8007514:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007518:	4607      	mov	r7, r0
 800751a:	460c      	mov	r4, r1
 800751c:	b10a      	cbz	r2, 8007522 <_printf_common+0x26>
 800751e:	3301      	adds	r3, #1
 8007520:	6033      	str	r3, [r6, #0]
 8007522:	6823      	ldr	r3, [r4, #0]
 8007524:	0699      	lsls	r1, r3, #26
 8007526:	bf42      	ittt	mi
 8007528:	6833      	ldrmi	r3, [r6, #0]
 800752a:	3302      	addmi	r3, #2
 800752c:	6033      	strmi	r3, [r6, #0]
 800752e:	6825      	ldr	r5, [r4, #0]
 8007530:	f015 0506 	ands.w	r5, r5, #6
 8007534:	d106      	bne.n	8007544 <_printf_common+0x48>
 8007536:	f104 0a19 	add.w	sl, r4, #25
 800753a:	68e3      	ldr	r3, [r4, #12]
 800753c:	6832      	ldr	r2, [r6, #0]
 800753e:	1a9b      	subs	r3, r3, r2
 8007540:	42ab      	cmp	r3, r5
 8007542:	dc26      	bgt.n	8007592 <_printf_common+0x96>
 8007544:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007548:	1e13      	subs	r3, r2, #0
 800754a:	6822      	ldr	r2, [r4, #0]
 800754c:	bf18      	it	ne
 800754e:	2301      	movne	r3, #1
 8007550:	0692      	lsls	r2, r2, #26
 8007552:	d42b      	bmi.n	80075ac <_printf_common+0xb0>
 8007554:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007558:	4649      	mov	r1, r9
 800755a:	4638      	mov	r0, r7
 800755c:	47c0      	blx	r8
 800755e:	3001      	adds	r0, #1
 8007560:	d01e      	beq.n	80075a0 <_printf_common+0xa4>
 8007562:	6823      	ldr	r3, [r4, #0]
 8007564:	68e5      	ldr	r5, [r4, #12]
 8007566:	6832      	ldr	r2, [r6, #0]
 8007568:	f003 0306 	and.w	r3, r3, #6
 800756c:	2b04      	cmp	r3, #4
 800756e:	bf08      	it	eq
 8007570:	1aad      	subeq	r5, r5, r2
 8007572:	68a3      	ldr	r3, [r4, #8]
 8007574:	6922      	ldr	r2, [r4, #16]
 8007576:	bf0c      	ite	eq
 8007578:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800757c:	2500      	movne	r5, #0
 800757e:	4293      	cmp	r3, r2
 8007580:	bfc4      	itt	gt
 8007582:	1a9b      	subgt	r3, r3, r2
 8007584:	18ed      	addgt	r5, r5, r3
 8007586:	2600      	movs	r6, #0
 8007588:	341a      	adds	r4, #26
 800758a:	42b5      	cmp	r5, r6
 800758c:	d11a      	bne.n	80075c4 <_printf_common+0xc8>
 800758e:	2000      	movs	r0, #0
 8007590:	e008      	b.n	80075a4 <_printf_common+0xa8>
 8007592:	2301      	movs	r3, #1
 8007594:	4652      	mov	r2, sl
 8007596:	4649      	mov	r1, r9
 8007598:	4638      	mov	r0, r7
 800759a:	47c0      	blx	r8
 800759c:	3001      	adds	r0, #1
 800759e:	d103      	bne.n	80075a8 <_printf_common+0xac>
 80075a0:	f04f 30ff 	mov.w	r0, #4294967295
 80075a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075a8:	3501      	adds	r5, #1
 80075aa:	e7c6      	b.n	800753a <_printf_common+0x3e>
 80075ac:	18e1      	adds	r1, r4, r3
 80075ae:	1c5a      	adds	r2, r3, #1
 80075b0:	2030      	movs	r0, #48	; 0x30
 80075b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80075b6:	4422      	add	r2, r4
 80075b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80075bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80075c0:	3302      	adds	r3, #2
 80075c2:	e7c7      	b.n	8007554 <_printf_common+0x58>
 80075c4:	2301      	movs	r3, #1
 80075c6:	4622      	mov	r2, r4
 80075c8:	4649      	mov	r1, r9
 80075ca:	4638      	mov	r0, r7
 80075cc:	47c0      	blx	r8
 80075ce:	3001      	adds	r0, #1
 80075d0:	d0e6      	beq.n	80075a0 <_printf_common+0xa4>
 80075d2:	3601      	adds	r6, #1
 80075d4:	e7d9      	b.n	800758a <_printf_common+0x8e>
	...

080075d8 <_printf_i>:
 80075d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075dc:	460c      	mov	r4, r1
 80075de:	4691      	mov	r9, r2
 80075e0:	7e27      	ldrb	r7, [r4, #24]
 80075e2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80075e4:	2f78      	cmp	r7, #120	; 0x78
 80075e6:	4680      	mov	r8, r0
 80075e8:	469a      	mov	sl, r3
 80075ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80075ee:	d807      	bhi.n	8007600 <_printf_i+0x28>
 80075f0:	2f62      	cmp	r7, #98	; 0x62
 80075f2:	d80a      	bhi.n	800760a <_printf_i+0x32>
 80075f4:	2f00      	cmp	r7, #0
 80075f6:	f000 80d8 	beq.w	80077aa <_printf_i+0x1d2>
 80075fa:	2f58      	cmp	r7, #88	; 0x58
 80075fc:	f000 80a3 	beq.w	8007746 <_printf_i+0x16e>
 8007600:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007604:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007608:	e03a      	b.n	8007680 <_printf_i+0xa8>
 800760a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800760e:	2b15      	cmp	r3, #21
 8007610:	d8f6      	bhi.n	8007600 <_printf_i+0x28>
 8007612:	a001      	add	r0, pc, #4	; (adr r0, 8007618 <_printf_i+0x40>)
 8007614:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007618:	08007671 	.word	0x08007671
 800761c:	08007685 	.word	0x08007685
 8007620:	08007601 	.word	0x08007601
 8007624:	08007601 	.word	0x08007601
 8007628:	08007601 	.word	0x08007601
 800762c:	08007601 	.word	0x08007601
 8007630:	08007685 	.word	0x08007685
 8007634:	08007601 	.word	0x08007601
 8007638:	08007601 	.word	0x08007601
 800763c:	08007601 	.word	0x08007601
 8007640:	08007601 	.word	0x08007601
 8007644:	08007791 	.word	0x08007791
 8007648:	080076b5 	.word	0x080076b5
 800764c:	08007773 	.word	0x08007773
 8007650:	08007601 	.word	0x08007601
 8007654:	08007601 	.word	0x08007601
 8007658:	080077b3 	.word	0x080077b3
 800765c:	08007601 	.word	0x08007601
 8007660:	080076b5 	.word	0x080076b5
 8007664:	08007601 	.word	0x08007601
 8007668:	08007601 	.word	0x08007601
 800766c:	0800777b 	.word	0x0800777b
 8007670:	680b      	ldr	r3, [r1, #0]
 8007672:	1d1a      	adds	r2, r3, #4
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	600a      	str	r2, [r1, #0]
 8007678:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800767c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007680:	2301      	movs	r3, #1
 8007682:	e0a3      	b.n	80077cc <_printf_i+0x1f4>
 8007684:	6825      	ldr	r5, [r4, #0]
 8007686:	6808      	ldr	r0, [r1, #0]
 8007688:	062e      	lsls	r6, r5, #24
 800768a:	f100 0304 	add.w	r3, r0, #4
 800768e:	d50a      	bpl.n	80076a6 <_printf_i+0xce>
 8007690:	6805      	ldr	r5, [r0, #0]
 8007692:	600b      	str	r3, [r1, #0]
 8007694:	2d00      	cmp	r5, #0
 8007696:	da03      	bge.n	80076a0 <_printf_i+0xc8>
 8007698:	232d      	movs	r3, #45	; 0x2d
 800769a:	426d      	negs	r5, r5
 800769c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076a0:	485e      	ldr	r0, [pc, #376]	; (800781c <_printf_i+0x244>)
 80076a2:	230a      	movs	r3, #10
 80076a4:	e019      	b.n	80076da <_printf_i+0x102>
 80076a6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80076aa:	6805      	ldr	r5, [r0, #0]
 80076ac:	600b      	str	r3, [r1, #0]
 80076ae:	bf18      	it	ne
 80076b0:	b22d      	sxthne	r5, r5
 80076b2:	e7ef      	b.n	8007694 <_printf_i+0xbc>
 80076b4:	680b      	ldr	r3, [r1, #0]
 80076b6:	6825      	ldr	r5, [r4, #0]
 80076b8:	1d18      	adds	r0, r3, #4
 80076ba:	6008      	str	r0, [r1, #0]
 80076bc:	0628      	lsls	r0, r5, #24
 80076be:	d501      	bpl.n	80076c4 <_printf_i+0xec>
 80076c0:	681d      	ldr	r5, [r3, #0]
 80076c2:	e002      	b.n	80076ca <_printf_i+0xf2>
 80076c4:	0669      	lsls	r1, r5, #25
 80076c6:	d5fb      	bpl.n	80076c0 <_printf_i+0xe8>
 80076c8:	881d      	ldrh	r5, [r3, #0]
 80076ca:	4854      	ldr	r0, [pc, #336]	; (800781c <_printf_i+0x244>)
 80076cc:	2f6f      	cmp	r7, #111	; 0x6f
 80076ce:	bf0c      	ite	eq
 80076d0:	2308      	moveq	r3, #8
 80076d2:	230a      	movne	r3, #10
 80076d4:	2100      	movs	r1, #0
 80076d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80076da:	6866      	ldr	r6, [r4, #4]
 80076dc:	60a6      	str	r6, [r4, #8]
 80076de:	2e00      	cmp	r6, #0
 80076e0:	bfa2      	ittt	ge
 80076e2:	6821      	ldrge	r1, [r4, #0]
 80076e4:	f021 0104 	bicge.w	r1, r1, #4
 80076e8:	6021      	strge	r1, [r4, #0]
 80076ea:	b90d      	cbnz	r5, 80076f0 <_printf_i+0x118>
 80076ec:	2e00      	cmp	r6, #0
 80076ee:	d04d      	beq.n	800778c <_printf_i+0x1b4>
 80076f0:	4616      	mov	r6, r2
 80076f2:	fbb5 f1f3 	udiv	r1, r5, r3
 80076f6:	fb03 5711 	mls	r7, r3, r1, r5
 80076fa:	5dc7      	ldrb	r7, [r0, r7]
 80076fc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007700:	462f      	mov	r7, r5
 8007702:	42bb      	cmp	r3, r7
 8007704:	460d      	mov	r5, r1
 8007706:	d9f4      	bls.n	80076f2 <_printf_i+0x11a>
 8007708:	2b08      	cmp	r3, #8
 800770a:	d10b      	bne.n	8007724 <_printf_i+0x14c>
 800770c:	6823      	ldr	r3, [r4, #0]
 800770e:	07df      	lsls	r7, r3, #31
 8007710:	d508      	bpl.n	8007724 <_printf_i+0x14c>
 8007712:	6923      	ldr	r3, [r4, #16]
 8007714:	6861      	ldr	r1, [r4, #4]
 8007716:	4299      	cmp	r1, r3
 8007718:	bfde      	ittt	le
 800771a:	2330      	movle	r3, #48	; 0x30
 800771c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007720:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007724:	1b92      	subs	r2, r2, r6
 8007726:	6122      	str	r2, [r4, #16]
 8007728:	f8cd a000 	str.w	sl, [sp]
 800772c:	464b      	mov	r3, r9
 800772e:	aa03      	add	r2, sp, #12
 8007730:	4621      	mov	r1, r4
 8007732:	4640      	mov	r0, r8
 8007734:	f7ff fee2 	bl	80074fc <_printf_common>
 8007738:	3001      	adds	r0, #1
 800773a:	d14c      	bne.n	80077d6 <_printf_i+0x1fe>
 800773c:	f04f 30ff 	mov.w	r0, #4294967295
 8007740:	b004      	add	sp, #16
 8007742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007746:	4835      	ldr	r0, [pc, #212]	; (800781c <_printf_i+0x244>)
 8007748:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800774c:	6823      	ldr	r3, [r4, #0]
 800774e:	680e      	ldr	r6, [r1, #0]
 8007750:	061f      	lsls	r7, r3, #24
 8007752:	f856 5b04 	ldr.w	r5, [r6], #4
 8007756:	600e      	str	r6, [r1, #0]
 8007758:	d514      	bpl.n	8007784 <_printf_i+0x1ac>
 800775a:	07d9      	lsls	r1, r3, #31
 800775c:	bf44      	itt	mi
 800775e:	f043 0320 	orrmi.w	r3, r3, #32
 8007762:	6023      	strmi	r3, [r4, #0]
 8007764:	b91d      	cbnz	r5, 800776e <_printf_i+0x196>
 8007766:	6823      	ldr	r3, [r4, #0]
 8007768:	f023 0320 	bic.w	r3, r3, #32
 800776c:	6023      	str	r3, [r4, #0]
 800776e:	2310      	movs	r3, #16
 8007770:	e7b0      	b.n	80076d4 <_printf_i+0xfc>
 8007772:	6823      	ldr	r3, [r4, #0]
 8007774:	f043 0320 	orr.w	r3, r3, #32
 8007778:	6023      	str	r3, [r4, #0]
 800777a:	2378      	movs	r3, #120	; 0x78
 800777c:	4828      	ldr	r0, [pc, #160]	; (8007820 <_printf_i+0x248>)
 800777e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007782:	e7e3      	b.n	800774c <_printf_i+0x174>
 8007784:	065e      	lsls	r6, r3, #25
 8007786:	bf48      	it	mi
 8007788:	b2ad      	uxthmi	r5, r5
 800778a:	e7e6      	b.n	800775a <_printf_i+0x182>
 800778c:	4616      	mov	r6, r2
 800778e:	e7bb      	b.n	8007708 <_printf_i+0x130>
 8007790:	680b      	ldr	r3, [r1, #0]
 8007792:	6826      	ldr	r6, [r4, #0]
 8007794:	6960      	ldr	r0, [r4, #20]
 8007796:	1d1d      	adds	r5, r3, #4
 8007798:	600d      	str	r5, [r1, #0]
 800779a:	0635      	lsls	r5, r6, #24
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	d501      	bpl.n	80077a4 <_printf_i+0x1cc>
 80077a0:	6018      	str	r0, [r3, #0]
 80077a2:	e002      	b.n	80077aa <_printf_i+0x1d2>
 80077a4:	0671      	lsls	r1, r6, #25
 80077a6:	d5fb      	bpl.n	80077a0 <_printf_i+0x1c8>
 80077a8:	8018      	strh	r0, [r3, #0]
 80077aa:	2300      	movs	r3, #0
 80077ac:	6123      	str	r3, [r4, #16]
 80077ae:	4616      	mov	r6, r2
 80077b0:	e7ba      	b.n	8007728 <_printf_i+0x150>
 80077b2:	680b      	ldr	r3, [r1, #0]
 80077b4:	1d1a      	adds	r2, r3, #4
 80077b6:	600a      	str	r2, [r1, #0]
 80077b8:	681e      	ldr	r6, [r3, #0]
 80077ba:	6862      	ldr	r2, [r4, #4]
 80077bc:	2100      	movs	r1, #0
 80077be:	4630      	mov	r0, r6
 80077c0:	f7f8 fd46 	bl	8000250 <memchr>
 80077c4:	b108      	cbz	r0, 80077ca <_printf_i+0x1f2>
 80077c6:	1b80      	subs	r0, r0, r6
 80077c8:	6060      	str	r0, [r4, #4]
 80077ca:	6863      	ldr	r3, [r4, #4]
 80077cc:	6123      	str	r3, [r4, #16]
 80077ce:	2300      	movs	r3, #0
 80077d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077d4:	e7a8      	b.n	8007728 <_printf_i+0x150>
 80077d6:	6923      	ldr	r3, [r4, #16]
 80077d8:	4632      	mov	r2, r6
 80077da:	4649      	mov	r1, r9
 80077dc:	4640      	mov	r0, r8
 80077de:	47d0      	blx	sl
 80077e0:	3001      	adds	r0, #1
 80077e2:	d0ab      	beq.n	800773c <_printf_i+0x164>
 80077e4:	6823      	ldr	r3, [r4, #0]
 80077e6:	079b      	lsls	r3, r3, #30
 80077e8:	d413      	bmi.n	8007812 <_printf_i+0x23a>
 80077ea:	68e0      	ldr	r0, [r4, #12]
 80077ec:	9b03      	ldr	r3, [sp, #12]
 80077ee:	4298      	cmp	r0, r3
 80077f0:	bfb8      	it	lt
 80077f2:	4618      	movlt	r0, r3
 80077f4:	e7a4      	b.n	8007740 <_printf_i+0x168>
 80077f6:	2301      	movs	r3, #1
 80077f8:	4632      	mov	r2, r6
 80077fa:	4649      	mov	r1, r9
 80077fc:	4640      	mov	r0, r8
 80077fe:	47d0      	blx	sl
 8007800:	3001      	adds	r0, #1
 8007802:	d09b      	beq.n	800773c <_printf_i+0x164>
 8007804:	3501      	adds	r5, #1
 8007806:	68e3      	ldr	r3, [r4, #12]
 8007808:	9903      	ldr	r1, [sp, #12]
 800780a:	1a5b      	subs	r3, r3, r1
 800780c:	42ab      	cmp	r3, r5
 800780e:	dcf2      	bgt.n	80077f6 <_printf_i+0x21e>
 8007810:	e7eb      	b.n	80077ea <_printf_i+0x212>
 8007812:	2500      	movs	r5, #0
 8007814:	f104 0619 	add.w	r6, r4, #25
 8007818:	e7f5      	b.n	8007806 <_printf_i+0x22e>
 800781a:	bf00      	nop
 800781c:	08009e7a 	.word	0x08009e7a
 8007820:	08009e8b 	.word	0x08009e8b

08007824 <siprintf>:
 8007824:	b40e      	push	{r1, r2, r3}
 8007826:	b500      	push	{lr}
 8007828:	b09c      	sub	sp, #112	; 0x70
 800782a:	ab1d      	add	r3, sp, #116	; 0x74
 800782c:	9002      	str	r0, [sp, #8]
 800782e:	9006      	str	r0, [sp, #24]
 8007830:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007834:	4809      	ldr	r0, [pc, #36]	; (800785c <siprintf+0x38>)
 8007836:	9107      	str	r1, [sp, #28]
 8007838:	9104      	str	r1, [sp, #16]
 800783a:	4909      	ldr	r1, [pc, #36]	; (8007860 <siprintf+0x3c>)
 800783c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007840:	9105      	str	r1, [sp, #20]
 8007842:	6800      	ldr	r0, [r0, #0]
 8007844:	9301      	str	r3, [sp, #4]
 8007846:	a902      	add	r1, sp, #8
 8007848:	f001 faca 	bl	8008de0 <_svfiprintf_r>
 800784c:	9b02      	ldr	r3, [sp, #8]
 800784e:	2200      	movs	r2, #0
 8007850:	701a      	strb	r2, [r3, #0]
 8007852:	b01c      	add	sp, #112	; 0x70
 8007854:	f85d eb04 	ldr.w	lr, [sp], #4
 8007858:	b003      	add	sp, #12
 800785a:	4770      	bx	lr
 800785c:	20000038 	.word	0x20000038
 8007860:	ffff0208 	.word	0xffff0208

08007864 <quorem>:
 8007864:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007868:	6903      	ldr	r3, [r0, #16]
 800786a:	690c      	ldr	r4, [r1, #16]
 800786c:	42a3      	cmp	r3, r4
 800786e:	4607      	mov	r7, r0
 8007870:	f2c0 8081 	blt.w	8007976 <quorem+0x112>
 8007874:	3c01      	subs	r4, #1
 8007876:	f101 0814 	add.w	r8, r1, #20
 800787a:	f100 0514 	add.w	r5, r0, #20
 800787e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007882:	9301      	str	r3, [sp, #4]
 8007884:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007888:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800788c:	3301      	adds	r3, #1
 800788e:	429a      	cmp	r2, r3
 8007890:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007894:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007898:	fbb2 f6f3 	udiv	r6, r2, r3
 800789c:	d331      	bcc.n	8007902 <quorem+0x9e>
 800789e:	f04f 0e00 	mov.w	lr, #0
 80078a2:	4640      	mov	r0, r8
 80078a4:	46ac      	mov	ip, r5
 80078a6:	46f2      	mov	sl, lr
 80078a8:	f850 2b04 	ldr.w	r2, [r0], #4
 80078ac:	b293      	uxth	r3, r2
 80078ae:	fb06 e303 	mla	r3, r6, r3, lr
 80078b2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80078b6:	b29b      	uxth	r3, r3
 80078b8:	ebaa 0303 	sub.w	r3, sl, r3
 80078bc:	0c12      	lsrs	r2, r2, #16
 80078be:	f8dc a000 	ldr.w	sl, [ip]
 80078c2:	fb06 e202 	mla	r2, r6, r2, lr
 80078c6:	fa13 f38a 	uxtah	r3, r3, sl
 80078ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80078ce:	fa1f fa82 	uxth.w	sl, r2
 80078d2:	f8dc 2000 	ldr.w	r2, [ip]
 80078d6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80078da:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80078de:	b29b      	uxth	r3, r3
 80078e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078e4:	4581      	cmp	r9, r0
 80078e6:	f84c 3b04 	str.w	r3, [ip], #4
 80078ea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80078ee:	d2db      	bcs.n	80078a8 <quorem+0x44>
 80078f0:	f855 300b 	ldr.w	r3, [r5, fp]
 80078f4:	b92b      	cbnz	r3, 8007902 <quorem+0x9e>
 80078f6:	9b01      	ldr	r3, [sp, #4]
 80078f8:	3b04      	subs	r3, #4
 80078fa:	429d      	cmp	r5, r3
 80078fc:	461a      	mov	r2, r3
 80078fe:	d32e      	bcc.n	800795e <quorem+0xfa>
 8007900:	613c      	str	r4, [r7, #16]
 8007902:	4638      	mov	r0, r7
 8007904:	f001 f856 	bl	80089b4 <__mcmp>
 8007908:	2800      	cmp	r0, #0
 800790a:	db24      	blt.n	8007956 <quorem+0xf2>
 800790c:	3601      	adds	r6, #1
 800790e:	4628      	mov	r0, r5
 8007910:	f04f 0c00 	mov.w	ip, #0
 8007914:	f858 2b04 	ldr.w	r2, [r8], #4
 8007918:	f8d0 e000 	ldr.w	lr, [r0]
 800791c:	b293      	uxth	r3, r2
 800791e:	ebac 0303 	sub.w	r3, ip, r3
 8007922:	0c12      	lsrs	r2, r2, #16
 8007924:	fa13 f38e 	uxtah	r3, r3, lr
 8007928:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800792c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007930:	b29b      	uxth	r3, r3
 8007932:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007936:	45c1      	cmp	r9, r8
 8007938:	f840 3b04 	str.w	r3, [r0], #4
 800793c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007940:	d2e8      	bcs.n	8007914 <quorem+0xb0>
 8007942:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007946:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800794a:	b922      	cbnz	r2, 8007956 <quorem+0xf2>
 800794c:	3b04      	subs	r3, #4
 800794e:	429d      	cmp	r5, r3
 8007950:	461a      	mov	r2, r3
 8007952:	d30a      	bcc.n	800796a <quorem+0x106>
 8007954:	613c      	str	r4, [r7, #16]
 8007956:	4630      	mov	r0, r6
 8007958:	b003      	add	sp, #12
 800795a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800795e:	6812      	ldr	r2, [r2, #0]
 8007960:	3b04      	subs	r3, #4
 8007962:	2a00      	cmp	r2, #0
 8007964:	d1cc      	bne.n	8007900 <quorem+0x9c>
 8007966:	3c01      	subs	r4, #1
 8007968:	e7c7      	b.n	80078fa <quorem+0x96>
 800796a:	6812      	ldr	r2, [r2, #0]
 800796c:	3b04      	subs	r3, #4
 800796e:	2a00      	cmp	r2, #0
 8007970:	d1f0      	bne.n	8007954 <quorem+0xf0>
 8007972:	3c01      	subs	r4, #1
 8007974:	e7eb      	b.n	800794e <quorem+0xea>
 8007976:	2000      	movs	r0, #0
 8007978:	e7ee      	b.n	8007958 <quorem+0xf4>
 800797a:	0000      	movs	r0, r0
 800797c:	0000      	movs	r0, r0
	...

08007980 <_dtoa_r>:
 8007980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007984:	ec59 8b10 	vmov	r8, r9, d0
 8007988:	b095      	sub	sp, #84	; 0x54
 800798a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800798c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800798e:	9107      	str	r1, [sp, #28]
 8007990:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8007994:	4606      	mov	r6, r0
 8007996:	9209      	str	r2, [sp, #36]	; 0x24
 8007998:	9310      	str	r3, [sp, #64]	; 0x40
 800799a:	b975      	cbnz	r5, 80079ba <_dtoa_r+0x3a>
 800799c:	2010      	movs	r0, #16
 800799e:	f000 fd75 	bl	800848c <malloc>
 80079a2:	4602      	mov	r2, r0
 80079a4:	6270      	str	r0, [r6, #36]	; 0x24
 80079a6:	b920      	cbnz	r0, 80079b2 <_dtoa_r+0x32>
 80079a8:	4bab      	ldr	r3, [pc, #684]	; (8007c58 <_dtoa_r+0x2d8>)
 80079aa:	21ea      	movs	r1, #234	; 0xea
 80079ac:	48ab      	ldr	r0, [pc, #684]	; (8007c5c <_dtoa_r+0x2dc>)
 80079ae:	f001 fb27 	bl	8009000 <__assert_func>
 80079b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80079b6:	6005      	str	r5, [r0, #0]
 80079b8:	60c5      	str	r5, [r0, #12]
 80079ba:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80079bc:	6819      	ldr	r1, [r3, #0]
 80079be:	b151      	cbz	r1, 80079d6 <_dtoa_r+0x56>
 80079c0:	685a      	ldr	r2, [r3, #4]
 80079c2:	604a      	str	r2, [r1, #4]
 80079c4:	2301      	movs	r3, #1
 80079c6:	4093      	lsls	r3, r2
 80079c8:	608b      	str	r3, [r1, #8]
 80079ca:	4630      	mov	r0, r6
 80079cc:	f000 fdb4 	bl	8008538 <_Bfree>
 80079d0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80079d2:	2200      	movs	r2, #0
 80079d4:	601a      	str	r2, [r3, #0]
 80079d6:	f1b9 0300 	subs.w	r3, r9, #0
 80079da:	bfbb      	ittet	lt
 80079dc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80079e0:	9303      	strlt	r3, [sp, #12]
 80079e2:	2300      	movge	r3, #0
 80079e4:	2201      	movlt	r2, #1
 80079e6:	bfac      	ite	ge
 80079e8:	6023      	strge	r3, [r4, #0]
 80079ea:	6022      	strlt	r2, [r4, #0]
 80079ec:	4b9c      	ldr	r3, [pc, #624]	; (8007c60 <_dtoa_r+0x2e0>)
 80079ee:	9c03      	ldr	r4, [sp, #12]
 80079f0:	43a3      	bics	r3, r4
 80079f2:	d11a      	bne.n	8007a2a <_dtoa_r+0xaa>
 80079f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80079f6:	f242 730f 	movw	r3, #9999	; 0x270f
 80079fa:	6013      	str	r3, [r2, #0]
 80079fc:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8007a00:	ea53 0308 	orrs.w	r3, r3, r8
 8007a04:	f000 8512 	beq.w	800842c <_dtoa_r+0xaac>
 8007a08:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007a0a:	b953      	cbnz	r3, 8007a22 <_dtoa_r+0xa2>
 8007a0c:	4b95      	ldr	r3, [pc, #596]	; (8007c64 <_dtoa_r+0x2e4>)
 8007a0e:	e01f      	b.n	8007a50 <_dtoa_r+0xd0>
 8007a10:	4b95      	ldr	r3, [pc, #596]	; (8007c68 <_dtoa_r+0x2e8>)
 8007a12:	9300      	str	r3, [sp, #0]
 8007a14:	3308      	adds	r3, #8
 8007a16:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007a18:	6013      	str	r3, [r2, #0]
 8007a1a:	9800      	ldr	r0, [sp, #0]
 8007a1c:	b015      	add	sp, #84	; 0x54
 8007a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a22:	4b90      	ldr	r3, [pc, #576]	; (8007c64 <_dtoa_r+0x2e4>)
 8007a24:	9300      	str	r3, [sp, #0]
 8007a26:	3303      	adds	r3, #3
 8007a28:	e7f5      	b.n	8007a16 <_dtoa_r+0x96>
 8007a2a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007a2e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a36:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007a3a:	d10b      	bne.n	8007a54 <_dtoa_r+0xd4>
 8007a3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007a3e:	2301      	movs	r3, #1
 8007a40:	6013      	str	r3, [r2, #0]
 8007a42:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	f000 84ee 	beq.w	8008426 <_dtoa_r+0xaa6>
 8007a4a:	4888      	ldr	r0, [pc, #544]	; (8007c6c <_dtoa_r+0x2ec>)
 8007a4c:	6018      	str	r0, [r3, #0]
 8007a4e:	1e43      	subs	r3, r0, #1
 8007a50:	9300      	str	r3, [sp, #0]
 8007a52:	e7e2      	b.n	8007a1a <_dtoa_r+0x9a>
 8007a54:	a913      	add	r1, sp, #76	; 0x4c
 8007a56:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007a5a:	aa12      	add	r2, sp, #72	; 0x48
 8007a5c:	4630      	mov	r0, r6
 8007a5e:	f001 f84d 	bl	8008afc <__d2b>
 8007a62:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8007a66:	4605      	mov	r5, r0
 8007a68:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007a6a:	2900      	cmp	r1, #0
 8007a6c:	d047      	beq.n	8007afe <_dtoa_r+0x17e>
 8007a6e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007a70:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007a74:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007a78:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8007a7c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007a80:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8007a84:	2400      	movs	r4, #0
 8007a86:	ec43 2b16 	vmov	d6, r2, r3
 8007a8a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8007a8e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8007c40 <_dtoa_r+0x2c0>
 8007a92:	ee36 7b47 	vsub.f64	d7, d6, d7
 8007a96:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8007c48 <_dtoa_r+0x2c8>
 8007a9a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007a9e:	eeb0 7b46 	vmov.f64	d7, d6
 8007aa2:	ee06 1a90 	vmov	s13, r1
 8007aa6:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8007aaa:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8007c50 <_dtoa_r+0x2d0>
 8007aae:	eea5 7b06 	vfma.f64	d7, d5, d6
 8007ab2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8007ab6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8007aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007abe:	ee16 ba90 	vmov	fp, s13
 8007ac2:	9411      	str	r4, [sp, #68]	; 0x44
 8007ac4:	d508      	bpl.n	8007ad8 <_dtoa_r+0x158>
 8007ac6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8007aca:	eeb4 6b47 	vcmp.f64	d6, d7
 8007ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ad2:	bf18      	it	ne
 8007ad4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8007ad8:	f1bb 0f16 	cmp.w	fp, #22
 8007adc:	d832      	bhi.n	8007b44 <_dtoa_r+0x1c4>
 8007ade:	4b64      	ldr	r3, [pc, #400]	; (8007c70 <_dtoa_r+0x2f0>)
 8007ae0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007ae4:	ed93 7b00 	vldr	d7, [r3]
 8007ae8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8007aec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007af0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007af4:	d501      	bpl.n	8007afa <_dtoa_r+0x17a>
 8007af6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007afa:	2300      	movs	r3, #0
 8007afc:	e023      	b.n	8007b46 <_dtoa_r+0x1c6>
 8007afe:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007b00:	4401      	add	r1, r0
 8007b02:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8007b06:	2b20      	cmp	r3, #32
 8007b08:	bfc3      	ittte	gt
 8007b0a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007b0e:	fa04 f303 	lslgt.w	r3, r4, r3
 8007b12:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8007b16:	f1c3 0320 	rsble	r3, r3, #32
 8007b1a:	bfc6      	itte	gt
 8007b1c:	fa28 f804 	lsrgt.w	r8, r8, r4
 8007b20:	ea43 0308 	orrgt.w	r3, r3, r8
 8007b24:	fa08 f303 	lslle.w	r3, r8, r3
 8007b28:	ee07 3a90 	vmov	s15, r3
 8007b2c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007b30:	3901      	subs	r1, #1
 8007b32:	ed8d 7b00 	vstr	d7, [sp]
 8007b36:	9c01      	ldr	r4, [sp, #4]
 8007b38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b3c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8007b40:	2401      	movs	r4, #1
 8007b42:	e7a0      	b.n	8007a86 <_dtoa_r+0x106>
 8007b44:	2301      	movs	r3, #1
 8007b46:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b48:	1a43      	subs	r3, r0, r1
 8007b4a:	1e5a      	subs	r2, r3, #1
 8007b4c:	bf45      	ittet	mi
 8007b4e:	f1c3 0301 	rsbmi	r3, r3, #1
 8007b52:	9305      	strmi	r3, [sp, #20]
 8007b54:	2300      	movpl	r3, #0
 8007b56:	2300      	movmi	r3, #0
 8007b58:	9206      	str	r2, [sp, #24]
 8007b5a:	bf54      	ite	pl
 8007b5c:	9305      	strpl	r3, [sp, #20]
 8007b5e:	9306      	strmi	r3, [sp, #24]
 8007b60:	f1bb 0f00 	cmp.w	fp, #0
 8007b64:	db18      	blt.n	8007b98 <_dtoa_r+0x218>
 8007b66:	9b06      	ldr	r3, [sp, #24]
 8007b68:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8007b6c:	445b      	add	r3, fp
 8007b6e:	9306      	str	r3, [sp, #24]
 8007b70:	2300      	movs	r3, #0
 8007b72:	9a07      	ldr	r2, [sp, #28]
 8007b74:	2a09      	cmp	r2, #9
 8007b76:	d849      	bhi.n	8007c0c <_dtoa_r+0x28c>
 8007b78:	2a05      	cmp	r2, #5
 8007b7a:	bfc4      	itt	gt
 8007b7c:	3a04      	subgt	r2, #4
 8007b7e:	9207      	strgt	r2, [sp, #28]
 8007b80:	9a07      	ldr	r2, [sp, #28]
 8007b82:	f1a2 0202 	sub.w	r2, r2, #2
 8007b86:	bfcc      	ite	gt
 8007b88:	2400      	movgt	r4, #0
 8007b8a:	2401      	movle	r4, #1
 8007b8c:	2a03      	cmp	r2, #3
 8007b8e:	d848      	bhi.n	8007c22 <_dtoa_r+0x2a2>
 8007b90:	e8df f002 	tbb	[pc, r2]
 8007b94:	3a2c2e0b 	.word	0x3a2c2e0b
 8007b98:	9b05      	ldr	r3, [sp, #20]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	eba3 030b 	sub.w	r3, r3, fp
 8007ba0:	9305      	str	r3, [sp, #20]
 8007ba2:	920e      	str	r2, [sp, #56]	; 0x38
 8007ba4:	f1cb 0300 	rsb	r3, fp, #0
 8007ba8:	e7e3      	b.n	8007b72 <_dtoa_r+0x1f2>
 8007baa:	2200      	movs	r2, #0
 8007bac:	9208      	str	r2, [sp, #32]
 8007bae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bb0:	2a00      	cmp	r2, #0
 8007bb2:	dc39      	bgt.n	8007c28 <_dtoa_r+0x2a8>
 8007bb4:	f04f 0a01 	mov.w	sl, #1
 8007bb8:	46d1      	mov	r9, sl
 8007bba:	4652      	mov	r2, sl
 8007bbc:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8007bc0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8007bc2:	2100      	movs	r1, #0
 8007bc4:	6079      	str	r1, [r7, #4]
 8007bc6:	2004      	movs	r0, #4
 8007bc8:	f100 0c14 	add.w	ip, r0, #20
 8007bcc:	4594      	cmp	ip, r2
 8007bce:	6879      	ldr	r1, [r7, #4]
 8007bd0:	d92f      	bls.n	8007c32 <_dtoa_r+0x2b2>
 8007bd2:	4630      	mov	r0, r6
 8007bd4:	930c      	str	r3, [sp, #48]	; 0x30
 8007bd6:	f000 fc6f 	bl	80084b8 <_Balloc>
 8007bda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bdc:	9000      	str	r0, [sp, #0]
 8007bde:	4602      	mov	r2, r0
 8007be0:	2800      	cmp	r0, #0
 8007be2:	d149      	bne.n	8007c78 <_dtoa_r+0x2f8>
 8007be4:	4b23      	ldr	r3, [pc, #140]	; (8007c74 <_dtoa_r+0x2f4>)
 8007be6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007bea:	e6df      	b.n	80079ac <_dtoa_r+0x2c>
 8007bec:	2201      	movs	r2, #1
 8007bee:	e7dd      	b.n	8007bac <_dtoa_r+0x22c>
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	9208      	str	r2, [sp, #32]
 8007bf4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bf6:	eb0b 0a02 	add.w	sl, fp, r2
 8007bfa:	f10a 0901 	add.w	r9, sl, #1
 8007bfe:	464a      	mov	r2, r9
 8007c00:	2a01      	cmp	r2, #1
 8007c02:	bfb8      	it	lt
 8007c04:	2201      	movlt	r2, #1
 8007c06:	e7db      	b.n	8007bc0 <_dtoa_r+0x240>
 8007c08:	2201      	movs	r2, #1
 8007c0a:	e7f2      	b.n	8007bf2 <_dtoa_r+0x272>
 8007c0c:	2401      	movs	r4, #1
 8007c0e:	2200      	movs	r2, #0
 8007c10:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8007c14:	f04f 3aff 	mov.w	sl, #4294967295
 8007c18:	2100      	movs	r1, #0
 8007c1a:	46d1      	mov	r9, sl
 8007c1c:	2212      	movs	r2, #18
 8007c1e:	9109      	str	r1, [sp, #36]	; 0x24
 8007c20:	e7ce      	b.n	8007bc0 <_dtoa_r+0x240>
 8007c22:	2201      	movs	r2, #1
 8007c24:	9208      	str	r2, [sp, #32]
 8007c26:	e7f5      	b.n	8007c14 <_dtoa_r+0x294>
 8007c28:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8007c2c:	46d1      	mov	r9, sl
 8007c2e:	4652      	mov	r2, sl
 8007c30:	e7c6      	b.n	8007bc0 <_dtoa_r+0x240>
 8007c32:	3101      	adds	r1, #1
 8007c34:	6079      	str	r1, [r7, #4]
 8007c36:	0040      	lsls	r0, r0, #1
 8007c38:	e7c6      	b.n	8007bc8 <_dtoa_r+0x248>
 8007c3a:	bf00      	nop
 8007c3c:	f3af 8000 	nop.w
 8007c40:	636f4361 	.word	0x636f4361
 8007c44:	3fd287a7 	.word	0x3fd287a7
 8007c48:	8b60c8b3 	.word	0x8b60c8b3
 8007c4c:	3fc68a28 	.word	0x3fc68a28
 8007c50:	509f79fb 	.word	0x509f79fb
 8007c54:	3fd34413 	.word	0x3fd34413
 8007c58:	08009ea9 	.word	0x08009ea9
 8007c5c:	08009ec0 	.word	0x08009ec0
 8007c60:	7ff00000 	.word	0x7ff00000
 8007c64:	08009ea5 	.word	0x08009ea5
 8007c68:	08009e9c 	.word	0x08009e9c
 8007c6c:	08009e79 	.word	0x08009e79
 8007c70:	08009fb8 	.word	0x08009fb8
 8007c74:	08009f1f 	.word	0x08009f1f
 8007c78:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8007c7a:	9900      	ldr	r1, [sp, #0]
 8007c7c:	6011      	str	r1, [r2, #0]
 8007c7e:	f1b9 0f0e 	cmp.w	r9, #14
 8007c82:	d872      	bhi.n	8007d6a <_dtoa_r+0x3ea>
 8007c84:	2c00      	cmp	r4, #0
 8007c86:	d070      	beq.n	8007d6a <_dtoa_r+0x3ea>
 8007c88:	f1bb 0f00 	cmp.w	fp, #0
 8007c8c:	f340 80a6 	ble.w	8007ddc <_dtoa_r+0x45c>
 8007c90:	49ca      	ldr	r1, [pc, #808]	; (8007fbc <_dtoa_r+0x63c>)
 8007c92:	f00b 020f 	and.w	r2, fp, #15
 8007c96:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8007c9a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007c9e:	ed92 7b00 	vldr	d7, [r2]
 8007ca2:	ea4f 112b 	mov.w	r1, fp, asr #4
 8007ca6:	f000 808d 	beq.w	8007dc4 <_dtoa_r+0x444>
 8007caa:	4ac5      	ldr	r2, [pc, #788]	; (8007fc0 <_dtoa_r+0x640>)
 8007cac:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8007cb0:	ed92 6b08 	vldr	d6, [r2, #32]
 8007cb4:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8007cb8:	ed8d 6b02 	vstr	d6, [sp, #8]
 8007cbc:	f001 010f 	and.w	r1, r1, #15
 8007cc0:	2203      	movs	r2, #3
 8007cc2:	48bf      	ldr	r0, [pc, #764]	; (8007fc0 <_dtoa_r+0x640>)
 8007cc4:	2900      	cmp	r1, #0
 8007cc6:	d17f      	bne.n	8007dc8 <_dtoa_r+0x448>
 8007cc8:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007ccc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007cd0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007cd4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007cd6:	2900      	cmp	r1, #0
 8007cd8:	f000 80b2 	beq.w	8007e40 <_dtoa_r+0x4c0>
 8007cdc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8007ce0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007ce4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cec:	f140 80a8 	bpl.w	8007e40 <_dtoa_r+0x4c0>
 8007cf0:	f1b9 0f00 	cmp.w	r9, #0
 8007cf4:	f000 80a4 	beq.w	8007e40 <_dtoa_r+0x4c0>
 8007cf8:	f1ba 0f00 	cmp.w	sl, #0
 8007cfc:	dd31      	ble.n	8007d62 <_dtoa_r+0x3e2>
 8007cfe:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8007d02:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007d06:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007d0a:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007d0e:	3201      	adds	r2, #1
 8007d10:	4650      	mov	r0, sl
 8007d12:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007d16:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8007d1a:	ee07 2a90 	vmov	s15, r2
 8007d1e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007d22:	eea7 5b06 	vfma.f64	d5, d7, d6
 8007d26:	ed8d 5b02 	vstr	d5, [sp, #8]
 8007d2a:	9c03      	ldr	r4, [sp, #12]
 8007d2c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8007d30:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8007d34:	2800      	cmp	r0, #0
 8007d36:	f040 8086 	bne.w	8007e46 <_dtoa_r+0x4c6>
 8007d3a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007d3e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8007d42:	ec42 1b17 	vmov	d7, r1, r2
 8007d46:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d4e:	f300 8272 	bgt.w	8008236 <_dtoa_r+0x8b6>
 8007d52:	eeb1 7b47 	vneg.f64	d7, d7
 8007d56:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007d5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d5e:	f100 8267 	bmi.w	8008230 <_dtoa_r+0x8b0>
 8007d62:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8007d66:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8007d6a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007d6c:	2a00      	cmp	r2, #0
 8007d6e:	f2c0 8129 	blt.w	8007fc4 <_dtoa_r+0x644>
 8007d72:	f1bb 0f0e 	cmp.w	fp, #14
 8007d76:	f300 8125 	bgt.w	8007fc4 <_dtoa_r+0x644>
 8007d7a:	4b90      	ldr	r3, [pc, #576]	; (8007fbc <_dtoa_r+0x63c>)
 8007d7c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007d80:	ed93 6b00 	vldr	d6, [r3]
 8007d84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	f280 80c3 	bge.w	8007f12 <_dtoa_r+0x592>
 8007d8c:	f1b9 0f00 	cmp.w	r9, #0
 8007d90:	f300 80bf 	bgt.w	8007f12 <_dtoa_r+0x592>
 8007d94:	f040 824c 	bne.w	8008230 <_dtoa_r+0x8b0>
 8007d98:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007d9c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8007da0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007da4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dac:	464c      	mov	r4, r9
 8007dae:	464f      	mov	r7, r9
 8007db0:	f280 8222 	bge.w	80081f8 <_dtoa_r+0x878>
 8007db4:	f8dd 8000 	ldr.w	r8, [sp]
 8007db8:	2331      	movs	r3, #49	; 0x31
 8007dba:	f808 3b01 	strb.w	r3, [r8], #1
 8007dbe:	f10b 0b01 	add.w	fp, fp, #1
 8007dc2:	e21e      	b.n	8008202 <_dtoa_r+0x882>
 8007dc4:	2202      	movs	r2, #2
 8007dc6:	e77c      	b.n	8007cc2 <_dtoa_r+0x342>
 8007dc8:	07cc      	lsls	r4, r1, #31
 8007dca:	d504      	bpl.n	8007dd6 <_dtoa_r+0x456>
 8007dcc:	ed90 6b00 	vldr	d6, [r0]
 8007dd0:	3201      	adds	r2, #1
 8007dd2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007dd6:	1049      	asrs	r1, r1, #1
 8007dd8:	3008      	adds	r0, #8
 8007dda:	e773      	b.n	8007cc4 <_dtoa_r+0x344>
 8007ddc:	d02e      	beq.n	8007e3c <_dtoa_r+0x4bc>
 8007dde:	f1cb 0100 	rsb	r1, fp, #0
 8007de2:	4a76      	ldr	r2, [pc, #472]	; (8007fbc <_dtoa_r+0x63c>)
 8007de4:	f001 000f 	and.w	r0, r1, #15
 8007de8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007dec:	ed92 7b00 	vldr	d7, [r2]
 8007df0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8007df4:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007df8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8007dfc:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8007e00:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8007e04:	486e      	ldr	r0, [pc, #440]	; (8007fc0 <_dtoa_r+0x640>)
 8007e06:	1109      	asrs	r1, r1, #4
 8007e08:	2400      	movs	r4, #0
 8007e0a:	2202      	movs	r2, #2
 8007e0c:	b939      	cbnz	r1, 8007e1e <_dtoa_r+0x49e>
 8007e0e:	2c00      	cmp	r4, #0
 8007e10:	f43f af60 	beq.w	8007cd4 <_dtoa_r+0x354>
 8007e14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e1c:	e75a      	b.n	8007cd4 <_dtoa_r+0x354>
 8007e1e:	07cf      	lsls	r7, r1, #31
 8007e20:	d509      	bpl.n	8007e36 <_dtoa_r+0x4b6>
 8007e22:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8007e26:	ed90 7b00 	vldr	d7, [r0]
 8007e2a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007e2e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8007e32:	3201      	adds	r2, #1
 8007e34:	2401      	movs	r4, #1
 8007e36:	1049      	asrs	r1, r1, #1
 8007e38:	3008      	adds	r0, #8
 8007e3a:	e7e7      	b.n	8007e0c <_dtoa_r+0x48c>
 8007e3c:	2202      	movs	r2, #2
 8007e3e:	e749      	b.n	8007cd4 <_dtoa_r+0x354>
 8007e40:	465f      	mov	r7, fp
 8007e42:	4648      	mov	r0, r9
 8007e44:	e765      	b.n	8007d12 <_dtoa_r+0x392>
 8007e46:	ec42 1b17 	vmov	d7, r1, r2
 8007e4a:	4a5c      	ldr	r2, [pc, #368]	; (8007fbc <_dtoa_r+0x63c>)
 8007e4c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007e50:	ed12 4b02 	vldr	d4, [r2, #-8]
 8007e54:	9a00      	ldr	r2, [sp, #0]
 8007e56:	1814      	adds	r4, r2, r0
 8007e58:	9a08      	ldr	r2, [sp, #32]
 8007e5a:	b352      	cbz	r2, 8007eb2 <_dtoa_r+0x532>
 8007e5c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8007e60:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8007e64:	f8dd 8000 	ldr.w	r8, [sp]
 8007e68:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007e6c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8007e70:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007e74:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007e78:	ee14 2a90 	vmov	r2, s9
 8007e7c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007e80:	3230      	adds	r2, #48	; 0x30
 8007e82:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007e86:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e8e:	f808 2b01 	strb.w	r2, [r8], #1
 8007e92:	d439      	bmi.n	8007f08 <_dtoa_r+0x588>
 8007e94:	ee32 5b46 	vsub.f64	d5, d2, d6
 8007e98:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8007e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ea0:	d472      	bmi.n	8007f88 <_dtoa_r+0x608>
 8007ea2:	45a0      	cmp	r8, r4
 8007ea4:	f43f af5d 	beq.w	8007d62 <_dtoa_r+0x3e2>
 8007ea8:	ee27 7b03 	vmul.f64	d7, d7, d3
 8007eac:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007eb0:	e7e0      	b.n	8007e74 <_dtoa_r+0x4f4>
 8007eb2:	f8dd 8000 	ldr.w	r8, [sp]
 8007eb6:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007eba:	4621      	mov	r1, r4
 8007ebc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8007ec0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007ec4:	ee14 2a90 	vmov	r2, s9
 8007ec8:	3230      	adds	r2, #48	; 0x30
 8007eca:	f808 2b01 	strb.w	r2, [r8], #1
 8007ece:	45a0      	cmp	r8, r4
 8007ed0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007ed4:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007ed8:	d118      	bne.n	8007f0c <_dtoa_r+0x58c>
 8007eda:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8007ede:	ee37 4b05 	vadd.f64	d4, d7, d5
 8007ee2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8007ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007eea:	dc4d      	bgt.n	8007f88 <_dtoa_r+0x608>
 8007eec:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007ef0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ef8:	f57f af33 	bpl.w	8007d62 <_dtoa_r+0x3e2>
 8007efc:	4688      	mov	r8, r1
 8007efe:	3901      	subs	r1, #1
 8007f00:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8007f04:	2b30      	cmp	r3, #48	; 0x30
 8007f06:	d0f9      	beq.n	8007efc <_dtoa_r+0x57c>
 8007f08:	46bb      	mov	fp, r7
 8007f0a:	e02a      	b.n	8007f62 <_dtoa_r+0x5e2>
 8007f0c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007f10:	e7d6      	b.n	8007ec0 <_dtoa_r+0x540>
 8007f12:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007f16:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8007f1a:	f8dd 8000 	ldr.w	r8, [sp]
 8007f1e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8007f22:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8007f26:	ee15 3a10 	vmov	r3, s10
 8007f2a:	3330      	adds	r3, #48	; 0x30
 8007f2c:	f808 3b01 	strb.w	r3, [r8], #1
 8007f30:	9b00      	ldr	r3, [sp, #0]
 8007f32:	eba8 0303 	sub.w	r3, r8, r3
 8007f36:	4599      	cmp	r9, r3
 8007f38:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007f3c:	eea3 7b46 	vfms.f64	d7, d3, d6
 8007f40:	d133      	bne.n	8007faa <_dtoa_r+0x62a>
 8007f42:	ee37 7b07 	vadd.f64	d7, d7, d7
 8007f46:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f4e:	dc1a      	bgt.n	8007f86 <_dtoa_r+0x606>
 8007f50:	eeb4 7b46 	vcmp.f64	d7, d6
 8007f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f58:	d103      	bne.n	8007f62 <_dtoa_r+0x5e2>
 8007f5a:	ee15 3a10 	vmov	r3, s10
 8007f5e:	07d9      	lsls	r1, r3, #31
 8007f60:	d411      	bmi.n	8007f86 <_dtoa_r+0x606>
 8007f62:	4629      	mov	r1, r5
 8007f64:	4630      	mov	r0, r6
 8007f66:	f000 fae7 	bl	8008538 <_Bfree>
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007f6e:	f888 3000 	strb.w	r3, [r8]
 8007f72:	f10b 0301 	add.w	r3, fp, #1
 8007f76:	6013      	str	r3, [r2, #0]
 8007f78:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	f43f ad4d 	beq.w	8007a1a <_dtoa_r+0x9a>
 8007f80:	f8c3 8000 	str.w	r8, [r3]
 8007f84:	e549      	b.n	8007a1a <_dtoa_r+0x9a>
 8007f86:	465f      	mov	r7, fp
 8007f88:	4643      	mov	r3, r8
 8007f8a:	4698      	mov	r8, r3
 8007f8c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f90:	2a39      	cmp	r2, #57	; 0x39
 8007f92:	d106      	bne.n	8007fa2 <_dtoa_r+0x622>
 8007f94:	9a00      	ldr	r2, [sp, #0]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d1f7      	bne.n	8007f8a <_dtoa_r+0x60a>
 8007f9a:	9900      	ldr	r1, [sp, #0]
 8007f9c:	2230      	movs	r2, #48	; 0x30
 8007f9e:	3701      	adds	r7, #1
 8007fa0:	700a      	strb	r2, [r1, #0]
 8007fa2:	781a      	ldrb	r2, [r3, #0]
 8007fa4:	3201      	adds	r2, #1
 8007fa6:	701a      	strb	r2, [r3, #0]
 8007fa8:	e7ae      	b.n	8007f08 <_dtoa_r+0x588>
 8007faa:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007fae:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fb6:	d1b2      	bne.n	8007f1e <_dtoa_r+0x59e>
 8007fb8:	e7d3      	b.n	8007f62 <_dtoa_r+0x5e2>
 8007fba:	bf00      	nop
 8007fbc:	08009fb8 	.word	0x08009fb8
 8007fc0:	08009f90 	.word	0x08009f90
 8007fc4:	9908      	ldr	r1, [sp, #32]
 8007fc6:	2900      	cmp	r1, #0
 8007fc8:	f000 80d1 	beq.w	800816e <_dtoa_r+0x7ee>
 8007fcc:	9907      	ldr	r1, [sp, #28]
 8007fce:	2901      	cmp	r1, #1
 8007fd0:	f300 80b4 	bgt.w	800813c <_dtoa_r+0x7bc>
 8007fd4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007fd6:	2900      	cmp	r1, #0
 8007fd8:	f000 80ac 	beq.w	8008134 <_dtoa_r+0x7b4>
 8007fdc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007fe0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8007fe4:	461c      	mov	r4, r3
 8007fe6:	930a      	str	r3, [sp, #40]	; 0x28
 8007fe8:	9b05      	ldr	r3, [sp, #20]
 8007fea:	4413      	add	r3, r2
 8007fec:	9305      	str	r3, [sp, #20]
 8007fee:	9b06      	ldr	r3, [sp, #24]
 8007ff0:	2101      	movs	r1, #1
 8007ff2:	4413      	add	r3, r2
 8007ff4:	4630      	mov	r0, r6
 8007ff6:	9306      	str	r3, [sp, #24]
 8007ff8:	f000 fb5a 	bl	80086b0 <__i2b>
 8007ffc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ffe:	4607      	mov	r7, r0
 8008000:	f1b8 0f00 	cmp.w	r8, #0
 8008004:	dd0d      	ble.n	8008022 <_dtoa_r+0x6a2>
 8008006:	9a06      	ldr	r2, [sp, #24]
 8008008:	2a00      	cmp	r2, #0
 800800a:	dd0a      	ble.n	8008022 <_dtoa_r+0x6a2>
 800800c:	4542      	cmp	r2, r8
 800800e:	9905      	ldr	r1, [sp, #20]
 8008010:	bfa8      	it	ge
 8008012:	4642      	movge	r2, r8
 8008014:	1a89      	subs	r1, r1, r2
 8008016:	9105      	str	r1, [sp, #20]
 8008018:	9906      	ldr	r1, [sp, #24]
 800801a:	eba8 0802 	sub.w	r8, r8, r2
 800801e:	1a8a      	subs	r2, r1, r2
 8008020:	9206      	str	r2, [sp, #24]
 8008022:	b303      	cbz	r3, 8008066 <_dtoa_r+0x6e6>
 8008024:	9a08      	ldr	r2, [sp, #32]
 8008026:	2a00      	cmp	r2, #0
 8008028:	f000 80a6 	beq.w	8008178 <_dtoa_r+0x7f8>
 800802c:	2c00      	cmp	r4, #0
 800802e:	dd13      	ble.n	8008058 <_dtoa_r+0x6d8>
 8008030:	4639      	mov	r1, r7
 8008032:	4622      	mov	r2, r4
 8008034:	4630      	mov	r0, r6
 8008036:	930c      	str	r3, [sp, #48]	; 0x30
 8008038:	f000 fbf6 	bl	8008828 <__pow5mult>
 800803c:	462a      	mov	r2, r5
 800803e:	4601      	mov	r1, r0
 8008040:	4607      	mov	r7, r0
 8008042:	4630      	mov	r0, r6
 8008044:	f000 fb4a 	bl	80086dc <__multiply>
 8008048:	4629      	mov	r1, r5
 800804a:	900a      	str	r0, [sp, #40]	; 0x28
 800804c:	4630      	mov	r0, r6
 800804e:	f000 fa73 	bl	8008538 <_Bfree>
 8008052:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008054:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008056:	4615      	mov	r5, r2
 8008058:	1b1a      	subs	r2, r3, r4
 800805a:	d004      	beq.n	8008066 <_dtoa_r+0x6e6>
 800805c:	4629      	mov	r1, r5
 800805e:	4630      	mov	r0, r6
 8008060:	f000 fbe2 	bl	8008828 <__pow5mult>
 8008064:	4605      	mov	r5, r0
 8008066:	2101      	movs	r1, #1
 8008068:	4630      	mov	r0, r6
 800806a:	f000 fb21 	bl	80086b0 <__i2b>
 800806e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008070:	2b00      	cmp	r3, #0
 8008072:	4604      	mov	r4, r0
 8008074:	f340 8082 	ble.w	800817c <_dtoa_r+0x7fc>
 8008078:	461a      	mov	r2, r3
 800807a:	4601      	mov	r1, r0
 800807c:	4630      	mov	r0, r6
 800807e:	f000 fbd3 	bl	8008828 <__pow5mult>
 8008082:	9b07      	ldr	r3, [sp, #28]
 8008084:	2b01      	cmp	r3, #1
 8008086:	4604      	mov	r4, r0
 8008088:	dd7b      	ble.n	8008182 <_dtoa_r+0x802>
 800808a:	2300      	movs	r3, #0
 800808c:	930a      	str	r3, [sp, #40]	; 0x28
 800808e:	6922      	ldr	r2, [r4, #16]
 8008090:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008094:	6910      	ldr	r0, [r2, #16]
 8008096:	f000 fabb 	bl	8008610 <__hi0bits>
 800809a:	f1c0 0020 	rsb	r0, r0, #32
 800809e:	9b06      	ldr	r3, [sp, #24]
 80080a0:	4418      	add	r0, r3
 80080a2:	f010 001f 	ands.w	r0, r0, #31
 80080a6:	f000 808d 	beq.w	80081c4 <_dtoa_r+0x844>
 80080aa:	f1c0 0220 	rsb	r2, r0, #32
 80080ae:	2a04      	cmp	r2, #4
 80080b0:	f340 8086 	ble.w	80081c0 <_dtoa_r+0x840>
 80080b4:	f1c0 001c 	rsb	r0, r0, #28
 80080b8:	9b05      	ldr	r3, [sp, #20]
 80080ba:	4403      	add	r3, r0
 80080bc:	9305      	str	r3, [sp, #20]
 80080be:	9b06      	ldr	r3, [sp, #24]
 80080c0:	4403      	add	r3, r0
 80080c2:	4480      	add	r8, r0
 80080c4:	9306      	str	r3, [sp, #24]
 80080c6:	9b05      	ldr	r3, [sp, #20]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	dd05      	ble.n	80080d8 <_dtoa_r+0x758>
 80080cc:	4629      	mov	r1, r5
 80080ce:	461a      	mov	r2, r3
 80080d0:	4630      	mov	r0, r6
 80080d2:	f000 fc03 	bl	80088dc <__lshift>
 80080d6:	4605      	mov	r5, r0
 80080d8:	9b06      	ldr	r3, [sp, #24]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	dd05      	ble.n	80080ea <_dtoa_r+0x76a>
 80080de:	4621      	mov	r1, r4
 80080e0:	461a      	mov	r2, r3
 80080e2:	4630      	mov	r0, r6
 80080e4:	f000 fbfa 	bl	80088dc <__lshift>
 80080e8:	4604      	mov	r4, r0
 80080ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d06b      	beq.n	80081c8 <_dtoa_r+0x848>
 80080f0:	4621      	mov	r1, r4
 80080f2:	4628      	mov	r0, r5
 80080f4:	f000 fc5e 	bl	80089b4 <__mcmp>
 80080f8:	2800      	cmp	r0, #0
 80080fa:	da65      	bge.n	80081c8 <_dtoa_r+0x848>
 80080fc:	2300      	movs	r3, #0
 80080fe:	4629      	mov	r1, r5
 8008100:	220a      	movs	r2, #10
 8008102:	4630      	mov	r0, r6
 8008104:	f000 fa3a 	bl	800857c <__multadd>
 8008108:	9b08      	ldr	r3, [sp, #32]
 800810a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800810e:	4605      	mov	r5, r0
 8008110:	2b00      	cmp	r3, #0
 8008112:	f000 8192 	beq.w	800843a <_dtoa_r+0xaba>
 8008116:	4639      	mov	r1, r7
 8008118:	2300      	movs	r3, #0
 800811a:	220a      	movs	r2, #10
 800811c:	4630      	mov	r0, r6
 800811e:	f000 fa2d 	bl	800857c <__multadd>
 8008122:	f1ba 0f00 	cmp.w	sl, #0
 8008126:	4607      	mov	r7, r0
 8008128:	f300 808e 	bgt.w	8008248 <_dtoa_r+0x8c8>
 800812c:	9b07      	ldr	r3, [sp, #28]
 800812e:	2b02      	cmp	r3, #2
 8008130:	dc51      	bgt.n	80081d6 <_dtoa_r+0x856>
 8008132:	e089      	b.n	8008248 <_dtoa_r+0x8c8>
 8008134:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008136:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800813a:	e751      	b.n	8007fe0 <_dtoa_r+0x660>
 800813c:	f109 34ff 	add.w	r4, r9, #4294967295
 8008140:	42a3      	cmp	r3, r4
 8008142:	bfbf      	itttt	lt
 8008144:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8008146:	1ae3      	sublt	r3, r4, r3
 8008148:	18d2      	addlt	r2, r2, r3
 800814a:	4613      	movlt	r3, r2
 800814c:	bfb7      	itett	lt
 800814e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008150:	1b1c      	subge	r4, r3, r4
 8008152:	4623      	movlt	r3, r4
 8008154:	2400      	movlt	r4, #0
 8008156:	f1b9 0f00 	cmp.w	r9, #0
 800815a:	bfb5      	itete	lt
 800815c:	9a05      	ldrlt	r2, [sp, #20]
 800815e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8008162:	eba2 0809 	sublt.w	r8, r2, r9
 8008166:	464a      	movge	r2, r9
 8008168:	bfb8      	it	lt
 800816a:	2200      	movlt	r2, #0
 800816c:	e73b      	b.n	8007fe6 <_dtoa_r+0x666>
 800816e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008172:	9f08      	ldr	r7, [sp, #32]
 8008174:	461c      	mov	r4, r3
 8008176:	e743      	b.n	8008000 <_dtoa_r+0x680>
 8008178:	461a      	mov	r2, r3
 800817a:	e76f      	b.n	800805c <_dtoa_r+0x6dc>
 800817c:	9b07      	ldr	r3, [sp, #28]
 800817e:	2b01      	cmp	r3, #1
 8008180:	dc18      	bgt.n	80081b4 <_dtoa_r+0x834>
 8008182:	9b02      	ldr	r3, [sp, #8]
 8008184:	b9b3      	cbnz	r3, 80081b4 <_dtoa_r+0x834>
 8008186:	9b03      	ldr	r3, [sp, #12]
 8008188:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800818c:	b9a2      	cbnz	r2, 80081b8 <_dtoa_r+0x838>
 800818e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008192:	0d12      	lsrs	r2, r2, #20
 8008194:	0512      	lsls	r2, r2, #20
 8008196:	b18a      	cbz	r2, 80081bc <_dtoa_r+0x83c>
 8008198:	9b05      	ldr	r3, [sp, #20]
 800819a:	3301      	adds	r3, #1
 800819c:	9305      	str	r3, [sp, #20]
 800819e:	9b06      	ldr	r3, [sp, #24]
 80081a0:	3301      	adds	r3, #1
 80081a2:	9306      	str	r3, [sp, #24]
 80081a4:	2301      	movs	r3, #1
 80081a6:	930a      	str	r3, [sp, #40]	; 0x28
 80081a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	f47f af6f 	bne.w	800808e <_dtoa_r+0x70e>
 80081b0:	2001      	movs	r0, #1
 80081b2:	e774      	b.n	800809e <_dtoa_r+0x71e>
 80081b4:	2300      	movs	r3, #0
 80081b6:	e7f6      	b.n	80081a6 <_dtoa_r+0x826>
 80081b8:	9b02      	ldr	r3, [sp, #8]
 80081ba:	e7f4      	b.n	80081a6 <_dtoa_r+0x826>
 80081bc:	920a      	str	r2, [sp, #40]	; 0x28
 80081be:	e7f3      	b.n	80081a8 <_dtoa_r+0x828>
 80081c0:	d081      	beq.n	80080c6 <_dtoa_r+0x746>
 80081c2:	4610      	mov	r0, r2
 80081c4:	301c      	adds	r0, #28
 80081c6:	e777      	b.n	80080b8 <_dtoa_r+0x738>
 80081c8:	f1b9 0f00 	cmp.w	r9, #0
 80081cc:	dc37      	bgt.n	800823e <_dtoa_r+0x8be>
 80081ce:	9b07      	ldr	r3, [sp, #28]
 80081d0:	2b02      	cmp	r3, #2
 80081d2:	dd34      	ble.n	800823e <_dtoa_r+0x8be>
 80081d4:	46ca      	mov	sl, r9
 80081d6:	f1ba 0f00 	cmp.w	sl, #0
 80081da:	d10d      	bne.n	80081f8 <_dtoa_r+0x878>
 80081dc:	4621      	mov	r1, r4
 80081de:	4653      	mov	r3, sl
 80081e0:	2205      	movs	r2, #5
 80081e2:	4630      	mov	r0, r6
 80081e4:	f000 f9ca 	bl	800857c <__multadd>
 80081e8:	4601      	mov	r1, r0
 80081ea:	4604      	mov	r4, r0
 80081ec:	4628      	mov	r0, r5
 80081ee:	f000 fbe1 	bl	80089b4 <__mcmp>
 80081f2:	2800      	cmp	r0, #0
 80081f4:	f73f adde 	bgt.w	8007db4 <_dtoa_r+0x434>
 80081f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081fa:	f8dd 8000 	ldr.w	r8, [sp]
 80081fe:	ea6f 0b03 	mvn.w	fp, r3
 8008202:	f04f 0900 	mov.w	r9, #0
 8008206:	4621      	mov	r1, r4
 8008208:	4630      	mov	r0, r6
 800820a:	f000 f995 	bl	8008538 <_Bfree>
 800820e:	2f00      	cmp	r7, #0
 8008210:	f43f aea7 	beq.w	8007f62 <_dtoa_r+0x5e2>
 8008214:	f1b9 0f00 	cmp.w	r9, #0
 8008218:	d005      	beq.n	8008226 <_dtoa_r+0x8a6>
 800821a:	45b9      	cmp	r9, r7
 800821c:	d003      	beq.n	8008226 <_dtoa_r+0x8a6>
 800821e:	4649      	mov	r1, r9
 8008220:	4630      	mov	r0, r6
 8008222:	f000 f989 	bl	8008538 <_Bfree>
 8008226:	4639      	mov	r1, r7
 8008228:	4630      	mov	r0, r6
 800822a:	f000 f985 	bl	8008538 <_Bfree>
 800822e:	e698      	b.n	8007f62 <_dtoa_r+0x5e2>
 8008230:	2400      	movs	r4, #0
 8008232:	4627      	mov	r7, r4
 8008234:	e7e0      	b.n	80081f8 <_dtoa_r+0x878>
 8008236:	46bb      	mov	fp, r7
 8008238:	4604      	mov	r4, r0
 800823a:	4607      	mov	r7, r0
 800823c:	e5ba      	b.n	8007db4 <_dtoa_r+0x434>
 800823e:	9b08      	ldr	r3, [sp, #32]
 8008240:	46ca      	mov	sl, r9
 8008242:	2b00      	cmp	r3, #0
 8008244:	f000 8100 	beq.w	8008448 <_dtoa_r+0xac8>
 8008248:	f1b8 0f00 	cmp.w	r8, #0
 800824c:	dd05      	ble.n	800825a <_dtoa_r+0x8da>
 800824e:	4639      	mov	r1, r7
 8008250:	4642      	mov	r2, r8
 8008252:	4630      	mov	r0, r6
 8008254:	f000 fb42 	bl	80088dc <__lshift>
 8008258:	4607      	mov	r7, r0
 800825a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800825c:	2b00      	cmp	r3, #0
 800825e:	d05d      	beq.n	800831c <_dtoa_r+0x99c>
 8008260:	6879      	ldr	r1, [r7, #4]
 8008262:	4630      	mov	r0, r6
 8008264:	f000 f928 	bl	80084b8 <_Balloc>
 8008268:	4680      	mov	r8, r0
 800826a:	b928      	cbnz	r0, 8008278 <_dtoa_r+0x8f8>
 800826c:	4b82      	ldr	r3, [pc, #520]	; (8008478 <_dtoa_r+0xaf8>)
 800826e:	4602      	mov	r2, r0
 8008270:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008274:	f7ff bb9a 	b.w	80079ac <_dtoa_r+0x2c>
 8008278:	693a      	ldr	r2, [r7, #16]
 800827a:	3202      	adds	r2, #2
 800827c:	0092      	lsls	r2, r2, #2
 800827e:	f107 010c 	add.w	r1, r7, #12
 8008282:	300c      	adds	r0, #12
 8008284:	f000 f90a 	bl	800849c <memcpy>
 8008288:	2201      	movs	r2, #1
 800828a:	4641      	mov	r1, r8
 800828c:	4630      	mov	r0, r6
 800828e:	f000 fb25 	bl	80088dc <__lshift>
 8008292:	9b00      	ldr	r3, [sp, #0]
 8008294:	3301      	adds	r3, #1
 8008296:	9305      	str	r3, [sp, #20]
 8008298:	9b00      	ldr	r3, [sp, #0]
 800829a:	4453      	add	r3, sl
 800829c:	9309      	str	r3, [sp, #36]	; 0x24
 800829e:	9b02      	ldr	r3, [sp, #8]
 80082a0:	f003 0301 	and.w	r3, r3, #1
 80082a4:	46b9      	mov	r9, r7
 80082a6:	9308      	str	r3, [sp, #32]
 80082a8:	4607      	mov	r7, r0
 80082aa:	9b05      	ldr	r3, [sp, #20]
 80082ac:	4621      	mov	r1, r4
 80082ae:	3b01      	subs	r3, #1
 80082b0:	4628      	mov	r0, r5
 80082b2:	9302      	str	r3, [sp, #8]
 80082b4:	f7ff fad6 	bl	8007864 <quorem>
 80082b8:	4603      	mov	r3, r0
 80082ba:	3330      	adds	r3, #48	; 0x30
 80082bc:	9006      	str	r0, [sp, #24]
 80082be:	4649      	mov	r1, r9
 80082c0:	4628      	mov	r0, r5
 80082c2:	930a      	str	r3, [sp, #40]	; 0x28
 80082c4:	f000 fb76 	bl	80089b4 <__mcmp>
 80082c8:	463a      	mov	r2, r7
 80082ca:	4682      	mov	sl, r0
 80082cc:	4621      	mov	r1, r4
 80082ce:	4630      	mov	r0, r6
 80082d0:	f000 fb8c 	bl	80089ec <__mdiff>
 80082d4:	68c2      	ldr	r2, [r0, #12]
 80082d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082d8:	4680      	mov	r8, r0
 80082da:	bb0a      	cbnz	r2, 8008320 <_dtoa_r+0x9a0>
 80082dc:	4601      	mov	r1, r0
 80082de:	4628      	mov	r0, r5
 80082e0:	f000 fb68 	bl	80089b4 <__mcmp>
 80082e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082e6:	4602      	mov	r2, r0
 80082e8:	4641      	mov	r1, r8
 80082ea:	4630      	mov	r0, r6
 80082ec:	920e      	str	r2, [sp, #56]	; 0x38
 80082ee:	930a      	str	r3, [sp, #40]	; 0x28
 80082f0:	f000 f922 	bl	8008538 <_Bfree>
 80082f4:	9b07      	ldr	r3, [sp, #28]
 80082f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80082f8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80082fc:	ea43 0102 	orr.w	r1, r3, r2
 8008300:	9b08      	ldr	r3, [sp, #32]
 8008302:	430b      	orrs	r3, r1
 8008304:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008306:	d10d      	bne.n	8008324 <_dtoa_r+0x9a4>
 8008308:	2b39      	cmp	r3, #57	; 0x39
 800830a:	d029      	beq.n	8008360 <_dtoa_r+0x9e0>
 800830c:	f1ba 0f00 	cmp.w	sl, #0
 8008310:	dd01      	ble.n	8008316 <_dtoa_r+0x996>
 8008312:	9b06      	ldr	r3, [sp, #24]
 8008314:	3331      	adds	r3, #49	; 0x31
 8008316:	9a02      	ldr	r2, [sp, #8]
 8008318:	7013      	strb	r3, [r2, #0]
 800831a:	e774      	b.n	8008206 <_dtoa_r+0x886>
 800831c:	4638      	mov	r0, r7
 800831e:	e7b8      	b.n	8008292 <_dtoa_r+0x912>
 8008320:	2201      	movs	r2, #1
 8008322:	e7e1      	b.n	80082e8 <_dtoa_r+0x968>
 8008324:	f1ba 0f00 	cmp.w	sl, #0
 8008328:	db06      	blt.n	8008338 <_dtoa_r+0x9b8>
 800832a:	9907      	ldr	r1, [sp, #28]
 800832c:	ea41 0a0a 	orr.w	sl, r1, sl
 8008330:	9908      	ldr	r1, [sp, #32]
 8008332:	ea5a 0101 	orrs.w	r1, sl, r1
 8008336:	d120      	bne.n	800837a <_dtoa_r+0x9fa>
 8008338:	2a00      	cmp	r2, #0
 800833a:	ddec      	ble.n	8008316 <_dtoa_r+0x996>
 800833c:	4629      	mov	r1, r5
 800833e:	2201      	movs	r2, #1
 8008340:	4630      	mov	r0, r6
 8008342:	9305      	str	r3, [sp, #20]
 8008344:	f000 faca 	bl	80088dc <__lshift>
 8008348:	4621      	mov	r1, r4
 800834a:	4605      	mov	r5, r0
 800834c:	f000 fb32 	bl	80089b4 <__mcmp>
 8008350:	2800      	cmp	r0, #0
 8008352:	9b05      	ldr	r3, [sp, #20]
 8008354:	dc02      	bgt.n	800835c <_dtoa_r+0x9dc>
 8008356:	d1de      	bne.n	8008316 <_dtoa_r+0x996>
 8008358:	07da      	lsls	r2, r3, #31
 800835a:	d5dc      	bpl.n	8008316 <_dtoa_r+0x996>
 800835c:	2b39      	cmp	r3, #57	; 0x39
 800835e:	d1d8      	bne.n	8008312 <_dtoa_r+0x992>
 8008360:	9a02      	ldr	r2, [sp, #8]
 8008362:	2339      	movs	r3, #57	; 0x39
 8008364:	7013      	strb	r3, [r2, #0]
 8008366:	4643      	mov	r3, r8
 8008368:	4698      	mov	r8, r3
 800836a:	3b01      	subs	r3, #1
 800836c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8008370:	2a39      	cmp	r2, #57	; 0x39
 8008372:	d051      	beq.n	8008418 <_dtoa_r+0xa98>
 8008374:	3201      	adds	r2, #1
 8008376:	701a      	strb	r2, [r3, #0]
 8008378:	e745      	b.n	8008206 <_dtoa_r+0x886>
 800837a:	2a00      	cmp	r2, #0
 800837c:	dd03      	ble.n	8008386 <_dtoa_r+0xa06>
 800837e:	2b39      	cmp	r3, #57	; 0x39
 8008380:	d0ee      	beq.n	8008360 <_dtoa_r+0x9e0>
 8008382:	3301      	adds	r3, #1
 8008384:	e7c7      	b.n	8008316 <_dtoa_r+0x996>
 8008386:	9a05      	ldr	r2, [sp, #20]
 8008388:	9909      	ldr	r1, [sp, #36]	; 0x24
 800838a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800838e:	428a      	cmp	r2, r1
 8008390:	d02b      	beq.n	80083ea <_dtoa_r+0xa6a>
 8008392:	4629      	mov	r1, r5
 8008394:	2300      	movs	r3, #0
 8008396:	220a      	movs	r2, #10
 8008398:	4630      	mov	r0, r6
 800839a:	f000 f8ef 	bl	800857c <__multadd>
 800839e:	45b9      	cmp	r9, r7
 80083a0:	4605      	mov	r5, r0
 80083a2:	f04f 0300 	mov.w	r3, #0
 80083a6:	f04f 020a 	mov.w	r2, #10
 80083aa:	4649      	mov	r1, r9
 80083ac:	4630      	mov	r0, r6
 80083ae:	d107      	bne.n	80083c0 <_dtoa_r+0xa40>
 80083b0:	f000 f8e4 	bl	800857c <__multadd>
 80083b4:	4681      	mov	r9, r0
 80083b6:	4607      	mov	r7, r0
 80083b8:	9b05      	ldr	r3, [sp, #20]
 80083ba:	3301      	adds	r3, #1
 80083bc:	9305      	str	r3, [sp, #20]
 80083be:	e774      	b.n	80082aa <_dtoa_r+0x92a>
 80083c0:	f000 f8dc 	bl	800857c <__multadd>
 80083c4:	4639      	mov	r1, r7
 80083c6:	4681      	mov	r9, r0
 80083c8:	2300      	movs	r3, #0
 80083ca:	220a      	movs	r2, #10
 80083cc:	4630      	mov	r0, r6
 80083ce:	f000 f8d5 	bl	800857c <__multadd>
 80083d2:	4607      	mov	r7, r0
 80083d4:	e7f0      	b.n	80083b8 <_dtoa_r+0xa38>
 80083d6:	f1ba 0f00 	cmp.w	sl, #0
 80083da:	9a00      	ldr	r2, [sp, #0]
 80083dc:	bfcc      	ite	gt
 80083de:	46d0      	movgt	r8, sl
 80083e0:	f04f 0801 	movle.w	r8, #1
 80083e4:	4490      	add	r8, r2
 80083e6:	f04f 0900 	mov.w	r9, #0
 80083ea:	4629      	mov	r1, r5
 80083ec:	2201      	movs	r2, #1
 80083ee:	4630      	mov	r0, r6
 80083f0:	9302      	str	r3, [sp, #8]
 80083f2:	f000 fa73 	bl	80088dc <__lshift>
 80083f6:	4621      	mov	r1, r4
 80083f8:	4605      	mov	r5, r0
 80083fa:	f000 fadb 	bl	80089b4 <__mcmp>
 80083fe:	2800      	cmp	r0, #0
 8008400:	dcb1      	bgt.n	8008366 <_dtoa_r+0x9e6>
 8008402:	d102      	bne.n	800840a <_dtoa_r+0xa8a>
 8008404:	9b02      	ldr	r3, [sp, #8]
 8008406:	07db      	lsls	r3, r3, #31
 8008408:	d4ad      	bmi.n	8008366 <_dtoa_r+0x9e6>
 800840a:	4643      	mov	r3, r8
 800840c:	4698      	mov	r8, r3
 800840e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008412:	2a30      	cmp	r2, #48	; 0x30
 8008414:	d0fa      	beq.n	800840c <_dtoa_r+0xa8c>
 8008416:	e6f6      	b.n	8008206 <_dtoa_r+0x886>
 8008418:	9a00      	ldr	r2, [sp, #0]
 800841a:	429a      	cmp	r2, r3
 800841c:	d1a4      	bne.n	8008368 <_dtoa_r+0x9e8>
 800841e:	f10b 0b01 	add.w	fp, fp, #1
 8008422:	2331      	movs	r3, #49	; 0x31
 8008424:	e778      	b.n	8008318 <_dtoa_r+0x998>
 8008426:	4b15      	ldr	r3, [pc, #84]	; (800847c <_dtoa_r+0xafc>)
 8008428:	f7ff bb12 	b.w	8007a50 <_dtoa_r+0xd0>
 800842c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800842e:	2b00      	cmp	r3, #0
 8008430:	f47f aaee 	bne.w	8007a10 <_dtoa_r+0x90>
 8008434:	4b12      	ldr	r3, [pc, #72]	; (8008480 <_dtoa_r+0xb00>)
 8008436:	f7ff bb0b 	b.w	8007a50 <_dtoa_r+0xd0>
 800843a:	f1ba 0f00 	cmp.w	sl, #0
 800843e:	dc03      	bgt.n	8008448 <_dtoa_r+0xac8>
 8008440:	9b07      	ldr	r3, [sp, #28]
 8008442:	2b02      	cmp	r3, #2
 8008444:	f73f aec7 	bgt.w	80081d6 <_dtoa_r+0x856>
 8008448:	f8dd 8000 	ldr.w	r8, [sp]
 800844c:	4621      	mov	r1, r4
 800844e:	4628      	mov	r0, r5
 8008450:	f7ff fa08 	bl	8007864 <quorem>
 8008454:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008458:	f808 3b01 	strb.w	r3, [r8], #1
 800845c:	9a00      	ldr	r2, [sp, #0]
 800845e:	eba8 0202 	sub.w	r2, r8, r2
 8008462:	4592      	cmp	sl, r2
 8008464:	ddb7      	ble.n	80083d6 <_dtoa_r+0xa56>
 8008466:	4629      	mov	r1, r5
 8008468:	2300      	movs	r3, #0
 800846a:	220a      	movs	r2, #10
 800846c:	4630      	mov	r0, r6
 800846e:	f000 f885 	bl	800857c <__multadd>
 8008472:	4605      	mov	r5, r0
 8008474:	e7ea      	b.n	800844c <_dtoa_r+0xacc>
 8008476:	bf00      	nop
 8008478:	08009f1f 	.word	0x08009f1f
 800847c:	08009e78 	.word	0x08009e78
 8008480:	08009e9c 	.word	0x08009e9c

08008484 <_localeconv_r>:
 8008484:	4800      	ldr	r0, [pc, #0]	; (8008488 <_localeconv_r+0x4>)
 8008486:	4770      	bx	lr
 8008488:	2000018c 	.word	0x2000018c

0800848c <malloc>:
 800848c:	4b02      	ldr	r3, [pc, #8]	; (8008498 <malloc+0xc>)
 800848e:	4601      	mov	r1, r0
 8008490:	6818      	ldr	r0, [r3, #0]
 8008492:	f000 bbef 	b.w	8008c74 <_malloc_r>
 8008496:	bf00      	nop
 8008498:	20000038 	.word	0x20000038

0800849c <memcpy>:
 800849c:	440a      	add	r2, r1
 800849e:	4291      	cmp	r1, r2
 80084a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80084a4:	d100      	bne.n	80084a8 <memcpy+0xc>
 80084a6:	4770      	bx	lr
 80084a8:	b510      	push	{r4, lr}
 80084aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084b2:	4291      	cmp	r1, r2
 80084b4:	d1f9      	bne.n	80084aa <memcpy+0xe>
 80084b6:	bd10      	pop	{r4, pc}

080084b8 <_Balloc>:
 80084b8:	b570      	push	{r4, r5, r6, lr}
 80084ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80084bc:	4604      	mov	r4, r0
 80084be:	460d      	mov	r5, r1
 80084c0:	b976      	cbnz	r6, 80084e0 <_Balloc+0x28>
 80084c2:	2010      	movs	r0, #16
 80084c4:	f7ff ffe2 	bl	800848c <malloc>
 80084c8:	4602      	mov	r2, r0
 80084ca:	6260      	str	r0, [r4, #36]	; 0x24
 80084cc:	b920      	cbnz	r0, 80084d8 <_Balloc+0x20>
 80084ce:	4b18      	ldr	r3, [pc, #96]	; (8008530 <_Balloc+0x78>)
 80084d0:	4818      	ldr	r0, [pc, #96]	; (8008534 <_Balloc+0x7c>)
 80084d2:	2166      	movs	r1, #102	; 0x66
 80084d4:	f000 fd94 	bl	8009000 <__assert_func>
 80084d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084dc:	6006      	str	r6, [r0, #0]
 80084de:	60c6      	str	r6, [r0, #12]
 80084e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80084e2:	68f3      	ldr	r3, [r6, #12]
 80084e4:	b183      	cbz	r3, 8008508 <_Balloc+0x50>
 80084e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80084ee:	b9b8      	cbnz	r0, 8008520 <_Balloc+0x68>
 80084f0:	2101      	movs	r1, #1
 80084f2:	fa01 f605 	lsl.w	r6, r1, r5
 80084f6:	1d72      	adds	r2, r6, #5
 80084f8:	0092      	lsls	r2, r2, #2
 80084fa:	4620      	mov	r0, r4
 80084fc:	f000 fb5a 	bl	8008bb4 <_calloc_r>
 8008500:	b160      	cbz	r0, 800851c <_Balloc+0x64>
 8008502:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008506:	e00e      	b.n	8008526 <_Balloc+0x6e>
 8008508:	2221      	movs	r2, #33	; 0x21
 800850a:	2104      	movs	r1, #4
 800850c:	4620      	mov	r0, r4
 800850e:	f000 fb51 	bl	8008bb4 <_calloc_r>
 8008512:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008514:	60f0      	str	r0, [r6, #12]
 8008516:	68db      	ldr	r3, [r3, #12]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d1e4      	bne.n	80084e6 <_Balloc+0x2e>
 800851c:	2000      	movs	r0, #0
 800851e:	bd70      	pop	{r4, r5, r6, pc}
 8008520:	6802      	ldr	r2, [r0, #0]
 8008522:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008526:	2300      	movs	r3, #0
 8008528:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800852c:	e7f7      	b.n	800851e <_Balloc+0x66>
 800852e:	bf00      	nop
 8008530:	08009ea9 	.word	0x08009ea9
 8008534:	08009f30 	.word	0x08009f30

08008538 <_Bfree>:
 8008538:	b570      	push	{r4, r5, r6, lr}
 800853a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800853c:	4605      	mov	r5, r0
 800853e:	460c      	mov	r4, r1
 8008540:	b976      	cbnz	r6, 8008560 <_Bfree+0x28>
 8008542:	2010      	movs	r0, #16
 8008544:	f7ff ffa2 	bl	800848c <malloc>
 8008548:	4602      	mov	r2, r0
 800854a:	6268      	str	r0, [r5, #36]	; 0x24
 800854c:	b920      	cbnz	r0, 8008558 <_Bfree+0x20>
 800854e:	4b09      	ldr	r3, [pc, #36]	; (8008574 <_Bfree+0x3c>)
 8008550:	4809      	ldr	r0, [pc, #36]	; (8008578 <_Bfree+0x40>)
 8008552:	218a      	movs	r1, #138	; 0x8a
 8008554:	f000 fd54 	bl	8009000 <__assert_func>
 8008558:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800855c:	6006      	str	r6, [r0, #0]
 800855e:	60c6      	str	r6, [r0, #12]
 8008560:	b13c      	cbz	r4, 8008572 <_Bfree+0x3a>
 8008562:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008564:	6862      	ldr	r2, [r4, #4]
 8008566:	68db      	ldr	r3, [r3, #12]
 8008568:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800856c:	6021      	str	r1, [r4, #0]
 800856e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008572:	bd70      	pop	{r4, r5, r6, pc}
 8008574:	08009ea9 	.word	0x08009ea9
 8008578:	08009f30 	.word	0x08009f30

0800857c <__multadd>:
 800857c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008580:	690e      	ldr	r6, [r1, #16]
 8008582:	4607      	mov	r7, r0
 8008584:	4698      	mov	r8, r3
 8008586:	460c      	mov	r4, r1
 8008588:	f101 0014 	add.w	r0, r1, #20
 800858c:	2300      	movs	r3, #0
 800858e:	6805      	ldr	r5, [r0, #0]
 8008590:	b2a9      	uxth	r1, r5
 8008592:	fb02 8101 	mla	r1, r2, r1, r8
 8008596:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800859a:	0c2d      	lsrs	r5, r5, #16
 800859c:	fb02 c505 	mla	r5, r2, r5, ip
 80085a0:	b289      	uxth	r1, r1
 80085a2:	3301      	adds	r3, #1
 80085a4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80085a8:	429e      	cmp	r6, r3
 80085aa:	f840 1b04 	str.w	r1, [r0], #4
 80085ae:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80085b2:	dcec      	bgt.n	800858e <__multadd+0x12>
 80085b4:	f1b8 0f00 	cmp.w	r8, #0
 80085b8:	d022      	beq.n	8008600 <__multadd+0x84>
 80085ba:	68a3      	ldr	r3, [r4, #8]
 80085bc:	42b3      	cmp	r3, r6
 80085be:	dc19      	bgt.n	80085f4 <__multadd+0x78>
 80085c0:	6861      	ldr	r1, [r4, #4]
 80085c2:	4638      	mov	r0, r7
 80085c4:	3101      	adds	r1, #1
 80085c6:	f7ff ff77 	bl	80084b8 <_Balloc>
 80085ca:	4605      	mov	r5, r0
 80085cc:	b928      	cbnz	r0, 80085da <__multadd+0x5e>
 80085ce:	4602      	mov	r2, r0
 80085d0:	4b0d      	ldr	r3, [pc, #52]	; (8008608 <__multadd+0x8c>)
 80085d2:	480e      	ldr	r0, [pc, #56]	; (800860c <__multadd+0x90>)
 80085d4:	21b5      	movs	r1, #181	; 0xb5
 80085d6:	f000 fd13 	bl	8009000 <__assert_func>
 80085da:	6922      	ldr	r2, [r4, #16]
 80085dc:	3202      	adds	r2, #2
 80085de:	f104 010c 	add.w	r1, r4, #12
 80085e2:	0092      	lsls	r2, r2, #2
 80085e4:	300c      	adds	r0, #12
 80085e6:	f7ff ff59 	bl	800849c <memcpy>
 80085ea:	4621      	mov	r1, r4
 80085ec:	4638      	mov	r0, r7
 80085ee:	f7ff ffa3 	bl	8008538 <_Bfree>
 80085f2:	462c      	mov	r4, r5
 80085f4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80085f8:	3601      	adds	r6, #1
 80085fa:	f8c3 8014 	str.w	r8, [r3, #20]
 80085fe:	6126      	str	r6, [r4, #16]
 8008600:	4620      	mov	r0, r4
 8008602:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008606:	bf00      	nop
 8008608:	08009f1f 	.word	0x08009f1f
 800860c:	08009f30 	.word	0x08009f30

08008610 <__hi0bits>:
 8008610:	0c03      	lsrs	r3, r0, #16
 8008612:	041b      	lsls	r3, r3, #16
 8008614:	b9d3      	cbnz	r3, 800864c <__hi0bits+0x3c>
 8008616:	0400      	lsls	r0, r0, #16
 8008618:	2310      	movs	r3, #16
 800861a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800861e:	bf04      	itt	eq
 8008620:	0200      	lsleq	r0, r0, #8
 8008622:	3308      	addeq	r3, #8
 8008624:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008628:	bf04      	itt	eq
 800862a:	0100      	lsleq	r0, r0, #4
 800862c:	3304      	addeq	r3, #4
 800862e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008632:	bf04      	itt	eq
 8008634:	0080      	lsleq	r0, r0, #2
 8008636:	3302      	addeq	r3, #2
 8008638:	2800      	cmp	r0, #0
 800863a:	db05      	blt.n	8008648 <__hi0bits+0x38>
 800863c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008640:	f103 0301 	add.w	r3, r3, #1
 8008644:	bf08      	it	eq
 8008646:	2320      	moveq	r3, #32
 8008648:	4618      	mov	r0, r3
 800864a:	4770      	bx	lr
 800864c:	2300      	movs	r3, #0
 800864e:	e7e4      	b.n	800861a <__hi0bits+0xa>

08008650 <__lo0bits>:
 8008650:	6803      	ldr	r3, [r0, #0]
 8008652:	f013 0207 	ands.w	r2, r3, #7
 8008656:	4601      	mov	r1, r0
 8008658:	d00b      	beq.n	8008672 <__lo0bits+0x22>
 800865a:	07da      	lsls	r2, r3, #31
 800865c:	d424      	bmi.n	80086a8 <__lo0bits+0x58>
 800865e:	0798      	lsls	r0, r3, #30
 8008660:	bf49      	itett	mi
 8008662:	085b      	lsrmi	r3, r3, #1
 8008664:	089b      	lsrpl	r3, r3, #2
 8008666:	2001      	movmi	r0, #1
 8008668:	600b      	strmi	r3, [r1, #0]
 800866a:	bf5c      	itt	pl
 800866c:	600b      	strpl	r3, [r1, #0]
 800866e:	2002      	movpl	r0, #2
 8008670:	4770      	bx	lr
 8008672:	b298      	uxth	r0, r3
 8008674:	b9b0      	cbnz	r0, 80086a4 <__lo0bits+0x54>
 8008676:	0c1b      	lsrs	r3, r3, #16
 8008678:	2010      	movs	r0, #16
 800867a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800867e:	bf04      	itt	eq
 8008680:	0a1b      	lsreq	r3, r3, #8
 8008682:	3008      	addeq	r0, #8
 8008684:	071a      	lsls	r2, r3, #28
 8008686:	bf04      	itt	eq
 8008688:	091b      	lsreq	r3, r3, #4
 800868a:	3004      	addeq	r0, #4
 800868c:	079a      	lsls	r2, r3, #30
 800868e:	bf04      	itt	eq
 8008690:	089b      	lsreq	r3, r3, #2
 8008692:	3002      	addeq	r0, #2
 8008694:	07da      	lsls	r2, r3, #31
 8008696:	d403      	bmi.n	80086a0 <__lo0bits+0x50>
 8008698:	085b      	lsrs	r3, r3, #1
 800869a:	f100 0001 	add.w	r0, r0, #1
 800869e:	d005      	beq.n	80086ac <__lo0bits+0x5c>
 80086a0:	600b      	str	r3, [r1, #0]
 80086a2:	4770      	bx	lr
 80086a4:	4610      	mov	r0, r2
 80086a6:	e7e8      	b.n	800867a <__lo0bits+0x2a>
 80086a8:	2000      	movs	r0, #0
 80086aa:	4770      	bx	lr
 80086ac:	2020      	movs	r0, #32
 80086ae:	4770      	bx	lr

080086b0 <__i2b>:
 80086b0:	b510      	push	{r4, lr}
 80086b2:	460c      	mov	r4, r1
 80086b4:	2101      	movs	r1, #1
 80086b6:	f7ff feff 	bl	80084b8 <_Balloc>
 80086ba:	4602      	mov	r2, r0
 80086bc:	b928      	cbnz	r0, 80086ca <__i2b+0x1a>
 80086be:	4b05      	ldr	r3, [pc, #20]	; (80086d4 <__i2b+0x24>)
 80086c0:	4805      	ldr	r0, [pc, #20]	; (80086d8 <__i2b+0x28>)
 80086c2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80086c6:	f000 fc9b 	bl	8009000 <__assert_func>
 80086ca:	2301      	movs	r3, #1
 80086cc:	6144      	str	r4, [r0, #20]
 80086ce:	6103      	str	r3, [r0, #16]
 80086d0:	bd10      	pop	{r4, pc}
 80086d2:	bf00      	nop
 80086d4:	08009f1f 	.word	0x08009f1f
 80086d8:	08009f30 	.word	0x08009f30

080086dc <__multiply>:
 80086dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086e0:	4614      	mov	r4, r2
 80086e2:	690a      	ldr	r2, [r1, #16]
 80086e4:	6923      	ldr	r3, [r4, #16]
 80086e6:	429a      	cmp	r2, r3
 80086e8:	bfb8      	it	lt
 80086ea:	460b      	movlt	r3, r1
 80086ec:	460d      	mov	r5, r1
 80086ee:	bfbc      	itt	lt
 80086f0:	4625      	movlt	r5, r4
 80086f2:	461c      	movlt	r4, r3
 80086f4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80086f8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80086fc:	68ab      	ldr	r3, [r5, #8]
 80086fe:	6869      	ldr	r1, [r5, #4]
 8008700:	eb0a 0709 	add.w	r7, sl, r9
 8008704:	42bb      	cmp	r3, r7
 8008706:	b085      	sub	sp, #20
 8008708:	bfb8      	it	lt
 800870a:	3101      	addlt	r1, #1
 800870c:	f7ff fed4 	bl	80084b8 <_Balloc>
 8008710:	b930      	cbnz	r0, 8008720 <__multiply+0x44>
 8008712:	4602      	mov	r2, r0
 8008714:	4b42      	ldr	r3, [pc, #264]	; (8008820 <__multiply+0x144>)
 8008716:	4843      	ldr	r0, [pc, #268]	; (8008824 <__multiply+0x148>)
 8008718:	f240 115d 	movw	r1, #349	; 0x15d
 800871c:	f000 fc70 	bl	8009000 <__assert_func>
 8008720:	f100 0614 	add.w	r6, r0, #20
 8008724:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008728:	4633      	mov	r3, r6
 800872a:	2200      	movs	r2, #0
 800872c:	4543      	cmp	r3, r8
 800872e:	d31e      	bcc.n	800876e <__multiply+0x92>
 8008730:	f105 0c14 	add.w	ip, r5, #20
 8008734:	f104 0314 	add.w	r3, r4, #20
 8008738:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800873c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008740:	9202      	str	r2, [sp, #8]
 8008742:	ebac 0205 	sub.w	r2, ip, r5
 8008746:	3a15      	subs	r2, #21
 8008748:	f022 0203 	bic.w	r2, r2, #3
 800874c:	3204      	adds	r2, #4
 800874e:	f105 0115 	add.w	r1, r5, #21
 8008752:	458c      	cmp	ip, r1
 8008754:	bf38      	it	cc
 8008756:	2204      	movcc	r2, #4
 8008758:	9201      	str	r2, [sp, #4]
 800875a:	9a02      	ldr	r2, [sp, #8]
 800875c:	9303      	str	r3, [sp, #12]
 800875e:	429a      	cmp	r2, r3
 8008760:	d808      	bhi.n	8008774 <__multiply+0x98>
 8008762:	2f00      	cmp	r7, #0
 8008764:	dc55      	bgt.n	8008812 <__multiply+0x136>
 8008766:	6107      	str	r7, [r0, #16]
 8008768:	b005      	add	sp, #20
 800876a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800876e:	f843 2b04 	str.w	r2, [r3], #4
 8008772:	e7db      	b.n	800872c <__multiply+0x50>
 8008774:	f8b3 a000 	ldrh.w	sl, [r3]
 8008778:	f1ba 0f00 	cmp.w	sl, #0
 800877c:	d020      	beq.n	80087c0 <__multiply+0xe4>
 800877e:	f105 0e14 	add.w	lr, r5, #20
 8008782:	46b1      	mov	r9, r6
 8008784:	2200      	movs	r2, #0
 8008786:	f85e 4b04 	ldr.w	r4, [lr], #4
 800878a:	f8d9 b000 	ldr.w	fp, [r9]
 800878e:	b2a1      	uxth	r1, r4
 8008790:	fa1f fb8b 	uxth.w	fp, fp
 8008794:	fb0a b101 	mla	r1, sl, r1, fp
 8008798:	4411      	add	r1, r2
 800879a:	f8d9 2000 	ldr.w	r2, [r9]
 800879e:	0c24      	lsrs	r4, r4, #16
 80087a0:	0c12      	lsrs	r2, r2, #16
 80087a2:	fb0a 2404 	mla	r4, sl, r4, r2
 80087a6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80087aa:	b289      	uxth	r1, r1
 80087ac:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80087b0:	45f4      	cmp	ip, lr
 80087b2:	f849 1b04 	str.w	r1, [r9], #4
 80087b6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80087ba:	d8e4      	bhi.n	8008786 <__multiply+0xaa>
 80087bc:	9901      	ldr	r1, [sp, #4]
 80087be:	5072      	str	r2, [r6, r1]
 80087c0:	9a03      	ldr	r2, [sp, #12]
 80087c2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80087c6:	3304      	adds	r3, #4
 80087c8:	f1b9 0f00 	cmp.w	r9, #0
 80087cc:	d01f      	beq.n	800880e <__multiply+0x132>
 80087ce:	6834      	ldr	r4, [r6, #0]
 80087d0:	f105 0114 	add.w	r1, r5, #20
 80087d4:	46b6      	mov	lr, r6
 80087d6:	f04f 0a00 	mov.w	sl, #0
 80087da:	880a      	ldrh	r2, [r1, #0]
 80087dc:	f8be b002 	ldrh.w	fp, [lr, #2]
 80087e0:	fb09 b202 	mla	r2, r9, r2, fp
 80087e4:	4492      	add	sl, r2
 80087e6:	b2a4      	uxth	r4, r4
 80087e8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80087ec:	f84e 4b04 	str.w	r4, [lr], #4
 80087f0:	f851 4b04 	ldr.w	r4, [r1], #4
 80087f4:	f8be 2000 	ldrh.w	r2, [lr]
 80087f8:	0c24      	lsrs	r4, r4, #16
 80087fa:	fb09 2404 	mla	r4, r9, r4, r2
 80087fe:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008802:	458c      	cmp	ip, r1
 8008804:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008808:	d8e7      	bhi.n	80087da <__multiply+0xfe>
 800880a:	9a01      	ldr	r2, [sp, #4]
 800880c:	50b4      	str	r4, [r6, r2]
 800880e:	3604      	adds	r6, #4
 8008810:	e7a3      	b.n	800875a <__multiply+0x7e>
 8008812:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008816:	2b00      	cmp	r3, #0
 8008818:	d1a5      	bne.n	8008766 <__multiply+0x8a>
 800881a:	3f01      	subs	r7, #1
 800881c:	e7a1      	b.n	8008762 <__multiply+0x86>
 800881e:	bf00      	nop
 8008820:	08009f1f 	.word	0x08009f1f
 8008824:	08009f30 	.word	0x08009f30

08008828 <__pow5mult>:
 8008828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800882c:	4615      	mov	r5, r2
 800882e:	f012 0203 	ands.w	r2, r2, #3
 8008832:	4606      	mov	r6, r0
 8008834:	460f      	mov	r7, r1
 8008836:	d007      	beq.n	8008848 <__pow5mult+0x20>
 8008838:	4c25      	ldr	r4, [pc, #148]	; (80088d0 <__pow5mult+0xa8>)
 800883a:	3a01      	subs	r2, #1
 800883c:	2300      	movs	r3, #0
 800883e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008842:	f7ff fe9b 	bl	800857c <__multadd>
 8008846:	4607      	mov	r7, r0
 8008848:	10ad      	asrs	r5, r5, #2
 800884a:	d03d      	beq.n	80088c8 <__pow5mult+0xa0>
 800884c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800884e:	b97c      	cbnz	r4, 8008870 <__pow5mult+0x48>
 8008850:	2010      	movs	r0, #16
 8008852:	f7ff fe1b 	bl	800848c <malloc>
 8008856:	4602      	mov	r2, r0
 8008858:	6270      	str	r0, [r6, #36]	; 0x24
 800885a:	b928      	cbnz	r0, 8008868 <__pow5mult+0x40>
 800885c:	4b1d      	ldr	r3, [pc, #116]	; (80088d4 <__pow5mult+0xac>)
 800885e:	481e      	ldr	r0, [pc, #120]	; (80088d8 <__pow5mult+0xb0>)
 8008860:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008864:	f000 fbcc 	bl	8009000 <__assert_func>
 8008868:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800886c:	6004      	str	r4, [r0, #0]
 800886e:	60c4      	str	r4, [r0, #12]
 8008870:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008874:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008878:	b94c      	cbnz	r4, 800888e <__pow5mult+0x66>
 800887a:	f240 2171 	movw	r1, #625	; 0x271
 800887e:	4630      	mov	r0, r6
 8008880:	f7ff ff16 	bl	80086b0 <__i2b>
 8008884:	2300      	movs	r3, #0
 8008886:	f8c8 0008 	str.w	r0, [r8, #8]
 800888a:	4604      	mov	r4, r0
 800888c:	6003      	str	r3, [r0, #0]
 800888e:	f04f 0900 	mov.w	r9, #0
 8008892:	07eb      	lsls	r3, r5, #31
 8008894:	d50a      	bpl.n	80088ac <__pow5mult+0x84>
 8008896:	4639      	mov	r1, r7
 8008898:	4622      	mov	r2, r4
 800889a:	4630      	mov	r0, r6
 800889c:	f7ff ff1e 	bl	80086dc <__multiply>
 80088a0:	4639      	mov	r1, r7
 80088a2:	4680      	mov	r8, r0
 80088a4:	4630      	mov	r0, r6
 80088a6:	f7ff fe47 	bl	8008538 <_Bfree>
 80088aa:	4647      	mov	r7, r8
 80088ac:	106d      	asrs	r5, r5, #1
 80088ae:	d00b      	beq.n	80088c8 <__pow5mult+0xa0>
 80088b0:	6820      	ldr	r0, [r4, #0]
 80088b2:	b938      	cbnz	r0, 80088c4 <__pow5mult+0x9c>
 80088b4:	4622      	mov	r2, r4
 80088b6:	4621      	mov	r1, r4
 80088b8:	4630      	mov	r0, r6
 80088ba:	f7ff ff0f 	bl	80086dc <__multiply>
 80088be:	6020      	str	r0, [r4, #0]
 80088c0:	f8c0 9000 	str.w	r9, [r0]
 80088c4:	4604      	mov	r4, r0
 80088c6:	e7e4      	b.n	8008892 <__pow5mult+0x6a>
 80088c8:	4638      	mov	r0, r7
 80088ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088ce:	bf00      	nop
 80088d0:	0800a080 	.word	0x0800a080
 80088d4:	08009ea9 	.word	0x08009ea9
 80088d8:	08009f30 	.word	0x08009f30

080088dc <__lshift>:
 80088dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088e0:	460c      	mov	r4, r1
 80088e2:	6849      	ldr	r1, [r1, #4]
 80088e4:	6923      	ldr	r3, [r4, #16]
 80088e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80088ea:	68a3      	ldr	r3, [r4, #8]
 80088ec:	4607      	mov	r7, r0
 80088ee:	4691      	mov	r9, r2
 80088f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80088f4:	f108 0601 	add.w	r6, r8, #1
 80088f8:	42b3      	cmp	r3, r6
 80088fa:	db0b      	blt.n	8008914 <__lshift+0x38>
 80088fc:	4638      	mov	r0, r7
 80088fe:	f7ff fddb 	bl	80084b8 <_Balloc>
 8008902:	4605      	mov	r5, r0
 8008904:	b948      	cbnz	r0, 800891a <__lshift+0x3e>
 8008906:	4602      	mov	r2, r0
 8008908:	4b28      	ldr	r3, [pc, #160]	; (80089ac <__lshift+0xd0>)
 800890a:	4829      	ldr	r0, [pc, #164]	; (80089b0 <__lshift+0xd4>)
 800890c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008910:	f000 fb76 	bl	8009000 <__assert_func>
 8008914:	3101      	adds	r1, #1
 8008916:	005b      	lsls	r3, r3, #1
 8008918:	e7ee      	b.n	80088f8 <__lshift+0x1c>
 800891a:	2300      	movs	r3, #0
 800891c:	f100 0114 	add.w	r1, r0, #20
 8008920:	f100 0210 	add.w	r2, r0, #16
 8008924:	4618      	mov	r0, r3
 8008926:	4553      	cmp	r3, sl
 8008928:	db33      	blt.n	8008992 <__lshift+0xb6>
 800892a:	6920      	ldr	r0, [r4, #16]
 800892c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008930:	f104 0314 	add.w	r3, r4, #20
 8008934:	f019 091f 	ands.w	r9, r9, #31
 8008938:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800893c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008940:	d02b      	beq.n	800899a <__lshift+0xbe>
 8008942:	f1c9 0e20 	rsb	lr, r9, #32
 8008946:	468a      	mov	sl, r1
 8008948:	2200      	movs	r2, #0
 800894a:	6818      	ldr	r0, [r3, #0]
 800894c:	fa00 f009 	lsl.w	r0, r0, r9
 8008950:	4302      	orrs	r2, r0
 8008952:	f84a 2b04 	str.w	r2, [sl], #4
 8008956:	f853 2b04 	ldr.w	r2, [r3], #4
 800895a:	459c      	cmp	ip, r3
 800895c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008960:	d8f3      	bhi.n	800894a <__lshift+0x6e>
 8008962:	ebac 0304 	sub.w	r3, ip, r4
 8008966:	3b15      	subs	r3, #21
 8008968:	f023 0303 	bic.w	r3, r3, #3
 800896c:	3304      	adds	r3, #4
 800896e:	f104 0015 	add.w	r0, r4, #21
 8008972:	4584      	cmp	ip, r0
 8008974:	bf38      	it	cc
 8008976:	2304      	movcc	r3, #4
 8008978:	50ca      	str	r2, [r1, r3]
 800897a:	b10a      	cbz	r2, 8008980 <__lshift+0xa4>
 800897c:	f108 0602 	add.w	r6, r8, #2
 8008980:	3e01      	subs	r6, #1
 8008982:	4638      	mov	r0, r7
 8008984:	612e      	str	r6, [r5, #16]
 8008986:	4621      	mov	r1, r4
 8008988:	f7ff fdd6 	bl	8008538 <_Bfree>
 800898c:	4628      	mov	r0, r5
 800898e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008992:	f842 0f04 	str.w	r0, [r2, #4]!
 8008996:	3301      	adds	r3, #1
 8008998:	e7c5      	b.n	8008926 <__lshift+0x4a>
 800899a:	3904      	subs	r1, #4
 800899c:	f853 2b04 	ldr.w	r2, [r3], #4
 80089a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80089a4:	459c      	cmp	ip, r3
 80089a6:	d8f9      	bhi.n	800899c <__lshift+0xc0>
 80089a8:	e7ea      	b.n	8008980 <__lshift+0xa4>
 80089aa:	bf00      	nop
 80089ac:	08009f1f 	.word	0x08009f1f
 80089b0:	08009f30 	.word	0x08009f30

080089b4 <__mcmp>:
 80089b4:	b530      	push	{r4, r5, lr}
 80089b6:	6902      	ldr	r2, [r0, #16]
 80089b8:	690c      	ldr	r4, [r1, #16]
 80089ba:	1b12      	subs	r2, r2, r4
 80089bc:	d10e      	bne.n	80089dc <__mcmp+0x28>
 80089be:	f100 0314 	add.w	r3, r0, #20
 80089c2:	3114      	adds	r1, #20
 80089c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80089c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80089cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80089d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80089d4:	42a5      	cmp	r5, r4
 80089d6:	d003      	beq.n	80089e0 <__mcmp+0x2c>
 80089d8:	d305      	bcc.n	80089e6 <__mcmp+0x32>
 80089da:	2201      	movs	r2, #1
 80089dc:	4610      	mov	r0, r2
 80089de:	bd30      	pop	{r4, r5, pc}
 80089e0:	4283      	cmp	r3, r0
 80089e2:	d3f3      	bcc.n	80089cc <__mcmp+0x18>
 80089e4:	e7fa      	b.n	80089dc <__mcmp+0x28>
 80089e6:	f04f 32ff 	mov.w	r2, #4294967295
 80089ea:	e7f7      	b.n	80089dc <__mcmp+0x28>

080089ec <__mdiff>:
 80089ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089f0:	460c      	mov	r4, r1
 80089f2:	4606      	mov	r6, r0
 80089f4:	4611      	mov	r1, r2
 80089f6:	4620      	mov	r0, r4
 80089f8:	4617      	mov	r7, r2
 80089fa:	f7ff ffdb 	bl	80089b4 <__mcmp>
 80089fe:	1e05      	subs	r5, r0, #0
 8008a00:	d110      	bne.n	8008a24 <__mdiff+0x38>
 8008a02:	4629      	mov	r1, r5
 8008a04:	4630      	mov	r0, r6
 8008a06:	f7ff fd57 	bl	80084b8 <_Balloc>
 8008a0a:	b930      	cbnz	r0, 8008a1a <__mdiff+0x2e>
 8008a0c:	4b39      	ldr	r3, [pc, #228]	; (8008af4 <__mdiff+0x108>)
 8008a0e:	4602      	mov	r2, r0
 8008a10:	f240 2132 	movw	r1, #562	; 0x232
 8008a14:	4838      	ldr	r0, [pc, #224]	; (8008af8 <__mdiff+0x10c>)
 8008a16:	f000 faf3 	bl	8009000 <__assert_func>
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008a20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a24:	bfa4      	itt	ge
 8008a26:	463b      	movge	r3, r7
 8008a28:	4627      	movge	r7, r4
 8008a2a:	4630      	mov	r0, r6
 8008a2c:	6879      	ldr	r1, [r7, #4]
 8008a2e:	bfa6      	itte	ge
 8008a30:	461c      	movge	r4, r3
 8008a32:	2500      	movge	r5, #0
 8008a34:	2501      	movlt	r5, #1
 8008a36:	f7ff fd3f 	bl	80084b8 <_Balloc>
 8008a3a:	b920      	cbnz	r0, 8008a46 <__mdiff+0x5a>
 8008a3c:	4b2d      	ldr	r3, [pc, #180]	; (8008af4 <__mdiff+0x108>)
 8008a3e:	4602      	mov	r2, r0
 8008a40:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008a44:	e7e6      	b.n	8008a14 <__mdiff+0x28>
 8008a46:	693e      	ldr	r6, [r7, #16]
 8008a48:	60c5      	str	r5, [r0, #12]
 8008a4a:	6925      	ldr	r5, [r4, #16]
 8008a4c:	f107 0114 	add.w	r1, r7, #20
 8008a50:	f104 0914 	add.w	r9, r4, #20
 8008a54:	f100 0e14 	add.w	lr, r0, #20
 8008a58:	f107 0210 	add.w	r2, r7, #16
 8008a5c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008a60:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008a64:	46f2      	mov	sl, lr
 8008a66:	2700      	movs	r7, #0
 8008a68:	f859 3b04 	ldr.w	r3, [r9], #4
 8008a6c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008a70:	fa1f f883 	uxth.w	r8, r3
 8008a74:	fa17 f78b 	uxtah	r7, r7, fp
 8008a78:	0c1b      	lsrs	r3, r3, #16
 8008a7a:	eba7 0808 	sub.w	r8, r7, r8
 8008a7e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008a82:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008a86:	fa1f f888 	uxth.w	r8, r8
 8008a8a:	141f      	asrs	r7, r3, #16
 8008a8c:	454d      	cmp	r5, r9
 8008a8e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008a92:	f84a 3b04 	str.w	r3, [sl], #4
 8008a96:	d8e7      	bhi.n	8008a68 <__mdiff+0x7c>
 8008a98:	1b2b      	subs	r3, r5, r4
 8008a9a:	3b15      	subs	r3, #21
 8008a9c:	f023 0303 	bic.w	r3, r3, #3
 8008aa0:	3304      	adds	r3, #4
 8008aa2:	3415      	adds	r4, #21
 8008aa4:	42a5      	cmp	r5, r4
 8008aa6:	bf38      	it	cc
 8008aa8:	2304      	movcc	r3, #4
 8008aaa:	4419      	add	r1, r3
 8008aac:	4473      	add	r3, lr
 8008aae:	469e      	mov	lr, r3
 8008ab0:	460d      	mov	r5, r1
 8008ab2:	4565      	cmp	r5, ip
 8008ab4:	d30e      	bcc.n	8008ad4 <__mdiff+0xe8>
 8008ab6:	f10c 0203 	add.w	r2, ip, #3
 8008aba:	1a52      	subs	r2, r2, r1
 8008abc:	f022 0203 	bic.w	r2, r2, #3
 8008ac0:	3903      	subs	r1, #3
 8008ac2:	458c      	cmp	ip, r1
 8008ac4:	bf38      	it	cc
 8008ac6:	2200      	movcc	r2, #0
 8008ac8:	441a      	add	r2, r3
 8008aca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008ace:	b17b      	cbz	r3, 8008af0 <__mdiff+0x104>
 8008ad0:	6106      	str	r6, [r0, #16]
 8008ad2:	e7a5      	b.n	8008a20 <__mdiff+0x34>
 8008ad4:	f855 8b04 	ldr.w	r8, [r5], #4
 8008ad8:	fa17 f488 	uxtah	r4, r7, r8
 8008adc:	1422      	asrs	r2, r4, #16
 8008ade:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008ae2:	b2a4      	uxth	r4, r4
 8008ae4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008ae8:	f84e 4b04 	str.w	r4, [lr], #4
 8008aec:	1417      	asrs	r7, r2, #16
 8008aee:	e7e0      	b.n	8008ab2 <__mdiff+0xc6>
 8008af0:	3e01      	subs	r6, #1
 8008af2:	e7ea      	b.n	8008aca <__mdiff+0xde>
 8008af4:	08009f1f 	.word	0x08009f1f
 8008af8:	08009f30 	.word	0x08009f30

08008afc <__d2b>:
 8008afc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008b00:	4689      	mov	r9, r1
 8008b02:	2101      	movs	r1, #1
 8008b04:	ec57 6b10 	vmov	r6, r7, d0
 8008b08:	4690      	mov	r8, r2
 8008b0a:	f7ff fcd5 	bl	80084b8 <_Balloc>
 8008b0e:	4604      	mov	r4, r0
 8008b10:	b930      	cbnz	r0, 8008b20 <__d2b+0x24>
 8008b12:	4602      	mov	r2, r0
 8008b14:	4b25      	ldr	r3, [pc, #148]	; (8008bac <__d2b+0xb0>)
 8008b16:	4826      	ldr	r0, [pc, #152]	; (8008bb0 <__d2b+0xb4>)
 8008b18:	f240 310a 	movw	r1, #778	; 0x30a
 8008b1c:	f000 fa70 	bl	8009000 <__assert_func>
 8008b20:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008b24:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008b28:	bb35      	cbnz	r5, 8008b78 <__d2b+0x7c>
 8008b2a:	2e00      	cmp	r6, #0
 8008b2c:	9301      	str	r3, [sp, #4]
 8008b2e:	d028      	beq.n	8008b82 <__d2b+0x86>
 8008b30:	4668      	mov	r0, sp
 8008b32:	9600      	str	r6, [sp, #0]
 8008b34:	f7ff fd8c 	bl	8008650 <__lo0bits>
 8008b38:	9900      	ldr	r1, [sp, #0]
 8008b3a:	b300      	cbz	r0, 8008b7e <__d2b+0x82>
 8008b3c:	9a01      	ldr	r2, [sp, #4]
 8008b3e:	f1c0 0320 	rsb	r3, r0, #32
 8008b42:	fa02 f303 	lsl.w	r3, r2, r3
 8008b46:	430b      	orrs	r3, r1
 8008b48:	40c2      	lsrs	r2, r0
 8008b4a:	6163      	str	r3, [r4, #20]
 8008b4c:	9201      	str	r2, [sp, #4]
 8008b4e:	9b01      	ldr	r3, [sp, #4]
 8008b50:	61a3      	str	r3, [r4, #24]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	bf14      	ite	ne
 8008b56:	2202      	movne	r2, #2
 8008b58:	2201      	moveq	r2, #1
 8008b5a:	6122      	str	r2, [r4, #16]
 8008b5c:	b1d5      	cbz	r5, 8008b94 <__d2b+0x98>
 8008b5e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008b62:	4405      	add	r5, r0
 8008b64:	f8c9 5000 	str.w	r5, [r9]
 8008b68:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008b6c:	f8c8 0000 	str.w	r0, [r8]
 8008b70:	4620      	mov	r0, r4
 8008b72:	b003      	add	sp, #12
 8008b74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008b7c:	e7d5      	b.n	8008b2a <__d2b+0x2e>
 8008b7e:	6161      	str	r1, [r4, #20]
 8008b80:	e7e5      	b.n	8008b4e <__d2b+0x52>
 8008b82:	a801      	add	r0, sp, #4
 8008b84:	f7ff fd64 	bl	8008650 <__lo0bits>
 8008b88:	9b01      	ldr	r3, [sp, #4]
 8008b8a:	6163      	str	r3, [r4, #20]
 8008b8c:	2201      	movs	r2, #1
 8008b8e:	6122      	str	r2, [r4, #16]
 8008b90:	3020      	adds	r0, #32
 8008b92:	e7e3      	b.n	8008b5c <__d2b+0x60>
 8008b94:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b98:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008b9c:	f8c9 0000 	str.w	r0, [r9]
 8008ba0:	6918      	ldr	r0, [r3, #16]
 8008ba2:	f7ff fd35 	bl	8008610 <__hi0bits>
 8008ba6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008baa:	e7df      	b.n	8008b6c <__d2b+0x70>
 8008bac:	08009f1f 	.word	0x08009f1f
 8008bb0:	08009f30 	.word	0x08009f30

08008bb4 <_calloc_r>:
 8008bb4:	b513      	push	{r0, r1, r4, lr}
 8008bb6:	434a      	muls	r2, r1
 8008bb8:	4611      	mov	r1, r2
 8008bba:	9201      	str	r2, [sp, #4]
 8008bbc:	f000 f85a 	bl	8008c74 <_malloc_r>
 8008bc0:	4604      	mov	r4, r0
 8008bc2:	b118      	cbz	r0, 8008bcc <_calloc_r+0x18>
 8008bc4:	9a01      	ldr	r2, [sp, #4]
 8008bc6:	2100      	movs	r1, #0
 8008bc8:	f7fe f9e2 	bl	8006f90 <memset>
 8008bcc:	4620      	mov	r0, r4
 8008bce:	b002      	add	sp, #8
 8008bd0:	bd10      	pop	{r4, pc}
	...

08008bd4 <_free_r>:
 8008bd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008bd6:	2900      	cmp	r1, #0
 8008bd8:	d048      	beq.n	8008c6c <_free_r+0x98>
 8008bda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008bde:	9001      	str	r0, [sp, #4]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	f1a1 0404 	sub.w	r4, r1, #4
 8008be6:	bfb8      	it	lt
 8008be8:	18e4      	addlt	r4, r4, r3
 8008bea:	f000 fa65 	bl	80090b8 <__malloc_lock>
 8008bee:	4a20      	ldr	r2, [pc, #128]	; (8008c70 <_free_r+0x9c>)
 8008bf0:	9801      	ldr	r0, [sp, #4]
 8008bf2:	6813      	ldr	r3, [r2, #0]
 8008bf4:	4615      	mov	r5, r2
 8008bf6:	b933      	cbnz	r3, 8008c06 <_free_r+0x32>
 8008bf8:	6063      	str	r3, [r4, #4]
 8008bfa:	6014      	str	r4, [r2, #0]
 8008bfc:	b003      	add	sp, #12
 8008bfe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008c02:	f000 ba5f 	b.w	80090c4 <__malloc_unlock>
 8008c06:	42a3      	cmp	r3, r4
 8008c08:	d90b      	bls.n	8008c22 <_free_r+0x4e>
 8008c0a:	6821      	ldr	r1, [r4, #0]
 8008c0c:	1862      	adds	r2, r4, r1
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	bf04      	itt	eq
 8008c12:	681a      	ldreq	r2, [r3, #0]
 8008c14:	685b      	ldreq	r3, [r3, #4]
 8008c16:	6063      	str	r3, [r4, #4]
 8008c18:	bf04      	itt	eq
 8008c1a:	1852      	addeq	r2, r2, r1
 8008c1c:	6022      	streq	r2, [r4, #0]
 8008c1e:	602c      	str	r4, [r5, #0]
 8008c20:	e7ec      	b.n	8008bfc <_free_r+0x28>
 8008c22:	461a      	mov	r2, r3
 8008c24:	685b      	ldr	r3, [r3, #4]
 8008c26:	b10b      	cbz	r3, 8008c2c <_free_r+0x58>
 8008c28:	42a3      	cmp	r3, r4
 8008c2a:	d9fa      	bls.n	8008c22 <_free_r+0x4e>
 8008c2c:	6811      	ldr	r1, [r2, #0]
 8008c2e:	1855      	adds	r5, r2, r1
 8008c30:	42a5      	cmp	r5, r4
 8008c32:	d10b      	bne.n	8008c4c <_free_r+0x78>
 8008c34:	6824      	ldr	r4, [r4, #0]
 8008c36:	4421      	add	r1, r4
 8008c38:	1854      	adds	r4, r2, r1
 8008c3a:	42a3      	cmp	r3, r4
 8008c3c:	6011      	str	r1, [r2, #0]
 8008c3e:	d1dd      	bne.n	8008bfc <_free_r+0x28>
 8008c40:	681c      	ldr	r4, [r3, #0]
 8008c42:	685b      	ldr	r3, [r3, #4]
 8008c44:	6053      	str	r3, [r2, #4]
 8008c46:	4421      	add	r1, r4
 8008c48:	6011      	str	r1, [r2, #0]
 8008c4a:	e7d7      	b.n	8008bfc <_free_r+0x28>
 8008c4c:	d902      	bls.n	8008c54 <_free_r+0x80>
 8008c4e:	230c      	movs	r3, #12
 8008c50:	6003      	str	r3, [r0, #0]
 8008c52:	e7d3      	b.n	8008bfc <_free_r+0x28>
 8008c54:	6825      	ldr	r5, [r4, #0]
 8008c56:	1961      	adds	r1, r4, r5
 8008c58:	428b      	cmp	r3, r1
 8008c5a:	bf04      	itt	eq
 8008c5c:	6819      	ldreq	r1, [r3, #0]
 8008c5e:	685b      	ldreq	r3, [r3, #4]
 8008c60:	6063      	str	r3, [r4, #4]
 8008c62:	bf04      	itt	eq
 8008c64:	1949      	addeq	r1, r1, r5
 8008c66:	6021      	streq	r1, [r4, #0]
 8008c68:	6054      	str	r4, [r2, #4]
 8008c6a:	e7c7      	b.n	8008bfc <_free_r+0x28>
 8008c6c:	b003      	add	sp, #12
 8008c6e:	bd30      	pop	{r4, r5, pc}
 8008c70:	20000244 	.word	0x20000244

08008c74 <_malloc_r>:
 8008c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c76:	1ccd      	adds	r5, r1, #3
 8008c78:	f025 0503 	bic.w	r5, r5, #3
 8008c7c:	3508      	adds	r5, #8
 8008c7e:	2d0c      	cmp	r5, #12
 8008c80:	bf38      	it	cc
 8008c82:	250c      	movcc	r5, #12
 8008c84:	2d00      	cmp	r5, #0
 8008c86:	4606      	mov	r6, r0
 8008c88:	db01      	blt.n	8008c8e <_malloc_r+0x1a>
 8008c8a:	42a9      	cmp	r1, r5
 8008c8c:	d903      	bls.n	8008c96 <_malloc_r+0x22>
 8008c8e:	230c      	movs	r3, #12
 8008c90:	6033      	str	r3, [r6, #0]
 8008c92:	2000      	movs	r0, #0
 8008c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c96:	f000 fa0f 	bl	80090b8 <__malloc_lock>
 8008c9a:	4921      	ldr	r1, [pc, #132]	; (8008d20 <_malloc_r+0xac>)
 8008c9c:	680a      	ldr	r2, [r1, #0]
 8008c9e:	4614      	mov	r4, r2
 8008ca0:	b99c      	cbnz	r4, 8008cca <_malloc_r+0x56>
 8008ca2:	4f20      	ldr	r7, [pc, #128]	; (8008d24 <_malloc_r+0xb0>)
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	b923      	cbnz	r3, 8008cb2 <_malloc_r+0x3e>
 8008ca8:	4621      	mov	r1, r4
 8008caa:	4630      	mov	r0, r6
 8008cac:	f000 f998 	bl	8008fe0 <_sbrk_r>
 8008cb0:	6038      	str	r0, [r7, #0]
 8008cb2:	4629      	mov	r1, r5
 8008cb4:	4630      	mov	r0, r6
 8008cb6:	f000 f993 	bl	8008fe0 <_sbrk_r>
 8008cba:	1c43      	adds	r3, r0, #1
 8008cbc:	d123      	bne.n	8008d06 <_malloc_r+0x92>
 8008cbe:	230c      	movs	r3, #12
 8008cc0:	6033      	str	r3, [r6, #0]
 8008cc2:	4630      	mov	r0, r6
 8008cc4:	f000 f9fe 	bl	80090c4 <__malloc_unlock>
 8008cc8:	e7e3      	b.n	8008c92 <_malloc_r+0x1e>
 8008cca:	6823      	ldr	r3, [r4, #0]
 8008ccc:	1b5b      	subs	r3, r3, r5
 8008cce:	d417      	bmi.n	8008d00 <_malloc_r+0x8c>
 8008cd0:	2b0b      	cmp	r3, #11
 8008cd2:	d903      	bls.n	8008cdc <_malloc_r+0x68>
 8008cd4:	6023      	str	r3, [r4, #0]
 8008cd6:	441c      	add	r4, r3
 8008cd8:	6025      	str	r5, [r4, #0]
 8008cda:	e004      	b.n	8008ce6 <_malloc_r+0x72>
 8008cdc:	6863      	ldr	r3, [r4, #4]
 8008cde:	42a2      	cmp	r2, r4
 8008ce0:	bf0c      	ite	eq
 8008ce2:	600b      	streq	r3, [r1, #0]
 8008ce4:	6053      	strne	r3, [r2, #4]
 8008ce6:	4630      	mov	r0, r6
 8008ce8:	f000 f9ec 	bl	80090c4 <__malloc_unlock>
 8008cec:	f104 000b 	add.w	r0, r4, #11
 8008cf0:	1d23      	adds	r3, r4, #4
 8008cf2:	f020 0007 	bic.w	r0, r0, #7
 8008cf6:	1ac2      	subs	r2, r0, r3
 8008cf8:	d0cc      	beq.n	8008c94 <_malloc_r+0x20>
 8008cfa:	1a1b      	subs	r3, r3, r0
 8008cfc:	50a3      	str	r3, [r4, r2]
 8008cfe:	e7c9      	b.n	8008c94 <_malloc_r+0x20>
 8008d00:	4622      	mov	r2, r4
 8008d02:	6864      	ldr	r4, [r4, #4]
 8008d04:	e7cc      	b.n	8008ca0 <_malloc_r+0x2c>
 8008d06:	1cc4      	adds	r4, r0, #3
 8008d08:	f024 0403 	bic.w	r4, r4, #3
 8008d0c:	42a0      	cmp	r0, r4
 8008d0e:	d0e3      	beq.n	8008cd8 <_malloc_r+0x64>
 8008d10:	1a21      	subs	r1, r4, r0
 8008d12:	4630      	mov	r0, r6
 8008d14:	f000 f964 	bl	8008fe0 <_sbrk_r>
 8008d18:	3001      	adds	r0, #1
 8008d1a:	d1dd      	bne.n	8008cd8 <_malloc_r+0x64>
 8008d1c:	e7cf      	b.n	8008cbe <_malloc_r+0x4a>
 8008d1e:	bf00      	nop
 8008d20:	20000244 	.word	0x20000244
 8008d24:	20000248 	.word	0x20000248

08008d28 <__ssputs_r>:
 8008d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d2c:	688e      	ldr	r6, [r1, #8]
 8008d2e:	429e      	cmp	r6, r3
 8008d30:	4682      	mov	sl, r0
 8008d32:	460c      	mov	r4, r1
 8008d34:	4690      	mov	r8, r2
 8008d36:	461f      	mov	r7, r3
 8008d38:	d838      	bhi.n	8008dac <__ssputs_r+0x84>
 8008d3a:	898a      	ldrh	r2, [r1, #12]
 8008d3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008d40:	d032      	beq.n	8008da8 <__ssputs_r+0x80>
 8008d42:	6825      	ldr	r5, [r4, #0]
 8008d44:	6909      	ldr	r1, [r1, #16]
 8008d46:	eba5 0901 	sub.w	r9, r5, r1
 8008d4a:	6965      	ldr	r5, [r4, #20]
 8008d4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d50:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008d54:	3301      	adds	r3, #1
 8008d56:	444b      	add	r3, r9
 8008d58:	106d      	asrs	r5, r5, #1
 8008d5a:	429d      	cmp	r5, r3
 8008d5c:	bf38      	it	cc
 8008d5e:	461d      	movcc	r5, r3
 8008d60:	0553      	lsls	r3, r2, #21
 8008d62:	d531      	bpl.n	8008dc8 <__ssputs_r+0xa0>
 8008d64:	4629      	mov	r1, r5
 8008d66:	f7ff ff85 	bl	8008c74 <_malloc_r>
 8008d6a:	4606      	mov	r6, r0
 8008d6c:	b950      	cbnz	r0, 8008d84 <__ssputs_r+0x5c>
 8008d6e:	230c      	movs	r3, #12
 8008d70:	f8ca 3000 	str.w	r3, [sl]
 8008d74:	89a3      	ldrh	r3, [r4, #12]
 8008d76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d7a:	81a3      	strh	r3, [r4, #12]
 8008d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d84:	6921      	ldr	r1, [r4, #16]
 8008d86:	464a      	mov	r2, r9
 8008d88:	f7ff fb88 	bl	800849c <memcpy>
 8008d8c:	89a3      	ldrh	r3, [r4, #12]
 8008d8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008d92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d96:	81a3      	strh	r3, [r4, #12]
 8008d98:	6126      	str	r6, [r4, #16]
 8008d9a:	6165      	str	r5, [r4, #20]
 8008d9c:	444e      	add	r6, r9
 8008d9e:	eba5 0509 	sub.w	r5, r5, r9
 8008da2:	6026      	str	r6, [r4, #0]
 8008da4:	60a5      	str	r5, [r4, #8]
 8008da6:	463e      	mov	r6, r7
 8008da8:	42be      	cmp	r6, r7
 8008daa:	d900      	bls.n	8008dae <__ssputs_r+0x86>
 8008dac:	463e      	mov	r6, r7
 8008dae:	4632      	mov	r2, r6
 8008db0:	6820      	ldr	r0, [r4, #0]
 8008db2:	4641      	mov	r1, r8
 8008db4:	f000 f966 	bl	8009084 <memmove>
 8008db8:	68a3      	ldr	r3, [r4, #8]
 8008dba:	6822      	ldr	r2, [r4, #0]
 8008dbc:	1b9b      	subs	r3, r3, r6
 8008dbe:	4432      	add	r2, r6
 8008dc0:	60a3      	str	r3, [r4, #8]
 8008dc2:	6022      	str	r2, [r4, #0]
 8008dc4:	2000      	movs	r0, #0
 8008dc6:	e7db      	b.n	8008d80 <__ssputs_r+0x58>
 8008dc8:	462a      	mov	r2, r5
 8008dca:	f000 f981 	bl	80090d0 <_realloc_r>
 8008dce:	4606      	mov	r6, r0
 8008dd0:	2800      	cmp	r0, #0
 8008dd2:	d1e1      	bne.n	8008d98 <__ssputs_r+0x70>
 8008dd4:	6921      	ldr	r1, [r4, #16]
 8008dd6:	4650      	mov	r0, sl
 8008dd8:	f7ff fefc 	bl	8008bd4 <_free_r>
 8008ddc:	e7c7      	b.n	8008d6e <__ssputs_r+0x46>
	...

08008de0 <_svfiprintf_r>:
 8008de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008de4:	4698      	mov	r8, r3
 8008de6:	898b      	ldrh	r3, [r1, #12]
 8008de8:	061b      	lsls	r3, r3, #24
 8008dea:	b09d      	sub	sp, #116	; 0x74
 8008dec:	4607      	mov	r7, r0
 8008dee:	460d      	mov	r5, r1
 8008df0:	4614      	mov	r4, r2
 8008df2:	d50e      	bpl.n	8008e12 <_svfiprintf_r+0x32>
 8008df4:	690b      	ldr	r3, [r1, #16]
 8008df6:	b963      	cbnz	r3, 8008e12 <_svfiprintf_r+0x32>
 8008df8:	2140      	movs	r1, #64	; 0x40
 8008dfa:	f7ff ff3b 	bl	8008c74 <_malloc_r>
 8008dfe:	6028      	str	r0, [r5, #0]
 8008e00:	6128      	str	r0, [r5, #16]
 8008e02:	b920      	cbnz	r0, 8008e0e <_svfiprintf_r+0x2e>
 8008e04:	230c      	movs	r3, #12
 8008e06:	603b      	str	r3, [r7, #0]
 8008e08:	f04f 30ff 	mov.w	r0, #4294967295
 8008e0c:	e0d1      	b.n	8008fb2 <_svfiprintf_r+0x1d2>
 8008e0e:	2340      	movs	r3, #64	; 0x40
 8008e10:	616b      	str	r3, [r5, #20]
 8008e12:	2300      	movs	r3, #0
 8008e14:	9309      	str	r3, [sp, #36]	; 0x24
 8008e16:	2320      	movs	r3, #32
 8008e18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008e1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e20:	2330      	movs	r3, #48	; 0x30
 8008e22:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008fcc <_svfiprintf_r+0x1ec>
 8008e26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008e2a:	f04f 0901 	mov.w	r9, #1
 8008e2e:	4623      	mov	r3, r4
 8008e30:	469a      	mov	sl, r3
 8008e32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e36:	b10a      	cbz	r2, 8008e3c <_svfiprintf_r+0x5c>
 8008e38:	2a25      	cmp	r2, #37	; 0x25
 8008e3a:	d1f9      	bne.n	8008e30 <_svfiprintf_r+0x50>
 8008e3c:	ebba 0b04 	subs.w	fp, sl, r4
 8008e40:	d00b      	beq.n	8008e5a <_svfiprintf_r+0x7a>
 8008e42:	465b      	mov	r3, fp
 8008e44:	4622      	mov	r2, r4
 8008e46:	4629      	mov	r1, r5
 8008e48:	4638      	mov	r0, r7
 8008e4a:	f7ff ff6d 	bl	8008d28 <__ssputs_r>
 8008e4e:	3001      	adds	r0, #1
 8008e50:	f000 80aa 	beq.w	8008fa8 <_svfiprintf_r+0x1c8>
 8008e54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e56:	445a      	add	r2, fp
 8008e58:	9209      	str	r2, [sp, #36]	; 0x24
 8008e5a:	f89a 3000 	ldrb.w	r3, [sl]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	f000 80a2 	beq.w	8008fa8 <_svfiprintf_r+0x1c8>
 8008e64:	2300      	movs	r3, #0
 8008e66:	f04f 32ff 	mov.w	r2, #4294967295
 8008e6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e6e:	f10a 0a01 	add.w	sl, sl, #1
 8008e72:	9304      	str	r3, [sp, #16]
 8008e74:	9307      	str	r3, [sp, #28]
 8008e76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e7a:	931a      	str	r3, [sp, #104]	; 0x68
 8008e7c:	4654      	mov	r4, sl
 8008e7e:	2205      	movs	r2, #5
 8008e80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e84:	4851      	ldr	r0, [pc, #324]	; (8008fcc <_svfiprintf_r+0x1ec>)
 8008e86:	f7f7 f9e3 	bl	8000250 <memchr>
 8008e8a:	9a04      	ldr	r2, [sp, #16]
 8008e8c:	b9d8      	cbnz	r0, 8008ec6 <_svfiprintf_r+0xe6>
 8008e8e:	06d0      	lsls	r0, r2, #27
 8008e90:	bf44      	itt	mi
 8008e92:	2320      	movmi	r3, #32
 8008e94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e98:	0711      	lsls	r1, r2, #28
 8008e9a:	bf44      	itt	mi
 8008e9c:	232b      	movmi	r3, #43	; 0x2b
 8008e9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ea2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ea6:	2b2a      	cmp	r3, #42	; 0x2a
 8008ea8:	d015      	beq.n	8008ed6 <_svfiprintf_r+0xf6>
 8008eaa:	9a07      	ldr	r2, [sp, #28]
 8008eac:	4654      	mov	r4, sl
 8008eae:	2000      	movs	r0, #0
 8008eb0:	f04f 0c0a 	mov.w	ip, #10
 8008eb4:	4621      	mov	r1, r4
 8008eb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008eba:	3b30      	subs	r3, #48	; 0x30
 8008ebc:	2b09      	cmp	r3, #9
 8008ebe:	d94e      	bls.n	8008f5e <_svfiprintf_r+0x17e>
 8008ec0:	b1b0      	cbz	r0, 8008ef0 <_svfiprintf_r+0x110>
 8008ec2:	9207      	str	r2, [sp, #28]
 8008ec4:	e014      	b.n	8008ef0 <_svfiprintf_r+0x110>
 8008ec6:	eba0 0308 	sub.w	r3, r0, r8
 8008eca:	fa09 f303 	lsl.w	r3, r9, r3
 8008ece:	4313      	orrs	r3, r2
 8008ed0:	9304      	str	r3, [sp, #16]
 8008ed2:	46a2      	mov	sl, r4
 8008ed4:	e7d2      	b.n	8008e7c <_svfiprintf_r+0x9c>
 8008ed6:	9b03      	ldr	r3, [sp, #12]
 8008ed8:	1d19      	adds	r1, r3, #4
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	9103      	str	r1, [sp, #12]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	bfbb      	ittet	lt
 8008ee2:	425b      	neglt	r3, r3
 8008ee4:	f042 0202 	orrlt.w	r2, r2, #2
 8008ee8:	9307      	strge	r3, [sp, #28]
 8008eea:	9307      	strlt	r3, [sp, #28]
 8008eec:	bfb8      	it	lt
 8008eee:	9204      	strlt	r2, [sp, #16]
 8008ef0:	7823      	ldrb	r3, [r4, #0]
 8008ef2:	2b2e      	cmp	r3, #46	; 0x2e
 8008ef4:	d10c      	bne.n	8008f10 <_svfiprintf_r+0x130>
 8008ef6:	7863      	ldrb	r3, [r4, #1]
 8008ef8:	2b2a      	cmp	r3, #42	; 0x2a
 8008efa:	d135      	bne.n	8008f68 <_svfiprintf_r+0x188>
 8008efc:	9b03      	ldr	r3, [sp, #12]
 8008efe:	1d1a      	adds	r2, r3, #4
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	9203      	str	r2, [sp, #12]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	bfb8      	it	lt
 8008f08:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f0c:	3402      	adds	r4, #2
 8008f0e:	9305      	str	r3, [sp, #20]
 8008f10:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008fdc <_svfiprintf_r+0x1fc>
 8008f14:	7821      	ldrb	r1, [r4, #0]
 8008f16:	2203      	movs	r2, #3
 8008f18:	4650      	mov	r0, sl
 8008f1a:	f7f7 f999 	bl	8000250 <memchr>
 8008f1e:	b140      	cbz	r0, 8008f32 <_svfiprintf_r+0x152>
 8008f20:	2340      	movs	r3, #64	; 0x40
 8008f22:	eba0 000a 	sub.w	r0, r0, sl
 8008f26:	fa03 f000 	lsl.w	r0, r3, r0
 8008f2a:	9b04      	ldr	r3, [sp, #16]
 8008f2c:	4303      	orrs	r3, r0
 8008f2e:	3401      	adds	r4, #1
 8008f30:	9304      	str	r3, [sp, #16]
 8008f32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f36:	4826      	ldr	r0, [pc, #152]	; (8008fd0 <_svfiprintf_r+0x1f0>)
 8008f38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008f3c:	2206      	movs	r2, #6
 8008f3e:	f7f7 f987 	bl	8000250 <memchr>
 8008f42:	2800      	cmp	r0, #0
 8008f44:	d038      	beq.n	8008fb8 <_svfiprintf_r+0x1d8>
 8008f46:	4b23      	ldr	r3, [pc, #140]	; (8008fd4 <_svfiprintf_r+0x1f4>)
 8008f48:	bb1b      	cbnz	r3, 8008f92 <_svfiprintf_r+0x1b2>
 8008f4a:	9b03      	ldr	r3, [sp, #12]
 8008f4c:	3307      	adds	r3, #7
 8008f4e:	f023 0307 	bic.w	r3, r3, #7
 8008f52:	3308      	adds	r3, #8
 8008f54:	9303      	str	r3, [sp, #12]
 8008f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f58:	4433      	add	r3, r6
 8008f5a:	9309      	str	r3, [sp, #36]	; 0x24
 8008f5c:	e767      	b.n	8008e2e <_svfiprintf_r+0x4e>
 8008f5e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f62:	460c      	mov	r4, r1
 8008f64:	2001      	movs	r0, #1
 8008f66:	e7a5      	b.n	8008eb4 <_svfiprintf_r+0xd4>
 8008f68:	2300      	movs	r3, #0
 8008f6a:	3401      	adds	r4, #1
 8008f6c:	9305      	str	r3, [sp, #20]
 8008f6e:	4619      	mov	r1, r3
 8008f70:	f04f 0c0a 	mov.w	ip, #10
 8008f74:	4620      	mov	r0, r4
 8008f76:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f7a:	3a30      	subs	r2, #48	; 0x30
 8008f7c:	2a09      	cmp	r2, #9
 8008f7e:	d903      	bls.n	8008f88 <_svfiprintf_r+0x1a8>
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d0c5      	beq.n	8008f10 <_svfiprintf_r+0x130>
 8008f84:	9105      	str	r1, [sp, #20]
 8008f86:	e7c3      	b.n	8008f10 <_svfiprintf_r+0x130>
 8008f88:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f8c:	4604      	mov	r4, r0
 8008f8e:	2301      	movs	r3, #1
 8008f90:	e7f0      	b.n	8008f74 <_svfiprintf_r+0x194>
 8008f92:	ab03      	add	r3, sp, #12
 8008f94:	9300      	str	r3, [sp, #0]
 8008f96:	462a      	mov	r2, r5
 8008f98:	4b0f      	ldr	r3, [pc, #60]	; (8008fd8 <_svfiprintf_r+0x1f8>)
 8008f9a:	a904      	add	r1, sp, #16
 8008f9c:	4638      	mov	r0, r7
 8008f9e:	f7fe f88f 	bl	80070c0 <_printf_float>
 8008fa2:	1c42      	adds	r2, r0, #1
 8008fa4:	4606      	mov	r6, r0
 8008fa6:	d1d6      	bne.n	8008f56 <_svfiprintf_r+0x176>
 8008fa8:	89ab      	ldrh	r3, [r5, #12]
 8008faa:	065b      	lsls	r3, r3, #25
 8008fac:	f53f af2c 	bmi.w	8008e08 <_svfiprintf_r+0x28>
 8008fb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008fb2:	b01d      	add	sp, #116	; 0x74
 8008fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fb8:	ab03      	add	r3, sp, #12
 8008fba:	9300      	str	r3, [sp, #0]
 8008fbc:	462a      	mov	r2, r5
 8008fbe:	4b06      	ldr	r3, [pc, #24]	; (8008fd8 <_svfiprintf_r+0x1f8>)
 8008fc0:	a904      	add	r1, sp, #16
 8008fc2:	4638      	mov	r0, r7
 8008fc4:	f7fe fb08 	bl	80075d8 <_printf_i>
 8008fc8:	e7eb      	b.n	8008fa2 <_svfiprintf_r+0x1c2>
 8008fca:	bf00      	nop
 8008fcc:	0800a08c 	.word	0x0800a08c
 8008fd0:	0800a096 	.word	0x0800a096
 8008fd4:	080070c1 	.word	0x080070c1
 8008fd8:	08008d29 	.word	0x08008d29
 8008fdc:	0800a092 	.word	0x0800a092

08008fe0 <_sbrk_r>:
 8008fe0:	b538      	push	{r3, r4, r5, lr}
 8008fe2:	4d06      	ldr	r5, [pc, #24]	; (8008ffc <_sbrk_r+0x1c>)
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	4604      	mov	r4, r0
 8008fe8:	4608      	mov	r0, r1
 8008fea:	602b      	str	r3, [r5, #0]
 8008fec:	f7f8 feb8 	bl	8001d60 <_sbrk>
 8008ff0:	1c43      	adds	r3, r0, #1
 8008ff2:	d102      	bne.n	8008ffa <_sbrk_r+0x1a>
 8008ff4:	682b      	ldr	r3, [r5, #0]
 8008ff6:	b103      	cbz	r3, 8008ffa <_sbrk_r+0x1a>
 8008ff8:	6023      	str	r3, [r4, #0]
 8008ffa:	bd38      	pop	{r3, r4, r5, pc}
 8008ffc:	20000564 	.word	0x20000564

08009000 <__assert_func>:
 8009000:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009002:	4614      	mov	r4, r2
 8009004:	461a      	mov	r2, r3
 8009006:	4b09      	ldr	r3, [pc, #36]	; (800902c <__assert_func+0x2c>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4605      	mov	r5, r0
 800900c:	68d8      	ldr	r0, [r3, #12]
 800900e:	b14c      	cbz	r4, 8009024 <__assert_func+0x24>
 8009010:	4b07      	ldr	r3, [pc, #28]	; (8009030 <__assert_func+0x30>)
 8009012:	9100      	str	r1, [sp, #0]
 8009014:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009018:	4906      	ldr	r1, [pc, #24]	; (8009034 <__assert_func+0x34>)
 800901a:	462b      	mov	r3, r5
 800901c:	f000 f80e 	bl	800903c <fiprintf>
 8009020:	f000 faa4 	bl	800956c <abort>
 8009024:	4b04      	ldr	r3, [pc, #16]	; (8009038 <__assert_func+0x38>)
 8009026:	461c      	mov	r4, r3
 8009028:	e7f3      	b.n	8009012 <__assert_func+0x12>
 800902a:	bf00      	nop
 800902c:	20000038 	.word	0x20000038
 8009030:	0800a09d 	.word	0x0800a09d
 8009034:	0800a0aa 	.word	0x0800a0aa
 8009038:	0800a0d8 	.word	0x0800a0d8

0800903c <fiprintf>:
 800903c:	b40e      	push	{r1, r2, r3}
 800903e:	b503      	push	{r0, r1, lr}
 8009040:	4601      	mov	r1, r0
 8009042:	ab03      	add	r3, sp, #12
 8009044:	4805      	ldr	r0, [pc, #20]	; (800905c <fiprintf+0x20>)
 8009046:	f853 2b04 	ldr.w	r2, [r3], #4
 800904a:	6800      	ldr	r0, [r0, #0]
 800904c:	9301      	str	r3, [sp, #4]
 800904e:	f000 f88f 	bl	8009170 <_vfiprintf_r>
 8009052:	b002      	add	sp, #8
 8009054:	f85d eb04 	ldr.w	lr, [sp], #4
 8009058:	b003      	add	sp, #12
 800905a:	4770      	bx	lr
 800905c:	20000038 	.word	0x20000038

08009060 <__ascii_mbtowc>:
 8009060:	b082      	sub	sp, #8
 8009062:	b901      	cbnz	r1, 8009066 <__ascii_mbtowc+0x6>
 8009064:	a901      	add	r1, sp, #4
 8009066:	b142      	cbz	r2, 800907a <__ascii_mbtowc+0x1a>
 8009068:	b14b      	cbz	r3, 800907e <__ascii_mbtowc+0x1e>
 800906a:	7813      	ldrb	r3, [r2, #0]
 800906c:	600b      	str	r3, [r1, #0]
 800906e:	7812      	ldrb	r2, [r2, #0]
 8009070:	1e10      	subs	r0, r2, #0
 8009072:	bf18      	it	ne
 8009074:	2001      	movne	r0, #1
 8009076:	b002      	add	sp, #8
 8009078:	4770      	bx	lr
 800907a:	4610      	mov	r0, r2
 800907c:	e7fb      	b.n	8009076 <__ascii_mbtowc+0x16>
 800907e:	f06f 0001 	mvn.w	r0, #1
 8009082:	e7f8      	b.n	8009076 <__ascii_mbtowc+0x16>

08009084 <memmove>:
 8009084:	4288      	cmp	r0, r1
 8009086:	b510      	push	{r4, lr}
 8009088:	eb01 0402 	add.w	r4, r1, r2
 800908c:	d902      	bls.n	8009094 <memmove+0x10>
 800908e:	4284      	cmp	r4, r0
 8009090:	4623      	mov	r3, r4
 8009092:	d807      	bhi.n	80090a4 <memmove+0x20>
 8009094:	1e43      	subs	r3, r0, #1
 8009096:	42a1      	cmp	r1, r4
 8009098:	d008      	beq.n	80090ac <memmove+0x28>
 800909a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800909e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80090a2:	e7f8      	b.n	8009096 <memmove+0x12>
 80090a4:	4402      	add	r2, r0
 80090a6:	4601      	mov	r1, r0
 80090a8:	428a      	cmp	r2, r1
 80090aa:	d100      	bne.n	80090ae <memmove+0x2a>
 80090ac:	bd10      	pop	{r4, pc}
 80090ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80090b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80090b6:	e7f7      	b.n	80090a8 <memmove+0x24>

080090b8 <__malloc_lock>:
 80090b8:	4801      	ldr	r0, [pc, #4]	; (80090c0 <__malloc_lock+0x8>)
 80090ba:	f000 bc17 	b.w	80098ec <__retarget_lock_acquire_recursive>
 80090be:	bf00      	nop
 80090c0:	2000056c 	.word	0x2000056c

080090c4 <__malloc_unlock>:
 80090c4:	4801      	ldr	r0, [pc, #4]	; (80090cc <__malloc_unlock+0x8>)
 80090c6:	f000 bc12 	b.w	80098ee <__retarget_lock_release_recursive>
 80090ca:	bf00      	nop
 80090cc:	2000056c 	.word	0x2000056c

080090d0 <_realloc_r>:
 80090d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090d2:	4607      	mov	r7, r0
 80090d4:	4614      	mov	r4, r2
 80090d6:	460e      	mov	r6, r1
 80090d8:	b921      	cbnz	r1, 80090e4 <_realloc_r+0x14>
 80090da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80090de:	4611      	mov	r1, r2
 80090e0:	f7ff bdc8 	b.w	8008c74 <_malloc_r>
 80090e4:	b922      	cbnz	r2, 80090f0 <_realloc_r+0x20>
 80090e6:	f7ff fd75 	bl	8008bd4 <_free_r>
 80090ea:	4625      	mov	r5, r4
 80090ec:	4628      	mov	r0, r5
 80090ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090f0:	f000 fc62 	bl	80099b8 <_malloc_usable_size_r>
 80090f4:	42a0      	cmp	r0, r4
 80090f6:	d20f      	bcs.n	8009118 <_realloc_r+0x48>
 80090f8:	4621      	mov	r1, r4
 80090fa:	4638      	mov	r0, r7
 80090fc:	f7ff fdba 	bl	8008c74 <_malloc_r>
 8009100:	4605      	mov	r5, r0
 8009102:	2800      	cmp	r0, #0
 8009104:	d0f2      	beq.n	80090ec <_realloc_r+0x1c>
 8009106:	4631      	mov	r1, r6
 8009108:	4622      	mov	r2, r4
 800910a:	f7ff f9c7 	bl	800849c <memcpy>
 800910e:	4631      	mov	r1, r6
 8009110:	4638      	mov	r0, r7
 8009112:	f7ff fd5f 	bl	8008bd4 <_free_r>
 8009116:	e7e9      	b.n	80090ec <_realloc_r+0x1c>
 8009118:	4635      	mov	r5, r6
 800911a:	e7e7      	b.n	80090ec <_realloc_r+0x1c>

0800911c <__sfputc_r>:
 800911c:	6893      	ldr	r3, [r2, #8]
 800911e:	3b01      	subs	r3, #1
 8009120:	2b00      	cmp	r3, #0
 8009122:	b410      	push	{r4}
 8009124:	6093      	str	r3, [r2, #8]
 8009126:	da08      	bge.n	800913a <__sfputc_r+0x1e>
 8009128:	6994      	ldr	r4, [r2, #24]
 800912a:	42a3      	cmp	r3, r4
 800912c:	db01      	blt.n	8009132 <__sfputc_r+0x16>
 800912e:	290a      	cmp	r1, #10
 8009130:	d103      	bne.n	800913a <__sfputc_r+0x1e>
 8009132:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009136:	f000 b94b 	b.w	80093d0 <__swbuf_r>
 800913a:	6813      	ldr	r3, [r2, #0]
 800913c:	1c58      	adds	r0, r3, #1
 800913e:	6010      	str	r0, [r2, #0]
 8009140:	7019      	strb	r1, [r3, #0]
 8009142:	4608      	mov	r0, r1
 8009144:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009148:	4770      	bx	lr

0800914a <__sfputs_r>:
 800914a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800914c:	4606      	mov	r6, r0
 800914e:	460f      	mov	r7, r1
 8009150:	4614      	mov	r4, r2
 8009152:	18d5      	adds	r5, r2, r3
 8009154:	42ac      	cmp	r4, r5
 8009156:	d101      	bne.n	800915c <__sfputs_r+0x12>
 8009158:	2000      	movs	r0, #0
 800915a:	e007      	b.n	800916c <__sfputs_r+0x22>
 800915c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009160:	463a      	mov	r2, r7
 8009162:	4630      	mov	r0, r6
 8009164:	f7ff ffda 	bl	800911c <__sfputc_r>
 8009168:	1c43      	adds	r3, r0, #1
 800916a:	d1f3      	bne.n	8009154 <__sfputs_r+0xa>
 800916c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009170 <_vfiprintf_r>:
 8009170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009174:	460d      	mov	r5, r1
 8009176:	b09d      	sub	sp, #116	; 0x74
 8009178:	4614      	mov	r4, r2
 800917a:	4698      	mov	r8, r3
 800917c:	4606      	mov	r6, r0
 800917e:	b118      	cbz	r0, 8009188 <_vfiprintf_r+0x18>
 8009180:	6983      	ldr	r3, [r0, #24]
 8009182:	b90b      	cbnz	r3, 8009188 <_vfiprintf_r+0x18>
 8009184:	f000 fb14 	bl	80097b0 <__sinit>
 8009188:	4b89      	ldr	r3, [pc, #548]	; (80093b0 <_vfiprintf_r+0x240>)
 800918a:	429d      	cmp	r5, r3
 800918c:	d11b      	bne.n	80091c6 <_vfiprintf_r+0x56>
 800918e:	6875      	ldr	r5, [r6, #4]
 8009190:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009192:	07d9      	lsls	r1, r3, #31
 8009194:	d405      	bmi.n	80091a2 <_vfiprintf_r+0x32>
 8009196:	89ab      	ldrh	r3, [r5, #12]
 8009198:	059a      	lsls	r2, r3, #22
 800919a:	d402      	bmi.n	80091a2 <_vfiprintf_r+0x32>
 800919c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800919e:	f000 fba5 	bl	80098ec <__retarget_lock_acquire_recursive>
 80091a2:	89ab      	ldrh	r3, [r5, #12]
 80091a4:	071b      	lsls	r3, r3, #28
 80091a6:	d501      	bpl.n	80091ac <_vfiprintf_r+0x3c>
 80091a8:	692b      	ldr	r3, [r5, #16]
 80091aa:	b9eb      	cbnz	r3, 80091e8 <_vfiprintf_r+0x78>
 80091ac:	4629      	mov	r1, r5
 80091ae:	4630      	mov	r0, r6
 80091b0:	f000 f96e 	bl	8009490 <__swsetup_r>
 80091b4:	b1c0      	cbz	r0, 80091e8 <_vfiprintf_r+0x78>
 80091b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091b8:	07dc      	lsls	r4, r3, #31
 80091ba:	d50e      	bpl.n	80091da <_vfiprintf_r+0x6a>
 80091bc:	f04f 30ff 	mov.w	r0, #4294967295
 80091c0:	b01d      	add	sp, #116	; 0x74
 80091c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091c6:	4b7b      	ldr	r3, [pc, #492]	; (80093b4 <_vfiprintf_r+0x244>)
 80091c8:	429d      	cmp	r5, r3
 80091ca:	d101      	bne.n	80091d0 <_vfiprintf_r+0x60>
 80091cc:	68b5      	ldr	r5, [r6, #8]
 80091ce:	e7df      	b.n	8009190 <_vfiprintf_r+0x20>
 80091d0:	4b79      	ldr	r3, [pc, #484]	; (80093b8 <_vfiprintf_r+0x248>)
 80091d2:	429d      	cmp	r5, r3
 80091d4:	bf08      	it	eq
 80091d6:	68f5      	ldreq	r5, [r6, #12]
 80091d8:	e7da      	b.n	8009190 <_vfiprintf_r+0x20>
 80091da:	89ab      	ldrh	r3, [r5, #12]
 80091dc:	0598      	lsls	r0, r3, #22
 80091de:	d4ed      	bmi.n	80091bc <_vfiprintf_r+0x4c>
 80091e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091e2:	f000 fb84 	bl	80098ee <__retarget_lock_release_recursive>
 80091e6:	e7e9      	b.n	80091bc <_vfiprintf_r+0x4c>
 80091e8:	2300      	movs	r3, #0
 80091ea:	9309      	str	r3, [sp, #36]	; 0x24
 80091ec:	2320      	movs	r3, #32
 80091ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80091f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80091f6:	2330      	movs	r3, #48	; 0x30
 80091f8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80093bc <_vfiprintf_r+0x24c>
 80091fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009200:	f04f 0901 	mov.w	r9, #1
 8009204:	4623      	mov	r3, r4
 8009206:	469a      	mov	sl, r3
 8009208:	f813 2b01 	ldrb.w	r2, [r3], #1
 800920c:	b10a      	cbz	r2, 8009212 <_vfiprintf_r+0xa2>
 800920e:	2a25      	cmp	r2, #37	; 0x25
 8009210:	d1f9      	bne.n	8009206 <_vfiprintf_r+0x96>
 8009212:	ebba 0b04 	subs.w	fp, sl, r4
 8009216:	d00b      	beq.n	8009230 <_vfiprintf_r+0xc0>
 8009218:	465b      	mov	r3, fp
 800921a:	4622      	mov	r2, r4
 800921c:	4629      	mov	r1, r5
 800921e:	4630      	mov	r0, r6
 8009220:	f7ff ff93 	bl	800914a <__sfputs_r>
 8009224:	3001      	adds	r0, #1
 8009226:	f000 80aa 	beq.w	800937e <_vfiprintf_r+0x20e>
 800922a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800922c:	445a      	add	r2, fp
 800922e:	9209      	str	r2, [sp, #36]	; 0x24
 8009230:	f89a 3000 	ldrb.w	r3, [sl]
 8009234:	2b00      	cmp	r3, #0
 8009236:	f000 80a2 	beq.w	800937e <_vfiprintf_r+0x20e>
 800923a:	2300      	movs	r3, #0
 800923c:	f04f 32ff 	mov.w	r2, #4294967295
 8009240:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009244:	f10a 0a01 	add.w	sl, sl, #1
 8009248:	9304      	str	r3, [sp, #16]
 800924a:	9307      	str	r3, [sp, #28]
 800924c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009250:	931a      	str	r3, [sp, #104]	; 0x68
 8009252:	4654      	mov	r4, sl
 8009254:	2205      	movs	r2, #5
 8009256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800925a:	4858      	ldr	r0, [pc, #352]	; (80093bc <_vfiprintf_r+0x24c>)
 800925c:	f7f6 fff8 	bl	8000250 <memchr>
 8009260:	9a04      	ldr	r2, [sp, #16]
 8009262:	b9d8      	cbnz	r0, 800929c <_vfiprintf_r+0x12c>
 8009264:	06d1      	lsls	r1, r2, #27
 8009266:	bf44      	itt	mi
 8009268:	2320      	movmi	r3, #32
 800926a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800926e:	0713      	lsls	r3, r2, #28
 8009270:	bf44      	itt	mi
 8009272:	232b      	movmi	r3, #43	; 0x2b
 8009274:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009278:	f89a 3000 	ldrb.w	r3, [sl]
 800927c:	2b2a      	cmp	r3, #42	; 0x2a
 800927e:	d015      	beq.n	80092ac <_vfiprintf_r+0x13c>
 8009280:	9a07      	ldr	r2, [sp, #28]
 8009282:	4654      	mov	r4, sl
 8009284:	2000      	movs	r0, #0
 8009286:	f04f 0c0a 	mov.w	ip, #10
 800928a:	4621      	mov	r1, r4
 800928c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009290:	3b30      	subs	r3, #48	; 0x30
 8009292:	2b09      	cmp	r3, #9
 8009294:	d94e      	bls.n	8009334 <_vfiprintf_r+0x1c4>
 8009296:	b1b0      	cbz	r0, 80092c6 <_vfiprintf_r+0x156>
 8009298:	9207      	str	r2, [sp, #28]
 800929a:	e014      	b.n	80092c6 <_vfiprintf_r+0x156>
 800929c:	eba0 0308 	sub.w	r3, r0, r8
 80092a0:	fa09 f303 	lsl.w	r3, r9, r3
 80092a4:	4313      	orrs	r3, r2
 80092a6:	9304      	str	r3, [sp, #16]
 80092a8:	46a2      	mov	sl, r4
 80092aa:	e7d2      	b.n	8009252 <_vfiprintf_r+0xe2>
 80092ac:	9b03      	ldr	r3, [sp, #12]
 80092ae:	1d19      	adds	r1, r3, #4
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	9103      	str	r1, [sp, #12]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	bfbb      	ittet	lt
 80092b8:	425b      	neglt	r3, r3
 80092ba:	f042 0202 	orrlt.w	r2, r2, #2
 80092be:	9307      	strge	r3, [sp, #28]
 80092c0:	9307      	strlt	r3, [sp, #28]
 80092c2:	bfb8      	it	lt
 80092c4:	9204      	strlt	r2, [sp, #16]
 80092c6:	7823      	ldrb	r3, [r4, #0]
 80092c8:	2b2e      	cmp	r3, #46	; 0x2e
 80092ca:	d10c      	bne.n	80092e6 <_vfiprintf_r+0x176>
 80092cc:	7863      	ldrb	r3, [r4, #1]
 80092ce:	2b2a      	cmp	r3, #42	; 0x2a
 80092d0:	d135      	bne.n	800933e <_vfiprintf_r+0x1ce>
 80092d2:	9b03      	ldr	r3, [sp, #12]
 80092d4:	1d1a      	adds	r2, r3, #4
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	9203      	str	r2, [sp, #12]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	bfb8      	it	lt
 80092de:	f04f 33ff 	movlt.w	r3, #4294967295
 80092e2:	3402      	adds	r4, #2
 80092e4:	9305      	str	r3, [sp, #20]
 80092e6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80093cc <_vfiprintf_r+0x25c>
 80092ea:	7821      	ldrb	r1, [r4, #0]
 80092ec:	2203      	movs	r2, #3
 80092ee:	4650      	mov	r0, sl
 80092f0:	f7f6 ffae 	bl	8000250 <memchr>
 80092f4:	b140      	cbz	r0, 8009308 <_vfiprintf_r+0x198>
 80092f6:	2340      	movs	r3, #64	; 0x40
 80092f8:	eba0 000a 	sub.w	r0, r0, sl
 80092fc:	fa03 f000 	lsl.w	r0, r3, r0
 8009300:	9b04      	ldr	r3, [sp, #16]
 8009302:	4303      	orrs	r3, r0
 8009304:	3401      	adds	r4, #1
 8009306:	9304      	str	r3, [sp, #16]
 8009308:	f814 1b01 	ldrb.w	r1, [r4], #1
 800930c:	482c      	ldr	r0, [pc, #176]	; (80093c0 <_vfiprintf_r+0x250>)
 800930e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009312:	2206      	movs	r2, #6
 8009314:	f7f6 ff9c 	bl	8000250 <memchr>
 8009318:	2800      	cmp	r0, #0
 800931a:	d03f      	beq.n	800939c <_vfiprintf_r+0x22c>
 800931c:	4b29      	ldr	r3, [pc, #164]	; (80093c4 <_vfiprintf_r+0x254>)
 800931e:	bb1b      	cbnz	r3, 8009368 <_vfiprintf_r+0x1f8>
 8009320:	9b03      	ldr	r3, [sp, #12]
 8009322:	3307      	adds	r3, #7
 8009324:	f023 0307 	bic.w	r3, r3, #7
 8009328:	3308      	adds	r3, #8
 800932a:	9303      	str	r3, [sp, #12]
 800932c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800932e:	443b      	add	r3, r7
 8009330:	9309      	str	r3, [sp, #36]	; 0x24
 8009332:	e767      	b.n	8009204 <_vfiprintf_r+0x94>
 8009334:	fb0c 3202 	mla	r2, ip, r2, r3
 8009338:	460c      	mov	r4, r1
 800933a:	2001      	movs	r0, #1
 800933c:	e7a5      	b.n	800928a <_vfiprintf_r+0x11a>
 800933e:	2300      	movs	r3, #0
 8009340:	3401      	adds	r4, #1
 8009342:	9305      	str	r3, [sp, #20]
 8009344:	4619      	mov	r1, r3
 8009346:	f04f 0c0a 	mov.w	ip, #10
 800934a:	4620      	mov	r0, r4
 800934c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009350:	3a30      	subs	r2, #48	; 0x30
 8009352:	2a09      	cmp	r2, #9
 8009354:	d903      	bls.n	800935e <_vfiprintf_r+0x1ee>
 8009356:	2b00      	cmp	r3, #0
 8009358:	d0c5      	beq.n	80092e6 <_vfiprintf_r+0x176>
 800935a:	9105      	str	r1, [sp, #20]
 800935c:	e7c3      	b.n	80092e6 <_vfiprintf_r+0x176>
 800935e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009362:	4604      	mov	r4, r0
 8009364:	2301      	movs	r3, #1
 8009366:	e7f0      	b.n	800934a <_vfiprintf_r+0x1da>
 8009368:	ab03      	add	r3, sp, #12
 800936a:	9300      	str	r3, [sp, #0]
 800936c:	462a      	mov	r2, r5
 800936e:	4b16      	ldr	r3, [pc, #88]	; (80093c8 <_vfiprintf_r+0x258>)
 8009370:	a904      	add	r1, sp, #16
 8009372:	4630      	mov	r0, r6
 8009374:	f7fd fea4 	bl	80070c0 <_printf_float>
 8009378:	4607      	mov	r7, r0
 800937a:	1c78      	adds	r0, r7, #1
 800937c:	d1d6      	bne.n	800932c <_vfiprintf_r+0x1bc>
 800937e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009380:	07d9      	lsls	r1, r3, #31
 8009382:	d405      	bmi.n	8009390 <_vfiprintf_r+0x220>
 8009384:	89ab      	ldrh	r3, [r5, #12]
 8009386:	059a      	lsls	r2, r3, #22
 8009388:	d402      	bmi.n	8009390 <_vfiprintf_r+0x220>
 800938a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800938c:	f000 faaf 	bl	80098ee <__retarget_lock_release_recursive>
 8009390:	89ab      	ldrh	r3, [r5, #12]
 8009392:	065b      	lsls	r3, r3, #25
 8009394:	f53f af12 	bmi.w	80091bc <_vfiprintf_r+0x4c>
 8009398:	9809      	ldr	r0, [sp, #36]	; 0x24
 800939a:	e711      	b.n	80091c0 <_vfiprintf_r+0x50>
 800939c:	ab03      	add	r3, sp, #12
 800939e:	9300      	str	r3, [sp, #0]
 80093a0:	462a      	mov	r2, r5
 80093a2:	4b09      	ldr	r3, [pc, #36]	; (80093c8 <_vfiprintf_r+0x258>)
 80093a4:	a904      	add	r1, sp, #16
 80093a6:	4630      	mov	r0, r6
 80093a8:	f7fe f916 	bl	80075d8 <_printf_i>
 80093ac:	e7e4      	b.n	8009378 <_vfiprintf_r+0x208>
 80093ae:	bf00      	nop
 80093b0:	0800a204 	.word	0x0800a204
 80093b4:	0800a224 	.word	0x0800a224
 80093b8:	0800a1e4 	.word	0x0800a1e4
 80093bc:	0800a08c 	.word	0x0800a08c
 80093c0:	0800a096 	.word	0x0800a096
 80093c4:	080070c1 	.word	0x080070c1
 80093c8:	0800914b 	.word	0x0800914b
 80093cc:	0800a092 	.word	0x0800a092

080093d0 <__swbuf_r>:
 80093d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093d2:	460e      	mov	r6, r1
 80093d4:	4614      	mov	r4, r2
 80093d6:	4605      	mov	r5, r0
 80093d8:	b118      	cbz	r0, 80093e2 <__swbuf_r+0x12>
 80093da:	6983      	ldr	r3, [r0, #24]
 80093dc:	b90b      	cbnz	r3, 80093e2 <__swbuf_r+0x12>
 80093de:	f000 f9e7 	bl	80097b0 <__sinit>
 80093e2:	4b21      	ldr	r3, [pc, #132]	; (8009468 <__swbuf_r+0x98>)
 80093e4:	429c      	cmp	r4, r3
 80093e6:	d12b      	bne.n	8009440 <__swbuf_r+0x70>
 80093e8:	686c      	ldr	r4, [r5, #4]
 80093ea:	69a3      	ldr	r3, [r4, #24]
 80093ec:	60a3      	str	r3, [r4, #8]
 80093ee:	89a3      	ldrh	r3, [r4, #12]
 80093f0:	071a      	lsls	r2, r3, #28
 80093f2:	d52f      	bpl.n	8009454 <__swbuf_r+0x84>
 80093f4:	6923      	ldr	r3, [r4, #16]
 80093f6:	b36b      	cbz	r3, 8009454 <__swbuf_r+0x84>
 80093f8:	6923      	ldr	r3, [r4, #16]
 80093fa:	6820      	ldr	r0, [r4, #0]
 80093fc:	1ac0      	subs	r0, r0, r3
 80093fe:	6963      	ldr	r3, [r4, #20]
 8009400:	b2f6      	uxtb	r6, r6
 8009402:	4283      	cmp	r3, r0
 8009404:	4637      	mov	r7, r6
 8009406:	dc04      	bgt.n	8009412 <__swbuf_r+0x42>
 8009408:	4621      	mov	r1, r4
 800940a:	4628      	mov	r0, r5
 800940c:	f000 f93c 	bl	8009688 <_fflush_r>
 8009410:	bb30      	cbnz	r0, 8009460 <__swbuf_r+0x90>
 8009412:	68a3      	ldr	r3, [r4, #8]
 8009414:	3b01      	subs	r3, #1
 8009416:	60a3      	str	r3, [r4, #8]
 8009418:	6823      	ldr	r3, [r4, #0]
 800941a:	1c5a      	adds	r2, r3, #1
 800941c:	6022      	str	r2, [r4, #0]
 800941e:	701e      	strb	r6, [r3, #0]
 8009420:	6963      	ldr	r3, [r4, #20]
 8009422:	3001      	adds	r0, #1
 8009424:	4283      	cmp	r3, r0
 8009426:	d004      	beq.n	8009432 <__swbuf_r+0x62>
 8009428:	89a3      	ldrh	r3, [r4, #12]
 800942a:	07db      	lsls	r3, r3, #31
 800942c:	d506      	bpl.n	800943c <__swbuf_r+0x6c>
 800942e:	2e0a      	cmp	r6, #10
 8009430:	d104      	bne.n	800943c <__swbuf_r+0x6c>
 8009432:	4621      	mov	r1, r4
 8009434:	4628      	mov	r0, r5
 8009436:	f000 f927 	bl	8009688 <_fflush_r>
 800943a:	b988      	cbnz	r0, 8009460 <__swbuf_r+0x90>
 800943c:	4638      	mov	r0, r7
 800943e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009440:	4b0a      	ldr	r3, [pc, #40]	; (800946c <__swbuf_r+0x9c>)
 8009442:	429c      	cmp	r4, r3
 8009444:	d101      	bne.n	800944a <__swbuf_r+0x7a>
 8009446:	68ac      	ldr	r4, [r5, #8]
 8009448:	e7cf      	b.n	80093ea <__swbuf_r+0x1a>
 800944a:	4b09      	ldr	r3, [pc, #36]	; (8009470 <__swbuf_r+0xa0>)
 800944c:	429c      	cmp	r4, r3
 800944e:	bf08      	it	eq
 8009450:	68ec      	ldreq	r4, [r5, #12]
 8009452:	e7ca      	b.n	80093ea <__swbuf_r+0x1a>
 8009454:	4621      	mov	r1, r4
 8009456:	4628      	mov	r0, r5
 8009458:	f000 f81a 	bl	8009490 <__swsetup_r>
 800945c:	2800      	cmp	r0, #0
 800945e:	d0cb      	beq.n	80093f8 <__swbuf_r+0x28>
 8009460:	f04f 37ff 	mov.w	r7, #4294967295
 8009464:	e7ea      	b.n	800943c <__swbuf_r+0x6c>
 8009466:	bf00      	nop
 8009468:	0800a204 	.word	0x0800a204
 800946c:	0800a224 	.word	0x0800a224
 8009470:	0800a1e4 	.word	0x0800a1e4

08009474 <__ascii_wctomb>:
 8009474:	b149      	cbz	r1, 800948a <__ascii_wctomb+0x16>
 8009476:	2aff      	cmp	r2, #255	; 0xff
 8009478:	bf85      	ittet	hi
 800947a:	238a      	movhi	r3, #138	; 0x8a
 800947c:	6003      	strhi	r3, [r0, #0]
 800947e:	700a      	strbls	r2, [r1, #0]
 8009480:	f04f 30ff 	movhi.w	r0, #4294967295
 8009484:	bf98      	it	ls
 8009486:	2001      	movls	r0, #1
 8009488:	4770      	bx	lr
 800948a:	4608      	mov	r0, r1
 800948c:	4770      	bx	lr
	...

08009490 <__swsetup_r>:
 8009490:	4b32      	ldr	r3, [pc, #200]	; (800955c <__swsetup_r+0xcc>)
 8009492:	b570      	push	{r4, r5, r6, lr}
 8009494:	681d      	ldr	r5, [r3, #0]
 8009496:	4606      	mov	r6, r0
 8009498:	460c      	mov	r4, r1
 800949a:	b125      	cbz	r5, 80094a6 <__swsetup_r+0x16>
 800949c:	69ab      	ldr	r3, [r5, #24]
 800949e:	b913      	cbnz	r3, 80094a6 <__swsetup_r+0x16>
 80094a0:	4628      	mov	r0, r5
 80094a2:	f000 f985 	bl	80097b0 <__sinit>
 80094a6:	4b2e      	ldr	r3, [pc, #184]	; (8009560 <__swsetup_r+0xd0>)
 80094a8:	429c      	cmp	r4, r3
 80094aa:	d10f      	bne.n	80094cc <__swsetup_r+0x3c>
 80094ac:	686c      	ldr	r4, [r5, #4]
 80094ae:	89a3      	ldrh	r3, [r4, #12]
 80094b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80094b4:	0719      	lsls	r1, r3, #28
 80094b6:	d42c      	bmi.n	8009512 <__swsetup_r+0x82>
 80094b8:	06dd      	lsls	r5, r3, #27
 80094ba:	d411      	bmi.n	80094e0 <__swsetup_r+0x50>
 80094bc:	2309      	movs	r3, #9
 80094be:	6033      	str	r3, [r6, #0]
 80094c0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80094c4:	81a3      	strh	r3, [r4, #12]
 80094c6:	f04f 30ff 	mov.w	r0, #4294967295
 80094ca:	e03e      	b.n	800954a <__swsetup_r+0xba>
 80094cc:	4b25      	ldr	r3, [pc, #148]	; (8009564 <__swsetup_r+0xd4>)
 80094ce:	429c      	cmp	r4, r3
 80094d0:	d101      	bne.n	80094d6 <__swsetup_r+0x46>
 80094d2:	68ac      	ldr	r4, [r5, #8]
 80094d4:	e7eb      	b.n	80094ae <__swsetup_r+0x1e>
 80094d6:	4b24      	ldr	r3, [pc, #144]	; (8009568 <__swsetup_r+0xd8>)
 80094d8:	429c      	cmp	r4, r3
 80094da:	bf08      	it	eq
 80094dc:	68ec      	ldreq	r4, [r5, #12]
 80094de:	e7e6      	b.n	80094ae <__swsetup_r+0x1e>
 80094e0:	0758      	lsls	r0, r3, #29
 80094e2:	d512      	bpl.n	800950a <__swsetup_r+0x7a>
 80094e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80094e6:	b141      	cbz	r1, 80094fa <__swsetup_r+0x6a>
 80094e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094ec:	4299      	cmp	r1, r3
 80094ee:	d002      	beq.n	80094f6 <__swsetup_r+0x66>
 80094f0:	4630      	mov	r0, r6
 80094f2:	f7ff fb6f 	bl	8008bd4 <_free_r>
 80094f6:	2300      	movs	r3, #0
 80094f8:	6363      	str	r3, [r4, #52]	; 0x34
 80094fa:	89a3      	ldrh	r3, [r4, #12]
 80094fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009500:	81a3      	strh	r3, [r4, #12]
 8009502:	2300      	movs	r3, #0
 8009504:	6063      	str	r3, [r4, #4]
 8009506:	6923      	ldr	r3, [r4, #16]
 8009508:	6023      	str	r3, [r4, #0]
 800950a:	89a3      	ldrh	r3, [r4, #12]
 800950c:	f043 0308 	orr.w	r3, r3, #8
 8009510:	81a3      	strh	r3, [r4, #12]
 8009512:	6923      	ldr	r3, [r4, #16]
 8009514:	b94b      	cbnz	r3, 800952a <__swsetup_r+0x9a>
 8009516:	89a3      	ldrh	r3, [r4, #12]
 8009518:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800951c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009520:	d003      	beq.n	800952a <__swsetup_r+0x9a>
 8009522:	4621      	mov	r1, r4
 8009524:	4630      	mov	r0, r6
 8009526:	f000 fa07 	bl	8009938 <__smakebuf_r>
 800952a:	89a0      	ldrh	r0, [r4, #12]
 800952c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009530:	f010 0301 	ands.w	r3, r0, #1
 8009534:	d00a      	beq.n	800954c <__swsetup_r+0xbc>
 8009536:	2300      	movs	r3, #0
 8009538:	60a3      	str	r3, [r4, #8]
 800953a:	6963      	ldr	r3, [r4, #20]
 800953c:	425b      	negs	r3, r3
 800953e:	61a3      	str	r3, [r4, #24]
 8009540:	6923      	ldr	r3, [r4, #16]
 8009542:	b943      	cbnz	r3, 8009556 <__swsetup_r+0xc6>
 8009544:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009548:	d1ba      	bne.n	80094c0 <__swsetup_r+0x30>
 800954a:	bd70      	pop	{r4, r5, r6, pc}
 800954c:	0781      	lsls	r1, r0, #30
 800954e:	bf58      	it	pl
 8009550:	6963      	ldrpl	r3, [r4, #20]
 8009552:	60a3      	str	r3, [r4, #8]
 8009554:	e7f4      	b.n	8009540 <__swsetup_r+0xb0>
 8009556:	2000      	movs	r0, #0
 8009558:	e7f7      	b.n	800954a <__swsetup_r+0xba>
 800955a:	bf00      	nop
 800955c:	20000038 	.word	0x20000038
 8009560:	0800a204 	.word	0x0800a204
 8009564:	0800a224 	.word	0x0800a224
 8009568:	0800a1e4 	.word	0x0800a1e4

0800956c <abort>:
 800956c:	b508      	push	{r3, lr}
 800956e:	2006      	movs	r0, #6
 8009570:	f000 fa52 	bl	8009a18 <raise>
 8009574:	2001      	movs	r0, #1
 8009576:	f7f8 fb7b 	bl	8001c70 <_exit>
	...

0800957c <__sflush_r>:
 800957c:	898a      	ldrh	r2, [r1, #12]
 800957e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009582:	4605      	mov	r5, r0
 8009584:	0710      	lsls	r0, r2, #28
 8009586:	460c      	mov	r4, r1
 8009588:	d458      	bmi.n	800963c <__sflush_r+0xc0>
 800958a:	684b      	ldr	r3, [r1, #4]
 800958c:	2b00      	cmp	r3, #0
 800958e:	dc05      	bgt.n	800959c <__sflush_r+0x20>
 8009590:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009592:	2b00      	cmp	r3, #0
 8009594:	dc02      	bgt.n	800959c <__sflush_r+0x20>
 8009596:	2000      	movs	r0, #0
 8009598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800959c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800959e:	2e00      	cmp	r6, #0
 80095a0:	d0f9      	beq.n	8009596 <__sflush_r+0x1a>
 80095a2:	2300      	movs	r3, #0
 80095a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80095a8:	682f      	ldr	r7, [r5, #0]
 80095aa:	602b      	str	r3, [r5, #0]
 80095ac:	d032      	beq.n	8009614 <__sflush_r+0x98>
 80095ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80095b0:	89a3      	ldrh	r3, [r4, #12]
 80095b2:	075a      	lsls	r2, r3, #29
 80095b4:	d505      	bpl.n	80095c2 <__sflush_r+0x46>
 80095b6:	6863      	ldr	r3, [r4, #4]
 80095b8:	1ac0      	subs	r0, r0, r3
 80095ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80095bc:	b10b      	cbz	r3, 80095c2 <__sflush_r+0x46>
 80095be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80095c0:	1ac0      	subs	r0, r0, r3
 80095c2:	2300      	movs	r3, #0
 80095c4:	4602      	mov	r2, r0
 80095c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80095c8:	6a21      	ldr	r1, [r4, #32]
 80095ca:	4628      	mov	r0, r5
 80095cc:	47b0      	blx	r6
 80095ce:	1c43      	adds	r3, r0, #1
 80095d0:	89a3      	ldrh	r3, [r4, #12]
 80095d2:	d106      	bne.n	80095e2 <__sflush_r+0x66>
 80095d4:	6829      	ldr	r1, [r5, #0]
 80095d6:	291d      	cmp	r1, #29
 80095d8:	d82c      	bhi.n	8009634 <__sflush_r+0xb8>
 80095da:	4a2a      	ldr	r2, [pc, #168]	; (8009684 <__sflush_r+0x108>)
 80095dc:	40ca      	lsrs	r2, r1
 80095de:	07d6      	lsls	r6, r2, #31
 80095e0:	d528      	bpl.n	8009634 <__sflush_r+0xb8>
 80095e2:	2200      	movs	r2, #0
 80095e4:	6062      	str	r2, [r4, #4]
 80095e6:	04d9      	lsls	r1, r3, #19
 80095e8:	6922      	ldr	r2, [r4, #16]
 80095ea:	6022      	str	r2, [r4, #0]
 80095ec:	d504      	bpl.n	80095f8 <__sflush_r+0x7c>
 80095ee:	1c42      	adds	r2, r0, #1
 80095f0:	d101      	bne.n	80095f6 <__sflush_r+0x7a>
 80095f2:	682b      	ldr	r3, [r5, #0]
 80095f4:	b903      	cbnz	r3, 80095f8 <__sflush_r+0x7c>
 80095f6:	6560      	str	r0, [r4, #84]	; 0x54
 80095f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095fa:	602f      	str	r7, [r5, #0]
 80095fc:	2900      	cmp	r1, #0
 80095fe:	d0ca      	beq.n	8009596 <__sflush_r+0x1a>
 8009600:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009604:	4299      	cmp	r1, r3
 8009606:	d002      	beq.n	800960e <__sflush_r+0x92>
 8009608:	4628      	mov	r0, r5
 800960a:	f7ff fae3 	bl	8008bd4 <_free_r>
 800960e:	2000      	movs	r0, #0
 8009610:	6360      	str	r0, [r4, #52]	; 0x34
 8009612:	e7c1      	b.n	8009598 <__sflush_r+0x1c>
 8009614:	6a21      	ldr	r1, [r4, #32]
 8009616:	2301      	movs	r3, #1
 8009618:	4628      	mov	r0, r5
 800961a:	47b0      	blx	r6
 800961c:	1c41      	adds	r1, r0, #1
 800961e:	d1c7      	bne.n	80095b0 <__sflush_r+0x34>
 8009620:	682b      	ldr	r3, [r5, #0]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d0c4      	beq.n	80095b0 <__sflush_r+0x34>
 8009626:	2b1d      	cmp	r3, #29
 8009628:	d001      	beq.n	800962e <__sflush_r+0xb2>
 800962a:	2b16      	cmp	r3, #22
 800962c:	d101      	bne.n	8009632 <__sflush_r+0xb6>
 800962e:	602f      	str	r7, [r5, #0]
 8009630:	e7b1      	b.n	8009596 <__sflush_r+0x1a>
 8009632:	89a3      	ldrh	r3, [r4, #12]
 8009634:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009638:	81a3      	strh	r3, [r4, #12]
 800963a:	e7ad      	b.n	8009598 <__sflush_r+0x1c>
 800963c:	690f      	ldr	r7, [r1, #16]
 800963e:	2f00      	cmp	r7, #0
 8009640:	d0a9      	beq.n	8009596 <__sflush_r+0x1a>
 8009642:	0793      	lsls	r3, r2, #30
 8009644:	680e      	ldr	r6, [r1, #0]
 8009646:	bf08      	it	eq
 8009648:	694b      	ldreq	r3, [r1, #20]
 800964a:	600f      	str	r7, [r1, #0]
 800964c:	bf18      	it	ne
 800964e:	2300      	movne	r3, #0
 8009650:	eba6 0807 	sub.w	r8, r6, r7
 8009654:	608b      	str	r3, [r1, #8]
 8009656:	f1b8 0f00 	cmp.w	r8, #0
 800965a:	dd9c      	ble.n	8009596 <__sflush_r+0x1a>
 800965c:	6a21      	ldr	r1, [r4, #32]
 800965e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009660:	4643      	mov	r3, r8
 8009662:	463a      	mov	r2, r7
 8009664:	4628      	mov	r0, r5
 8009666:	47b0      	blx	r6
 8009668:	2800      	cmp	r0, #0
 800966a:	dc06      	bgt.n	800967a <__sflush_r+0xfe>
 800966c:	89a3      	ldrh	r3, [r4, #12]
 800966e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009672:	81a3      	strh	r3, [r4, #12]
 8009674:	f04f 30ff 	mov.w	r0, #4294967295
 8009678:	e78e      	b.n	8009598 <__sflush_r+0x1c>
 800967a:	4407      	add	r7, r0
 800967c:	eba8 0800 	sub.w	r8, r8, r0
 8009680:	e7e9      	b.n	8009656 <__sflush_r+0xda>
 8009682:	bf00      	nop
 8009684:	20400001 	.word	0x20400001

08009688 <_fflush_r>:
 8009688:	b538      	push	{r3, r4, r5, lr}
 800968a:	690b      	ldr	r3, [r1, #16]
 800968c:	4605      	mov	r5, r0
 800968e:	460c      	mov	r4, r1
 8009690:	b913      	cbnz	r3, 8009698 <_fflush_r+0x10>
 8009692:	2500      	movs	r5, #0
 8009694:	4628      	mov	r0, r5
 8009696:	bd38      	pop	{r3, r4, r5, pc}
 8009698:	b118      	cbz	r0, 80096a2 <_fflush_r+0x1a>
 800969a:	6983      	ldr	r3, [r0, #24]
 800969c:	b90b      	cbnz	r3, 80096a2 <_fflush_r+0x1a>
 800969e:	f000 f887 	bl	80097b0 <__sinit>
 80096a2:	4b14      	ldr	r3, [pc, #80]	; (80096f4 <_fflush_r+0x6c>)
 80096a4:	429c      	cmp	r4, r3
 80096a6:	d11b      	bne.n	80096e0 <_fflush_r+0x58>
 80096a8:	686c      	ldr	r4, [r5, #4]
 80096aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d0ef      	beq.n	8009692 <_fflush_r+0xa>
 80096b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80096b4:	07d0      	lsls	r0, r2, #31
 80096b6:	d404      	bmi.n	80096c2 <_fflush_r+0x3a>
 80096b8:	0599      	lsls	r1, r3, #22
 80096ba:	d402      	bmi.n	80096c2 <_fflush_r+0x3a>
 80096bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096be:	f000 f915 	bl	80098ec <__retarget_lock_acquire_recursive>
 80096c2:	4628      	mov	r0, r5
 80096c4:	4621      	mov	r1, r4
 80096c6:	f7ff ff59 	bl	800957c <__sflush_r>
 80096ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80096cc:	07da      	lsls	r2, r3, #31
 80096ce:	4605      	mov	r5, r0
 80096d0:	d4e0      	bmi.n	8009694 <_fflush_r+0xc>
 80096d2:	89a3      	ldrh	r3, [r4, #12]
 80096d4:	059b      	lsls	r3, r3, #22
 80096d6:	d4dd      	bmi.n	8009694 <_fflush_r+0xc>
 80096d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096da:	f000 f908 	bl	80098ee <__retarget_lock_release_recursive>
 80096de:	e7d9      	b.n	8009694 <_fflush_r+0xc>
 80096e0:	4b05      	ldr	r3, [pc, #20]	; (80096f8 <_fflush_r+0x70>)
 80096e2:	429c      	cmp	r4, r3
 80096e4:	d101      	bne.n	80096ea <_fflush_r+0x62>
 80096e6:	68ac      	ldr	r4, [r5, #8]
 80096e8:	e7df      	b.n	80096aa <_fflush_r+0x22>
 80096ea:	4b04      	ldr	r3, [pc, #16]	; (80096fc <_fflush_r+0x74>)
 80096ec:	429c      	cmp	r4, r3
 80096ee:	bf08      	it	eq
 80096f0:	68ec      	ldreq	r4, [r5, #12]
 80096f2:	e7da      	b.n	80096aa <_fflush_r+0x22>
 80096f4:	0800a204 	.word	0x0800a204
 80096f8:	0800a224 	.word	0x0800a224
 80096fc:	0800a1e4 	.word	0x0800a1e4

08009700 <std>:
 8009700:	2300      	movs	r3, #0
 8009702:	b510      	push	{r4, lr}
 8009704:	4604      	mov	r4, r0
 8009706:	e9c0 3300 	strd	r3, r3, [r0]
 800970a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800970e:	6083      	str	r3, [r0, #8]
 8009710:	8181      	strh	r1, [r0, #12]
 8009712:	6643      	str	r3, [r0, #100]	; 0x64
 8009714:	81c2      	strh	r2, [r0, #14]
 8009716:	6183      	str	r3, [r0, #24]
 8009718:	4619      	mov	r1, r3
 800971a:	2208      	movs	r2, #8
 800971c:	305c      	adds	r0, #92	; 0x5c
 800971e:	f7fd fc37 	bl	8006f90 <memset>
 8009722:	4b05      	ldr	r3, [pc, #20]	; (8009738 <std+0x38>)
 8009724:	6263      	str	r3, [r4, #36]	; 0x24
 8009726:	4b05      	ldr	r3, [pc, #20]	; (800973c <std+0x3c>)
 8009728:	62a3      	str	r3, [r4, #40]	; 0x28
 800972a:	4b05      	ldr	r3, [pc, #20]	; (8009740 <std+0x40>)
 800972c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800972e:	4b05      	ldr	r3, [pc, #20]	; (8009744 <std+0x44>)
 8009730:	6224      	str	r4, [r4, #32]
 8009732:	6323      	str	r3, [r4, #48]	; 0x30
 8009734:	bd10      	pop	{r4, pc}
 8009736:	bf00      	nop
 8009738:	08009a51 	.word	0x08009a51
 800973c:	08009a73 	.word	0x08009a73
 8009740:	08009aab 	.word	0x08009aab
 8009744:	08009acf 	.word	0x08009acf

08009748 <_cleanup_r>:
 8009748:	4901      	ldr	r1, [pc, #4]	; (8009750 <_cleanup_r+0x8>)
 800974a:	f000 b8af 	b.w	80098ac <_fwalk_reent>
 800974e:	bf00      	nop
 8009750:	08009689 	.word	0x08009689

08009754 <__sfmoreglue>:
 8009754:	b570      	push	{r4, r5, r6, lr}
 8009756:	1e4a      	subs	r2, r1, #1
 8009758:	2568      	movs	r5, #104	; 0x68
 800975a:	4355      	muls	r5, r2
 800975c:	460e      	mov	r6, r1
 800975e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009762:	f7ff fa87 	bl	8008c74 <_malloc_r>
 8009766:	4604      	mov	r4, r0
 8009768:	b140      	cbz	r0, 800977c <__sfmoreglue+0x28>
 800976a:	2100      	movs	r1, #0
 800976c:	e9c0 1600 	strd	r1, r6, [r0]
 8009770:	300c      	adds	r0, #12
 8009772:	60a0      	str	r0, [r4, #8]
 8009774:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009778:	f7fd fc0a 	bl	8006f90 <memset>
 800977c:	4620      	mov	r0, r4
 800977e:	bd70      	pop	{r4, r5, r6, pc}

08009780 <__sfp_lock_acquire>:
 8009780:	4801      	ldr	r0, [pc, #4]	; (8009788 <__sfp_lock_acquire+0x8>)
 8009782:	f000 b8b3 	b.w	80098ec <__retarget_lock_acquire_recursive>
 8009786:	bf00      	nop
 8009788:	20000570 	.word	0x20000570

0800978c <__sfp_lock_release>:
 800978c:	4801      	ldr	r0, [pc, #4]	; (8009794 <__sfp_lock_release+0x8>)
 800978e:	f000 b8ae 	b.w	80098ee <__retarget_lock_release_recursive>
 8009792:	bf00      	nop
 8009794:	20000570 	.word	0x20000570

08009798 <__sinit_lock_acquire>:
 8009798:	4801      	ldr	r0, [pc, #4]	; (80097a0 <__sinit_lock_acquire+0x8>)
 800979a:	f000 b8a7 	b.w	80098ec <__retarget_lock_acquire_recursive>
 800979e:	bf00      	nop
 80097a0:	2000056b 	.word	0x2000056b

080097a4 <__sinit_lock_release>:
 80097a4:	4801      	ldr	r0, [pc, #4]	; (80097ac <__sinit_lock_release+0x8>)
 80097a6:	f000 b8a2 	b.w	80098ee <__retarget_lock_release_recursive>
 80097aa:	bf00      	nop
 80097ac:	2000056b 	.word	0x2000056b

080097b0 <__sinit>:
 80097b0:	b510      	push	{r4, lr}
 80097b2:	4604      	mov	r4, r0
 80097b4:	f7ff fff0 	bl	8009798 <__sinit_lock_acquire>
 80097b8:	69a3      	ldr	r3, [r4, #24]
 80097ba:	b11b      	cbz	r3, 80097c4 <__sinit+0x14>
 80097bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097c0:	f7ff bff0 	b.w	80097a4 <__sinit_lock_release>
 80097c4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80097c8:	6523      	str	r3, [r4, #80]	; 0x50
 80097ca:	4b13      	ldr	r3, [pc, #76]	; (8009818 <__sinit+0x68>)
 80097cc:	4a13      	ldr	r2, [pc, #76]	; (800981c <__sinit+0x6c>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	62a2      	str	r2, [r4, #40]	; 0x28
 80097d2:	42a3      	cmp	r3, r4
 80097d4:	bf04      	itt	eq
 80097d6:	2301      	moveq	r3, #1
 80097d8:	61a3      	streq	r3, [r4, #24]
 80097da:	4620      	mov	r0, r4
 80097dc:	f000 f820 	bl	8009820 <__sfp>
 80097e0:	6060      	str	r0, [r4, #4]
 80097e2:	4620      	mov	r0, r4
 80097e4:	f000 f81c 	bl	8009820 <__sfp>
 80097e8:	60a0      	str	r0, [r4, #8]
 80097ea:	4620      	mov	r0, r4
 80097ec:	f000 f818 	bl	8009820 <__sfp>
 80097f0:	2200      	movs	r2, #0
 80097f2:	60e0      	str	r0, [r4, #12]
 80097f4:	2104      	movs	r1, #4
 80097f6:	6860      	ldr	r0, [r4, #4]
 80097f8:	f7ff ff82 	bl	8009700 <std>
 80097fc:	68a0      	ldr	r0, [r4, #8]
 80097fe:	2201      	movs	r2, #1
 8009800:	2109      	movs	r1, #9
 8009802:	f7ff ff7d 	bl	8009700 <std>
 8009806:	68e0      	ldr	r0, [r4, #12]
 8009808:	2202      	movs	r2, #2
 800980a:	2112      	movs	r1, #18
 800980c:	f7ff ff78 	bl	8009700 <std>
 8009810:	2301      	movs	r3, #1
 8009812:	61a3      	str	r3, [r4, #24]
 8009814:	e7d2      	b.n	80097bc <__sinit+0xc>
 8009816:	bf00      	nop
 8009818:	08009e64 	.word	0x08009e64
 800981c:	08009749 	.word	0x08009749

08009820 <__sfp>:
 8009820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009822:	4607      	mov	r7, r0
 8009824:	f7ff ffac 	bl	8009780 <__sfp_lock_acquire>
 8009828:	4b1e      	ldr	r3, [pc, #120]	; (80098a4 <__sfp+0x84>)
 800982a:	681e      	ldr	r6, [r3, #0]
 800982c:	69b3      	ldr	r3, [r6, #24]
 800982e:	b913      	cbnz	r3, 8009836 <__sfp+0x16>
 8009830:	4630      	mov	r0, r6
 8009832:	f7ff ffbd 	bl	80097b0 <__sinit>
 8009836:	3648      	adds	r6, #72	; 0x48
 8009838:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800983c:	3b01      	subs	r3, #1
 800983e:	d503      	bpl.n	8009848 <__sfp+0x28>
 8009840:	6833      	ldr	r3, [r6, #0]
 8009842:	b30b      	cbz	r3, 8009888 <__sfp+0x68>
 8009844:	6836      	ldr	r6, [r6, #0]
 8009846:	e7f7      	b.n	8009838 <__sfp+0x18>
 8009848:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800984c:	b9d5      	cbnz	r5, 8009884 <__sfp+0x64>
 800984e:	4b16      	ldr	r3, [pc, #88]	; (80098a8 <__sfp+0x88>)
 8009850:	60e3      	str	r3, [r4, #12]
 8009852:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009856:	6665      	str	r5, [r4, #100]	; 0x64
 8009858:	f000 f847 	bl	80098ea <__retarget_lock_init_recursive>
 800985c:	f7ff ff96 	bl	800978c <__sfp_lock_release>
 8009860:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009864:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009868:	6025      	str	r5, [r4, #0]
 800986a:	61a5      	str	r5, [r4, #24]
 800986c:	2208      	movs	r2, #8
 800986e:	4629      	mov	r1, r5
 8009870:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009874:	f7fd fb8c 	bl	8006f90 <memset>
 8009878:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800987c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009880:	4620      	mov	r0, r4
 8009882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009884:	3468      	adds	r4, #104	; 0x68
 8009886:	e7d9      	b.n	800983c <__sfp+0x1c>
 8009888:	2104      	movs	r1, #4
 800988a:	4638      	mov	r0, r7
 800988c:	f7ff ff62 	bl	8009754 <__sfmoreglue>
 8009890:	4604      	mov	r4, r0
 8009892:	6030      	str	r0, [r6, #0]
 8009894:	2800      	cmp	r0, #0
 8009896:	d1d5      	bne.n	8009844 <__sfp+0x24>
 8009898:	f7ff ff78 	bl	800978c <__sfp_lock_release>
 800989c:	230c      	movs	r3, #12
 800989e:	603b      	str	r3, [r7, #0]
 80098a0:	e7ee      	b.n	8009880 <__sfp+0x60>
 80098a2:	bf00      	nop
 80098a4:	08009e64 	.word	0x08009e64
 80098a8:	ffff0001 	.word	0xffff0001

080098ac <_fwalk_reent>:
 80098ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098b0:	4606      	mov	r6, r0
 80098b2:	4688      	mov	r8, r1
 80098b4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80098b8:	2700      	movs	r7, #0
 80098ba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80098be:	f1b9 0901 	subs.w	r9, r9, #1
 80098c2:	d505      	bpl.n	80098d0 <_fwalk_reent+0x24>
 80098c4:	6824      	ldr	r4, [r4, #0]
 80098c6:	2c00      	cmp	r4, #0
 80098c8:	d1f7      	bne.n	80098ba <_fwalk_reent+0xe>
 80098ca:	4638      	mov	r0, r7
 80098cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098d0:	89ab      	ldrh	r3, [r5, #12]
 80098d2:	2b01      	cmp	r3, #1
 80098d4:	d907      	bls.n	80098e6 <_fwalk_reent+0x3a>
 80098d6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80098da:	3301      	adds	r3, #1
 80098dc:	d003      	beq.n	80098e6 <_fwalk_reent+0x3a>
 80098de:	4629      	mov	r1, r5
 80098e0:	4630      	mov	r0, r6
 80098e2:	47c0      	blx	r8
 80098e4:	4307      	orrs	r7, r0
 80098e6:	3568      	adds	r5, #104	; 0x68
 80098e8:	e7e9      	b.n	80098be <_fwalk_reent+0x12>

080098ea <__retarget_lock_init_recursive>:
 80098ea:	4770      	bx	lr

080098ec <__retarget_lock_acquire_recursive>:
 80098ec:	4770      	bx	lr

080098ee <__retarget_lock_release_recursive>:
 80098ee:	4770      	bx	lr

080098f0 <__swhatbuf_r>:
 80098f0:	b570      	push	{r4, r5, r6, lr}
 80098f2:	460e      	mov	r6, r1
 80098f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098f8:	2900      	cmp	r1, #0
 80098fa:	b096      	sub	sp, #88	; 0x58
 80098fc:	4614      	mov	r4, r2
 80098fe:	461d      	mov	r5, r3
 8009900:	da07      	bge.n	8009912 <__swhatbuf_r+0x22>
 8009902:	2300      	movs	r3, #0
 8009904:	602b      	str	r3, [r5, #0]
 8009906:	89b3      	ldrh	r3, [r6, #12]
 8009908:	061a      	lsls	r2, r3, #24
 800990a:	d410      	bmi.n	800992e <__swhatbuf_r+0x3e>
 800990c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009910:	e00e      	b.n	8009930 <__swhatbuf_r+0x40>
 8009912:	466a      	mov	r2, sp
 8009914:	f000 f902 	bl	8009b1c <_fstat_r>
 8009918:	2800      	cmp	r0, #0
 800991a:	dbf2      	blt.n	8009902 <__swhatbuf_r+0x12>
 800991c:	9a01      	ldr	r2, [sp, #4]
 800991e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009922:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009926:	425a      	negs	r2, r3
 8009928:	415a      	adcs	r2, r3
 800992a:	602a      	str	r2, [r5, #0]
 800992c:	e7ee      	b.n	800990c <__swhatbuf_r+0x1c>
 800992e:	2340      	movs	r3, #64	; 0x40
 8009930:	2000      	movs	r0, #0
 8009932:	6023      	str	r3, [r4, #0]
 8009934:	b016      	add	sp, #88	; 0x58
 8009936:	bd70      	pop	{r4, r5, r6, pc}

08009938 <__smakebuf_r>:
 8009938:	898b      	ldrh	r3, [r1, #12]
 800993a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800993c:	079d      	lsls	r5, r3, #30
 800993e:	4606      	mov	r6, r0
 8009940:	460c      	mov	r4, r1
 8009942:	d507      	bpl.n	8009954 <__smakebuf_r+0x1c>
 8009944:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009948:	6023      	str	r3, [r4, #0]
 800994a:	6123      	str	r3, [r4, #16]
 800994c:	2301      	movs	r3, #1
 800994e:	6163      	str	r3, [r4, #20]
 8009950:	b002      	add	sp, #8
 8009952:	bd70      	pop	{r4, r5, r6, pc}
 8009954:	ab01      	add	r3, sp, #4
 8009956:	466a      	mov	r2, sp
 8009958:	f7ff ffca 	bl	80098f0 <__swhatbuf_r>
 800995c:	9900      	ldr	r1, [sp, #0]
 800995e:	4605      	mov	r5, r0
 8009960:	4630      	mov	r0, r6
 8009962:	f7ff f987 	bl	8008c74 <_malloc_r>
 8009966:	b948      	cbnz	r0, 800997c <__smakebuf_r+0x44>
 8009968:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800996c:	059a      	lsls	r2, r3, #22
 800996e:	d4ef      	bmi.n	8009950 <__smakebuf_r+0x18>
 8009970:	f023 0303 	bic.w	r3, r3, #3
 8009974:	f043 0302 	orr.w	r3, r3, #2
 8009978:	81a3      	strh	r3, [r4, #12]
 800997a:	e7e3      	b.n	8009944 <__smakebuf_r+0xc>
 800997c:	4b0d      	ldr	r3, [pc, #52]	; (80099b4 <__smakebuf_r+0x7c>)
 800997e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009980:	89a3      	ldrh	r3, [r4, #12]
 8009982:	6020      	str	r0, [r4, #0]
 8009984:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009988:	81a3      	strh	r3, [r4, #12]
 800998a:	9b00      	ldr	r3, [sp, #0]
 800998c:	6163      	str	r3, [r4, #20]
 800998e:	9b01      	ldr	r3, [sp, #4]
 8009990:	6120      	str	r0, [r4, #16]
 8009992:	b15b      	cbz	r3, 80099ac <__smakebuf_r+0x74>
 8009994:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009998:	4630      	mov	r0, r6
 800999a:	f000 f8d1 	bl	8009b40 <_isatty_r>
 800999e:	b128      	cbz	r0, 80099ac <__smakebuf_r+0x74>
 80099a0:	89a3      	ldrh	r3, [r4, #12]
 80099a2:	f023 0303 	bic.w	r3, r3, #3
 80099a6:	f043 0301 	orr.w	r3, r3, #1
 80099aa:	81a3      	strh	r3, [r4, #12]
 80099ac:	89a0      	ldrh	r0, [r4, #12]
 80099ae:	4305      	orrs	r5, r0
 80099b0:	81a5      	strh	r5, [r4, #12]
 80099b2:	e7cd      	b.n	8009950 <__smakebuf_r+0x18>
 80099b4:	08009749 	.word	0x08009749

080099b8 <_malloc_usable_size_r>:
 80099b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099bc:	1f18      	subs	r0, r3, #4
 80099be:	2b00      	cmp	r3, #0
 80099c0:	bfbc      	itt	lt
 80099c2:	580b      	ldrlt	r3, [r1, r0]
 80099c4:	18c0      	addlt	r0, r0, r3
 80099c6:	4770      	bx	lr

080099c8 <_raise_r>:
 80099c8:	291f      	cmp	r1, #31
 80099ca:	b538      	push	{r3, r4, r5, lr}
 80099cc:	4604      	mov	r4, r0
 80099ce:	460d      	mov	r5, r1
 80099d0:	d904      	bls.n	80099dc <_raise_r+0x14>
 80099d2:	2316      	movs	r3, #22
 80099d4:	6003      	str	r3, [r0, #0]
 80099d6:	f04f 30ff 	mov.w	r0, #4294967295
 80099da:	bd38      	pop	{r3, r4, r5, pc}
 80099dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80099de:	b112      	cbz	r2, 80099e6 <_raise_r+0x1e>
 80099e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80099e4:	b94b      	cbnz	r3, 80099fa <_raise_r+0x32>
 80099e6:	4620      	mov	r0, r4
 80099e8:	f000 f830 	bl	8009a4c <_getpid_r>
 80099ec:	462a      	mov	r2, r5
 80099ee:	4601      	mov	r1, r0
 80099f0:	4620      	mov	r0, r4
 80099f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099f6:	f000 b817 	b.w	8009a28 <_kill_r>
 80099fa:	2b01      	cmp	r3, #1
 80099fc:	d00a      	beq.n	8009a14 <_raise_r+0x4c>
 80099fe:	1c59      	adds	r1, r3, #1
 8009a00:	d103      	bne.n	8009a0a <_raise_r+0x42>
 8009a02:	2316      	movs	r3, #22
 8009a04:	6003      	str	r3, [r0, #0]
 8009a06:	2001      	movs	r0, #1
 8009a08:	e7e7      	b.n	80099da <_raise_r+0x12>
 8009a0a:	2400      	movs	r4, #0
 8009a0c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a10:	4628      	mov	r0, r5
 8009a12:	4798      	blx	r3
 8009a14:	2000      	movs	r0, #0
 8009a16:	e7e0      	b.n	80099da <_raise_r+0x12>

08009a18 <raise>:
 8009a18:	4b02      	ldr	r3, [pc, #8]	; (8009a24 <raise+0xc>)
 8009a1a:	4601      	mov	r1, r0
 8009a1c:	6818      	ldr	r0, [r3, #0]
 8009a1e:	f7ff bfd3 	b.w	80099c8 <_raise_r>
 8009a22:	bf00      	nop
 8009a24:	20000038 	.word	0x20000038

08009a28 <_kill_r>:
 8009a28:	b538      	push	{r3, r4, r5, lr}
 8009a2a:	4d07      	ldr	r5, [pc, #28]	; (8009a48 <_kill_r+0x20>)
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	4604      	mov	r4, r0
 8009a30:	4608      	mov	r0, r1
 8009a32:	4611      	mov	r1, r2
 8009a34:	602b      	str	r3, [r5, #0]
 8009a36:	f7f8 f90b 	bl	8001c50 <_kill>
 8009a3a:	1c43      	adds	r3, r0, #1
 8009a3c:	d102      	bne.n	8009a44 <_kill_r+0x1c>
 8009a3e:	682b      	ldr	r3, [r5, #0]
 8009a40:	b103      	cbz	r3, 8009a44 <_kill_r+0x1c>
 8009a42:	6023      	str	r3, [r4, #0]
 8009a44:	bd38      	pop	{r3, r4, r5, pc}
 8009a46:	bf00      	nop
 8009a48:	20000564 	.word	0x20000564

08009a4c <_getpid_r>:
 8009a4c:	f7f8 b8f8 	b.w	8001c40 <_getpid>

08009a50 <__sread>:
 8009a50:	b510      	push	{r4, lr}
 8009a52:	460c      	mov	r4, r1
 8009a54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a58:	f000 f894 	bl	8009b84 <_read_r>
 8009a5c:	2800      	cmp	r0, #0
 8009a5e:	bfab      	itete	ge
 8009a60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009a62:	89a3      	ldrhlt	r3, [r4, #12]
 8009a64:	181b      	addge	r3, r3, r0
 8009a66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009a6a:	bfac      	ite	ge
 8009a6c:	6563      	strge	r3, [r4, #84]	; 0x54
 8009a6e:	81a3      	strhlt	r3, [r4, #12]
 8009a70:	bd10      	pop	{r4, pc}

08009a72 <__swrite>:
 8009a72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a76:	461f      	mov	r7, r3
 8009a78:	898b      	ldrh	r3, [r1, #12]
 8009a7a:	05db      	lsls	r3, r3, #23
 8009a7c:	4605      	mov	r5, r0
 8009a7e:	460c      	mov	r4, r1
 8009a80:	4616      	mov	r6, r2
 8009a82:	d505      	bpl.n	8009a90 <__swrite+0x1e>
 8009a84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a88:	2302      	movs	r3, #2
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	f000 f868 	bl	8009b60 <_lseek_r>
 8009a90:	89a3      	ldrh	r3, [r4, #12]
 8009a92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009a9a:	81a3      	strh	r3, [r4, #12]
 8009a9c:	4632      	mov	r2, r6
 8009a9e:	463b      	mov	r3, r7
 8009aa0:	4628      	mov	r0, r5
 8009aa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009aa6:	f000 b817 	b.w	8009ad8 <_write_r>

08009aaa <__sseek>:
 8009aaa:	b510      	push	{r4, lr}
 8009aac:	460c      	mov	r4, r1
 8009aae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ab2:	f000 f855 	bl	8009b60 <_lseek_r>
 8009ab6:	1c43      	adds	r3, r0, #1
 8009ab8:	89a3      	ldrh	r3, [r4, #12]
 8009aba:	bf15      	itete	ne
 8009abc:	6560      	strne	r0, [r4, #84]	; 0x54
 8009abe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009ac2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009ac6:	81a3      	strheq	r3, [r4, #12]
 8009ac8:	bf18      	it	ne
 8009aca:	81a3      	strhne	r3, [r4, #12]
 8009acc:	bd10      	pop	{r4, pc}

08009ace <__sclose>:
 8009ace:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ad2:	f000 b813 	b.w	8009afc <_close_r>
	...

08009ad8 <_write_r>:
 8009ad8:	b538      	push	{r3, r4, r5, lr}
 8009ada:	4d07      	ldr	r5, [pc, #28]	; (8009af8 <_write_r+0x20>)
 8009adc:	4604      	mov	r4, r0
 8009ade:	4608      	mov	r0, r1
 8009ae0:	4611      	mov	r1, r2
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	602a      	str	r2, [r5, #0]
 8009ae6:	461a      	mov	r2, r3
 8009ae8:	f7f8 f8e9 	bl	8001cbe <_write>
 8009aec:	1c43      	adds	r3, r0, #1
 8009aee:	d102      	bne.n	8009af6 <_write_r+0x1e>
 8009af0:	682b      	ldr	r3, [r5, #0]
 8009af2:	b103      	cbz	r3, 8009af6 <_write_r+0x1e>
 8009af4:	6023      	str	r3, [r4, #0]
 8009af6:	bd38      	pop	{r3, r4, r5, pc}
 8009af8:	20000564 	.word	0x20000564

08009afc <_close_r>:
 8009afc:	b538      	push	{r3, r4, r5, lr}
 8009afe:	4d06      	ldr	r5, [pc, #24]	; (8009b18 <_close_r+0x1c>)
 8009b00:	2300      	movs	r3, #0
 8009b02:	4604      	mov	r4, r0
 8009b04:	4608      	mov	r0, r1
 8009b06:	602b      	str	r3, [r5, #0]
 8009b08:	f7f8 f8f5 	bl	8001cf6 <_close>
 8009b0c:	1c43      	adds	r3, r0, #1
 8009b0e:	d102      	bne.n	8009b16 <_close_r+0x1a>
 8009b10:	682b      	ldr	r3, [r5, #0]
 8009b12:	b103      	cbz	r3, 8009b16 <_close_r+0x1a>
 8009b14:	6023      	str	r3, [r4, #0]
 8009b16:	bd38      	pop	{r3, r4, r5, pc}
 8009b18:	20000564 	.word	0x20000564

08009b1c <_fstat_r>:
 8009b1c:	b538      	push	{r3, r4, r5, lr}
 8009b1e:	4d07      	ldr	r5, [pc, #28]	; (8009b3c <_fstat_r+0x20>)
 8009b20:	2300      	movs	r3, #0
 8009b22:	4604      	mov	r4, r0
 8009b24:	4608      	mov	r0, r1
 8009b26:	4611      	mov	r1, r2
 8009b28:	602b      	str	r3, [r5, #0]
 8009b2a:	f7f8 f8f0 	bl	8001d0e <_fstat>
 8009b2e:	1c43      	adds	r3, r0, #1
 8009b30:	d102      	bne.n	8009b38 <_fstat_r+0x1c>
 8009b32:	682b      	ldr	r3, [r5, #0]
 8009b34:	b103      	cbz	r3, 8009b38 <_fstat_r+0x1c>
 8009b36:	6023      	str	r3, [r4, #0]
 8009b38:	bd38      	pop	{r3, r4, r5, pc}
 8009b3a:	bf00      	nop
 8009b3c:	20000564 	.word	0x20000564

08009b40 <_isatty_r>:
 8009b40:	b538      	push	{r3, r4, r5, lr}
 8009b42:	4d06      	ldr	r5, [pc, #24]	; (8009b5c <_isatty_r+0x1c>)
 8009b44:	2300      	movs	r3, #0
 8009b46:	4604      	mov	r4, r0
 8009b48:	4608      	mov	r0, r1
 8009b4a:	602b      	str	r3, [r5, #0]
 8009b4c:	f7f8 f8ef 	bl	8001d2e <_isatty>
 8009b50:	1c43      	adds	r3, r0, #1
 8009b52:	d102      	bne.n	8009b5a <_isatty_r+0x1a>
 8009b54:	682b      	ldr	r3, [r5, #0]
 8009b56:	b103      	cbz	r3, 8009b5a <_isatty_r+0x1a>
 8009b58:	6023      	str	r3, [r4, #0]
 8009b5a:	bd38      	pop	{r3, r4, r5, pc}
 8009b5c:	20000564 	.word	0x20000564

08009b60 <_lseek_r>:
 8009b60:	b538      	push	{r3, r4, r5, lr}
 8009b62:	4d07      	ldr	r5, [pc, #28]	; (8009b80 <_lseek_r+0x20>)
 8009b64:	4604      	mov	r4, r0
 8009b66:	4608      	mov	r0, r1
 8009b68:	4611      	mov	r1, r2
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	602a      	str	r2, [r5, #0]
 8009b6e:	461a      	mov	r2, r3
 8009b70:	f7f8 f8e8 	bl	8001d44 <_lseek>
 8009b74:	1c43      	adds	r3, r0, #1
 8009b76:	d102      	bne.n	8009b7e <_lseek_r+0x1e>
 8009b78:	682b      	ldr	r3, [r5, #0]
 8009b7a:	b103      	cbz	r3, 8009b7e <_lseek_r+0x1e>
 8009b7c:	6023      	str	r3, [r4, #0]
 8009b7e:	bd38      	pop	{r3, r4, r5, pc}
 8009b80:	20000564 	.word	0x20000564

08009b84 <_read_r>:
 8009b84:	b538      	push	{r3, r4, r5, lr}
 8009b86:	4d07      	ldr	r5, [pc, #28]	; (8009ba4 <_read_r+0x20>)
 8009b88:	4604      	mov	r4, r0
 8009b8a:	4608      	mov	r0, r1
 8009b8c:	4611      	mov	r1, r2
 8009b8e:	2200      	movs	r2, #0
 8009b90:	602a      	str	r2, [r5, #0]
 8009b92:	461a      	mov	r2, r3
 8009b94:	f7f8 f876 	bl	8001c84 <_read>
 8009b98:	1c43      	adds	r3, r0, #1
 8009b9a:	d102      	bne.n	8009ba2 <_read_r+0x1e>
 8009b9c:	682b      	ldr	r3, [r5, #0]
 8009b9e:	b103      	cbz	r3, 8009ba2 <_read_r+0x1e>
 8009ba0:	6023      	str	r3, [r4, #0]
 8009ba2:	bd38      	pop	{r3, r4, r5, pc}
 8009ba4:	20000564 	.word	0x20000564

08009ba8 <_init>:
 8009ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009baa:	bf00      	nop
 8009bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bae:	bc08      	pop	{r3}
 8009bb0:	469e      	mov	lr, r3
 8009bb2:	4770      	bx	lr

08009bb4 <_fini>:
 8009bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bb6:	bf00      	nop
 8009bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bba:	bc08      	pop	{r3}
 8009bbc:	469e      	mov	lr, r3
 8009bbe:	4770      	bx	lr
