INPUT@@/home/sanjeev/dv_work/DV_VLSI/UART_non_pulpino/sim/spyglass-1/Design_Read/spyglass_reports@@/home/sanjeev/dv_work/DV_VLSI/UART_non_pulpino/sim/spyglass-1/html_reports/data_files/@@jtag_idcode@@Design_Read@@
COPY@@/home/sanjeev/dv_work/DV_VLSI/UART_non_pulpino/sim/spyglass-1/Design_Read/spyglass_reports/moresimple.rpt@@data_files/jtag_idcode_Design_Read_moresimple.rpt@@
COPY@@/home/sanjeev/dv_work/DV_VLSI/UART_non_pulpino/sim/spyglass-1/Design_Read/spyglass_reports/no_msg_reporting_rules.rpt@@data_files/jtag_idcode_Design_Read_no_msg_reporting_rules.rpt@@
PROCESS@@SpyGlass
COPY@@/home/sanjeev/dv_work/DV_VLSI/UART_non_pulpino/sim/spyglass-1/Design_Read/spyglass.log@@data_files/jtag_idcode_Design_Read_spyglass.log@@
