---
layout: about
title: About
banner: "/assets/images/banners/home.jpg"
---
<style>
  .ref .num {
    width:8%;
    text-align:left;
    vertical-align:top;
    display:inline-block;
    box-sizing:border-box;
  }
  .ref .text {
    width:92%;
    text-align:justify;
    text-justify:inter-word;
    vertical-align:top;
    display:inline-block;
    box-sizing:border-box;
  }
  .iconDetails {
    float:left;
    height:auto;
    width:150px; 
  }
  .container2 {
    width:100%;
    height:auto;
    padding:1%;
  }
  .ref .contact {
    width:10%;
    text-align:left;
    vertical-align:top;
    display:inline-block;
    box-sizing:border-box;
  }
  .ref .contactSub {
    width:22%;
    text-align:left;
    vertical-align:top;
    display:inline-block;
    box-sizing:border-box;
  }
  .ref .contactText {
    width:68%;
    text-align:left;
    vertical-align:top;
    display:inline-block;
    box-sizing:border-box;
  }
</style>

<p>
  This page is created by Trong-Thuc Hoang.
</p>
<p>
  The page first is for my self-study, second is for helping newcomers to computer science.
</p>
<div class="ref">
  <div class="contact">
    <b>Facility:</b>
  </div><div class="contactSub"><p><i>
    (Ph.D. student)
    <br>(Researcher Assistant)
  </i></p></div><div class="contactText"><p>
    The University of Electro-Communications (UEC), Tokyo, Japan.
    <br>National Institute of Advanced Industrial Science and Technology (AIST), Tokyo, Japan.
  </p></div>
</div>
<div class="ref">
  <div class="contact">
    <b>Contact:</b>
  </div><div class="contactSub"><p><i>
    (personal)
    <br>(UEC)
    <br>(AIST)
  </i></p></div><div class="contactText"><p>
    trongthuc.hoang@gmail.com
    <br>thuc@vlsilab.ee.uec.ac.jp
    <br>trongthuc.hoang@aist.go.jp
  </p></div>
</div>

<h2>
  Biography
</h2>

<div class='container2'>
  <div>
    <img src="/assets/images/banners/profile.jpg" class="iconDetails">
  </div>
  <div style='margin-left:170px;'>
    <div><p align="justify">
        Trong-Thuc Hoang received the B.Sc. degree in Electronics and Telecommunications and the M.S. degree in Microelectronics from the University of Science (HCMUS), Hochiminh city, Vietnam, in 2012 and 2017, respectively. He is currently pursuing a Ph.D. degree in Computer and Network Engineering at the University of Electro-Communications (UEC), Tokyo, Japan. From 2012 to 2017, he was a lecturer assistant at the Faculty of Electronics and Telecommunications (FETEL), HCMUS, Hochiminh city, Vietnam. From 2019 to 2020, he was a researcher assistant at PHAM Laboratory, UEC, Tokyo, Japan. Since 2019, he has been a researcher assistant at the Cyber-Physical Security Research Center (CPSEC), National Institute of Advanced Industrial Science and Technology (AIST), Tokyo, Japan. His research interest mainly focuses on computer science and computer security.
    </p></div>
  </div>
</div>

<h2><br>
  Publication
</h2>

<p>
  Total: 50.&nbsp;&nbsp;&nbsp;&nbsp;Journal: 20.&nbsp;&nbsp;&nbsp;&nbsp;Conference: 30.&nbsp;&nbsp;&nbsp;&nbsp;<a href="https://orcid.org/0000-0002-4078-0836">[ORCID]</a>&nbsp;&nbsp;&nbsp;&nbsp;<a href="https://www.scopus.com/authid/detail.uri?authorId=56024762000">[Scopus]</a>
</p>

<h3>
  2021
</h3>

<div class="ref">
  <div class="num">
    [C.30]
  </div><div class="text"><p>
    Ronaldo Serrano, Ckristian Duran, <u>Trong-Thuc Hoang</u>, Marco Sarmiento, Akira Tsukamoto, Kuniyasu Suzaki, and Cong-Kha Pham, "ChaCha20-Poly1305 Crypto Core Compatible with Transport Layer Security 1.3," <i>Int. SoC Design Conf. (ISOCC)</i>, Seju, South Korea, Oct. 2021, pp. <i style="color:red;">[Accepted, under publishing]</i>
  </p></div>
  <div class="num">
    [C.29]
  </div><div class="text"><p>
    Ronaldo Serrano, Marco Sarmiento, Ckristian Duran, Khai-Duy Nguyen, <u>Trong-Thuc Hoang</u>, Koichiro Ishibashi, and Cong-Kha Pham, "A Low-Power Low-Area SoC based in RISC-V Processor for IoT Applications," <i>Int. SoC Design Conf. (ISOCC)</i>, Seju, South Korea, Oct. 2021, pp. <i style="color:red;">[Accepted, under publishing]</i>
  </p></div>
  <div class="num">
    [J.20]
  </div><div class="text"><p>
    Ba-Anh Dao, <u>Trong-Thuc Hoang</u>, Anh-Tien Le, Akira Tsukamoto, Kuniyasu Suzaki, and Cong-Kha Pham, "Correlation Power Analysis Attack Resisted Cryptographic RISC-V SoC With Random Dynamic Frequency Scaling Countermeasure," <i>IEEE Access</i>, vol. 9, pp. 151993-152014, Nov. 2021. <a href="https://doi.org/10.1109/ACCESS.2021.3126703">[DOI]</a>
  </p></div>
  <div class="num">
    [C.28]
  </div><div class="text"><p>
    Binh Kieu-Do-Nguyen, <u>Trong-Thuc Hoang</u>, Cong-Kha Pham, and Cuong Pham-Quoc, "A Power-efficient Implementation of SHA-256 Hash Function for Embedded Applications," <i>Int. Conf. on Advanced Tech. for Comm. (ATC)</i>, Hochiminh city, Vietnam, Oct. 2021, pp. 39-44. <a href="https://doi.org/10.1109/ATC52653.2021.9598264">[DOI]</a>
  </p></div>
  <div class="num">
    [C.27]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Ckristian Duran, Ronaldo Serrano, Marco Sarmiento, Khai-Duy Nguyen, Akira Tsukamoto, Kuniyasu Suzaki, and Cong-Kha Pham, "System-on-Chip Implementation of Trusted Execution Environment with Heterogeneous Architecture," <i>IEEE Hot Chips Symp. (HCS)</i>, Palo Alto, CA, USA, Aug. 2021, pp. 1-16. <a href="https://doi.org/10.1109/HCS52781.2021.9566862">[DOI]</a>
  </p></div>
  <div class="num">
    [C.26]
  </div><div class="text"><p>
    Khai-Duy Nguyen, Dang Tuan Kiet, <u>Trong-Thuc Hoang</u>, Nguyen Quang Nhu Quynh, and Cong-Kha Pham, "A CORDIC-based Trigonometric Hardware Accelerator with Custom Instruction in 32-bit RISC-V System-on-Chip," <i>IEEE Hot Chips Symp. (HCS)</i>, Palo Alto, CA, USA, Aug. 2021, pp. 1-13. <a href="https://doi.org/10.1109/HCS52781.2021.9567158">[DOI]</a>
  </p></div>
  <div class="num">
    [J.19]
  </div><div class="text"><p>
    Marco Sarmiento, Khai-Duy Nguyen, Ckristian Duran, <u>Trong-Thuc Hoang</u>, Ronaldo Serrano, Van-Phuc Hoang, Xuan-Tu Tran, Ishibashi Koichiro, and Cong-Kha Pham, "A Sub-μW Reversed-Body-Bias 8-bit Processor on 65-nm Silicon-On-Thin-Box (SOTB) for IoT Applications," <i>IEEE Trans. on Circ. and Syst. II: Express Briefs (TCAS-II)</i>, vol. 68, no. 9, pp. 3182-3186, Jun. 2021. <a href="https://doi.org/10.1109/TCSII.2021.3090102">[DOI]</a>
  </p></div>
  <div class="num">
    [J.18]
  </div><div class="text"><p>
    Khai-Duy Nguyen, Dang Tuan Kiet, <u>Trong-Thuc Hoang</u>, Nguyen Quang Nhu Quynh, Xuan-Tu Tran, and Cong-Kha Pham, "A Trigonometric Hardware Acceleration in 32-bit RISC-V Microcontroller with Custom Instruction," <i>IEICE Electronics Express (ELEX)</i>, vol. 18, no. 16, pp. 20210266, Jul. 2021. <a href="https://doi.org/10.1587/ELEX.18.20210266">[DOI]</a>
  </p></div>
  <div class="num">
    [J.17]
  </div><div class="text"><p>
    Dang Tuan Kiet, Binh Kieu-Do-Nguyen, <u>Trong-Thuc Hoang</u>, Khai-Duy Nguyen, Xuan-Tu Tran, and Cong-Kha Pham, "A Proposal for Enhancing Training Speed in Deep Learning Models Based on Memory Activity Survey," <i>IEICE Electronics Express (ELEX)</i>, vol. 18, no. 15, pp. 20210252, Aug. 2021. <a href="https://doi.org/10.1587/ELEX.18.20210252">[DOI]</a>
  </p></div>
  <div class="num">
    [J.16]
  </div><div class="text"><p>
    Ronaldo Serrano, Ckristian Duran, <u>Trong-Thuc Hoang</u>, Marco Sarmiento, Khai-Duy Nguyen, Akira Tsukamoto, Kuniyasu Suzaki, and Cong-Kha Pham, "A Fully Digital True Random Number Generator with Entropy Source Based in Frequency Collapse," <i>IEEE Access</i>, vol. 9, pp. 105748-105755, Jul. 2021. <a href="https://doi.org/10.1109/ACCESS.2021.3099534">[DOI]</a>
  </p></div>
  <div class="num">
    [J.15]
  </div><div class="text"><p>
    Ba-Anh Dao, <u>Trong-Thuc Hoang</u>, Anh-Tien Le, Akira Tsukamoto, Kuniyasu Suzaki, and Cong-Kha Pham, "Exploiting the Back-Gate Biasing Technique as a Countermeasure Against Power Analysis Attacks," <i>IEEE Access</i>, vol. 9, pp. 2169-3536, Feb. 2021. <a href="https://doi.org/10.1109/ACCESS.2021.3057369">[DOI]</a>
  </p></div>
</div>

<h3>
  2020
</h3>

<div class="ref">
  <div class="num">
    [J.14]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Ckristian Duran, Khai-Duy Nguyen, Tuan-Kiet Dang, Quynh Nguyen Quang Nhu, Phuc-Hong Than, Xuan-Tu Tran, Duc-Hung Le, Akira Tsukamoto, Kuniyasu Suzaki, and Cong-Kha Pham, "Low-power High-performance 32-bit RISC-V Microcontroller on 65-nm Silicon-On-Thin-BOX (SOTB)," <i>IEICE Electronics Express (ELEX)</i>, vol. 17, no. 20, pp. 20200282, Oct. 2020. <a href="https://doi.org/10.1587/elex.17.20200282">[DOI]</a>
  </p></div>
  <div class="num">
    [J.13]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Ckristian Duran, Duc-Thinh Nguyen-Hoang, Duc-Hung Le, Akira Tsukamoto, Kuniyasu Suzaki, and Cong-Kha Pham, "Quick Boot of Trusted Execution Environment with Hardware Accelerators," <i>IEEE Access</i>, vol. 8, pp. 74015-74023, 2020. <a href="https://doi.org/10.1109/ACCESS.2020.2987617">[DOI]</a>
  </p></div>
  <div class="num">
    [C.25]
  </div><div class="text"><p>
    Ckristian Duran, <u>Trong-Thuc Hoang</u>, Akira Tsukamoto, Kuniyasu Suzaki, and Cong-Kha Pham, "TEE Boot Procedure with Crypto-accelerators in RISC-V Processors," <i>Workshop on Computer Arch. Research with RISC-V (CARRV)</i>, Virtual Event, May. 2020, pp. 1-4. <a href="/assets/pp/CARRV2020.pdf">[PDF]</a>
  </p></div>
  <div class="num">
    [C.24]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Ckristian Duran, Akira Tsukamoto, Kuniyasu Suzaki, and Cong-Kha Pham, "Cryptographic Accelerators for Trusted Execution Environment in RISC-V Processor," <i>IEEE Int. Symp. on Circ. and Syst. (ISCAS)</i>, Seville, Spain, Oct. 2020, pp. 1-4. <a href="https://doi.org/10.1109/ISCAS45731.2020.9180551">[DOI]</a>
  </p></div>
  <div class="num">
    [J.12]
  </div><div class="text"><p>
    Xuan-Thuan Nguyen, <u>Trong-Thuc Hoang</u>, Hong-Thu Nguyen, Katsumi Inoue, and Cong-Kha Pham, "A 0.9-V 50-MHz 256-bit 1D-to-2D-based Single/Multi-match Priority Encoder with 0.67-nW Standby Power on 65-nm SOTB CMOS," <i>Microprocessors and Microsystems</i>, vol. 73, pp. 102970, Mar. 2020. <a href="https://doi.org/10.1016/j.micpro.2019.102970">[DOI]</a>
  </p></div>
</div>

<h3>
  2019
</h3>

<div class="ref">
  <div class="num">
    [C.23]
  </div><div class="text"><p>
    Akinori Yamamoto, <u>Trong-Thuc Hoang</u>, and Cong-Kha Pham, "A Ring Oscillator Using Bootstrap Inverter," <i>IEEE SOI-3D-Subthreshold Microelec. Tech. Unified Conf. (S3S)</i>, San Jose, California, USA, Oct. 2019, pp. 1-2. <a href="https://doi.org/10.1109/S3S46989.2019.9320679">[DOI]</a>
  </p></div>
  <div class="num">
    [C.22]
  </div><div class="text"><p>
    Ngoc-Tu Bui, <u>Trong-Thuc Hoang</u>, Akinori Yamamoto, Duc-Hung Le, and Cong-Kha Pham, "A 0.75-V 58-MHz 340-uW SOTB-65nm 32-point DCT Implementation Based on Fixed-rotation Adaptive CORDIC," <i>IEEE SOI-3D-Subthreshold Microelec. Tech. Unified Conf. (S3S)</i>, San Jose, California, USA, Oct. 2019, pp. 1-3. <a href="https://doi.org/10.1109/S3S46989.2019.9320693">[DOI]</a>
  </p></div>
  <div class="num">
    [J.11]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Xuan-Thuan Nguyen, Duc-Hung Le, and Cong-Kha Pham, "Low-Power Floating-Point Adaptive-CORDIC-Based FFT Twiddle Factor on 65-nm Silicon-on-Thin-BOX (SOTB) With Back-Gate Bias," <i>IEEE Trans. on Circ. and Syst. II: Express Briefs (TCAS-II)</i>, vol. 66,  no. 10, pp. 1723-1727, Jul. 2019. <a href="https://doi.org/10.1109/tcsii.2019.2928138">[DOI]</a>
  </p></div>
  <div class="num">
    [C.21]
  </div><div class="text"><p>
    Ngoc-Tu Bui, <u>Trong-Thuc Hoang</u>, Duc-Hung Le, and Cong-Kha Pham, "A 0.75-V 32-MHz 181-uW SOTB-65nm Floating-point Twiddle Factor Using Adaptive CORDIC," <i>IEEE Int. Conf. on Industrial Tech. (ICIT)</i>, Melbourne, Australia, Feb. 2019, pp. 835-840. <a href="https://doi.org/10.1109/ICIT.2019.8754955">[DOI]</a>
  </p></div>
  <div class="num">
    [J.10]
  </div><div class="text"><p>
    Xuan-Thuan Nguyen, <u>Trong-Thuc Hoang</u>, Hong-Thu Nguyen, Katsumi Inoue, and Cong-Kha Pham, "A 1.2-V 162.9-pJ/cycle Bitmap Index Creation Core with 0.31-pW/bit Standby Power on 65-nm SOTB," <i>Microprocessors and Microsystems</i>, vol. 69, pp. 112-117, Sep. 2019. <a href="https://doi.org/10.1016/j.micpro.2019.05.008">[DOI]</a>
  </p></div>
  <div class="num">
    [J.9]
  </div><div class="text"><p>
    Duc-Hung Le, <u>Trong-Thuc Hoang</u>, and Cong-Kha Pham, "A 1.05-V 62-MHz with 0.12-nW standby power SOTB-65nm chip of 32-point DCT based on adaptive CORDIC," <i>IEICE Electronics Express (ELEX)</i>, vol. 16, no. 10, pp. 20190116, 2019. <a href="https://doi.org/10.1587/elex.16.20190116">[DOI]</a>
  </p></div>
  <div class="num">
    [C.20]
  </div><div class="text"><p>
    Xuan-Thuan Nguyen, <u>Trong-Thuc Hoang</u>, Katsumi Inoue, Ngoc-Tu Bui, Van-Phuc Hoang, and Cong-Kha Pham, "A 1.2-V 90-MHz Bitmap Index Creation Accelerator with 0.27-nW Standby Power on 65-nm Silicon-On-Thin-Box (SOTB) CMOS," <i>IEEE Int. Symp. on Circ. and Syst. (ISCAS)</i>, Sapporo, Japan, May 2019, pp. 1-4. <a href="https://doi.org/10.1109/ISCAS.2019.8702331">[DOI]</a>
  </p></div>
  <div class="num">
    [C.19]
  </div><div class="text"><p>
    Takahiro Hosaka, <u>Trong-Thuc Hoang</u>, Van-Phuc Hoang, Duc-Hung Le, Katsumi Inoue, and Cong-Kha Pham, "Live Demonstration: Real-time Auto-exposure Histogram Equalization Video-system Using Frequent Items Counter," <i>IEEE Int. Symp. on Circ. and Syst. (ISCAS)</i>, Sapporo, Japan, May 2019, pp. 1-1. <a href="https://doi.org/10.1109/ISCAS.2019.8702167">[DOI]</a>
  </p></div>
  <div class="num">
    [J.8]
  </div><div class="text"><p>
    Xuan-Thuan Nguyen, <u>Trong-Thuc Hoang</u>, Hong-Thu Nguyen, Katsumi Inoue, and Cong-Kha Pham, "An Efficient I/O Architecture for RAM-based Content-Addressable Memory on FPGA," <i>IEEE Tran. on Circ. and Syst. II: Express Briefs (TCAS-II)</i>, vol. 66, no. 3, pp. 472-476, Mar. 2019. <a href="https://doi.org/10.1109/TCSII.2018.2849925">[DOI]</a>
  </p></div>
</div>

<h3>
  2018
</h3>

<div class="ref">
  <div class="num">
    [C.18]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Duc-Hung Le, and Cong-Kha Pham, "VLSI Design of Floating-point Twiddle Factor Using Adaptive CORDIC on Various Iteration Limitations (Invited paper)," <i>IEEE Int. Symp. on Embedded Multicore/Manycore SoCs (MCSoC)</i>, Hanoi, Vietnam, Sep. 2018, pp. 225-232. <a href="https://doi.org/10.1109/MCSoC2018.2018.00044">[DOI]</a>
  </p></div>
  <div class="num">
    [J.7]
  </div><div class="text"><p>
    Katsumi Inoue, <u>Trong-Thuc Hoang</u>, and Cong-Kha Pham, "Frequent Items Counter Based on Binary Decoders," <i>IEICE Electronics Express (ELEX)</i>, vol. 15, no. 20, pp. 20180808, 2018. <a href="https://doi.org/10.1587/elex.15.20180808">[DOI]</a>
  </p></div>
  <div class="num">
    [C.17]
  </div><div class="text"><p>
    Katsumi Inoue, <u>Trong-Thuc Hoang</u>, Xuan-Thuan Nguyen, Hong-Thu Nguyen, and Cong-Kha Pham, "VLSI Design of Frequent Items Counting Using Binary Decoders Applied to 8-bit per Item Case-study," <i>Conf. on PhD Research in Microelec. and Elec. (PRIME)</i>, Prague, Czech Republic, Jul. 2018, pp. 161-164. <a href="https://doi.org/10.1109/PRIME.2018.8430308">[DOI]</a>
  </p></div>
  <div class="num">
    [J.6]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Duc-Hung Le, and Cong-Kha Pham, "Minimum adder-delay architecture of 8/16/32-point DCT based on fixed-rotation adaptive CORDIC," <i>IEICE Electronics Express (ELEX)</i>, vol. 15, no. 10, pp. 20180302, 2018. <a href="https://doi.org/10.1587/elex.15.20180302">[DOI]</a>
  </p></div>
  <div class="num">
    [C.16]
  </div><div class="text"><p>
    Xuan-Thuan Nguyen, <u>Trong-Thuc Hoang</u>, Hong-Thu Nguyen, Katsumi Inoue, and Cong-Kha Pham, "A 219-μW 1D-to-2D-Based Priority Encoder on 65-nm SOTB CMOS," <i>IEEE Int. Symp. on Circ. and Syst. (ISCAS)</i>, Florence, Italy, May 2018, pp. 1-4. <a href="https://doi.org/10.1109/ISCAS.2018.8351406">[DOI]</a>
  </p></div>
  <div class="num">
    [C.15]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Cong-Kha Pham, and Duc-Hung Le, "High-speed 8/16/32-point DCT Architecture Using Fixed-rotation Adaptive CORDIC," <i>IEEE Int. Symp. on Circ. and Syst. (ISCAS)</i>, Florence, Italy, May 2018, pp. 1-5. <a href="https://doi.org/10.1109/ISCAS.2018.8351090">[DOI]</a>
  </p></div>
  <div class="num">
    [J.5]
  </div><div class="text"><p>
    Xuan-Thuan Nguyen, <u>Trong-Thuc Hoang</u>, Hong-Thu Nguyen, Katsumi Inoue, and Cong-Kha Pham, "An FPGA-Based Hardware Accelerator for Energy-Efficient Bitmap Index Creation," <i>IEEE Access</i>, vol. 6, pp. 16046-16059, Mar. 2018. <a href="https://doi.org/10.1109/ACCESS.2018.2816039">[DOI]</a>
  </p></div>
  <div class="num">
    [J.4]
  </div><div class="text"><p>
    Hong-Thu Nguyen, Xuan-Thuan Nguyen, <u>Trong-Thuc Hoang</u>, and Cong-Kha Pham, "A CORDIC-based QR decomposition for MIMO signal detector," <i>IEICE Electronics Express (ELEX)</i>, vol. 15, no. 6, pp. 20180174, 2018. <a href="https://doi.org/10.1587/elex.15.20180174">[DOI]</a>
  </p></div>
</div>

<h3>
  2017
</h3>

<div class="ref">
  <div class="num">
    [C.14]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Xuan-Thuan Nguyen, Hong-Thu Nguyen, Nhu-Quynh Truong, Duc-Hung Le, Katsumi Inoue, and Cong-Kha Pham, "FPGA-based Frequent Items Counting Using Matrix of Equality Comparators," <i>IEEE Int. Midwest Symp. on Circ. and Syst. (MWCAS)</i>, Boston, USA, Aug. 2017, pp. 285-288. <a href="https://doi.org/10.1109/MWSCAS.2017.8052916">[DOI]</a>
  </p></div>
  <div class="num">
    [C.13]
  </div><div class="text"><p>
    Phuong-Thao Vo-Thi, <u>Trong-Thuc Hoang</u>, Cong-Kha Pham, and Duc-hung Le, "A Floating-point FFT Twiddle Factor Implementation Based on Adaptive Angle Recoding CORDIC," <i>Int. Conf. on Recent Advances on Signal Processing, Telecomm. & Computing (SigTelCom)</i>, Danang, Vietnam, Jan. 2017, pp. 21-26. <a href="https://doi.org/10.1109/SIGTELCOM.2017.7849789">[DOI]</a>
  </p></div>
</div>

<h3>
  2016
</h3>

<div class="ref">
  <div class="num">
    [J.3]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Ngoc-Hung Nguyen, and Trong-Tu Bui, "An FPGA-based Implementation of  FastICA for Variable-length 4-channel Signal Separation," <i>Journal of Science & Tech. on Info. and Comm.</i>, vol. 1, no. 1, pp. 81–87, 2016. <a href="/assets/pp/2016_JSTIC.pdf">[PDF]</a>
  </p></div>
  <div class="num">
    [C.12]
  </div><div class="text"><p>
    Xuan-Thuan Nguyen, Hong-Thu Nguyen, <u>Trong-Thuc Hoang</u>, Katsumi Inoue, Osamu Shimojo, Toshio Murayama, Kenji Tominaga, and Cong-Kha Pham, "An efficient FPGA-based database processor for fast database analytics," <i>IEEE Int. Symp. on Circ. and Syst. (ISCAS)</i>, Montreal, Canada, May 2016, pp. 1758–1761. <a href="https://doi.org/10.1109/ISCAS.2016.7538908">[DOI]</a>
  </p></div>
  <div class="num">
    [C.11]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Duc-Hung Le, Hong-Thu Nguyen, Xuan-Thuan Nguyen, and Cong-Kha Pham, "A hybrid adaptive CORDIC in 65nm SOTB CMOS process," <i>IEEE Int. Symp. on Circ. and Syst. (ISCAS)</i>, Montreal, Canada, May 2016, pp. 2158–2161. <a href="https://doi.org/10.1109/ISCAS.2016.7539008">[DOI]</a>
  </p></div>
  <div class="num">
    [C.10]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Hong-Thu Nguyen, Xuan-Thuan Nguyen, Cong-Kha Pham, and Duc-Hung Le, "High-performance DCT architecture based on angle recoding CORDIC and Scale-Free Factor," <i>IEEE Int. Conf. on Comm. and Elec. (ICCE)</i>, Halong, Vietnam, Jul. 2016, pp. 199–204. <a href="https://doi.org/10.1109/CCE.2016.7562636">[DOI]</a>
  </p></div>
  <div class="num">
    [C.9]
  </div><div class="text"><p>
    Hong-Thu Nguyen, Xuan-Thuan Nguyen, Cong-Kha Pham, <u>Trong-Thuc Hoang</u>, and Duc-Hung Le, "A parallel pipeline CORDIC based on adaptive angle selection," <i>Int. Conf. on Elec., Info., and Comm. (ICEIC)</i>, Danang, Vietnam, Jan. 2016, pp. 1–4. <a href="https://doi.org/10.1109/ELINFOCOM.2016.7563034">[DOI]</a>
  </p></div>
</div>

<h3>
  2015
</h3>

<div class="ref">
  <div class="num">
    [J.2]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Hong-Kiet Su, Hieu-Binh Nguyen, Duc-Hung Le, Huu-Thuan Huynh, Trong-Tu Bui, and Cong-Kha Pham, "Design of co-processor for real-time HMM-based text-to-speech on hardware system applied to Vietnamese," <i>IEICE Electronics Express (ELEX)</i>, vol. 12, no. 14, pp. 20150448, 2015. <a href="https://doi.org/10.1587/elex.12.20150448">[DOI]</a>
  </p></div>
  <div class="num">
    [J.1]
  </div><div class="text"><p>
    Hong-Thu Nguyen, Xuan-Thuan Nguyen, <u>Trong-Thuc Hoang</u>, Duc-Hung Le, and Cong-Kha Pham, "Low-resource low-latency hybrid adaptive CORDIC with floating-point precision," <i>IEICE Electronics Express (ELEX)</i>, vol. 12, no. 9, pp. 20150258, 2015. <a href="https://doi.org/10.1587/elex.12.20150258">[DOI]</a>
  </p></div>
  <div class="num">
    [C.8]
  </div><div class="text"><p>
    Hong-Thu Nguyen, Xuan-Thuan Nguyen, Cong-Kha Pham, <u>Trong-Thuc Hoang</u>, and Duc-Hung Le, "A low-resource low-latency hybrid adaptive CORDIC in 180-nm CMOS technology," <i>IEEE Region 10 Conf. (TENCON)</i>, Singapore, Singapore, Nov. 2015, pp. 1–4. <a href="https://doi.org/10.1109/TENCON.2015.7372987">[DOI]</a>
  </p></div>
</div>

<h3>
  2014
</h3>

<div class="ref">
  <div class="num">
    [C.7]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Quang-Trung Tran, and Trong-Tu Bui, "A proposed adaptive image segmentation method based on Local Excitatory Global Inhibitory region growing," <i>IEEE Int. Conf. on Comm. and Elec. (ICCE)</i>, Danang, Vietnam, Jul. 2014, pp. 458–463. <a href="https://doi.org/10.1109/CCE.2014.6916748">[DOI]</a>
  </p></div>
  <div class="num">
    [C.6]
  </div><div class="text"><p>
    Xuan-Vy Luu, <u>Trong-Thuc Hoang</u>, Trong-Tu Bui, and Anh-Vu Dinh-Duc, "A high-speed unsigned 32-bit multiplier based on booth-encoder and wallace-tree modifications," <i>Int. Conf. on Advanced Tech. for Comm. (ATC)</i>, Hanoi, Vietnam, Oct. 2014, pp. 739–744. <a href="https://doi.org/10.1109/ATC.2014.7043485">[DOI]</a>
  </p></div>
  <div class="num">
    [C.5]
  </div><div class="text"><p>
    Dinh-Thien Vu, <u>Trong-Thuc Hoang</u>, Ngoc-hung Nguyen, and Trong-tu Bui, "An FPGA-based Variable-length 4-Channel Separation FastICA Implementation," <i>IEICE Int. Conf. on Integrated Circ. and Devices in Vietnam (ICDV)</i>, Hanoi, Vietnam, 2014, pp. 739–744. <a href="/assets/pp/2014_ICDV.pdf">[PDF]</a>
  </p></div>
</div>

<h3>
  2013
</h3>

<div class="ref">
  <div class="num">
    [C.4]
  </div><div class="text"><p>
    Thai-Bao Huynh, <u>Trong-Thuc Hoang</u>, and Trong-Tu Bui, "A constraint-based watermarking technique using Schmitt Trigger insertion at logic synthesis level," <i>Int. Conf. on Advanced Tech. for Comm. (ATC)</i>, Hochiminh, Vietnam, Oct. 2013, pp. 115–120. <a href="https://doi.org/10.1109/ATC.2013.6698089">[DOI]</a>
  </p></div>
  <div class="num">
    [C.3]
  </div><div class="text"><p>
    Kim-Hung Nguyen, <u>Trong-Thuc Hoang</u>, and Trong-Tu Bui, "An FSM-based IP protection technique using added watermarked states," <i>Int. Conf. on Advanced Tech. for Comm. (ATC)</i>, Hochiminh, Vietnam, Oct. 2013, pp. 718–723. <a href="https://doi.org/10.1109/ATC.2013.6698210">[DOI]</a>
  </p></div>
</div>

<h3>
  2012
</h3>

<div class="ref">
  <div class="num">
    [C.2]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Vi-Thuy Tran, Thanh Le, Minh-Triet Luu, Cao-Quyen Tran, Xuan-Thuan Nguyen, and Trong-Tu Bui, "A Case Study of Connect6 Game FPGA-based Implementation Using the Multi-turn Prediction Algorithm," <i>IEEE Int. Symp. on Signal Processing and Info. Tech. (ISSPIT)</i>, Hochiminh, Vietnam, 2012, pp. 1-6. <a href="/assets/pp/2012_ISSPIT.pdf">[PDF]</a>
  </p></div>
  <div class="num">
    [C.1]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Ngoc-Hung Nguyen, Xuan-Thuan Nguyen, and Trong-Tu Bui, "A Real-time Object-recognition System Based on PCNN Algorithm," <i>IEICE Int. Conf. on Integrated Circ. and Devices in Vietnam (ICDV)</i>, no. 2, Danang, Vietnam, 2012, pp. 155–160. <a href="/assets/pp/2012_ICDV.pdf">[PDF]</a>
  </p></div>
</div>
