# ğŸ’¾ Simple RAM (Memory Model)

## ğŸ“˜ Description
This is a **simple 16x8 RAM model** implemented in Verilog.  
- **16 locations** (address range: 0â€“15)  
- **8-bit data width**  
- Supports **read** and **write** operations.  

âš ï¸ This is a **behavioral model**, mainly for simulation and learning purposes.

---

ğŸ“ Example Operation

Write 10101010 at address 0011 (3)

Read back from address 0011 â†’ Output should be 10101010

ğŸ“Š Simulation Output

Write 0xAA at address 4 â†’ Read back gives 0xAA

Write 0x55 at address 7 â†’ Read back gives 0x55

## ğŸ“ Code

[memory.v]( memory.v) â€“ RTL Design  

[memory_tb.v]( memory_tb.v) â€“ Testbench  



## ğŸ” Simulation

- Tool: QuestaSim / EDA Playground  

- ### ğŸ“Š Waveform Output

Here is the simulation waveform:  

![Waveform]( memory_waveform.png)



Output Verified!




