#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jan  2 19:07:45 2022
# Process ID: 10864
# Current directory: D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10680 D:\yingzong\pipeline_5level_CPU\MyCPU\pipeline_5level_CPU\pipeline_5level_CPU.xpr
# Log file: D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/vivado.log
# Journal file: D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/yingzong/pipeline_5level_CPU/testcoe/funcTest_independent/j_BTest/Test1/obj/data_ram.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files d:/yingzong/pipeline_5level_CPU/testcoe/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe] -no_script -reset -force -quiet
remove_files  {d:/yingzong/pipeline_5level_CPU/testcoe/funcTest_independent/j_BTest/Test1/obj/data_ram.coe d:/yingzong/pipeline_5level_CPU/testcoe/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe}
generate_target Simulation [get_files D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/data_ram.xci]
generate_target all [get_files  D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/data_ram.xci]
set_property -dict [list CONFIG.Coe_File {D:/yingzong/pipeline_5level_CPU/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe}] [get_ips inst_ram]
set_property -dict [list CONFIG.Coe_File {D:/yingzong/pipeline_5level_CPU/funcTest_independent/j_BTest/Test1/obj/data_ram.coe}] [get_ips data_ram]
generate_target all [get_files  D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/data_ram.xci]
catch { config_ip_cache -export [get_ips -all data_ram] }
export_ip_user_files -of_objects [get_files D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
reset_run data_ram_synth_1
launch_runs -jobs 4 data_ram_synth_1
export_simulation -of_objects [get_files D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/data_ram.xci] -directory D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.ip_user_files -ipstatic_source_dir D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/modelsim} {questa=D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/questa} {riviera=D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/riviera} {activehdl=D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {D:/yingzong/pipeline_5level_CPU/funcTest_independent/j_BTest/Test1/obj/data_ram.coe}] [get_ips data_ram]
launch_simulation
source testbench.tcl
current_wave_config {Untitled 1}
add_wave {{/testbench/dut/m/dp}} 
reset_run inst_ram_synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
reset_run synth_1
launch_simulation
source testbench.tcl
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/m}} 
current_wave_config {Untitled 2}
add_wave {{/testbench/dut/m/dp}} 
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 3}
add_wave {{/testbench/dut/m/dp}} 
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 4}
add_wave {{/testbench/dut/m/dp}} 
current_wave_config {Untitled 4}
add_wave {{/testbench/dut/m/dp/flushE}} 
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 5}
add_wave {{/testbench/dut/m/dp}} 
current_wave_config {Untitled 5}
add_wave {{/testbench/dut/m/c}} 
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 6}
add_wave {{/testbench/dut/m}} 
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 8}
add_wave {{/testbench/dut/m}} 
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 10}
add_wave {{/testbench/dut/m/dp}} 
current_wave_config {Untitled 10}
add_wave {{/testbench/dut/m/c}} 
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 11}
add_wave {{/testbench/dut/m/dp}} 
current_wave_config {Untitled 11}
add_wave {{/testbench/dut/m/c}} 
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 12}
add_wave {{/testbench/dut/m/dp}} 
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 13}
add_wave {{/testbench/dut/m/dp}} 
current_wave_config {Untitled 13}
add_wave {{/testbench/dut/m/c/rc2/en}} 
current_wave_config {Untitled 13}
add_wave {{/testbench/dut/m/c/rc2/clear}} 
current_wave_config {Untitled 13}
add_wave {{/testbench/dut/m/c/rd_31E}} {{/testbench/dut/m/c/regwriteD}} {{/testbench/dut/m/c/memtoregD}} {{/testbench/dut/m/c/memwriteD}} 
run all
close_sim
launch_simulation
source testbench.tcl
run all
current_wave_config {Untitled 14}
add_wave {{/testbench/dut/m/dp}} 
close_sim
launch_simulation
source testbench.tcl
run all
current_wave_config {Untitled 15}
add_wave {{/testbench/dut/m/dp/pc1/pc}} 
current_wave_config {Untitled 15}
add_wave {{/testbench/dut/m/c/rc2/q}} 
current_wave_config {Untitled 15}
add_wave {{/testbench/dut/m/c/memtoregM}} 
current_wave_config {Untitled 15}
add_wave {{/testbench/dut/m/c/memtoregE}} 
close_sim
launch_simulation
launch_simulation
source testbench.tcl
current_wave_config {Untitled 16}
add_wave {{/testbench/dut/m/c}} 
current_wave_config {Untitled 16}
add_wave {{/testbench/dut/m/c/rc2/q}} 
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 17}
add_wave {{/testbench/dut/m/dp/pc1}} 
current_wave_config {Untitled 17}
add_wave {{/testbench/dut/m/dp/rf}} 
current_wave_config {Untitled 17}
add_wave {{/testbench/dut/m/dp/mux2}} 
current_wave_config {Untitled 17}
add_wave {{/testbench/dut/m/c}} 
current_wave_config {Untitled 17}
add_wave {{/testbench/dut/m/dp/rf}} 
current_wave_config {Untitled 17}
add_wave {{/testbench/dut/m/dp/sign_1}} 
current_wave_config {Untitled 17}
add_wave {{/testbench/dut/m/dp/rF1}} 
current_wave_config {Untitled 17}
add_wave {{/testbench/dut/m/dp/rF1}} 
current_wave_config {Untitled 17}
add_wave {{/testbench/dut/m/dp/rF1}} 
current_wave_config {Untitled 17}
add_wave {{/testbench/dut/m/dp/mux6}} 
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 18}
add_wave {{/testbench/dut/m/dp/pc1}} 
current_wave_config {Untitled 18}
add_wave {{/testbench/dut/m/dp/rf}} 
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 19}
add_wave {{/testbench/dut/m/dp/pc1}} 
current_wave_config {Untitled 19}
add_wave {{/testbench/dut/m/dp/rf}} 
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 20}
add_wave {{/testbench/dut/m/dp/rf}} 
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 21}
add_wave {{/testbench/dut/m/dp/rf}} 
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 22}
add_wave {{/testbench/dut/m/dp/rf}} 
current_wave_config {Untitled 22}
add_wave {{/testbench/dut/m/dp/pc1}} 
current_wave_config {Untitled 22}
add_wave {{/testbench/dut/m/dp/rF1/d}} {{/testbench/dut/m/dp/rF1/q}} 
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 23}
add_wave {{/testbench/dut/m/dp/pc1}} 
current_wave_config {Untitled 23}
add_wave {{/testbench/dut/m/dp/rf}} 
current_wave_config {Untitled 23}
add_wave {{/testbench/dut/m/dp/rF1/d}} {{/testbench/dut/m/dp/rF1/q}} 
close_sim
