// Seed: 1043007406
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input uwire id_2
);
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input tri0 id_2,
    output supply1 id_3
);
  assign id_1 = id_2 - 1;
  module_0(
      id_3, id_0, id_2
  );
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    output tri id_2,
    output wire id_3,
    input logic id_4,
    output tri1 id_5,
    input uwire id_6,
    input uwire id_7,
    input wor id_8,
    output tri id_9,
    input tri id_10,
    output tri1 id_11,
    inout wand id_12,
    output tri1 id_13,
    input wor id_14,
    output wire id_15,
    input tri1 id_16,
    output supply0 id_17,
    input tri0 id_18,
    input tri1 id_19,
    input tri0 id_20,
    output supply0 id_21
    , id_33,
    input tri id_22,
    inout uwire id_23,
    output uwire id_24,
    input wand id_25,
    output wor id_26,
    input supply1 id_27,
    output logic id_28,
    output tri0 id_29,
    input supply0 id_30,
    input tri id_31
);
  initial begin
    if (1'b0) id_33 <= id_4;
    else id_28 <= 1'd0;
  end
  module_0(
      id_17, id_29, id_7
  );
endmodule
