EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,18.1.0 Build 625 09/12/2018 SJ Lite Edition
PROJECT,"sopc_counters"
REVISION,"sopc_counter"
PROJECT_FILE,"C:/Users/Etudiant/Desktop/TP VHDL/SOPC/sopc_counters.qpf"
TIME,"Mon Sep 18 11:31:52 2023"
TIME_SECONDS,"1695029512"
FAMILY,"Cyclone IV E"
DEVICE,"EP4CE22"
PACKAGE,"FBGA"
PART,"EP4CE22F17C6"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
MIN_JUNCTION_TEMPERATURE,"0"
MAX_JUNCTION_TEMPERATURE,"85"
POWER_PRESET_COOLING_SOLUTION,"23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
POWER_BOARD_THERMAL_MODEL,"NONE (CONSERVATIVE)"
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"6.50"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"4.30"
POWER_OJB_VALUE,"-1.00"
VCCIO,,1,2.50,2,2.50,3,2.50,4,2.50,5,2.50,6,2.50,7,2.50,8,2.50,
RAIL_VOLTAGES,,VCCINT,1.200,VCCA,2.500,VCCD,1.200,


BLOCK,M9K,count,2,ram_mode,"Single Port",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"18",ram_porta_addr_width,"8",ram_porta_depth,"256",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.500000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M9K,count,32,ram_mode,"Single Port",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"1",ram_porta_addr_width,"13",ram_porta_depth,"8192",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.500000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M9K,count,2,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"36",ram_porta_addr_width,"5",ram_porta_depth,"32",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"0",ram_portb_data_width,"36",ram_portb_addr_width,"5",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M9K,count,2,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"36",ram_porta_addr_width,"6",ram_porta_depth,"64",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"0",ram_portb_data_width,"36",ram_portb_addr_width,"6",ram_portb_ena_static_prob,"0.500000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,Combinational cell,count,1398,avg_toggle_rate,"0.968562",avg_toggle_rate_ratio,"0.000000",avg_fanout,"2.344063",fmax,"0"
BLOCK,Combinational cell,count,286,avg_toggle_rate,"822836.070980",avg_toggle_rate_ratio,"0.082284",avg_fanout,"1.790210",fmax,"10"
BLOCK,Clock control block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"807.000000",fmax,"0",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"807",num_lc_comb_fanout,"0",num_lc_ff_fanout,"767",sum_lc_ff_clkena_static_prob,"588.5",avg_lc_ff_clk_ena_static_prob,"0.767275",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"40",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"20000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"171.000000",fmax,"10",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"171",num_lc_comb_fanout,"0",num_lc_ff_fanout,"171",sum_lc_ff_clkena_static_prob,"75.9541",avg_lc_ff_clk_ena_static_prob,"0.444176",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Register cell,count,697,avg_toggle_rate,"0.906743",avg_toggle_rate_ratio,"0.000000",avg_fanout,"4.322812",fmax,"0"
BLOCK,Register cell,count,241,avg_toggle_rate,"1250000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"3.560166",fmax,"10"
BLOCK,I/O pad,count,8,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,3,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"INPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",vod,"-1",slew_rate,"-1"
