{"url": "https://www.ics.uci.edu/~nicolau/", "content": "<!DOCTYPE html PUBLIC \"-//W3C//DTD XHTML 1.1//EN\" \"http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd\">\n<html xmlns=\"http://www.w3.org/1999/xhtml\" xml:lang=\"en\" >\n<head>\n<title>Alex Nicolau's Home Page</title>\n<meta http-equiv=\"content-type\" content=\"text/html; charset=iso-8859-1\" />\n<meta http-equiv=\"content-style-type\" content=\"text/css\" />\n<meta content=\"Alex Nicolau Home Page\" name=\"description\" />\n<meta content=\"Alex Nicolau Express Forge Spark UCI Irvine\" name=\"keywords\" />\n<link rel=\"stylesheet\" type=\"text/css\" href=\"style.css\" />\n</head>\n\n<body>\n\n<div class=\"cecslogo\">\n<a href=\"http://www.cecs.uci.edu\"><img src=\"logo.gif\" alt=\"CECS logo\" width=\"72\"/></a>\n</div>\n\n<div class=\"cecsurl\">\n<a href=\"http://www.uci.edu/\">Center for Embedded Computer Systems</a>\n</div>\n\n<div class=\"uciurl\">\n<a href=\"http://www.uci.edu/\">University of California, Irvine</a>\n</div>\n\n<div class=\"ucilogo\">\n<a href=\"http://www.uci.edu\"><img src=\"anteater.gif\" alt=\"UCI logo\" width=\"120\"/></a>\n</div>\n\n<h1>Alex Nicolau</h1>\n\n<div class=\"picture\">\n<img src=\"nicolau.jpg\" width=\"200\" alt=\"Alex Nicolau\"/>\n</div>\n\n<div class=\"contactbox\">\n<div class=\"box\">\n  <span class=\"title\">Contact Info</span>\n  <ul>\n    <li><strong>Office:</strong> CECS (IERF) 204 <a href=\"http://www.cecs.uci.edu/%7Ewwwoffic/maps/ierf.html\">(directions)</a></li>\n    <li><strong>Phone:</strong> +1 (949) 824-4079</li>\n    <li><strong>Personal Fax:</strong> +1 (949) 824-4079</li>\n    <li><strong>Alt. Fax:</strong> +1 (949) 824-8019</li>\n    <li><strong>Email:</strong> <a href=\"mailto:nicolau&#64;ics.uci.edu\">nicolau&#64;ics.uci.edu</a></li>\n    <li><strong>Assistant:</strong> <a href=\"http://www.cecs.uci.edu/~msanders\">Melanie\n\tSanders</a> (<a href=\"mailto:msanders&#64;ics.uci.edu\">email</a>)</li>\n    <li>\n    <strong>Mail Address:</strong>\n      <div class=\"addrbox\">\n\tProfessor Alex Nicolau<br />\n\tCenter for Embedded Computer Systems<br />\n\t444 CS, University of California<br />\n\tIrvine, CA 92697-3425, USA<br />\n      </div>\n    </li>\n  </ul>\n</div>\n</div>\n\n<div class=\"box\">\n  <span class=\"title\">Research Interests</span>\n  <h3>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Parallelizing\n  Compilers, High-Performance Java, Power-aware Computing, Reconfigurable Computing.</h3>\n</div>\n\n<div class=\"box\">\n  <span class=\"title\">Current Projects</span>\n  <div class=\"projects\">\n  <ul>\n    <li>\n  <span class=\"projtitle\">\n    <a href=\"http://cocoa-krispies.ics.uci.edu/~paolo/JuliusC\">Julius C: Compiler Optimizations for Divide and Conquer Applications</a>\n  </span>\n  <p>\n  Julius C is a C compiler that determines a model for divide and\n  conquer algorithms. The model is an extension of the call graph and it\n  conceives information about the dynamic behavior of the algorithm. The\n  use of the model is twofold: at compile time, the model drives code\n  generation and code optimizations; at run time, the model offers a\n  support driving code execution, code adaptation and hardware\n  adaptation.\n  </p>\n    </li>\n    <li>\n  <span class=\"projtitle\">\n    <a href=\"http://www.cecs.uci.edu/~aces\">EXPRESS Retargetable Compiler</a>\n  </span>\n  <p>\n  EXPRESS is an optimizing, memory-aware, Instruction Level\n  Parallelizing (ILP) compiler. EXPRESS uses the EXPRESSION ADL to\n  retarget itself to a wide class of processor architectures and memory\n  systems. The inputs to EXPRESS are the application specified in C, and\n  the processor architecture specified in EXPRESSION. The front-end is\n  GCC-based and performs some of conventional optimizations. The core\n  transformations in EXPRESS include RDLP -- a loop pipelining\n  technique, TiPS : Trailblazing Percolation Scheduling -- a speculative\n  code motion technique, Instruction Selection, Register Allocation and\n  If-Conversion -- a technique for architectures with predicated\n  Instruction Sets. The back-end generates assembly code for the\n  processor ISA.\n  </p>\n    </li>\n    <li>\n  <span class=\"projtitle\">\n  <a href=\"http://www.cecs.uci.edu/~forge\">FORGE: A Framework for Optimization of Distributed Embedded Systems Software</a>\n  </span>\n  <p>\n  The FORGE project is a framework for optimization of distributed\n  embedded systems software, which integrates the middleware abstraction\n  layer with the hardware/OS abstraction layer and studies mechanisms\n  for capturing resources/architectures at these two levels and allowing\n  interactions between the levels. A resource description language\n  (RDL) specifying the composition of the system as well as\n  resource constraints can be used by a compiler for\n  automatically generating the necessary services and middleware\n  configuration and their deployment across the platform.\n  </p>\n    </li>\n    <li>\n  <span class=\"projtitle\">\n  <a href=\"http://www.cecs.uci.edu/~spark\">SPARK: High-Level Synthesis using Parallelizing Compiler Techniques</a>\n  </span>\n  <p>\n  SPARK is a C-to-VHDL high-level synthesis framework that employs a set of\n  innovative compiler, parallelizing compiler, and synthesis transformations\n  to improve the quality of high-level synthesis results. The compiler\n  transformations have been re-instrumented for synthesis by incorporating\n  ideas of mutual exclusivity of operations, resource sharing and hardware\n  cost models.\n  </p>\n    </li>\n    <li>\n  <span class=\"projtitle\">\n  <a href=\"http://www.ics.uci.edu/~nbansal/reconfig.html\">CoReComp: A\n\tCompiler Framework for Mapping Applications on Mesh-Based\n\tCoarse-Grain Reconfigurable Architectures</a>\n  </span>\n  <p>\nCoarse-grain reconfigurable architectures trade-off some of the configuration flexibility of fine-grain FPGAs in return for smaller delay, area and configuration time. They provide massive parallelism, high computational capability and their behavior can be configured dynamically, thus making them a better alternative to ASICs and fine-grain FPGAs in many aspects. Mapping applications to such architectures is a complex task that is a combination of the traditional operation scheduling, operation to PE binding (or mapping), and routing problems. The focus of this research is to build a compiler framework which should be capable of mapping applications on reconfigurable architectures by taking into account different architecture and application parameters.\n  </p>\n    </li>\n  </ul>\n  </div>\n</div>\n\n<div class=\"box\">\n  <span class=\"title\">Past Projects</span>\n  <div class=\"projects\">\n  <ul>\n    <li>\n  <span class=\"projtitle\">\n  <a href=\"http://www.cecs.uci.edu/~aazevedo/AJVMResearch.html\">Annotation-Aware Java Virtual Machines</a>\n  </span>\n    </li>\n    <li>\n  <span class=\"projtitle\">\n  <a href=\"http://www.cecs.uci.edu/~amrm\">AMRM: Adaptive Memory Reconfiguration and Management</a>\n  </span>\n    </li>\n    <li>\n  <span class=\"projtitle\">\n  <a href=\"http://www.cecs.uci.edu/~copper\">COPPER: Compiler-Controlled Continuous Power-Performance Management</a>\n  </span>\n    </li>\n    <li>\n  <span class=\"projtitle\">\n  Cache Power Optimization via Run-time Hardware Prediction\n  </span>\n    </li>\n    <li>\n  <span class=\"projtitle\">\n  EVE Mutation Scheduling Compiler\n  </span>\n    </li>\n  </ul>\n  </div>\n</div>\n\n<div class=\"box\">\n  <span class=\"title\">Teaching</span>\n  <ul>\n    <li>\n\t<b>ICS 144</b> - <i>High Performance Compilers and Program Optimizations (Spring '04)</i>\n    </li>\n    <li>\n\t<b>ICS 249</b> - <i>Seminar in Parallel Distributed and Network Systems (Winter '04)</i>\n    </li>\n<!--\n    <li>\n\t<b>ICS 144</b> - <i>High Performance Compilers and Program Optimizations (Spring '03)</i>\n    </li>\n-->\n    <li>\n\t<b>ICS 245</b> - <i>High Performance Architectures and Their Compilers (Winter '03)</i>\n    </li>\n    <li>\n\t<b>ICS 51</b> - <i>Introductory Computer Organization (Winter '02)</i>\n    </li>\n  </ul>\n</div>\n\n<div class=\"box\">\n  <span class=\"title\">Affiliated Ph.D. Students</span>\n  <div class=\"left\">\n  <ul>\n    <li>\n\tWeiyu Tang\n    </li>\n    <li>\n\t<a href=\"http://www.cecs.uci.edu/~paolo\">Paolo Nicola D'Alberto</a>\n    </li>\n    <li>\n\t<a href=\"http://www.cecs.uci.edu/~radu\">Radu Cornea</a>\n    </li>\n  </ul>\n  </div>\n  <div class=\"right\">\n  <ul>\n    <li>\n\tArun Kejariwal\n    </li>\n    <li>\n\t<a href=\"http://www.cecs.uci.edu/~nbansal\">Nikhil Bansal</a>\n    </li>\n    <li>\n\t<a href=\"http://www.cecs.uci.edu/~carmen\">Carmen Badea</a>\n    </li>\n  </ul>\n  </div>\n</div>\n\n<div class=\"box\">\n  <span class=\"title\">Previous Ph.D. Students</span>\n  <div class=\"left\">\n  <ul>\n    <li>\n\tAlexander Aiken (Graduated, 1988)\n    </li>\n    <li>\n\tLaurie Hendren (Graduated, 1990)\n    </li>\n    <li>\n\tRoni Potasman (Graduated)\n    </li>\n    <li>\n\tKi Kim (Graduated)\n    </li>\n    <li>\n\tHaigeng Wang (Graduated)\n    </li>\n  </ul>\n  </div>\n  <div class=\"right\">\n  <ul>\n    <li>\n\tSteve Novack (Graduated, 1992)\n    </li>\n    <li>\n\tSrinivas Mantripagada (Graduated)\n    </li>\n    <li>\n\tJoseph Hummel (Graduated, 1998)\n    </li>\n    <li>\n\t<a href=\"http://www.cecs.uci.edu/~dkolson\">David Kolson (Graduated, 1996)</a>\n    </li>\n    <li>\n\t<a href=\"http://www.cecs.uci.edu/~aazevedo\">Ana Azevedo Pazos (Graduated, 2002)</a>\n    </li>\n  </ul>\n  </div>\n</div>\n\n<div class=\"box\">\n  <span class=\"title\">Other Ph.D. Degrees Supervised</span>\n  <ul>\n    <div class=\"left\">\n    <li>\n\t<a href=\"http://www.cecs.uci.edu/~pmishra\">Prabhat Mishra (Graduated, 2004)</a>\n    </li>\n    <li>\n\t<a href=\"http://www.cecs.uci.edu/~sumitg\">Sumit Gupta (Graduated, 2003)</a>\n    </li>\n    </div>\n    <div class=\"right\">\n    <li>\n\t<a href=\"http://www.cecs.uci.edu/~pgrun\">Peter Grun (Graduated, 2001)</a>\n    </li>\n    <li>\n\tPreeti Ranjan Panda (Graduated, 1997)\n    </li>\n    </div>\n  </ul>\n</div>\n\n<div class=\"box\">\n  <span class=\"title\">Selected Publications (most recent first)</span>\n  <ul>\n    <li>\n\t<i><a href=\"http://www.cecs.uci.edu/~forge/papers/dac04.pdf\">Proxy-based Task Partitioning of Watermarking Algorithms for Reducing Energy Consumption in Mobile Devices</a></i><br />\n\tArun Kejariwal, Sumit Gupta, Alexandru Nicolau, Nikil Dutt, Rajesh Gupta,<br />\n\tDesign Automation Conference (DAC), June 2004.\n    </li>\n    <li>\n\t<i><a href=\"http://www.cecs.uci.edu/~aazevedo/papers/smartcardSO.pdf\">Optimized Performance of Applets and Services in an Annotation-aware JVM for Smart Cards</a></i><br />\n\tAna Azevedo, Arun Kejariwal, Alex Veidenbaum and Alex Nicolau,<br />\n\tInternational Workshop Construction and Analysis of Safe,\n\tSecure and Interoperable Smart Devices (CASSIS), March 2004.\n    </li>\n    <li>\n\t<i><a href=\"http://www.cecs.uci.edu/~nbansal/publications/DATE04.pdf\">Network Topology Exploration of Mesh-Based Reconfigurable Architectures</a></i><br />\n\tNikhil Bansal, Sumit Gupta, Rajesh Gupta, Nikil Dutt and Alex\n\tNicolau,<br />\n\tDesign Automation and Test in Europe (DATE), February 2004.\n    </li>\n    <li>\n\t<i><a href=\"http://www.cecs.uci.edu/~nbansal/publications/WASP03.pdf\">Analysis of the Performance of Coarse-Grain Reconfigurable Architectures with Different Processing Element Configurations</a></i><br />\n\tNikhil Bansal, Sumit Gupta, Nikil Dutt and Alex Nicolau,<br />\n\tWorkshop on Architecture Specific Processors (WASP), December 2003.\n    </li>\n    <li>\n\t<i><a href=\"http://www.cecs.uci.edu/~forge/papers/caes03.pdf\">Managing Cross-Layer Constraints for Interactive Mobile Multimedia</a></i><br />\n\tRadu Cornea, Shivajit Mohapatra, Nikil Dutt, Alex Nicolau and Nalini Venkatasubramanian,<br />\n\tWorkshop on Constraint-Aware Embedded Software (WCAS), IEEE Real-Time Systems Symposium, December 2003.\n    </li>\n    <li>\n\t<i><a href=\"papers/ACMMM.pdf\">Integrated Power Management for Video Streaming to Mobile Handheld Devices</a></i><br />\n\tShivajit Mohapatra, Radu Cornea, Nikil Dutt, Alex Nicolau and Nalini Venkatasubramanian,<br />\n\tACM Multimedia (ACMMM), November 2003.\n    </li>\n    <li>\n\t<i><a\n\thref=\"http://halps.ics.uci.edu/~paolo/LCPC/paoloNV.lcpc03.pdf.gz\">A Data Cache with Dynamic Mapping</a></i><br />\n\tPaolo D'Alberto, Alex Nicolau and Alex Veidenbaum,<br />\n\tWorkshop on Languages and Compilers for Parallel Computing (WLCPC),\n\t2003.\n    </li>\n  </ul>\n</div>\n\n<div class=\"box\">\n  <span class=\"title\">Professional Services (abridged)</span>\n  <ul>\n    <li>\n\tEditor in Chief, International Journal of Parallel Programming\n    </li>\n    <li>\n\tICS 2004 - Program Committee member\n    </li>\n    <li>\n\tLCTES 2001 and 2002 - Program Committee member\n    </li>\n    <li>\n\tSCOPES 2001 and 2002 - Program Committee member\n    </li>\n    <li>\n\tIWACT 2001 - Program Co-Chair\n    </li>\n    <li>\n\tNATO Advanced Workshop on Distributed Computing for Clusters, Grids and Embedded Systems 2003 - Co-Director\n    </li>\n  </ul>\n</div>\n\n<hr />\n<div class=\"footer\">\n<!-- hhmts start -->\nLast modified: Wed Mar 17 15:55:59 PST 2004\n<!-- hhmts end -->\n<br />\n<a href=\"http://validator.w3.org/check/referer\">XHTML 1.1 Checked</a>&nbsp;&nbsp;\n</div>\n\n</body>\n</html>\n", "encoding": "ascii"}