Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : tex0_cache_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 514ac0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 514ac8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 514ac0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 514ac8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef080700, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x7 | 2 = 0x8 | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 06050400, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x4 | 2 = 0x5 | 3 = 0x6 }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef080700, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x7 | 2 = 0x8 | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 06050400, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x4 | 2 = 0x5 | 3 = 0x6 }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 514ac0, value: 00000005, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(r) register: 514ac8, value: 00000003, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 514ac0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 514ac0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00002250, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0x2250
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'tex0_cache_sector_queries' saved in file 'tex0_cache_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : tex1_cache_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 514ac0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 514ac8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 514ac0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 514ac8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef080700, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x7 | 2 = 0x8 | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 06050400, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x4 | 2 = 0x5 | 3 = 0x6 }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef080700, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x7 | 2 = 0x8 | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 06050400, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x4 | 2 = 0x5 | 3 = 0x6 }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 514ac0, value: 00000005, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(r) register: 514ac8, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 514ac0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 514ac0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 000020f4, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0x20f4
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'tex1_cache_sector_queries' saved in file 'tex1_cache_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : tex2_cache_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 514ac0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 514ac8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 514ac0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 514ac8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef121100, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x11 | 2 = 0x12 | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 100f0e00, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0xe | 2 = 0xf | 3 = 0x10 }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef121100, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x11 | 2 = 0x12 | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 100f0e00, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0xe | 2 = 0xf | 3 = 0x10 }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 514ac0, value: 00000005, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(r) register: 514ac8, value: 00000003, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 514ac0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 514ac0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00002169, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0x2169
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'tex2_cache_sector_queries' saved in file 'tex2_cache_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : tex3_cache_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 514ac0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 514ac8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 514ac0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 514ac8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef121100, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x11 | 2 = 0x12 | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 100f0e00, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0xe | 2 = 0xf | 3 = 0x10 }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef121100, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x11 | 2 = 0x12 | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 100f0e00, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0xe | 2 = 0xf | 3 = 0x10 }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 514ac0, value: 00000005, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(r) register: 514ac8, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 514ac0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 514ac0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00002159, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0x2159
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'tex3_cache_sector_queries' saved in file 'tex3_cache_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : tex0_cache_sector_misses 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 514ac0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 514ac8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 514ac0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 514ac8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef040300, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x3 | 2 = 0x4 | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 02010000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0x1 | 3 = 0x2 }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef040300, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x3 | 2 = 0x4 | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 02010000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0x1 | 3 = 0x2 }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 514ac0, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(r) register: 514ac8, value: 00000003, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 514ac0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 514ac0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00002196, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0x2196
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'tex0_cache_sector_misses' saved in file 'tex0_cache_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : tex1_cache_sector_misses 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 514ac0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 514ac8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 514ac0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 514ac8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef040300, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x3 | 2 = 0x4 | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 02010000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0x1 | 3 = 0x2 }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef040300, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x3 | 2 = 0x4 | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 02010000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0x1 | 3 = 0x2 }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 514ac0, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(r) register: 514ac8, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 514ac0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 514ac0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00002282, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0x2282
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'tex1_cache_sector_misses' saved in file 'tex1_cache_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : tex2_cache_sector_misses 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 514ac0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 514ac8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 514ac0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 514ac8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef0e0d00, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0xd | 2 = 0xe | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 0c0b0a00, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0xa | 2 = 0xb | 3 = 0xc }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef0e0d00, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0xd | 2 = 0xe | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 0c0b0a00, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0xa | 2 = 0xb | 3 = 0xc }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 514ac0, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(r) register: 514ac8, value: 00000003, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 514ac0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 514ac0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00002229, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0x2229
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'tex2_cache_sector_misses' saved in file 'tex2_cache_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : tex3_cache_sector_misses 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 514ac0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 514ac8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 514ac0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 514ac8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef0e0d00, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0xd | 2 = 0xe | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 0c0b0a00, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0xa | 2 = 0xb | 3 = 0xc }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18249c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182440, value: ef0e0d00, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0xd | 2 = 0xe | 3 = 0xef }
(w) register: 182444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 0c0b0a00, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0xa | 2 = 0xb | 3 = 0xc }
(w) register: 18245c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 514ac0, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(r) register: 514ac8, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(r) register: 514ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 514ac0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 514ac0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 514ac8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 514ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 0000228a, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0x228a
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'tex3_cache_sector_misses' saved in file 'tex3_cache_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : elapsed_cycles_sm 
Event Value : 8563
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 18249c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18249c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18244c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18245c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(w) register: 18246c, value: 0000006d, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0x2] => 0x6d
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0
(r) register: 18248c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0x2] => 0
(r) register: 182488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_START[0x2] => 0
(r) register: 182480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0x2] => 0
(r) register: 182490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_STOP[0x2] => 0
(r) register: 182470, value: 00002173, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0x2] => 0x2173
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1824a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'elapsed_cycles_sm' saved in file 'elapsed_cycles_sm.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp0_read_sectors 
Event Value : 1871
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(w) register: 10f100, value: 00000110, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x110
(w) register: 10f100, value: 00000110, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x110
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000110, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0x110
(w) register: 10f100, value: 00000111, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 10f100, value: 00000111, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 0000074f, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x74f
(r) register: 1a0070, value: 000020f8, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x20f8
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb_subp0_read_sectors' saved in file 'fb_subp0_read_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp1_read_sectors 
Event Value : 1896
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(w) register: 10f100, value: 00000120, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x120
(w) register: 10f100, value: 00000120, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x120
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000120, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0x120
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000768, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x768
(r) register: 1a0070, value: 00002124, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2124
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb_subp1_read_sectors' saved in file 'fb_subp1_read_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp0_write_sectors 
Event Value : 1040
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(w) register: 10f100, value: 00000110, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x110
(w) register: 10f100, value: 00000110, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x110
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000110, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0x110
(w) register: 10f100, value: 00000111, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 10f100, value: 00000111, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000410, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x410
(r) register: 1a0070, value: 0000215f, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x215f
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb_subp0_write_sectors' saved in file 'fb_subp0_write_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp1_write_sectors 
Event Value : 1040
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(w) register: 10f100, value: 00000120, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x120
(w) register: 10f100, value: 00000120, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x120
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000120, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0x120
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000410, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x410
(r) register: 1a0070, value: 00002175, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2175
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb_subp1_write_sectors' saved in file 'fb_subp1_write_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_sector_misses 
Event Value : 520
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000060, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x60
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x61
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x61
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000208, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x208
(r) register: 1a0070, value: 00002200, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2200
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_write_sector_misses' saved in file 'l2_subp0_write_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_sector_misses 
Event Value : 520
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000010, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x10
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000010, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x10
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000060, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x60
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000010, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x10
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x61
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000011, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x11
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x61
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000011, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x11
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000208, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x208
(r) register: 1a0070, value: 000020cc, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x20cc
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_write_sector_misses' saved in file 'l2_subp1_write_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp2_write_sector_misses 
Event Value : 520
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000020, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000020, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000060, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x60
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000020, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x61
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000021, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x21
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x61
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000021, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x21
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000208, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x208
(r) register: 1a0070, value: 000022a7, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x22a7
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp2_write_sector_misses' saved in file 'l2_subp2_write_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp3_write_sector_misses 
Event Value : 520
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000030, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x30
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000030, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x30
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000060, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x60
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000030, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x30
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x61
(w) register: 140028, value: 00000031, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x31
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x61
(w) register: 140028, value: 00000031, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x31
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000208, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x208
(r) register: 1a0070, value: 000021af, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x21af
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp3_write_sector_misses' saved in file 'l2_subp3_write_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_sector_misses 
Event Value : 949
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000016, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x16 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000016, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x16 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000060, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x60
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x61
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x61
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 000003b5, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x3b5
(r) register: 1a0070, value: 0000214e, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x214e
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_sector_misses' saved in file 'l2_subp0_read_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_sector_misses 
Event Value : 914
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000010, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x10
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000010, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x10
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000016, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x16 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000016, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x16 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000060, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x60
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000010, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x10
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x61
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000011, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x11
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x61
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000011, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x11
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000392, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x392
(r) register: 1a0070, value: 0000225b, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x225b
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_sector_misses' saved in file 'l2_subp1_read_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp2_read_sector_misses 
Event Value : 956
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000020, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000020, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000016, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x16 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000016, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x16 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000060, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x60
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000020, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x61
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000021, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x21
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x61
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000021, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x21
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 000003bc, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x3bc
(r) register: 1a0070, value: 00002286, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2286
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp2_read_sector_misses' saved in file 'l2_subp2_read_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp3_read_sector_misses 
Event Value : 936
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000030, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x30
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000030, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x30
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000016, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x16 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000016, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x16 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000060, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x60
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000030, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x30
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x61
(w) register: 140028, value: 00000031, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x31
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x61
(w) register: 140028, value: 00000031, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x31
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 000003a8, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x3a8
(r) register: 1a0070, value: 0000212f, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x212f
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp3_read_sector_misses' saved in file 'l2_subp3_read_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_l1_sector_queries 
Event Value : 520
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000800, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x800
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x801
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x801
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002173, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2173
(r) register: 1a0080, value: 00000208, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x208
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002173, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2173
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_write_l1_sector_queries' saved in file 'l2_subp0_write_l1_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_l1_sector_queries 
Event Value : 520
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000800, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x800
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000212, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x801
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x801
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000020bb, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x20bb
(r) register: 1a0080, value: 00000208, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x208
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000020bb, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x20bb
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_write_l1_sector_queries' saved in file 'l2_subp1_write_l1_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp2_write_l1_sector_queries 
Event Value : 520
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000424, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x424
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000424, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x424
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000800, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x800
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000424, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x424
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x801
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000425, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x425
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x801
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000425, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x425
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002108, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2108
(r) register: 1a0080, value: 00000208, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x208
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002108, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2108
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp2_write_l1_sector_queries' saved in file 'l2_subp2_write_l1_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp3_write_l1_sector_queries 
Event Value : 520
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000636, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x636
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000636, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x636
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000800, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x800
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000636, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x636
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x801
(w) register: 140028, value: 00000637, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x637
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x801
(w) register: 140028, value: 00000637, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x637
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002157, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2157
(r) register: 1a0080, value: 00000208, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x208
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002157, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2157
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp3_write_l1_sector_queries' saved in file 'l2_subp3_write_l1_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_l1_sector_queries 
Event Value : 1040
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000800, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x800
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x801
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x801
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 0000230c, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x230c
(r) register: 1a0080, value: 00000410, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x410
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 0000230c, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x230c
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_l1_sector_queries' saved in file 'l2_subp0_read_l1_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_l1_sector_queries 
Event Value : 1042
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000800, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x800
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000212, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x801
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x801
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002126, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2126
(r) register: 1a0080, value: 00000412, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x412
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002126, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2126
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_l1_sector_queries' saved in file 'l2_subp1_read_l1_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp2_read_l1_sector_queries 
Event Value : 1044
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000424, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x424
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000424, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x424
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000800, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x800
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000424, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x424
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x801
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000425, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x425
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x801
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000425, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x425
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000020e6, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x20e6
(r) register: 1a0080, value: 00000414, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x414
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000020e6, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x20e6
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp2_read_l1_sector_queries' saved in file 'l2_subp2_read_l1_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp3_read_l1_sector_queries 
Event Value : 1044
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000636, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x636
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000636, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x636
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000800, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x800
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000636, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x636
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x801
(w) register: 140028, value: 00000637, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x637
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x801
(w) register: 140028, value: 00000637, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x637
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 0000221c, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x221c
(r) register: 1a0080, value: 00000414, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x414
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 0000221c, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x221c
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp3_read_l1_sector_queries' saved in file 'l2_subp3_read_l1_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_l1_hit_sectors 
Event Value : 96
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000802, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x802
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000803, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x803
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000803, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x803
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000021b9, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x21b9
(r) register: 1a0080, value: 00000060, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x60
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000021b9, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x21b9
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_l1_hit_sectors' saved in file 'l2_subp0_read_l1_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_l1_hit_sectors 
Event Value : 128
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000802, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x802
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000212, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 14165c, value: 00000803, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x803
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 14165c, value: 00000803, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x803
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002208, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2208
(r) register: 1a0080, value: 00000080, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x80
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002208, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2208
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_l1_hit_sectors' saved in file 'l2_subp1_read_l1_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp2_read_l1_hit_sectors 
Event Value : 100
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 140028, value: 00000424, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x424
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 140028, value: 00000424, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x424
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000802, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x802
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000424, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x424
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000803, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x803
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000425, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x425
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000803, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x803
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000425, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x425
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002152, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2152
(r) register: 1a0080, value: 00000064, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x64
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002152, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2152
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp2_read_l1_hit_sectors' saved in file 'l2_subp2_read_l1_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp3_read_l1_hit_sectors 
Event Value : 108
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 140028, value: 00000636, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x636
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 140028, value: 00000636, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x636
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000802, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x802
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000636, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x636
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000803, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x803
(w) register: 140028, value: 00000637, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x637
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000803, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x803
(w) register: 140028, value: 00000637, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x637
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000021a3, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x21a3
(r) register: 1a0080, value: 0000006c, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x6c
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000021a3, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x21a3
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp3_read_l1_hit_sectors' saved in file 'l2_subp3_read_l1_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_tex_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000600, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x600
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000601, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x601
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000601, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x601
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002174, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2174
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002174, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2174
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_tex_sector_queries' saved in file 'l2_subp0_read_tex_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_tex_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000600, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x600
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000212, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 14165c, value: 00000601, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x601
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 14165c, value: 00000601, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x601
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 0000213d, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x213d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 0000213d, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x213d
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_tex_sector_queries' saved in file 'l2_subp1_read_tex_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp2_read_tex_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 140028, value: 00000424, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x424
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 140028, value: 00000424, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x424
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000600, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x600
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000424, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x424
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000601, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x601
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000425, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x425
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000601, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x601
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000425, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x425
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 0000216f, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x216f
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 0000216f, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x216f
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp2_read_tex_sector_queries' saved in file 'l2_subp2_read_tex_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp3_read_tex_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 140028, value: 00000636, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x636
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 140028, value: 00000636, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x636
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000600, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x600
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000636, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x636
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000601, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x601
(w) register: 140028, value: 00000637, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x637
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000601, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x601
(w) register: 140028, value: 00000637, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x637
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 0000210f, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x210f
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 0000210f, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x210f
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp3_read_tex_sector_queries' saved in file 'l2_subp3_read_tex_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_tex_hit_sectors 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000602, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x602
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000603, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x603
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000603, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x603
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002090, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2090
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002090, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2090
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_tex_hit_sectors' saved in file 'l2_subp0_read_tex_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_tex_hit_sectors 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000602, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x602
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000212, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 14165c, value: 00000603, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x603
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 14165c, value: 00000603, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x603
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000022ec, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x22ec
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000022ec, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x22ec
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_tex_hit_sectors' saved in file 'l2_subp1_read_tex_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp2_read_tex_hit_sectors 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 140028, value: 00000424, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x424
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 140028, value: 00000424, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x424
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000602, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x602
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000424, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x424
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000603, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x603
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000425, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x425
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000603, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x603
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000425, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x425
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002198, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2198
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002198, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2198
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp2_read_tex_hit_sectors' saved in file 'l2_subp2_read_tex_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp3_read_tex_hit_sectors 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 140028, value: 00000636, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x636
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 140028, value: 00000636, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x636
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 18102712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x10 | 3 = 0x18 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000602, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x602
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000636, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x636
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000603, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x603
(w) register: 140028, value: 00000637, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x637
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000603, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x603
(w) register: 140028, value: 00000637, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x637
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002157, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2157
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002157, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2157
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp3_read_tex_hit_sectors' saved in file 'l2_subp3_read_tex_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_sysmem_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002114, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2114
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002114, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2114
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_sysmem_sector_queries' saved in file 'l2_subp0_read_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_sysmem_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000012, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 0000223d, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x223d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 0000223d, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x223d
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_sysmem_sector_queries' saved in file 'l2_subp1_read_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp2_read_sysmem_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000024, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x24
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000024, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x24
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000024, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x24
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x1
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000025, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x25
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x1
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000025, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x25
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000020f1, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x20f1
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000020f1, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x20f1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp2_read_sysmem_sector_queries' saved in file 'l2_subp2_read_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp3_read_sysmem_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000036, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x36
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000036, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x36
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212712, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x27 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000036, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x36
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x1
(w) register: 140028, value: 00000037, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x37
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x1
(w) register: 140028, value: 00000037, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x37
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000021aa, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x21aa
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000021aa, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x21aa
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp3_read_sysmem_sector_queries' saved in file 'l2_subp3_read_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_sysmem_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 0000215c, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x215c
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 0000215c, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x215c
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_write_sysmem_sector_queries' saved in file 'l2_subp0_write_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_sysmem_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000012, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000021d1, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x21d1
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000021d1, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x21d1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_write_sysmem_sector_queries' saved in file 'l2_subp1_write_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp2_write_sysmem_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000024, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x24
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000024, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x24
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000024, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x24
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x1
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000025, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x25
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x1
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000025, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x25
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002191, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2191
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002191, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2191
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp2_write_sysmem_sector_queries' saved in file 'l2_subp2_write_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp3_write_sysmem_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000036, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x36
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000036, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x36
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212612, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x26 | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000036, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x36
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x1
(w) register: 140028, value: 00000037, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x37
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x1
(w) register: 140028, value: 00000037, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x37
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002190, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2190
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002190, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2190
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp3_write_sysmem_sector_queries' saved in file 'l2_subp3_write_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_total_read_sector_queries 
Event Value : 1045
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122725, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x27 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122725, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x27 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002140, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2140
(r) register: 1a0080, value: 00000415, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x415
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002140, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2140
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_total_read_sector_queries' saved in file 'l2_subp0_total_read_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_total_read_sector_queries 
Event Value : 1042
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122725, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x27 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122725, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x27 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000012, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002126, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2126
(r) register: 1a0080, value: 00000412, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x412
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002126, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2126
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_total_read_sector_queries' saved in file 'l2_subp1_total_read_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp2_total_read_sector_queries 
Event Value : 1056
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000024, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x24
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000024, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x24
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122725, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x27 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122725, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x27 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000024, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x24
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x1
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000025, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x25
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x1
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000025, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x25
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000022a7, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x22a7
(r) register: 1a0080, value: 00000420, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x420
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000022a7, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x22a7
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp2_total_read_sector_queries' saved in file 'l2_subp2_total_read_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp3_total_read_sector_queries 
Event Value : 1056
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000036, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x36
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000036, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x36
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122725, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x27 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122725, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x27 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000036, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x36
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x1
(w) register: 140028, value: 00000037, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x37
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x1
(w) register: 140028, value: 00000037, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x37
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000021a5, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x21a5
(r) register: 1a0080, value: 00000420, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x420
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000021a5, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x21a5
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp3_total_read_sector_queries' saved in file 'l2_subp3_total_read_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_total_write_sector_queries 
Event Value : 521
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122625, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x26 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122625, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x26 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000020db, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x20db
(r) register: 1a0080, value: 00000209, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x209
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000020db, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x20db
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_total_write_sector_queries' saved in file 'l2_subp0_total_write_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_total_write_sector_queries 
Event Value : 520
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122625, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x26 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122625, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x26 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000012, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000020d8, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x20d8
(r) register: 1a0080, value: 00000208, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x208
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000020d8, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x20d8
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_total_write_sector_queries' saved in file 'l2_subp1_total_write_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp2_total_write_sector_queries 
Event Value : 520
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000024, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x24
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000024, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x24
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122625, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x26 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122625, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x26 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000024, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x24
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x1
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000025, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x25
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0x1
(w) register: 141e5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0
(w) register: 140028, value: 00000025, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x25
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00002113, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x2113
(r) register: 1a0080, value: 00000208, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x208
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00002113, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x2113
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp2_total_write_sector_queries' saved in file 'l2_subp2_total_write_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp3_total_write_sector_queries 
Event Value : 520
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000003, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x3
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000036, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x36
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000036, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x36
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122625, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x26 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122625, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x25 | 1 = 0x26 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 401b002a, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 141a5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x2].PM_UNK25C => 0
(r) register: 141e5c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x3].PM_UNK25C => 0
(r) register: 140028, value: 00000036, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x36
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x1
(w) register: 140028, value: 00000037, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x37
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 141a5c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x2].PM_UNK25C => 0
(w) register: 141e5c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x3].PM_UNK25C => 0x1
(w) register: 140028, value: 00000037, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x37
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000021a9, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x21a9
(r) register: 1a0080, value: 00000208, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x208
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000021a9, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x21a9
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp3_total_write_sector_queries' saved in file 'l2_subp3_total_write_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_8bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gld_inst_8bit' saved in file 'gld_inst_8bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_16bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gld_inst_16bit' saved in file 'gld_inst_16bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_32bit 
Event Value : 20128
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 000013c0, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x13c0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 000013a0, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x13a0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00001380, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x1380
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 000013c0, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x13c0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gld_inst_32bit' saved in file 'gld_inst_32bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_64bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gld_inst_64bit' saved in file 'gld_inst_64bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_128bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gld_inst_128bit' saved in file 'gld_inst_128bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_8bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gst_inst_8bit' saved in file 'gst_inst_8bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_16bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gst_inst_16bit' saved in file 'gst_inst_16bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_32bit 
Event Value : 10240
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000a00, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0xa00
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000a00, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0xa00
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000a00, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0xa00
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000a00, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0xa00
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gst_inst_32bit' saved in file 'gst_inst_32bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_64bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gst_inst_64bit' saved in file 'gst_inst_64bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_128bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gst_inst_128bit' saved in file 'gst_inst_128bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_00 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_00' saved in file 'prof_trigger_00.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_01 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_01' saved in file 'prof_trigger_01.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_02 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_02' saved in file 'prof_trigger_02.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_03 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_03' saved in file 'prof_trigger_03.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_04 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_04' saved in file 'prof_trigger_04.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_05 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_05' saved in file 'prof_trigger_05.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_06 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000018, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000018, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_06' saved in file 'prof_trigger_06.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_07 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x7 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x7 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_07' saved in file 'prof_trigger_07.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : warps_launched 
Event Value : 320
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LAUNCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LAUNCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000050, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x50
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000050, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x50
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000050, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x50
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000050, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x50
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'warps_launched' saved in file 'warps_launched.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : threads_launched 
Event Value : 10240
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LAUNCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 398a4188, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0x3 | GRP2 = 0 | SIG2 = 0x4 | GRP3 = 0 | SIG3 = 0x5 | GRP4 = 0 | SIG4 = 0x6 | GRP5 = 0 | SIG5 = 0x7 }
(w) register: 514e04, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LAUNCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 398a4188, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0x3 | GRP2 = 0 | SIG2 = 0x4 | GRP3 = 0 | SIG3 = 0x5 | GRP4 = 0 | SIG4 = 0x6 | GRP5 = 0 | SIG5 = 0x7 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000a00, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0xa00
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000a00, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0xa00
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000a00, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0xa00
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000a00, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0xa00
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'threads_launched' saved in file 'threads_launched.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : inst_issued1 
Event Value : 6550
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = ISSUE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = ISSUE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000657, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x657
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000665, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x665
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000668, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x668
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000672, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x672
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'inst_issued1' saved in file 'inst_issued1.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : inst_issued2 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = ISSUE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = ISSUE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'inst_issued2' saved in file 'inst_issued2.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : inst_executed 
Event Value : 5760
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = EXEC | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000398, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0x7 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = EXEC | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000398, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0x7 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 000005a0, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x5a0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 000005a0, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x5a0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 000005a0, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x5a0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 000005a0, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x5a0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'inst_executed' saved in file 'inst_executed.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : shared_load 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'shared_load' saved in file 'shared_load.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : shared_store 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'shared_store' saved in file 'shared_store.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : local_load 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'local_load' saved in file 'local_load.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : local_store 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'local_store' saved in file 'local_store.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : gld_request 
Event Value : 640
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 000000a0, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0xa0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 000000a0, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0xa0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 000000a0, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0xa0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 000000a0, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0xa0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gld_request' saved in file 'gld_request.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : gst_request 
Event Value : 312
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 0000004e, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x4e
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 0000004e, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x4e
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 0000004e, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x4e
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 0000004e, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x4e
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gst_request' saved in file 'gst_request.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : atom_count 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = BRANCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = BRANCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'atom_count' saved in file 'atom_count.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : atom_cas_count 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = BRANCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = BRANCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'atom_cas_count' saved in file 'atom_cas_count.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : gred_count 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = BRANCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = BRANCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gred_count' saved in file 'gred_count.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : branch 
Event Value : 296
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = BRANCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = BRANCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 0000004a, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x4a
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 0000004a, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x4a
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 0000004a, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x4a
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 0000004a, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0x4a
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'branch' saved in file 'branch.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : divergent_branch 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = BRANCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = BRANCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f30, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(w) register: 514e00, value: 00408000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x408000
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 514e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 514e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 514e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'divergent_branch' saved in file 'divergent_branch.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : active_cycles 
Event Value : 7084
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = WARP | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = WARP | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00001bac, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0x1bac
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'active_cycles' saved in file 'active_cycles.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : active_warps 
Event Value : 375658
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = WARP | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000222, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = B6 | 0 = B6 | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000104, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0x2 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514f44, value: 0000020c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0x4 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514f48, value: 00000314, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0x2] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0x6 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = WARP | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000222, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = B6 | 0 = B6 | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000104, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0x2 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514f44, value: 0000020c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0x4 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514f48, value: 00000314, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0x2] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0x6 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00400080, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00400080, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00001401, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0x1401
(r) register: 514e88, value: 00001b59, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0x1b59
(r) register: 514e8c, value: 000025c5, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0x25c5
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'active_warps' saved in file 'active_warps.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : sm_cta_launched 
Event Value : 40
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = WARP | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x7 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = WARP | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x7 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000028, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0x28
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'sm_cta_launched' saved in file 'sm_cta_launched.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : local_load_transactions 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 0000000e, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = TRANSACTION | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 0000000e, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = TRANSACTION | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'local_load_transactions' saved in file 'local_load_transactions.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : local_store_transactions 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 0000000e, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = TRANSACTION | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 0000000e, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = TRANSACTION | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'local_store_transactions' saved in file 'local_store_transactions.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l1_shared_load_transactions 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 0000000e, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = TRANSACTION | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 0000000e, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = TRANSACTION | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_shared_load_transactions' saved in file 'l1_shared_load_transactions.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l1_shared_store_transactions 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 0000000e, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = TRANSACTION | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 0000000e, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = TRANSACTION | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_shared_store_transactions' saved in file 'l1_shared_store_transactions.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : __l1_global_load_transactions 
Event Value : 692
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 0000000f, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = 0xf | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 0000000f, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = 0xf | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 000002b4, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0x2b4
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of '__l1_global_load_transactions' saved in file '__l1_global_load_transactions.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : __l1_global_store_transactions 
Event Value : 312
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 0000000f, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = 0xf | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 0000000f, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = 0xf | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000138, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0x138
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of '__l1_global_store_transactions' saved in file '__l1_global_store_transactions.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_load_hit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = L1 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = L1 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_local_load_hit' saved in file 'l1_local_load_hit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_load_miss 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = L1 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = L1 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_local_load_miss' saved in file 'l1_local_load_miss.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_store_hit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = L1 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = L1 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_local_store_hit' saved in file 'l1_local_store_hit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_store_miss 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = L1 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = L1 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_local_store_miss' saved in file 'l1_local_store_miss.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l1_global_load_hit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = L1 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = L1 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_global_load_hit' saved in file 'l1_global_load_hit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : l1_global_load_miss 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = L1 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = L1 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_global_load_miss' saved in file 'l1_global_load_miss.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : uncached_global_load_transaction 
Event Value : 646
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = MEM | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = MEM | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000286, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0x286
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'uncached_global_load_transaction' saved in file 'uncached_global_load_transaction.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : global_store_transaction 
Event Value : 304
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = MEM | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = MEM | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000130, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0x130
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'global_store_transaction' saved in file 'global_store_transaction.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : shared_load_replay 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = REPLAY | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = REPLAY | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'shared_load_replay' saved in file 'shared_load_replay.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : shared_store_replay 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = REPLAY | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = REPLAY | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'shared_store_replay' saved in file 'shared_store_replay.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : global_ld_mem_divergence_replays 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = REPLAY | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = REPLAY | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'global_ld_mem_divergence_replays' saved in file 'global_ld_mem_divergence_replays.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 660
Launching kernel: blocks 196, thread/block 256
Event Name : global_st_mem_divergence_replays 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = REPLAY | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 514e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e08, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SIGSEL => { 0 = REPLAY | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 514e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e58, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 514e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514e68, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 514e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514f40, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_B_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 514e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 514e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e84, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(r) register: 514e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 514e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 514e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 514e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e84, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x4] => 0
(w) register: 514e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 514e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 514e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 514e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 514e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 514e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 514e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'global_st_mem_divergence_replays' saved in file 'global_st_mem_divergence_replays.trace'

