;redcode
;assert 1
	SPL 0, <802
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 102, 0
	SLT 102, 0
	ADD 200, <61
	MOV -601, <-220
	SUB 1, 20
	SUB 1, 20
	SUB 2, -1
	SLT #-30, 9
	CMP 1, 20
	ADD 200, <61
	CMP @21, 306
	CMP @21, 306
	SUB 2, -1
	SUB @1, 90
	SLT @20, 2
	ADD 10, 1
	CMP 2, -1
	CMP 2, -1
	SUB 102, 0
	SLT 102, 0
	SUB @121, 106
	SLT 0, 100
	SUB 0, <0
	MOV @-127, @100
	CMP 2, -1
	CMP 2, -1
	SUB -100, -610
	CMP 102, 0
	SUB #100, -100
	SUB @121, 106
	CMP 1, 20
	SUB -100, -610
	SUB -277, <-126
	SUB 102, 0
	SUB 1, 20
	CMP 1, 20
	CMP 2, -1
	SUB 20, @11
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB 20, 0
	MOV -1, <-20
	SLT -102, 0
	CMP -277, <-126
	SPL 0, <802
	MOV -1, <-20
