<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>KIT_PSE84_EVAL_EPC2 BSP</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">KIT_PSE84_EVAL_EPC2 BSP</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;"
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__group__system__config__cm55__functions__edge.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0"
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">Cortex-M55 Control Functions<div class="ingroups"><a class="el" href="group__group__system__config__psoc__edge.html">Startup/System</a> &raquo; <a class="el" href="group__group__system__config__functions__edge.html">Functions</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gae852a7b7f1309b8d97c11eb2ee713179"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__system__config__cm55__functions__edge.html#gae852a7b7f1309b8d97c11eb2ee713179">Cy_SysCM55GetStatus</a> (MXCM55_Type *CM55Base)</td></tr>
<tr class="memdesc:gae852a7b7f1309b8d97c11eb2ee713179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the Cortex-M55 core power mode.  <a href="group__group__system__config__cm55__functions__edge.html#gae852a7b7f1309b8d97c11eb2ee713179">More...</a><br /></td></tr>
<tr class="separator:gae852a7b7f1309b8d97c11eb2ee713179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee957e11ebb7961c2a80a7fc8785f95"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__system__config__cm55__functions__edge.html#gaaee957e11ebb7961c2a80a7fc8785f95">Cy_SysCM55Enable</a> (MXCM55_Type *CM55Base, uint32_t vectorTableOffset, <a class="el" href="group__group__system__enums.html#ga634e13f2e3ab2305ee501dea2d00ed24">cy_app_cpu_dbg_port_type_t</a> dbgMode, uint32_t waitus)</td></tr>
<tr class="memdesc:gaaee957e11ebb7961c2a80a7fc8785f95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets vector table base address and enables the Cortex-M55 core and its debug port policy.  <a href="group__group__system__config__cm55__functions__edge.html#gaaee957e11ebb7961c2a80a7fc8785f95">More...</a><br /></td></tr>
<tr class="separator:gaaee957e11ebb7961c2a80a7fc8785f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688183b526204c8dd5a0556ffdc02683"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__system__config__cm55__functions__edge.html#ga688183b526204c8dd5a0556ffdc02683">Cy_SysCM55Disable</a> (void)</td></tr>
<tr class="memdesc:ga688183b526204c8dd5a0556ffdc02683"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables CM55.  <a href="group__group__system__config__cm55__functions__edge.html#ga688183b526204c8dd5a0556ffdc02683">More...</a><br /></td></tr>
<tr class="separator:ga688183b526204c8dd5a0556ffdc02683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3cf41b1f6eeb4f6f01bed9d5653089"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__system__config__cm55__functions__edge.html#gaae3cf41b1f6eeb4f6f01bed9d5653089">Cy_SysCM55Reset</a> (MXCM55_Type *CM55Base, uint32_t waitus)</td></tr>
<tr class="memdesc:gaae3cf41b1f6eeb4f6f01bed9d5653089"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the Cortex-M55 core and waits for the mode to take the effect.  <a href="group__group__system__config__cm55__functions__edge.html#gaae3cf41b1f6eeb4f6f01bed9d5653089">More...</a><br /></td></tr>
<tr class="separator:gaae3cf41b1f6eeb4f6f01bed9d5653089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9c7235b32e25e40b5a60493c6f5fa7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__system__config__cm55__functions__edge.html#ga2c9c7235b32e25e40b5a60493c6f5fa7">Cy_SysEnableSOCMEM</a> (bool enable)</td></tr>
<tr class="memdesc:ga2c9c7235b32e25e40b5a60493c6f5fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables SOCMEM IP.  <a href="group__group__system__config__cm55__functions__edge.html#ga2c9c7235b32e25e40b5a60493c6f5fa7">More...</a><br /></td></tr>
<tr class="separator:ga2c9c7235b32e25e40b5a60493c6f5fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b13828ca2650fd4b17663dea8238d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__system__config__cm55__functions__edge.html#gae0b13828ca2650fd4b17663dea8238d8">Cy_System_EnablePD1</a> (void)</td></tr>
<tr class="memdesc:gae0b13828ca2650fd4b17663dea8238d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Safely Enables the PD1 Power Domain.  <a href="group__group__system__config__cm55__functions__edge.html#gae0b13828ca2650fd4b17663dea8238d8">More...</a><br /></td></tr>
<tr class="separator:gae0b13828ca2650fd4b17663dea8238d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa864ce851a42f626f26befe50b6aedd0"><td class="memItemLeft" align="right" valign="top"><a id="gaa864ce851a42f626f26befe50b6aedd0" name="gaa864ce851a42f626f26befe50b6aedd0"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>Cy_System_DisablePD1</b> (void)</td></tr>
<tr class="memdesc:gaa864ce851a42f626f26befe50b6aedd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Safely Disables the PD1 Power Domain. <br /></td></tr>
<tr class="separator:gaa864ce851a42f626f26befe50b6aedd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad700761d3215537e5c660feb96345f40"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__system__config__cm55__functions__edge.html#gad700761d3215537e5c660feb96345f40">Cy_SysCM55SetDbgPort</a> (<a class="el" href="group__group__system__enums.html#ga634e13f2e3ab2305ee501dea2d00ed24">cy_app_cpu_dbg_port_type_t</a> dbgMode)</td></tr>
<tr class="memdesc:gad700761d3215537e5c660feb96345f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set APPCPU debug port mode policy.  <a href="group__group__system__config__cm55__functions__edge.html#gad700761d3215537e5c660feb96345f40">More...</a><br /></td></tr>
<tr class="separator:gad700761d3215537e5c660feb96345f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237ac03639063c3f32e14961fcc194c1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__system__config__cm55__functions__edge.html#ga237ac03639063c3f32e14961fcc194c1">Cy_SysU55Enable</a> (bool enable)</td></tr>
<tr class="memdesc:ga237ac03639063c3f32e14961fcc194c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables or disables the U55 ML accelerator When enabling, this enables the clock, configures the PPU to active, and sets PDCM dependency to keep the U55 active as long as the current CPU is active.  <a href="group__group__system__config__cm55__functions__edge.html#ga237ac03639063c3f32e14961fcc194c1">More...</a><br /></td></tr>
<tr class="separator:ga237ac03639063c3f32e14961fcc194c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae852a7b7f1309b8d97c11eb2ee713179" name="gae852a7b7f1309b8d97c11eb2ee713179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae852a7b7f1309b8d97c11eb2ee713179">&#9670;&nbsp;</a></span>Cy_SysCM55GetStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Cy_SysCM55GetStatus </td>
          <td>(</td>
          <td class="paramtype">MXCM55_Type *&#160;</td>
          <td class="paramname"><em>CM55Base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the Cortex-M55 core power mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CM55Base</td><td>MXCM55 base address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__group__system__config__core__status__macro__edge.html">Core Status Macros</a> </dd></dl>

</div>
</div>
<a id="gaaee957e11ebb7961c2a80a7fc8785f95" name="gaaee957e11ebb7961c2a80a7fc8785f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaee957e11ebb7961c2a80a7fc8785f95">&#9670;&nbsp;</a></span>Cy_SysCM55Enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Cy_SysCM55Enable </td>
          <td>(</td>
          <td class="paramtype">MXCM55_Type *&#160;</td>
          <td class="paramname"><em>CM55Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>vectorTableOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__system__enums.html#ga634e13f2e3ab2305ee501dea2d00ed24">cy_app_cpu_dbg_port_type_t</a>&#160;</td>
          <td class="paramname"><em>dbgMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>waitus</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets vector table base address and enables the Cortex-M55 core and its debug port policy. </p>
<dl class="section note"><dt>Note</dt><dd>If the CPU is already enabled, it is reset and then enabled. </dd>
<dd>
APP_MMIO_TCM IP should be enabled before call of this API </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CM55Base</td><td>MXCM55 base address </td></tr>
    <tr><td class="paramname">vectorTableOffset</td><td>The offset of the vector table base address from memory address 0x00000000. The offset should be multiple to 1024 bytes. </td></tr>
    <tr><td class="paramname">dbgMode</td><td>debug port policy. </td></tr>
    <tr><td class="paramname">waitus</td><td>The timeout value in microsecond used to wait for core to be booted. value zero is for infinite wait till the core is booted successfully.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>: For the PSE84 device, this functions clears the first 16 words in the default vector address (for PSE84 device it is ITCM memory). The processor reads the first two words at the default vector table address to get Stack pointer and Secure reset vector address. Because the processor branches to the address read from this reset vector, this operation may causes access violation exception. </dd></dl>

</div>
</div>
<a id="ga688183b526204c8dd5a0556ffdc02683" name="ga688183b526204c8dd5a0556ffdc02683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga688183b526204c8dd5a0556ffdc02683">&#9670;&nbsp;</a></span>Cy_SysCM55Disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Cy_SysCM55Disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables CM55. </p>
<dl class="section note"><dt>Note</dt><dd>Below is the sequence that needs to be followed<ul>
<li>Turn OFF the APPCPU PPU.</li>
<li>Enter DS on CM55. </li>
</ul>
</dd></dl>

</div>
</div>
<a id="gaae3cf41b1f6eeb4f6f01bed9d5653089" name="gaae3cf41b1f6eeb4f6f01bed9d5653089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae3cf41b1f6eeb4f6f01bed9d5653089">&#9670;&nbsp;</a></span>Cy_SysCM55Reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Cy_SysCM55Reset </td>
          <td>(</td>
          <td class="paramtype">MXCM55_Type *&#160;</td>
          <td class="paramname"><em>CM55Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>waitus</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the Cortex-M55 core and waits for the mode to take the effect. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CM55Base</td><td>MXCM55 base address </td></tr>
    <tr><td class="paramname">waitus</td><td>The timeout value in microsecond used to wait for core to be reset. value zero is for infinite wait till the core is reset successfully.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>Do not call the function while the Cortex-M55 is executing because such a call may corrupt/abort a pending bus-transaction by the CPU and cause unexpected behavior in the system including a deadlock. Call the function while the Cortex-M55 core is in the Sleep or Deep Sleep low-power mode. Use the Power Management (syspm) API to put the CPU into the low-power modes. Use the Cy_SysPm_ReadStatus() to get a status of the CPU. </dd></dl>

</div>
</div>
<a id="ga2c9c7235b32e25e40b5a60493c6f5fa7" name="ga2c9c7235b32e25e40b5a60493c6f5fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c9c7235b32e25e40b5a60493c6f5fa7">&#9670;&nbsp;</a></span>Cy_SysEnableSOCMEM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Cy_SysEnableSOCMEM </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables SOCMEM IP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>Enable or disable SOCMEM </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae0b13828ca2650fd4b17663dea8238d8" name="gae0b13828ca2650fd4b17663dea8238d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0b13828ca2650fd4b17663dea8238d8">&#9670;&nbsp;</a></span>Cy_System_EnablePD1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Cy_System_EnablePD1 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Safely Enables the PD1 Power Domain. </p>
<p >This function implements the sequence required to safely enable PD1 power domain, which includes</p>
<ul>
<li>Enabling the required CLK_HF's</li>
<li>Enabling/Disabling the required Power Domain Dependencies</li>
<li>Configuring the Power Domain PPU's with appropriate configuration</li>
<li>Making sure the PD's are properly enabled using the required delay's</li>
</ul>
<p >As an illustration on when to call this function , refer to below PDCM(Power Dependency Control Matrix)...</p>
<p ><img src="PSE84_PDCM_Default.png" alt="" class="inline"/></p>
<p >Where the table indicates the default PDCM dependencies.</p>
<p >With respect to PD1, table indicates below constraints</p>
<p >1) If APPCPU, SOCMEM and U55 are ON then APPSS needs to be ON.</p>
<p >2) If APPSS is ON then PD1 needs to be ON.</p>
<p >If any of the APPCPU, SOCMEM, U55 and APPSS power domains need to be switched ON, user needs to call this API first to switch ON PD1 safely.</p>
<dl class="section note"><dt>Note</dt><dd></dd></dl>
<ul>
<li>Enabling peripherals in SYS_MMIO groups i.e. PERI0 group requires PD0 power domain to be ON.</li>
<li>Enabling peripherals in APP_MMIO groups i.e. PERI1 group requires PD1 power domain to be ON.</li>
</ul>
<p >Once PD1 is enabled, switching ON/OFF of individual power domains under PD1 can be done using below API's</p>
<p ><a class="el" href="group__group__system__config__cm55__functions__edge.html#ga2c9c7235b32e25e40b5a60493c6f5fa7">Cy_SysEnableSOCMEM</a></p>
<p ><a class="el" href="group__group__system__config__cm55__functions__edge.html#gaaee957e11ebb7961c2a80a7fc8785f95">Cy_SysCM55Enable</a></p>
<p ><a class="el" href="group__group__system__config__cm55__functions__edge.html#ga237ac03639063c3f32e14961fcc194c1">Cy_SysU55Enable</a> </p>

</div>
</div>
<a id="gad700761d3215537e5c660feb96345f40" name="gad700761d3215537e5c660feb96345f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad700761d3215537e5c660feb96345f40">&#9670;&nbsp;</a></span>Cy_SysCM55SetDbgPort()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Cy_SysCM55SetDbgPort </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__system__enums.html#ga634e13f2e3ab2305ee501dea2d00ed24">cy_app_cpu_dbg_port_type_t</a>&#160;</td>
          <td class="paramname"><em>dbgMode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set APPCPU debug port mode policy. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dbgMode</td><td>debug port policy </td></tr>
  </table>
  </dd>
</dl>
<p >Disable debug port for CM55</p>
<p >Enables invasive debug CM55</p>
<p >Enables all trace and non-invasive debug features</p>
<p >Enables invasive debug &amp; all trace and non-invasive enable for CM55</p>
<p >Invalid value passed</p>

</div>
</div>
<a id="ga237ac03639063c3f32e14961fcc194c1" name="ga237ac03639063c3f32e14961fcc194c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga237ac03639063c3f32e14961fcc194c1">&#9670;&nbsp;</a></span>Cy_SysU55Enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Cy_SysU55Enable </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables or disables the U55 ML accelerator When enabling, this enables the clock, configures the PPU to active, and sets PDCM dependency to keep the U55 active as long as the current CPU is active. </p>
<p >In Disable case it configures the PPU to off, clears the PDCM dependency to allow the U55 to disable, then disables the clock once the U55 has successfully powered off. This function waits to return until the U55 has powered off.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>Enable or disable U55 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>KIT_PSE84_EVAL_EPC2 BSP</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
