[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/DoubleLoop/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/DoubleLoop/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<704> s<703> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<17> s<3> l<2:1> el<2:7>
n<constpower1> u<3> t<StringConst> p<17> s<16> l<2:8> el<2:19>
n<ys> u<4> t<StringConst> p<7> s<6> l<2:20> el<2:22>
n<> u<5> t<Constant_bit_select> p<6> l<2:22> el<2:22>
n<> u<6> t<Constant_select> p<7> c<5> l<2:22> el<2:22>
n<> u<7> t<Port_reference> p<8> c<4> l<2:20> el<2:22>
n<> u<8> t<Port_expression> p<9> c<7> l<2:20> el<2:22>
n<> u<9> t<Port> p<16> c<8> s<15> l<2:20> el<2:22>
n<yu> u<10> t<StringConst> p<13> s<12> l<2:24> el<2:26>
n<> u<11> t<Constant_bit_select> p<12> l<2:26> el<2:26>
n<> u<12> t<Constant_select> p<13> c<11> l<2:26> el<2:26>
n<> u<13> t<Port_reference> p<14> c<10> l<2:24> el<2:26>
n<> u<14> t<Port_expression> p<15> c<13> l<2:24> el<2:26>
n<> u<15> t<Port> p<16> c<14> l<2:24> el<2:26>
n<> u<16> t<List_of_ports> p<17> c<9> l<2:19> el<2:27>
n<> u<17> t<Module_nonansi_header> p<141> c<2> s<35> l<2:1> el<2:28>
n<2> u<18> t<IntConst> p<19> l<4:9> el<4:10>
n<> u<19> t<Primary_literal> p<20> c<18> l<4:9> el<4:10>
n<> u<20> t<Constant_primary> p<21> c<19> l<4:9> el<4:10>
n<> u<21> t<Constant_expression> p<26> c<20> s<25> l<4:9> el<4:10>
n<0> u<22> t<IntConst> p<23> l<4:11> el<4:12>
n<> u<23> t<Primary_literal> p<24> c<22> l<4:11> el<4:12>
n<> u<24> t<Constant_primary> p<25> c<23> l<4:11> el<4:12>
n<> u<25> t<Constant_expression> p<26> c<24> l<4:11> el<4:12>
n<> u<26> t<Constant_range> p<27> c<21> l<4:9> el<4:12>
n<> u<27> t<Packed_dimension> p<28> c<26> l<4:8> el<4:13>
n<> u<28> t<Data_type_or_implicit> p<29> c<27> l<4:8> el<4:13>
n<> u<29> t<Net_port_type> p<33> c<28> s<32> l<4:8> el<4:13>
n<ys> u<30> t<StringConst> p<32> s<31> l<4:14> el<4:16>
n<yu> u<31> t<StringConst> p<32> l<4:18> el<4:20>
n<> u<32> t<List_of_port_identifiers> p<33> c<30> l<4:14> el<4:20>
n<> u<33> t<Output_declaration> p<34> c<29> l<4:1> el<4:20>
n<> u<34> t<Port_declaration> p<35> c<33> l<4:1> el<4:20>
n<> u<35> t<Module_item> p<141> c<34> s<44> l<4:1> el<4:21>
n<i> u<36> t<StringConst> p<38> s<37> l<6:8> el<6:9>
n<j> u<37> t<StringConst> p<38> l<6:11> el<6:12>
n<> u<38> t<Identifier_list> p<39> c<36> l<6:8> el<6:12>
n<> u<39> t<Genvar_declaration> p<40> c<38> l<6:1> el<6:13>
n<> u<40> t<Module_or_generate_item_declaration> p<41> c<39> l<6:1> el<6:13>
n<> u<41> t<Module_common_item> p<42> c<40> l<6:1> el<6:13>
n<> u<42> t<Module_or_generate_item> p<43> c<41> l<6:1> el<6:13>
n<> u<43> t<Non_port_module_item> p<44> c<42> l<6:1> el<6:13>
n<> u<44> t<Module_item> p<141> c<43> s<139> l<6:1> el<6:13>
n<i> u<45> t<StringConst> p<50> s<49> l<9:7> el<9:8>
n<0> u<46> t<IntConst> p<47> l<9:11> el<9:12>
n<> u<47> t<Primary_literal> p<48> c<46> l<9:11> el<9:12>
n<> u<48> t<Constant_primary> p<49> c<47> l<9:11> el<9:12>
n<> u<49> t<Constant_expression> p<50> c<48> l<9:11> el<9:12>
n<> u<50> t<Genvar_initialization> p<132> c<45> s<60> l<9:7> el<9:12>
n<i> u<51> t<StringConst> p<52> l<9:14> el<9:15>
n<> u<52> t<Primary_literal> p<53> c<51> l<9:14> el<9:15>
n<> u<53> t<Constant_primary> p<54> c<52> l<9:14> el<9:15>
n<> u<54> t<Constant_expression> p<60> c<53> s<59> l<9:14> el<9:15>
n<2> u<55> t<IntConst> p<56> l<9:18> el<9:19>
n<> u<56> t<Primary_literal> p<57> c<55> l<9:18> el<9:19>
n<> u<57> t<Constant_primary> p<58> c<56> l<9:18> el<9:19>
n<> u<58> t<Constant_expression> p<60> c<57> l<9:18> el<9:19>
n<> u<59> t<BinOp_Less> p<60> s<58> l<9:16> el<9:17>
n<> u<60> t<Constant_expression> p<132> c<54> s<73> l<9:14> el<9:19>
n<i> u<61> t<StringConst> p<73> s<62> l<9:21> el<9:22>
n<> u<62> t<AssignOp_Assign> p<73> s<72> l<9:23> el<9:24>
n<i> u<63> t<StringConst> p<64> l<9:25> el<9:26>
n<> u<64> t<Primary_literal> p<65> c<63> l<9:25> el<9:26>
n<> u<65> t<Constant_primary> p<66> c<64> l<9:25> el<9:26>
n<> u<66> t<Constant_expression> p<72> c<65> s<71> l<9:25> el<9:26>
n<1> u<67> t<IntConst> p<68> l<9:27> el<9:28>
n<> u<68> t<Primary_literal> p<69> c<67> l<9:27> el<9:28>
n<> u<69> t<Constant_primary> p<70> c<68> l<9:27> el<9:28>
n<> u<70> t<Constant_expression> p<72> c<69> l<9:27> el<9:28>
n<> u<71> t<BinOp_Plus> p<72> s<70> l<9:26> el<9:27>
n<> u<72> t<Constant_expression> p<73> c<66> l<9:25> el<9:28>
n<> u<73> t<Genvar_iteration> p<132> c<61> s<131> l<9:21> el<9:28>
n<j> u<74> t<StringConst> p<79> s<78> l<10:7> el<10:8>
n<0> u<75> t<IntConst> p<76> l<10:11> el<10:12>
n<> u<76> t<Primary_literal> p<77> c<75> l<10:11> el<10:12>
n<> u<77> t<Constant_primary> p<78> c<76> l<10:11> el<10:12>
n<> u<78> t<Constant_expression> p<79> c<77> l<10:11> el<10:12>
n<> u<79> t<Genvar_initialization> p<128> c<74> s<89> l<10:7> el<10:12>
n<j> u<80> t<StringConst> p<81> l<10:14> el<10:15>
n<> u<81> t<Primary_literal> p<82> c<80> l<10:14> el<10:15>
n<> u<82> t<Constant_primary> p<83> c<81> l<10:14> el<10:15>
n<> u<83> t<Constant_expression> p<89> c<82> s<88> l<10:14> el<10:15>
n<2> u<84> t<IntConst> p<85> l<10:18> el<10:19>
n<> u<85> t<Primary_literal> p<86> c<84> l<10:18> el<10:19>
n<> u<86> t<Constant_primary> p<87> c<85> l<10:18> el<10:19>
n<> u<87> t<Constant_expression> p<89> c<86> l<10:18> el<10:19>
n<> u<88> t<BinOp_Less> p<89> s<87> l<10:16> el<10:17>
n<> u<89> t<Constant_expression> p<128> c<83> s<102> l<10:14> el<10:19>
n<j> u<90> t<StringConst> p<102> s<91> l<10:21> el<10:22>
n<> u<91> t<AssignOp_Assign> p<102> s<101> l<10:23> el<10:24>
n<j> u<92> t<StringConst> p<93> l<10:25> el<10:26>
n<> u<93> t<Primary_literal> p<94> c<92> l<10:25> el<10:26>
n<> u<94> t<Constant_primary> p<95> c<93> l<10:25> el<10:26>
n<> u<95> t<Constant_expression> p<101> c<94> s<100> l<10:25> el<10:26>
n<1> u<96> t<IntConst> p<97> l<10:27> el<10:28>
n<> u<97> t<Primary_literal> p<98> c<96> l<10:27> el<10:28>
n<> u<98> t<Constant_primary> p<99> c<97> l<10:27> el<10:28>
n<> u<99> t<Constant_expression> p<101> c<98> l<10:27> el<10:28>
n<> u<100> t<BinOp_Plus> p<101> s<99> l<10:26> el<10:27>
n<> u<101> t<Constant_expression> p<102> c<95> l<10:25> el<10:28>
n<> u<102> t<Genvar_iteration> p<128> c<90> s<127> l<10:21> el<10:28>
n<W> u<103> t<StringConst> p<126> s<124> l<10:36> el<10:37>
n<ys> u<104> t<StringConst> p<105> l<11:10> el<11:12>
n<> u<105> t<Ps_or_hierarchical_identifier> p<108> c<104> s<107> l<11:10> el<11:12>
n<> u<106> t<Constant_bit_select> p<107> l<11:12> el<11:12>
n<> u<107> t<Constant_select> p<108> c<106> l<11:12> el<11:12>
n<> u<108> t<Net_lvalue> p<119> c<105> s<118> l<11:10> el<11:12>
n<i> u<109> t<StringConst> p<110> l<11:14> el<11:15>
n<> u<110> t<Primary_literal> p<111> c<109> l<11:14> el<11:15>
n<> u<111> t<Primary> p<112> c<110> l<11:14> el<11:15>
n<> u<112> t<Expression> p<118> c<111> s<117> l<11:14> el<11:15>
n<j> u<113> t<StringConst> p<114> l<11:18> el<11:19>
n<> u<114> t<Primary_literal> p<115> c<113> l<11:18> el<11:19>
n<> u<115> t<Primary> p<116> c<114> l<11:18> el<11:19>
n<> u<116> t<Expression> p<118> c<115> l<11:18> el<11:19>
n<> u<117> t<BinOp_Plus> p<118> s<116> l<11:16> el<11:17>
n<> u<118> t<Expression> p<119> c<112> l<11:14> el<11:19>
n<> u<119> t<Net_assignment> p<120> c<108> l<11:10> el<11:19>
n<> u<120> t<List_of_net_assignments> p<121> c<119> l<11:10> el<11:19>
n<> u<121> t<Continuous_assign> p<122> c<120> l<11:3> el<11:20>
n<> u<122> t<Module_common_item> p<123> c<121> l<11:3> el<11:20>
n<> u<123> t<Module_or_generate_item> p<124> c<122> l<11:3> el<11:20>
n<> u<124> t<Generate_item> p<126> c<123> s<125> l<11:3> el<11:20>
n<> u<125> t<END> p<126> l<13:2> el<13:5>
n<> u<126> t<Generate_begin_end_block> p<127> c<103> l<10:30> el<13:5>
n<> u<127> t<Generate_item> p<128> c<126> l<10:30> el<13:5>
n<> u<128> t<Loop_generate_construct> p<129> c<79> l<10:2> el<13:5>
n<> u<129> t<Module_common_item> p<130> c<128> l<10:2> el<13:5>
n<> u<130> t<Module_or_generate_item> p<131> c<129> l<10:2> el<13:5>
n<> u<131> t<Generate_item> p<132> c<130> l<10:2> el<13:5>
n<> u<132> t<Loop_generate_construct> p<133> c<50> l<9:2> el<13:5>
n<> u<133> t<Module_common_item> p<134> c<132> l<9:2> el<13:5>
n<> u<134> t<Module_or_generate_item> p<135> c<133> l<9:2> el<13:5>
n<> u<135> t<Generate_item> p<137> c<134> s<136> l<9:2> el<13:5>
n<> u<136> t<ENDGENERATE> p<137> l<15:1> el<15:12>
n<> u<137> t<Generate_region> p<138> c<135> l<8:1> el<15:12>
n<> u<138> t<Non_port_module_item> p<139> c<137> l<8:1> el<15:12>
n<> u<139> t<Module_item> p<141> c<138> s<140> l<8:1> el<15:12>
n<> u<140> t<ENDMODULE> p<141> l<17:1> el<17:10>
n<> u<141> t<Module_declaration> p<142> c<17> l<2:1> el<17:10>
n<> u<142> t<Description> p<703> c<141> s<282> l<2:1> el<17:10>
n<module> u<143> t<Module_keyword> p<158> s<144> l<19:1> el<19:7>
n<constpower2> u<144> t<StringConst> p<158> s<157> l<19:8> el<19:19>
n<ys> u<145> t<StringConst> p<148> s<147> l<19:20> el<19:22>
n<> u<146> t<Constant_bit_select> p<147> l<19:22> el<19:22>
n<> u<147> t<Constant_select> p<148> c<146> l<19:22> el<19:22>
n<> u<148> t<Port_reference> p<149> c<145> l<19:20> el<19:22>
n<> u<149> t<Port_expression> p<150> c<148> l<19:20> el<19:22>
n<> u<150> t<Port> p<157> c<149> s<156> l<19:20> el<19:22>
n<yu> u<151> t<StringConst> p<154> s<153> l<19:24> el<19:26>
n<> u<152> t<Constant_bit_select> p<153> l<19:26> el<19:26>
n<> u<153> t<Constant_select> p<154> c<152> l<19:26> el<19:26>
n<> u<154> t<Port_reference> p<155> c<151> l<19:24> el<19:26>
n<> u<155> t<Port_expression> p<156> c<154> l<19:24> el<19:26>
n<> u<156> t<Port> p<157> c<155> l<19:24> el<19:26>
n<> u<157> t<List_of_ports> p<158> c<150> l<19:19> el<19:27>
n<> u<158> t<Module_nonansi_header> p<281> c<143> s<176> l<19:1> el<19:28>
n<2> u<159> t<IntConst> p<160> l<21:9> el<21:10>
n<> u<160> t<Primary_literal> p<161> c<159> l<21:9> el<21:10>
n<> u<161> t<Constant_primary> p<162> c<160> l<21:9> el<21:10>
n<> u<162> t<Constant_expression> p<167> c<161> s<166> l<21:9> el<21:10>
n<0> u<163> t<IntConst> p<164> l<21:11> el<21:12>
n<> u<164> t<Primary_literal> p<165> c<163> l<21:11> el<21:12>
n<> u<165> t<Constant_primary> p<166> c<164> l<21:11> el<21:12>
n<> u<166> t<Constant_expression> p<167> c<165> l<21:11> el<21:12>
n<> u<167> t<Constant_range> p<168> c<162> l<21:9> el<21:12>
n<> u<168> t<Packed_dimension> p<169> c<167> l<21:8> el<21:13>
n<> u<169> t<Data_type_or_implicit> p<170> c<168> l<21:8> el<21:13>
n<> u<170> t<Net_port_type> p<174> c<169> s<173> l<21:8> el<21:13>
n<ys> u<171> t<StringConst> p<173> s<172> l<21:14> el<21:16>
n<yu> u<172> t<StringConst> p<173> l<21:18> el<21:20>
n<> u<173> t<List_of_port_identifiers> p<174> c<171> l<21:14> el<21:20>
n<> u<174> t<Output_declaration> p<175> c<170> l<21:1> el<21:20>
n<> u<175> t<Port_declaration> p<176> c<174> l<21:1> el<21:20>
n<> u<176> t<Module_item> p<281> c<175> s<185> l<21:1> el<21:21>
n<i> u<177> t<StringConst> p<179> s<178> l<23:8> el<23:9>
n<j> u<178> t<StringConst> p<179> l<23:11> el<23:12>
n<> u<179> t<Identifier_list> p<180> c<177> l<23:8> el<23:12>
n<> u<180> t<Genvar_declaration> p<181> c<179> l<23:1> el<23:13>
n<> u<181> t<Module_or_generate_item_declaration> p<182> c<180> l<23:1> el<23:13>
n<> u<182> t<Module_common_item> p<183> c<181> l<23:1> el<23:13>
n<> u<183> t<Module_or_generate_item> p<184> c<182> l<23:1> el<23:13>
n<> u<184> t<Non_port_module_item> p<185> c<183> l<23:1> el<23:13>
n<> u<185> t<Module_item> p<281> c<184> s<279> l<23:1> el<23:13>
n<i> u<186> t<StringConst> p<191> s<190> l<26:7> el<26:8>
n<0> u<187> t<IntConst> p<188> l<26:11> el<26:12>
n<> u<188> t<Primary_literal> p<189> c<187> l<26:11> el<26:12>
n<> u<189> t<Constant_primary> p<190> c<188> l<26:11> el<26:12>
n<> u<190> t<Constant_expression> p<191> c<189> l<26:11> el<26:12>
n<> u<191> t<Genvar_initialization> p<272> c<186> s<201> l<26:7> el<26:12>
n<i> u<192> t<StringConst> p<193> l<26:14> el<26:15>
n<> u<193> t<Primary_literal> p<194> c<192> l<26:14> el<26:15>
n<> u<194> t<Constant_primary> p<195> c<193> l<26:14> el<26:15>
n<> u<195> t<Constant_expression> p<201> c<194> s<200> l<26:14> el<26:15>
n<2> u<196> t<IntConst> p<197> l<26:18> el<26:19>
n<> u<197> t<Primary_literal> p<198> c<196> l<26:18> el<26:19>
n<> u<198> t<Constant_primary> p<199> c<197> l<26:18> el<26:19>
n<> u<199> t<Constant_expression> p<201> c<198> l<26:18> el<26:19>
n<> u<200> t<BinOp_Less> p<201> s<199> l<26:16> el<26:17>
n<> u<201> t<Constant_expression> p<272> c<195> s<214> l<26:14> el<26:19>
n<i> u<202> t<StringConst> p<214> s<203> l<26:21> el<26:22>
n<> u<203> t<AssignOp_Assign> p<214> s<213> l<26:23> el<26:24>
n<i> u<204> t<StringConst> p<205> l<26:25> el<26:26>
n<> u<205> t<Primary_literal> p<206> c<204> l<26:25> el<26:26>
n<> u<206> t<Constant_primary> p<207> c<205> l<26:25> el<26:26>
n<> u<207> t<Constant_expression> p<213> c<206> s<212> l<26:25> el<26:26>
n<1> u<208> t<IntConst> p<209> l<26:27> el<26:28>
n<> u<209> t<Primary_literal> p<210> c<208> l<26:27> el<26:28>
n<> u<210> t<Constant_primary> p<211> c<209> l<26:27> el<26:28>
n<> u<211> t<Constant_expression> p<213> c<210> l<26:27> el<26:28>
n<> u<212> t<BinOp_Plus> p<213> s<211> l<26:26> el<26:27>
n<> u<213> t<Constant_expression> p<214> c<207> l<26:25> el<26:28>
n<> u<214> t<Genvar_iteration> p<272> c<202> s<271> l<26:21> el<26:28>
n<j> u<215> t<StringConst> p<220> s<219> l<27:7> el<27:8>
n<0> u<216> t<IntConst> p<217> l<27:11> el<27:12>
n<> u<217> t<Primary_literal> p<218> c<216> l<27:11> el<27:12>
n<> u<218> t<Constant_primary> p<219> c<217> l<27:11> el<27:12>
n<> u<219> t<Constant_expression> p<220> c<218> l<27:11> el<27:12>
n<> u<220> t<Genvar_initialization> p<268> c<215> s<230> l<27:7> el<27:12>
n<j> u<221> t<StringConst> p<222> l<27:14> el<27:15>
n<> u<222> t<Primary_literal> p<223> c<221> l<27:14> el<27:15>
n<> u<223> t<Constant_primary> p<224> c<222> l<27:14> el<27:15>
n<> u<224> t<Constant_expression> p<230> c<223> s<229> l<27:14> el<27:15>
n<2> u<225> t<IntConst> p<226> l<27:18> el<27:19>
n<> u<226> t<Primary_literal> p<227> c<225> l<27:18> el<27:19>
n<> u<227> t<Constant_primary> p<228> c<226> l<27:18> el<27:19>
n<> u<228> t<Constant_expression> p<230> c<227> l<27:18> el<27:19>
n<> u<229> t<BinOp_Less> p<230> s<228> l<27:16> el<27:17>
n<> u<230> t<Constant_expression> p<268> c<224> s<243> l<27:14> el<27:19>
n<j> u<231> t<StringConst> p<243> s<232> l<27:21> el<27:22>
n<> u<232> t<AssignOp_Assign> p<243> s<242> l<27:23> el<27:24>
n<j> u<233> t<StringConst> p<234> l<27:25> el<27:26>
n<> u<234> t<Primary_literal> p<235> c<233> l<27:25> el<27:26>
n<> u<235> t<Constant_primary> p<236> c<234> l<27:25> el<27:26>
n<> u<236> t<Constant_expression> p<242> c<235> s<241> l<27:25> el<27:26>
n<1> u<237> t<IntConst> p<238> l<27:27> el<27:28>
n<> u<238> t<Primary_literal> p<239> c<237> l<27:27> el<27:28>
n<> u<239> t<Constant_primary> p<240> c<238> l<27:27> el<27:28>
n<> u<240> t<Constant_expression> p<242> c<239> l<27:27> el<27:28>
n<> u<241> t<BinOp_Plus> p<242> s<240> l<27:26> el<27:27>
n<> u<242> t<Constant_expression> p<243> c<236> l<27:25> el<27:28>
n<> u<243> t<Genvar_iteration> p<268> c<231> s<267> l<27:21> el<27:28>
n<ys> u<244> t<StringConst> p<245> l<28:10> el<28:12>
n<> u<245> t<Ps_or_hierarchical_identifier> p<248> c<244> s<247> l<28:10> el<28:12>
n<> u<246> t<Constant_bit_select> p<247> l<28:12> el<28:12>
n<> u<247> t<Constant_select> p<248> c<246> l<28:12> el<28:12>
n<> u<248> t<Net_lvalue> p<259> c<245> s<258> l<28:10> el<28:12>
n<i> u<249> t<StringConst> p<250> l<28:14> el<28:15>
n<> u<250> t<Primary_literal> p<251> c<249> l<28:14> el<28:15>
n<> u<251> t<Primary> p<252> c<250> l<28:14> el<28:15>
n<> u<252> t<Expression> p<258> c<251> s<257> l<28:14> el<28:15>
n<j> u<253> t<StringConst> p<254> l<28:18> el<28:19>
n<> u<254> t<Primary_literal> p<255> c<253> l<28:18> el<28:19>
n<> u<255> t<Primary> p<256> c<254> l<28:18> el<28:19>
n<> u<256> t<Expression> p<258> c<255> l<28:18> el<28:19>
n<> u<257> t<BinOp_Plus> p<258> s<256> l<28:16> el<28:17>
n<> u<258> t<Expression> p<259> c<252> l<28:14> el<28:19>
n<> u<259> t<Net_assignment> p<260> c<248> l<28:10> el<28:19>
n<> u<260> t<List_of_net_assignments> p<261> c<259> l<28:10> el<28:19>
n<> u<261> t<Continuous_assign> p<262> c<260> l<28:3> el<28:20>
n<> u<262> t<Module_common_item> p<263> c<261> l<28:3> el<28:20>
n<> u<263> t<Module_or_generate_item> p<264> c<262> l<28:3> el<28:20>
n<> u<264> t<Generate_item> p<266> c<263> s<265> l<28:3> el<28:20>
n<> u<265> t<END> p<266> l<30:2> el<30:5>
n<> u<266> t<Generate_begin_end_block> p<267> c<264> l<27:30> el<30:5>
n<> u<267> t<Generate_item> p<268> c<266> l<27:30> el<30:5>
n<> u<268> t<Loop_generate_construct> p<269> c<220> l<27:2> el<30:5>
n<> u<269> t<Module_common_item> p<270> c<268> l<27:2> el<30:5>
n<> u<270> t<Module_or_generate_item> p<271> c<269> l<27:2> el<30:5>
n<> u<271> t<Generate_item> p<272> c<270> l<27:2> el<30:5>
n<> u<272> t<Loop_generate_construct> p<273> c<191> l<26:2> el<30:5>
n<> u<273> t<Module_common_item> p<274> c<272> l<26:2> el<30:5>
n<> u<274> t<Module_or_generate_item> p<275> c<273> l<26:2> el<30:5>
n<> u<275> t<Generate_item> p<277> c<274> s<276> l<26:2> el<30:5>
n<> u<276> t<ENDGENERATE> p<277> l<32:1> el<32:12>
n<> u<277> t<Generate_region> p<278> c<275> l<25:1> el<32:12>
n<> u<278> t<Non_port_module_item> p<279> c<277> l<25:1> el<32:12>
n<> u<279> t<Module_item> p<281> c<278> s<280> l<25:1> el<32:12>
n<> u<280> t<ENDMODULE> p<281> l<34:1> el<34:10>
n<> u<281> t<Module_declaration> p<282> c<158> l<19:1> el<34:10>
n<> u<282> t<Description> p<703> c<281> s<422> l<19:1> el<34:10>
n<module> u<283> t<Module_keyword> p<298> s<284> l<36:1> el<36:7>
n<constpower3> u<284> t<StringConst> p<298> s<297> l<36:8> el<36:19>
n<ys> u<285> t<StringConst> p<288> s<287> l<36:20> el<36:22>
n<> u<286> t<Constant_bit_select> p<287> l<36:22> el<36:22>
n<> u<287> t<Constant_select> p<288> c<286> l<36:22> el<36:22>
n<> u<288> t<Port_reference> p<289> c<285> l<36:20> el<36:22>
n<> u<289> t<Port_expression> p<290> c<288> l<36:20> el<36:22>
n<> u<290> t<Port> p<297> c<289> s<296> l<36:20> el<36:22>
n<yu> u<291> t<StringConst> p<294> s<293> l<36:24> el<36:26>
n<> u<292> t<Constant_bit_select> p<293> l<36:26> el<36:26>
n<> u<293> t<Constant_select> p<294> c<292> l<36:26> el<36:26>
n<> u<294> t<Port_reference> p<295> c<291> l<36:24> el<36:26>
n<> u<295> t<Port_expression> p<296> c<294> l<36:24> el<36:26>
n<> u<296> t<Port> p<297> c<295> l<36:24> el<36:26>
n<> u<297> t<List_of_ports> p<298> c<290> l<36:19> el<36:27>
n<> u<298> t<Module_nonansi_header> p<421> c<283> s<316> l<36:1> el<36:28>
n<2> u<299> t<IntConst> p<300> l<38:9> el<38:10>
n<> u<300> t<Primary_literal> p<301> c<299> l<38:9> el<38:10>
n<> u<301> t<Constant_primary> p<302> c<300> l<38:9> el<38:10>
n<> u<302> t<Constant_expression> p<307> c<301> s<306> l<38:9> el<38:10>
n<0> u<303> t<IntConst> p<304> l<38:11> el<38:12>
n<> u<304> t<Primary_literal> p<305> c<303> l<38:11> el<38:12>
n<> u<305> t<Constant_primary> p<306> c<304> l<38:11> el<38:12>
n<> u<306> t<Constant_expression> p<307> c<305> l<38:11> el<38:12>
n<> u<307> t<Constant_range> p<308> c<302> l<38:9> el<38:12>
n<> u<308> t<Packed_dimension> p<309> c<307> l<38:8> el<38:13>
n<> u<309> t<Data_type_or_implicit> p<310> c<308> l<38:8> el<38:13>
n<> u<310> t<Net_port_type> p<314> c<309> s<313> l<38:8> el<38:13>
n<ys> u<311> t<StringConst> p<313> s<312> l<38:14> el<38:16>
n<yu> u<312> t<StringConst> p<313> l<38:18> el<38:20>
n<> u<313> t<List_of_port_identifiers> p<314> c<311> l<38:14> el<38:20>
n<> u<314> t<Output_declaration> p<315> c<310> l<38:1> el<38:20>
n<> u<315> t<Port_declaration> p<316> c<314> l<38:1> el<38:20>
n<> u<316> t<Module_item> p<421> c<315> s<325> l<38:1> el<38:21>
n<i> u<317> t<StringConst> p<319> s<318> l<40:8> el<40:9>
n<j> u<318> t<StringConst> p<319> l<40:11> el<40:12>
n<> u<319> t<Identifier_list> p<320> c<317> l<40:8> el<40:12>
n<> u<320> t<Genvar_declaration> p<321> c<319> l<40:1> el<40:13>
n<> u<321> t<Module_or_generate_item_declaration> p<322> c<320> l<40:1> el<40:13>
n<> u<322> t<Module_common_item> p<323> c<321> l<40:1> el<40:13>
n<> u<323> t<Module_or_generate_item> p<324> c<322> l<40:1> el<40:13>
n<> u<324> t<Non_port_module_item> p<325> c<323> l<40:1> el<40:13>
n<> u<325> t<Module_item> p<421> c<324> s<419> l<40:1> el<40:13>
n<i> u<326> t<StringConst> p<331> s<330> l<43:7> el<43:8>
n<0> u<327> t<IntConst> p<328> l<43:11> el<43:12>
n<> u<328> t<Primary_literal> p<329> c<327> l<43:11> el<43:12>
n<> u<329> t<Constant_primary> p<330> c<328> l<43:11> el<43:12>
n<> u<330> t<Constant_expression> p<331> c<329> l<43:11> el<43:12>
n<> u<331> t<Genvar_initialization> p<412> c<326> s<341> l<43:7> el<43:12>
n<i> u<332> t<StringConst> p<333> l<43:14> el<43:15>
n<> u<333> t<Primary_literal> p<334> c<332> l<43:14> el<43:15>
n<> u<334> t<Constant_primary> p<335> c<333> l<43:14> el<43:15>
n<> u<335> t<Constant_expression> p<341> c<334> s<340> l<43:14> el<43:15>
n<2> u<336> t<IntConst> p<337> l<43:18> el<43:19>
n<> u<337> t<Primary_literal> p<338> c<336> l<43:18> el<43:19>
n<> u<338> t<Constant_primary> p<339> c<337> l<43:18> el<43:19>
n<> u<339> t<Constant_expression> p<341> c<338> l<43:18> el<43:19>
n<> u<340> t<BinOp_Less> p<341> s<339> l<43:16> el<43:17>
n<> u<341> t<Constant_expression> p<412> c<335> s<354> l<43:14> el<43:19>
n<i> u<342> t<StringConst> p<354> s<343> l<43:21> el<43:22>
n<> u<343> t<AssignOp_Assign> p<354> s<353> l<43:23> el<43:24>
n<i> u<344> t<StringConst> p<345> l<43:25> el<43:26>
n<> u<345> t<Primary_literal> p<346> c<344> l<43:25> el<43:26>
n<> u<346> t<Constant_primary> p<347> c<345> l<43:25> el<43:26>
n<> u<347> t<Constant_expression> p<353> c<346> s<352> l<43:25> el<43:26>
n<1> u<348> t<IntConst> p<349> l<43:27> el<43:28>
n<> u<349> t<Primary_literal> p<350> c<348> l<43:27> el<43:28>
n<> u<350> t<Constant_primary> p<351> c<349> l<43:27> el<43:28>
n<> u<351> t<Constant_expression> p<353> c<350> l<43:27> el<43:28>
n<> u<352> t<BinOp_Plus> p<353> s<351> l<43:26> el<43:27>
n<> u<353> t<Constant_expression> p<354> c<347> l<43:25> el<43:28>
n<> u<354> t<Genvar_iteration> p<412> c<342> s<411> l<43:21> el<43:28>
n<j> u<355> t<StringConst> p<360> s<359> l<44:7> el<44:8>
n<0> u<356> t<IntConst> p<357> l<44:11> el<44:12>
n<> u<357> t<Primary_literal> p<358> c<356> l<44:11> el<44:12>
n<> u<358> t<Constant_primary> p<359> c<357> l<44:11> el<44:12>
n<> u<359> t<Constant_expression> p<360> c<358> l<44:11> el<44:12>
n<> u<360> t<Genvar_initialization> p<405> c<355> s<370> l<44:7> el<44:12>
n<j> u<361> t<StringConst> p<362> l<44:14> el<44:15>
n<> u<362> t<Primary_literal> p<363> c<361> l<44:14> el<44:15>
n<> u<363> t<Constant_primary> p<364> c<362> l<44:14> el<44:15>
n<> u<364> t<Constant_expression> p<370> c<363> s<369> l<44:14> el<44:15>
n<2> u<365> t<IntConst> p<366> l<44:18> el<44:19>
n<> u<366> t<Primary_literal> p<367> c<365> l<44:18> el<44:19>
n<> u<367> t<Constant_primary> p<368> c<366> l<44:18> el<44:19>
n<> u<368> t<Constant_expression> p<370> c<367> l<44:18> el<44:19>
n<> u<369> t<BinOp_Less> p<370> s<368> l<44:16> el<44:17>
n<> u<370> t<Constant_expression> p<405> c<364> s<383> l<44:14> el<44:19>
n<j> u<371> t<StringConst> p<383> s<372> l<44:21> el<44:22>
n<> u<372> t<AssignOp_Assign> p<383> s<382> l<44:23> el<44:24>
n<j> u<373> t<StringConst> p<374> l<44:25> el<44:26>
n<> u<374> t<Primary_literal> p<375> c<373> l<44:25> el<44:26>
n<> u<375> t<Constant_primary> p<376> c<374> l<44:25> el<44:26>
n<> u<376> t<Constant_expression> p<382> c<375> s<381> l<44:25> el<44:26>
n<1> u<377> t<IntConst> p<378> l<44:27> el<44:28>
n<> u<378> t<Primary_literal> p<379> c<377> l<44:27> el<44:28>
n<> u<379> t<Constant_primary> p<380> c<378> l<44:27> el<44:28>
n<> u<380> t<Constant_expression> p<382> c<379> l<44:27> el<44:28>
n<> u<381> t<BinOp_Plus> p<382> s<380> l<44:26> el<44:27>
n<> u<382> t<Constant_expression> p<383> c<376> l<44:25> el<44:28>
n<> u<383> t<Genvar_iteration> p<405> c<371> s<404> l<44:21> el<44:28>
n<ys> u<384> t<StringConst> p<385> l<45:10> el<45:12>
n<> u<385> t<Ps_or_hierarchical_identifier> p<388> c<384> s<387> l<45:10> el<45:12>
n<> u<386> t<Constant_bit_select> p<387> l<45:12> el<45:12>
n<> u<387> t<Constant_select> p<388> c<386> l<45:12> el<45:12>
n<> u<388> t<Net_lvalue> p<399> c<385> s<398> l<45:10> el<45:12>
n<i> u<389> t<StringConst> p<390> l<45:14> el<45:15>
n<> u<390> t<Primary_literal> p<391> c<389> l<45:14> el<45:15>
n<> u<391> t<Primary> p<392> c<390> l<45:14> el<45:15>
n<> u<392> t<Expression> p<398> c<391> s<397> l<45:14> el<45:15>
n<j> u<393> t<StringConst> p<394> l<45:18> el<45:19>
n<> u<394> t<Primary_literal> p<395> c<393> l<45:18> el<45:19>
n<> u<395> t<Primary> p<396> c<394> l<45:18> el<45:19>
n<> u<396> t<Expression> p<398> c<395> l<45:18> el<45:19>
n<> u<397> t<BinOp_Plus> p<398> s<396> l<45:16> el<45:17>
n<> u<398> t<Expression> p<399> c<392> l<45:14> el<45:19>
n<> u<399> t<Net_assignment> p<400> c<388> l<45:10> el<45:19>
n<> u<400> t<List_of_net_assignments> p<401> c<399> l<45:10> el<45:19>
n<> u<401> t<Continuous_assign> p<402> c<400> l<45:3> el<45:20>
n<> u<402> t<Module_common_item> p<403> c<401> l<45:3> el<45:20>
n<> u<403> t<Module_or_generate_item> p<404> c<402> l<45:3> el<45:20>
n<> u<404> t<Generate_item> p<405> c<403> l<45:3> el<45:20>
n<> u<405> t<Loop_generate_construct> p<406> c<360> l<44:2> el<45:20>
n<> u<406> t<Module_common_item> p<407> c<405> l<44:2> el<45:20>
n<> u<407> t<Module_or_generate_item> p<408> c<406> l<44:2> el<45:20>
n<> u<408> t<Generate_item> p<410> c<407> s<409> l<44:2> el<45:20>
n<> u<409> t<END> p<410> l<47:2> el<47:5>
n<> u<410> t<Generate_begin_end_block> p<411> c<408> l<43:30> el<47:5>
n<> u<411> t<Generate_item> p<412> c<410> l<43:30> el<47:5>
n<> u<412> t<Loop_generate_construct> p<413> c<331> l<43:2> el<47:5>
n<> u<413> t<Module_common_item> p<414> c<412> l<43:2> el<47:5>
n<> u<414> t<Module_or_generate_item> p<415> c<413> l<43:2> el<47:5>
n<> u<415> t<Generate_item> p<417> c<414> s<416> l<43:2> el<47:5>
n<> u<416> t<ENDGENERATE> p<417> l<49:1> el<49:12>
n<> u<417> t<Generate_region> p<418> c<415> l<42:1> el<49:12>
n<> u<418> t<Non_port_module_item> p<419> c<417> l<42:1> el<49:12>
n<> u<419> t<Module_item> p<421> c<418> s<420> l<42:1> el<49:12>
n<> u<420> t<ENDMODULE> p<421> l<51:1> el<51:10>
n<> u<421> t<Module_declaration> p<422> c<298> l<36:1> el<51:10>
n<> u<422> t<Description> p<703> c<421> s<565> l<36:1> el<51:10>
n<module> u<423> t<Module_keyword> p<438> s<424> l<53:1> el<53:7>
n<constpower4> u<424> t<StringConst> p<438> s<437> l<53:8> el<53:19>
n<ys> u<425> t<StringConst> p<428> s<427> l<53:20> el<53:22>
n<> u<426> t<Constant_bit_select> p<427> l<53:22> el<53:22>
n<> u<427> t<Constant_select> p<428> c<426> l<53:22> el<53:22>
n<> u<428> t<Port_reference> p<429> c<425> l<53:20> el<53:22>
n<> u<429> t<Port_expression> p<430> c<428> l<53:20> el<53:22>
n<> u<430> t<Port> p<437> c<429> s<436> l<53:20> el<53:22>
n<yu> u<431> t<StringConst> p<434> s<433> l<53:24> el<53:26>
n<> u<432> t<Constant_bit_select> p<433> l<53:26> el<53:26>
n<> u<433> t<Constant_select> p<434> c<432> l<53:26> el<53:26>
n<> u<434> t<Port_reference> p<435> c<431> l<53:24> el<53:26>
n<> u<435> t<Port_expression> p<436> c<434> l<53:24> el<53:26>
n<> u<436> t<Port> p<437> c<435> l<53:24> el<53:26>
n<> u<437> t<List_of_ports> p<438> c<430> l<53:19> el<53:27>
n<> u<438> t<Module_nonansi_header> p<564> c<423> s<456> l<53:1> el<53:28>
n<2> u<439> t<IntConst> p<440> l<55:9> el<55:10>
n<> u<440> t<Primary_literal> p<441> c<439> l<55:9> el<55:10>
n<> u<441> t<Constant_primary> p<442> c<440> l<55:9> el<55:10>
n<> u<442> t<Constant_expression> p<447> c<441> s<446> l<55:9> el<55:10>
n<0> u<443> t<IntConst> p<444> l<55:11> el<55:12>
n<> u<444> t<Primary_literal> p<445> c<443> l<55:11> el<55:12>
n<> u<445> t<Constant_primary> p<446> c<444> l<55:11> el<55:12>
n<> u<446> t<Constant_expression> p<447> c<445> l<55:11> el<55:12>
n<> u<447> t<Constant_range> p<448> c<442> l<55:9> el<55:12>
n<> u<448> t<Packed_dimension> p<449> c<447> l<55:8> el<55:13>
n<> u<449> t<Data_type_or_implicit> p<450> c<448> l<55:8> el<55:13>
n<> u<450> t<Net_port_type> p<454> c<449> s<453> l<55:8> el<55:13>
n<ys> u<451> t<StringConst> p<453> s<452> l<55:14> el<55:16>
n<yu> u<452> t<StringConst> p<453> l<55:18> el<55:20>
n<> u<453> t<List_of_port_identifiers> p<454> c<451> l<55:14> el<55:20>
n<> u<454> t<Output_declaration> p<455> c<450> l<55:1> el<55:20>
n<> u<455> t<Port_declaration> p<456> c<454> l<55:1> el<55:20>
n<> u<456> t<Module_item> p<564> c<455> s<465> l<55:1> el<55:21>
n<i> u<457> t<StringConst> p<459> s<458> l<57:8> el<57:9>
n<j> u<458> t<StringConst> p<459> l<57:11> el<57:12>
n<> u<459> t<Identifier_list> p<460> c<457> l<57:8> el<57:12>
n<> u<460> t<Genvar_declaration> p<461> c<459> l<57:1> el<57:13>
n<> u<461> t<Module_or_generate_item_declaration> p<462> c<460> l<57:1> el<57:13>
n<> u<462> t<Module_common_item> p<463> c<461> l<57:1> el<57:13>
n<> u<463> t<Module_or_generate_item> p<464> c<462> l<57:1> el<57:13>
n<> u<464> t<Non_port_module_item> p<465> c<463> l<57:1> el<57:13>
n<> u<465> t<Module_item> p<564> c<464> s<562> l<57:1> el<57:13>
n<i> u<466> t<StringConst> p<471> s<470> l<60:7> el<60:8>
n<0> u<467> t<IntConst> p<468> l<60:11> el<60:12>
n<> u<468> t<Primary_literal> p<469> c<467> l<60:11> el<60:12>
n<> u<469> t<Constant_primary> p<470> c<468> l<60:11> el<60:12>
n<> u<470> t<Constant_expression> p<471> c<469> l<60:11> el<60:12>
n<> u<471> t<Genvar_initialization> p<555> c<466> s<481> l<60:7> el<60:12>
n<i> u<472> t<StringConst> p<473> l<60:14> el<60:15>
n<> u<473> t<Primary_literal> p<474> c<472> l<60:14> el<60:15>
n<> u<474> t<Constant_primary> p<475> c<473> l<60:14> el<60:15>
n<> u<475> t<Constant_expression> p<481> c<474> s<480> l<60:14> el<60:15>
n<2> u<476> t<IntConst> p<477> l<60:18> el<60:19>
n<> u<477> t<Primary_literal> p<478> c<476> l<60:18> el<60:19>
n<> u<478> t<Constant_primary> p<479> c<477> l<60:18> el<60:19>
n<> u<479> t<Constant_expression> p<481> c<478> l<60:18> el<60:19>
n<> u<480> t<BinOp_Less> p<481> s<479> l<60:16> el<60:17>
n<> u<481> t<Constant_expression> p<555> c<475> s<494> l<60:14> el<60:19>
n<i> u<482> t<StringConst> p<494> s<483> l<60:21> el<60:22>
n<> u<483> t<AssignOp_Assign> p<494> s<493> l<60:23> el<60:24>
n<i> u<484> t<StringConst> p<485> l<60:25> el<60:26>
n<> u<485> t<Primary_literal> p<486> c<484> l<60:25> el<60:26>
n<> u<486> t<Constant_primary> p<487> c<485> l<60:25> el<60:26>
n<> u<487> t<Constant_expression> p<493> c<486> s<492> l<60:25> el<60:26>
n<1> u<488> t<IntConst> p<489> l<60:27> el<60:28>
n<> u<489> t<Primary_literal> p<490> c<488> l<60:27> el<60:28>
n<> u<490> t<Constant_primary> p<491> c<489> l<60:27> el<60:28>
n<> u<491> t<Constant_expression> p<493> c<490> l<60:27> el<60:28>
n<> u<492> t<BinOp_Plus> p<493> s<491> l<60:26> el<60:27>
n<> u<493> t<Constant_expression> p<494> c<487> l<60:25> el<60:28>
n<> u<494> t<Genvar_iteration> p<555> c<482> s<554> l<60:21> el<60:28>
n<j> u<495> t<StringConst> p<500> s<499> l<61:7> el<61:8>
n<0> u<496> t<IntConst> p<497> l<61:11> el<61:12>
n<> u<497> t<Primary_literal> p<498> c<496> l<61:11> el<61:12>
n<> u<498> t<Constant_primary> p<499> c<497> l<61:11> el<61:12>
n<> u<499> t<Constant_expression> p<500> c<498> l<61:11> el<61:12>
n<> u<500> t<Genvar_initialization> p<548> c<495> s<510> l<61:7> el<61:12>
n<j> u<501> t<StringConst> p<502> l<61:14> el<61:15>
n<> u<502> t<Primary_literal> p<503> c<501> l<61:14> el<61:15>
n<> u<503> t<Constant_primary> p<504> c<502> l<61:14> el<61:15>
n<> u<504> t<Constant_expression> p<510> c<503> s<509> l<61:14> el<61:15>
n<2> u<505> t<IntConst> p<506> l<61:18> el<61:19>
n<> u<506> t<Primary_literal> p<507> c<505> l<61:18> el<61:19>
n<> u<507> t<Constant_primary> p<508> c<506> l<61:18> el<61:19>
n<> u<508> t<Constant_expression> p<510> c<507> l<61:18> el<61:19>
n<> u<509> t<BinOp_Less> p<510> s<508> l<61:16> el<61:17>
n<> u<510> t<Constant_expression> p<548> c<504> s<523> l<61:14> el<61:19>
n<j> u<511> t<StringConst> p<523> s<512> l<61:21> el<61:22>
n<> u<512> t<AssignOp_Assign> p<523> s<522> l<61:23> el<61:24>
n<j> u<513> t<StringConst> p<514> l<61:25> el<61:26>
n<> u<514> t<Primary_literal> p<515> c<513> l<61:25> el<61:26>
n<> u<515> t<Constant_primary> p<516> c<514> l<61:25> el<61:26>
n<> u<516> t<Constant_expression> p<522> c<515> s<521> l<61:25> el<61:26>
n<1> u<517> t<IntConst> p<518> l<61:27> el<61:28>
n<> u<518> t<Primary_literal> p<519> c<517> l<61:27> el<61:28>
n<> u<519> t<Constant_primary> p<520> c<518> l<61:27> el<61:28>
n<> u<520> t<Constant_expression> p<522> c<519> l<61:27> el<61:28>
n<> u<521> t<BinOp_Plus> p<522> s<520> l<61:26> el<61:27>
n<> u<522> t<Constant_expression> p<523> c<516> l<61:25> el<61:28>
n<> u<523> t<Genvar_iteration> p<548> c<511> s<547> l<61:21> el<61:28>
n<ys> u<524> t<StringConst> p<525> l<62:10> el<62:12>
n<> u<525> t<Ps_or_hierarchical_identifier> p<528> c<524> s<527> l<62:10> el<62:12>
n<> u<526> t<Constant_bit_select> p<527> l<62:12> el<62:12>
n<> u<527> t<Constant_select> p<528> c<526> l<62:12> el<62:12>
n<> u<528> t<Net_lvalue> p<539> c<525> s<538> l<62:10> el<62:12>
n<i> u<529> t<StringConst> p<530> l<62:14> el<62:15>
n<> u<530> t<Primary_literal> p<531> c<529> l<62:14> el<62:15>
n<> u<531> t<Primary> p<532> c<530> l<62:14> el<62:15>
n<> u<532> t<Expression> p<538> c<531> s<537> l<62:14> el<62:15>
n<j> u<533> t<StringConst> p<534> l<62:18> el<62:19>
n<> u<534> t<Primary_literal> p<535> c<533> l<62:18> el<62:19>
n<> u<535> t<Primary> p<536> c<534> l<62:18> el<62:19>
n<> u<536> t<Expression> p<538> c<535> l<62:18> el<62:19>
n<> u<537> t<BinOp_Plus> p<538> s<536> l<62:16> el<62:17>
n<> u<538> t<Expression> p<539> c<532> l<62:14> el<62:19>
n<> u<539> t<Net_assignment> p<540> c<528> l<62:10> el<62:19>
n<> u<540> t<List_of_net_assignments> p<541> c<539> l<62:10> el<62:19>
n<> u<541> t<Continuous_assign> p<542> c<540> l<62:3> el<62:20>
n<> u<542> t<Module_common_item> p<543> c<541> l<62:3> el<62:20>
n<> u<543> t<Module_or_generate_item> p<544> c<542> l<62:3> el<62:20>
n<> u<544> t<Generate_item> p<546> c<543> s<545> l<62:3> el<62:20>
n<> u<545> t<END> p<546> l<64:2> el<64:5>
n<> u<546> t<Generate_begin_end_block> p<547> c<544> l<61:30> el<64:5>
n<> u<547> t<Generate_item> p<548> c<546> l<61:30> el<64:5>
n<> u<548> t<Loop_generate_construct> p<549> c<500> l<61:2> el<64:5>
n<> u<549> t<Module_common_item> p<550> c<548> l<61:2> el<64:5>
n<> u<550> t<Module_or_generate_item> p<551> c<549> l<61:2> el<64:5>
n<> u<551> t<Generate_item> p<553> c<550> s<552> l<61:2> el<64:5>
n<> u<552> t<END> p<553> l<65:9> el<65:12>
n<> u<553> t<Generate_begin_end_block> p<554> c<551> l<60:30> el<65:12>
n<> u<554> t<Generate_item> p<555> c<553> l<60:30> el<65:12>
n<> u<555> t<Loop_generate_construct> p<556> c<471> l<60:2> el<65:12>
n<> u<556> t<Module_common_item> p<557> c<555> l<60:2> el<65:12>
n<> u<557> t<Module_or_generate_item> p<558> c<556> l<60:2> el<65:12>
n<> u<558> t<Generate_item> p<560> c<557> s<559> l<60:2> el<65:12>
n<> u<559> t<ENDGENERATE> p<560> l<67:1> el<67:12>
n<> u<560> t<Generate_region> p<561> c<558> l<59:1> el<67:12>
n<> u<561> t<Non_port_module_item> p<562> c<560> l<59:1> el<67:12>
n<> u<562> t<Module_item> p<564> c<561> s<563> l<59:1> el<67:12>
n<> u<563> t<ENDMODULE> p<564> l<69:1> el<69:10>
n<> u<564> t<Module_declaration> p<565> c<438> l<53:1> el<69:10>
n<> u<565> t<Description> p<703> c<564> s<702> l<53:1> el<69:10>
n<module> u<566> t<Module_keyword> p<581> s<567> l<72:1> el<72:7>
n<constpower5> u<567> t<StringConst> p<581> s<580> l<72:8> el<72:19>
n<ys> u<568> t<StringConst> p<571> s<570> l<72:20> el<72:22>
n<> u<569> t<Constant_bit_select> p<570> l<72:22> el<72:22>
n<> u<570> t<Constant_select> p<571> c<569> l<72:22> el<72:22>
n<> u<571> t<Port_reference> p<572> c<568> l<72:20> el<72:22>
n<> u<572> t<Port_expression> p<573> c<571> l<72:20> el<72:22>
n<> u<573> t<Port> p<580> c<572> s<579> l<72:20> el<72:22>
n<yu> u<574> t<StringConst> p<577> s<576> l<72:24> el<72:26>
n<> u<575> t<Constant_bit_select> p<576> l<72:26> el<72:26>
n<> u<576> t<Constant_select> p<577> c<575> l<72:26> el<72:26>
n<> u<577> t<Port_reference> p<578> c<574> l<72:24> el<72:26>
n<> u<578> t<Port_expression> p<579> c<577> l<72:24> el<72:26>
n<> u<579> t<Port> p<580> c<578> l<72:24> el<72:26>
n<> u<580> t<List_of_ports> p<581> c<573> l<72:19> el<72:27>
n<> u<581> t<Module_nonansi_header> p<701> c<566> s<599> l<72:1> el<72:28>
n<2> u<582> t<IntConst> p<583> l<74:9> el<74:10>
n<> u<583> t<Primary_literal> p<584> c<582> l<74:9> el<74:10>
n<> u<584> t<Constant_primary> p<585> c<583> l<74:9> el<74:10>
n<> u<585> t<Constant_expression> p<590> c<584> s<589> l<74:9> el<74:10>
n<0> u<586> t<IntConst> p<587> l<74:11> el<74:12>
n<> u<587> t<Primary_literal> p<588> c<586> l<74:11> el<74:12>
n<> u<588> t<Constant_primary> p<589> c<587> l<74:11> el<74:12>
n<> u<589> t<Constant_expression> p<590> c<588> l<74:11> el<74:12>
n<> u<590> t<Constant_range> p<591> c<585> l<74:9> el<74:12>
n<> u<591> t<Packed_dimension> p<592> c<590> l<74:8> el<74:13>
n<> u<592> t<Data_type_or_implicit> p<593> c<591> l<74:8> el<74:13>
n<> u<593> t<Net_port_type> p<597> c<592> s<596> l<74:8> el<74:13>
n<ys> u<594> t<StringConst> p<596> s<595> l<74:14> el<74:16>
n<yu> u<595> t<StringConst> p<596> l<74:18> el<74:20>
n<> u<596> t<List_of_port_identifiers> p<597> c<594> l<74:14> el<74:20>
n<> u<597> t<Output_declaration> p<598> c<593> l<74:1> el<74:20>
n<> u<598> t<Port_declaration> p<599> c<597> l<74:1> el<74:20>
n<> u<599> t<Module_item> p<701> c<598> s<608> l<74:1> el<74:21>
n<i> u<600> t<StringConst> p<602> s<601> l<76:8> el<76:9>
n<j> u<601> t<StringConst> p<602> l<76:11> el<76:12>
n<> u<602> t<Identifier_list> p<603> c<600> l<76:8> el<76:12>
n<> u<603> t<Genvar_declaration> p<604> c<602> l<76:1> el<76:13>
n<> u<604> t<Module_or_generate_item_declaration> p<605> c<603> l<76:1> el<76:13>
n<> u<605> t<Module_common_item> p<606> c<604> l<76:1> el<76:13>
n<> u<606> t<Module_or_generate_item> p<607> c<605> l<76:1> el<76:13>
n<> u<607> t<Non_port_module_item> p<608> c<606> l<76:1> el<76:13>
n<> u<608> t<Module_item> p<701> c<607> s<699> l<76:1> el<76:13>
n<i> u<609> t<StringConst> p<614> s<613> l<79:7> el<79:8>
n<0> u<610> t<IntConst> p<611> l<79:11> el<79:12>
n<> u<611> t<Primary_literal> p<612> c<610> l<79:11> el<79:12>
n<> u<612> t<Constant_primary> p<613> c<611> l<79:11> el<79:12>
n<> u<613> t<Constant_expression> p<614> c<612> l<79:11> el<79:12>
n<> u<614> t<Genvar_initialization> p<692> c<609> s<624> l<79:7> el<79:12>
n<i> u<615> t<StringConst> p<616> l<79:14> el<79:15>
n<> u<616> t<Primary_literal> p<617> c<615> l<79:14> el<79:15>
n<> u<617> t<Constant_primary> p<618> c<616> l<79:14> el<79:15>
n<> u<618> t<Constant_expression> p<624> c<617> s<623> l<79:14> el<79:15>
n<2> u<619> t<IntConst> p<620> l<79:18> el<79:19>
n<> u<620> t<Primary_literal> p<621> c<619> l<79:18> el<79:19>
n<> u<621> t<Constant_primary> p<622> c<620> l<79:18> el<79:19>
n<> u<622> t<Constant_expression> p<624> c<621> l<79:18> el<79:19>
n<> u<623> t<BinOp_Less> p<624> s<622> l<79:16> el<79:17>
n<> u<624> t<Constant_expression> p<692> c<618> s<637> l<79:14> el<79:19>
n<i> u<625> t<StringConst> p<637> s<626> l<79:21> el<79:22>
n<> u<626> t<AssignOp_Assign> p<637> s<636> l<79:23> el<79:24>
n<i> u<627> t<StringConst> p<628> l<79:25> el<79:26>
n<> u<628> t<Primary_literal> p<629> c<627> l<79:25> el<79:26>
n<> u<629> t<Constant_primary> p<630> c<628> l<79:25> el<79:26>
n<> u<630> t<Constant_expression> p<636> c<629> s<635> l<79:25> el<79:26>
n<1> u<631> t<IntConst> p<632> l<79:27> el<79:28>
n<> u<632> t<Primary_literal> p<633> c<631> l<79:27> el<79:28>
n<> u<633> t<Constant_primary> p<634> c<632> l<79:27> el<79:28>
n<> u<634> t<Constant_expression> p<636> c<633> l<79:27> el<79:28>
n<> u<635> t<BinOp_Plus> p<636> s<634> l<79:26> el<79:27>
n<> u<636> t<Constant_expression> p<637> c<630> l<79:25> el<79:28>
n<> u<637> t<Genvar_iteration> p<692> c<625> s<691> l<79:21> el<79:28>
n<j> u<638> t<StringConst> p<643> s<642> l<80:7> el<80:8>
n<0> u<639> t<IntConst> p<640> l<80:11> el<80:12>
n<> u<640> t<Primary_literal> p<641> c<639> l<80:11> el<80:12>
n<> u<641> t<Constant_primary> p<642> c<640> l<80:11> el<80:12>
n<> u<642> t<Constant_expression> p<643> c<641> l<80:11> el<80:12>
n<> u<643> t<Genvar_initialization> p<688> c<638> s<653> l<80:7> el<80:12>
n<j> u<644> t<StringConst> p<645> l<80:14> el<80:15>
n<> u<645> t<Primary_literal> p<646> c<644> l<80:14> el<80:15>
n<> u<646> t<Constant_primary> p<647> c<645> l<80:14> el<80:15>
n<> u<647> t<Constant_expression> p<653> c<646> s<652> l<80:14> el<80:15>
n<2> u<648> t<IntConst> p<649> l<80:18> el<80:19>
n<> u<649> t<Primary_literal> p<650> c<648> l<80:18> el<80:19>
n<> u<650> t<Constant_primary> p<651> c<649> l<80:18> el<80:19>
n<> u<651> t<Constant_expression> p<653> c<650> l<80:18> el<80:19>
n<> u<652> t<BinOp_Less> p<653> s<651> l<80:16> el<80:17>
n<> u<653> t<Constant_expression> p<688> c<647> s<666> l<80:14> el<80:19>
n<j> u<654> t<StringConst> p<666> s<655> l<80:21> el<80:22>
n<> u<655> t<AssignOp_Assign> p<666> s<665> l<80:23> el<80:24>
n<j> u<656> t<StringConst> p<657> l<80:25> el<80:26>
n<> u<657> t<Primary_literal> p<658> c<656> l<80:25> el<80:26>
n<> u<658> t<Constant_primary> p<659> c<657> l<80:25> el<80:26>
n<> u<659> t<Constant_expression> p<665> c<658> s<664> l<80:25> el<80:26>
n<1> u<660> t<IntConst> p<661> l<80:27> el<80:28>
n<> u<661> t<Primary_literal> p<662> c<660> l<80:27> el<80:28>
n<> u<662> t<Constant_primary> p<663> c<661> l<80:27> el<80:28>
n<> u<663> t<Constant_expression> p<665> c<662> l<80:27> el<80:28>
n<> u<664> t<BinOp_Plus> p<665> s<663> l<80:26> el<80:27>
n<> u<665> t<Constant_expression> p<666> c<659> l<80:25> el<80:28>
n<> u<666> t<Genvar_iteration> p<688> c<654> s<687> l<80:21> el<80:28>
n<ys> u<667> t<StringConst> p<668> l<81:10> el<81:12>
n<> u<668> t<Ps_or_hierarchical_identifier> p<671> c<667> s<670> l<81:10> el<81:12>
n<> u<669> t<Constant_bit_select> p<670> l<81:12> el<81:12>
n<> u<670> t<Constant_select> p<671> c<669> l<81:12> el<81:12>
n<> u<671> t<Net_lvalue> p<682> c<668> s<681> l<81:10> el<81:12>
n<i> u<672> t<StringConst> p<673> l<81:14> el<81:15>
n<> u<673> t<Primary_literal> p<674> c<672> l<81:14> el<81:15>
n<> u<674> t<Primary> p<675> c<673> l<81:14> el<81:15>
n<> u<675> t<Expression> p<681> c<674> s<680> l<81:14> el<81:15>
n<j> u<676> t<StringConst> p<677> l<81:18> el<81:19>
n<> u<677> t<Primary_literal> p<678> c<676> l<81:18> el<81:19>
n<> u<678> t<Primary> p<679> c<677> l<81:18> el<81:19>
n<> u<679> t<Expression> p<681> c<678> l<81:18> el<81:19>
n<> u<680> t<BinOp_Plus> p<681> s<679> l<81:16> el<81:17>
n<> u<681> t<Expression> p<682> c<675> l<81:14> el<81:19>
n<> u<682> t<Net_assignment> p<683> c<671> l<81:10> el<81:19>
n<> u<683> t<List_of_net_assignments> p<684> c<682> l<81:10> el<81:19>
n<> u<684> t<Continuous_assign> p<685> c<683> l<81:3> el<81:20>
n<> u<685> t<Module_common_item> p<686> c<684> l<81:3> el<81:20>
n<> u<686> t<Module_or_generate_item> p<687> c<685> l<81:3> el<81:20>
n<> u<687> t<Generate_item> p<688> c<686> l<81:3> el<81:20>
n<> u<688> t<Loop_generate_construct> p<689> c<643> l<80:2> el<81:20>
n<> u<689> t<Module_common_item> p<690> c<688> l<80:2> el<81:20>
n<> u<690> t<Module_or_generate_item> p<691> c<689> l<80:2> el<81:20>
n<> u<691> t<Generate_item> p<692> c<690> l<80:2> el<81:20>
n<> u<692> t<Loop_generate_construct> p<693> c<614> l<79:2> el<81:20>
n<> u<693> t<Module_common_item> p<694> c<692> l<79:2> el<81:20>
n<> u<694> t<Module_or_generate_item> p<695> c<693> l<79:2> el<81:20>
n<> u<695> t<Generate_item> p<697> c<694> s<696> l<79:2> el<81:20>
n<> u<696> t<ENDGENERATE> p<697> l<86:1> el<86:12>
n<> u<697> t<Generate_region> p<698> c<695> l<78:1> el<86:12>
n<> u<698> t<Non_port_module_item> p<699> c<697> l<78:1> el<86:12>
n<> u<699> t<Module_item> p<701> c<698> s<700> l<78:1> el<86:12>
n<> u<700> t<ENDMODULE> p<701> l<88:1> el<88:10>
n<> u<701> t<Module_declaration> p<702> c<581> l<72:1> el<88:10>
n<> u<702> t<Description> p<703> c<701> l<72:1> el<88:10>
n<> u<703> t<Source_text> p<704> c<142> l<2:1> el<88:10>
n<> u<704> t<Top_level_rule> c<1> l<2:1> el<89:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:2:1: No timescale set for "constpower1".

[WRN:PA0205] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:19:1: No timescale set for "constpower2".

[WRN:PA0205] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:36:1: No timescale set for "constpower3".

[WRN:PA0205] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:53:1: No timescale set for "constpower4".

[WRN:PA0205] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:72:1: No timescale set for "constpower5".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:2:1: Compile module "work@constpower1".

[INF:CP0303] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:19:1: Compile module "work@constpower2".

[INF:CP0303] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:36:1: Compile module "work@constpower3".

[INF:CP0303] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:53:1: Compile module "work@constpower4".

[INF:CP0303] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:72:1: Compile module "work@constpower5".

[NTE:CP0309] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:2:20: Implicit port type (wire) for "ys",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:19:20: Implicit port type (wire) for "ys",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:36:20: Implicit port type (wire) for "ys",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:53:20: Implicit port type (wire) for "ys",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:72:20: Implicit port type (wire) for "ys",
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:10:2: Compile generate block "work@constpower1.genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:10:30: Compile generate block "work@constpower1.genblk1[0].W[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:10:30: Compile generate block "work@constpower1.genblk1[0].W[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:10:2: Compile generate block "work@constpower1.genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:10:30: Compile generate block "work@constpower1.genblk1[1].W[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:10:30: Compile generate block "work@constpower1.genblk1[1].W[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:27:2: Compile generate block "work@constpower2.genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:27:30: Compile generate block "work@constpower2.genblk1[0].genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:27:30: Compile generate block "work@constpower2.genblk1[0].genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:27:2: Compile generate block "work@constpower2.genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:27:30: Compile generate block "work@constpower2.genblk1[1].genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:27:30: Compile generate block "work@constpower2.genblk1[1].genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:43:30: Compile generate block "work@constpower3.genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:45:3: Compile generate block "work@constpower3.genblk1[0].genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:45:3: Compile generate block "work@constpower3.genblk1[0].genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:43:30: Compile generate block "work@constpower3.genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:45:3: Compile generate block "work@constpower3.genblk1[1].genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:45:3: Compile generate block "work@constpower3.genblk1[1].genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:60:30: Compile generate block "work@constpower4.genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:61:30: Compile generate block "work@constpower4.genblk1[0].genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:61:30: Compile generate block "work@constpower4.genblk1[0].genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:60:30: Compile generate block "work@constpower4.genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:61:30: Compile generate block "work@constpower4.genblk1[1].genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:61:30: Compile generate block "work@constpower4.genblk1[1].genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:80:2: Compile generate block "work@constpower5.genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:81:3: Compile generate block "work@constpower5.genblk1[0].genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:81:3: Compile generate block "work@constpower5.genblk1[0].genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:80:2: Compile generate block "work@constpower5.genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:81:3: Compile generate block "work@constpower5.genblk1[1].genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:81:3: Compile generate block "work@constpower5.genblk1[1].genblk1[1]".

[NTE:EL0503] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:2:1: Top level module "work@constpower1".

[NTE:EL0503] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:19:1: Top level module "work@constpower2".

[NTE:EL0503] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:36:1: Top level module "work@constpower3".

[NTE:EL0503] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:53:1: Top level module "work@constpower4".

[NTE:EL0503] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:72:1: Top level module "work@constpower5".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 5.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  5
constant                                             330
cont_assign                                           40
design                                                 1
gen_region                                             5
gen_scope                                             60
gen_scope_array                                       60
int_typespec                                          30
logic_net                                             20
logic_typespec                                        20
module_inst                                           17
operation                                             85
parameter                                             30
port                                                  20
range                                                 30
ref_obj                                              140
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  5
constant                                             330
cont_assign                                           60
design                                                 1
gen_region                                             5
gen_scope                                             90
gen_scope_array                                       90
int_typespec                                          30
logic_net                                             20
logic_typespec                                        20
module_inst                                           17
operation                                             85
parameter                                             30
port                                                  30
range                                                 30
ref_obj                                              170
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DoubleLoop/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/DoubleLoop/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/DoubleLoop/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@constpower1)
|vpiElaborated:1
|vpiName:work@constpower1
|uhdmallModules:
\_module_inst: work@constpower1 (work@constpower1), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
  |vpiParent:
  \_design: (work@constpower1)
  |vpiFullName:work@constpower1
  |vpiDefName:work@constpower1
  |vpiNet:
  \_logic_net: (work@constpower1.ys), line:2:20, endln:2:22
    |vpiParent:
    \_module_inst: work@constpower1 (work@constpower1), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:ys
    |vpiFullName:work@constpower1.ys
  |vpiNet:
  \_logic_net: (work@constpower1.yu), line:2:24, endln:2:26
    |vpiParent:
    \_module_inst: work@constpower1 (work@constpower1), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:yu
    |vpiFullName:work@constpower1.yu
  |vpiPort:
  \_port: (ys), line:2:20, endln:2:22
    |vpiParent:
    \_module_inst: work@constpower1 (work@constpower1), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:ys
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower1.ys.ys), line:2:20, endln:2:22
      |vpiParent:
      \_port: (ys), line:2:20, endln:2:22
      |vpiName:ys
      |vpiFullName:work@constpower1.ys.ys
      |vpiActual:
      \_logic_net: (work@constpower1.ys), line:2:20, endln:2:22
    |vpiTypedef:
    \_logic_typespec: , line:4:8, endln:4:13
      |vpiRange:
      \_range: , line:4:8, endln:4:13
        |vpiParent:
        \_logic_typespec: , line:4:8, endln:4:13
        |vpiLeftRange:
        \_constant: , line:4:9, endln:4:10
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:11, endln:4:12
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (yu), line:2:24, endln:2:26
    |vpiParent:
    \_module_inst: work@constpower1 (work@constpower1), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:yu
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower1.yu.yu), line:2:24, endln:2:26
      |vpiParent:
      \_port: (yu), line:2:24, endln:2:26
      |vpiName:yu
      |vpiFullName:work@constpower1.yu.yu
      |vpiActual:
      \_logic_net: (work@constpower1.yu), line:2:24, endln:2:26
    |vpiTypedef:
    \_logic_typespec: , line:4:8, endln:4:13
      |vpiRange:
      \_range: , line:4:8, endln:4:13
        |vpiParent:
        \_logic_typespec: , line:4:8, endln:4:13
        |vpiLeftRange:
        \_constant: , line:4:9, endln:4:10
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:11, endln:4:12
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@constpower1 (work@constpower1), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiStmt:
    \_begin: (work@constpower1)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@constpower1
|uhdmallModules:
\_module_inst: work@constpower2 (work@constpower2), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:19:1, endln:34:10
  |vpiParent:
  \_design: (work@constpower1)
  |vpiFullName:work@constpower2
  |vpiDefName:work@constpower2
  |vpiNet:
  \_logic_net: (work@constpower2.ys), line:19:20, endln:19:22
    |vpiParent:
    \_module_inst: work@constpower2 (work@constpower2), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:19:1, endln:34:10
    |vpiName:ys
    |vpiFullName:work@constpower2.ys
  |vpiNet:
  \_logic_net: (work@constpower2.yu), line:19:24, endln:19:26
    |vpiParent:
    \_module_inst: work@constpower2 (work@constpower2), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:19:1, endln:34:10
    |vpiName:yu
    |vpiFullName:work@constpower2.yu
  |vpiPort:
  \_port: (ys), line:19:20, endln:19:22
    |vpiParent:
    \_module_inst: work@constpower2 (work@constpower2), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:19:1, endln:34:10
    |vpiName:ys
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower2.ys.ys), line:19:20, endln:19:22
      |vpiParent:
      \_port: (ys), line:19:20, endln:19:22
      |vpiName:ys
      |vpiFullName:work@constpower2.ys.ys
      |vpiActual:
      \_logic_net: (work@constpower2.ys), line:19:20, endln:19:22
    |vpiTypedef:
    \_logic_typespec: , line:21:8, endln:21:13
      |vpiRange:
      \_range: , line:21:8, endln:21:13
        |vpiParent:
        \_logic_typespec: , line:21:8, endln:21:13
        |vpiLeftRange:
        \_constant: , line:21:9, endln:21:10
          |vpiParent:
          \_range: , line:21:8, endln:21:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:21:11, endln:21:12
          |vpiParent:
          \_range: , line:21:8, endln:21:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (yu), line:19:24, endln:19:26
    |vpiParent:
    \_module_inst: work@constpower2 (work@constpower2), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:19:1, endln:34:10
    |vpiName:yu
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower2.yu.yu), line:19:24, endln:19:26
      |vpiParent:
      \_port: (yu), line:19:24, endln:19:26
      |vpiName:yu
      |vpiFullName:work@constpower2.yu.yu
      |vpiActual:
      \_logic_net: (work@constpower2.yu), line:19:24, endln:19:26
    |vpiTypedef:
    \_logic_typespec: , line:21:8, endln:21:13
      |vpiRange:
      \_range: , line:21:8, endln:21:13
        |vpiParent:
        \_logic_typespec: , line:21:8, endln:21:13
        |vpiLeftRange:
        \_constant: , line:21:9, endln:21:10
          |vpiParent:
          \_range: , line:21:8, endln:21:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:21:11, endln:21:12
          |vpiParent:
          \_range: , line:21:8, endln:21:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@constpower2 (work@constpower2), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:19:1, endln:34:10
    |vpiStmt:
    \_begin: (work@constpower2)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@constpower2
|uhdmallModules:
\_module_inst: work@constpower3 (work@constpower3), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:36:1, endln:51:10
  |vpiParent:
  \_design: (work@constpower1)
  |vpiFullName:work@constpower3
  |vpiDefName:work@constpower3
  |vpiNet:
  \_logic_net: (work@constpower3.ys), line:36:20, endln:36:22
    |vpiParent:
    \_module_inst: work@constpower3 (work@constpower3), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:36:1, endln:51:10
    |vpiName:ys
    |vpiFullName:work@constpower3.ys
  |vpiNet:
  \_logic_net: (work@constpower3.yu), line:36:24, endln:36:26
    |vpiParent:
    \_module_inst: work@constpower3 (work@constpower3), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:36:1, endln:51:10
    |vpiName:yu
    |vpiFullName:work@constpower3.yu
  |vpiPort:
  \_port: (ys), line:36:20, endln:36:22
    |vpiParent:
    \_module_inst: work@constpower3 (work@constpower3), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:36:1, endln:51:10
    |vpiName:ys
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower3.ys.ys), line:36:20, endln:36:22
      |vpiParent:
      \_port: (ys), line:36:20, endln:36:22
      |vpiName:ys
      |vpiFullName:work@constpower3.ys.ys
      |vpiActual:
      \_logic_net: (work@constpower3.ys), line:36:20, endln:36:22
    |vpiTypedef:
    \_logic_typespec: , line:38:8, endln:38:13
      |vpiRange:
      \_range: , line:38:8, endln:38:13
        |vpiParent:
        \_logic_typespec: , line:38:8, endln:38:13
        |vpiLeftRange:
        \_constant: , line:38:9, endln:38:10
          |vpiParent:
          \_range: , line:38:8, endln:38:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:38:11, endln:38:12
          |vpiParent:
          \_range: , line:38:8, endln:38:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (yu), line:36:24, endln:36:26
    |vpiParent:
    \_module_inst: work@constpower3 (work@constpower3), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:36:1, endln:51:10
    |vpiName:yu
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower3.yu.yu), line:36:24, endln:36:26
      |vpiParent:
      \_port: (yu), line:36:24, endln:36:26
      |vpiName:yu
      |vpiFullName:work@constpower3.yu.yu
      |vpiActual:
      \_logic_net: (work@constpower3.yu), line:36:24, endln:36:26
    |vpiTypedef:
    \_logic_typespec: , line:38:8, endln:38:13
      |vpiRange:
      \_range: , line:38:8, endln:38:13
        |vpiParent:
        \_logic_typespec: , line:38:8, endln:38:13
        |vpiLeftRange:
        \_constant: , line:38:9, endln:38:10
          |vpiParent:
          \_range: , line:38:8, endln:38:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:38:11, endln:38:12
          |vpiParent:
          \_range: , line:38:8, endln:38:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@constpower3 (work@constpower3), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:36:1, endln:51:10
    |vpiStmt:
    \_begin: (work@constpower3)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@constpower3
|uhdmallModules:
\_module_inst: work@constpower4 (work@constpower4), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:53:1, endln:69:10
  |vpiParent:
  \_design: (work@constpower1)
  |vpiFullName:work@constpower4
  |vpiDefName:work@constpower4
  |vpiNet:
  \_logic_net: (work@constpower4.ys), line:53:20, endln:53:22
    |vpiParent:
    \_module_inst: work@constpower4 (work@constpower4), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:53:1, endln:69:10
    |vpiName:ys
    |vpiFullName:work@constpower4.ys
  |vpiNet:
  \_logic_net: (work@constpower4.yu), line:53:24, endln:53:26
    |vpiParent:
    \_module_inst: work@constpower4 (work@constpower4), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:53:1, endln:69:10
    |vpiName:yu
    |vpiFullName:work@constpower4.yu
  |vpiPort:
  \_port: (ys), line:53:20, endln:53:22
    |vpiParent:
    \_module_inst: work@constpower4 (work@constpower4), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:53:1, endln:69:10
    |vpiName:ys
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower4.ys.ys), line:53:20, endln:53:22
      |vpiParent:
      \_port: (ys), line:53:20, endln:53:22
      |vpiName:ys
      |vpiFullName:work@constpower4.ys.ys
      |vpiActual:
      \_logic_net: (work@constpower4.ys), line:53:20, endln:53:22
    |vpiTypedef:
    \_logic_typespec: , line:55:8, endln:55:13
      |vpiRange:
      \_range: , line:55:8, endln:55:13
        |vpiParent:
        \_logic_typespec: , line:55:8, endln:55:13
        |vpiLeftRange:
        \_constant: , line:55:9, endln:55:10
          |vpiParent:
          \_range: , line:55:8, endln:55:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:55:11, endln:55:12
          |vpiParent:
          \_range: , line:55:8, endln:55:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (yu), line:53:24, endln:53:26
    |vpiParent:
    \_module_inst: work@constpower4 (work@constpower4), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:53:1, endln:69:10
    |vpiName:yu
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower4.yu.yu), line:53:24, endln:53:26
      |vpiParent:
      \_port: (yu), line:53:24, endln:53:26
      |vpiName:yu
      |vpiFullName:work@constpower4.yu.yu
      |vpiActual:
      \_logic_net: (work@constpower4.yu), line:53:24, endln:53:26
    |vpiTypedef:
    \_logic_typespec: , line:55:8, endln:55:13
      |vpiRange:
      \_range: , line:55:8, endln:55:13
        |vpiParent:
        \_logic_typespec: , line:55:8, endln:55:13
        |vpiLeftRange:
        \_constant: , line:55:9, endln:55:10
          |vpiParent:
          \_range: , line:55:8, endln:55:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:55:11, endln:55:12
          |vpiParent:
          \_range: , line:55:8, endln:55:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@constpower4 (work@constpower4), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:53:1, endln:69:10
    |vpiStmt:
    \_begin: (work@constpower4)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@constpower4
|uhdmallModules:
\_module_inst: work@constpower5 (work@constpower5), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:72:1, endln:88:10
  |vpiParent:
  \_design: (work@constpower1)
  |vpiFullName:work@constpower5
  |vpiDefName:work@constpower5
  |vpiNet:
  \_logic_net: (work@constpower5.ys), line:72:20, endln:72:22
    |vpiParent:
    \_module_inst: work@constpower5 (work@constpower5), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:72:1, endln:88:10
    |vpiName:ys
    |vpiFullName:work@constpower5.ys
  |vpiNet:
  \_logic_net: (work@constpower5.yu), line:72:24, endln:72:26
    |vpiParent:
    \_module_inst: work@constpower5 (work@constpower5), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:72:1, endln:88:10
    |vpiName:yu
    |vpiFullName:work@constpower5.yu
  |vpiPort:
  \_port: (ys), line:72:20, endln:72:22
    |vpiParent:
    \_module_inst: work@constpower5 (work@constpower5), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:72:1, endln:88:10
    |vpiName:ys
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower5.ys.ys), line:72:20, endln:72:22
      |vpiParent:
      \_port: (ys), line:72:20, endln:72:22
      |vpiName:ys
      |vpiFullName:work@constpower5.ys.ys
      |vpiActual:
      \_logic_net: (work@constpower5.ys), line:72:20, endln:72:22
    |vpiTypedef:
    \_logic_typespec: , line:74:8, endln:74:13
      |vpiRange:
      \_range: , line:74:8, endln:74:13
        |vpiParent:
        \_logic_typespec: , line:74:8, endln:74:13
        |vpiLeftRange:
        \_constant: , line:74:9, endln:74:10
          |vpiParent:
          \_range: , line:74:8, endln:74:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:74:11, endln:74:12
          |vpiParent:
          \_range: , line:74:8, endln:74:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (yu), line:72:24, endln:72:26
    |vpiParent:
    \_module_inst: work@constpower5 (work@constpower5), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:72:1, endln:88:10
    |vpiName:yu
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower5.yu.yu), line:72:24, endln:72:26
      |vpiParent:
      \_port: (yu), line:72:24, endln:72:26
      |vpiName:yu
      |vpiFullName:work@constpower5.yu.yu
      |vpiActual:
      \_logic_net: (work@constpower5.yu), line:72:24, endln:72:26
    |vpiTypedef:
    \_logic_typespec: , line:74:8, endln:74:13
      |vpiRange:
      \_range: , line:74:8, endln:74:13
        |vpiParent:
        \_logic_typespec: , line:74:8, endln:74:13
        |vpiLeftRange:
        \_constant: , line:74:9, endln:74:10
          |vpiParent:
          \_range: , line:74:8, endln:74:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:74:11, endln:74:12
          |vpiParent:
          \_range: , line:74:8, endln:74:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@constpower5 (work@constpower5), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:72:1, endln:88:10
    |vpiStmt:
    \_begin: (work@constpower5)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@constpower5
|uhdmtopModules:
\_module_inst: work@constpower1 (work@constpower1), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
  |vpiName:work@constpower1
  |vpiDefName:work@constpower1
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@constpower1.ys), line:2:20, endln:2:22
    |vpiParent:
    \_module_inst: work@constpower1 (work@constpower1), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiTypespec:
    \_logic_typespec: , line:4:8, endln:4:13
      |vpiRange:
      \_range: , line:4:8, endln:4:13
        |vpiParent:
        \_logic_typespec: , line:4:8, endln:4:13
        |vpiLeftRange:
        \_constant: , line:4:9, endln:4:10
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:11, endln:4:12
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:ys
    |vpiFullName:work@constpower1.ys
  |vpiNet:
  \_logic_net: (work@constpower1.yu), line:2:24, endln:2:26
    |vpiParent:
    \_module_inst: work@constpower1 (work@constpower1), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiTypespec:
    \_logic_typespec: , line:4:8, endln:4:13
    |vpiName:yu
    |vpiFullName:work@constpower1.yu
  |vpiTopModule:1
  |vpiPort:
  \_port: (ys), line:2:20, endln:2:22
    |vpiParent:
    \_module_inst: work@constpower1 (work@constpower1), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:ys
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower1.ys), line:2:20, endln:2:22
      |vpiParent:
      \_port: (ys), line:2:20, endln:2:22
      |vpiName:ys
      |vpiFullName:work@constpower1.ys
      |vpiActual:
      \_logic_net: (work@constpower1.ys), line:2:20, endln:2:22
    |vpiTypedef:
    \_logic_typespec: , line:4:8, endln:4:13
      |vpiRange:
      \_range: , line:4:8, endln:4:13
        |vpiParent:
        \_logic_typespec: , line:4:8, endln:4:13
        |vpiLeftRange:
        \_constant: , line:4:9, endln:4:10
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:11, endln:4:12
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@constpower1 (work@constpower1), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
  |vpiPort:
  \_port: (yu), line:2:24, endln:2:26
    |vpiParent:
    \_module_inst: work@constpower1 (work@constpower1), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:yu
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower1.yu), line:2:24, endln:2:26
      |vpiParent:
      \_port: (yu), line:2:24, endln:2:26
      |vpiName:yu
      |vpiFullName:work@constpower1.yu
      |vpiActual:
      \_logic_net: (work@constpower1.yu), line:2:24, endln:2:26
    |vpiTypedef:
    \_logic_typespec: , line:4:8, endln:4:13
    |vpiInstance:
    \_module_inst: work@constpower1 (work@constpower1), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@constpower1.genblk1[0]), line:10:2, endln:13:5
    |vpiParent:
    \_module_inst: work@constpower1 (work@constpower1), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:genblk1[0]
    |vpiFullName:work@constpower1.genblk1[0]
    |vpiGenScope:
    \_gen_scope: (work@constpower1.genblk1[0]), line:10:2, endln:13:5
      |vpiParent:
      \_gen_scope_array: (work@constpower1.genblk1[0]), line:10:2, endln:13:5
      |vpiFullName:work@constpower1.genblk1[0]
      |vpiParameter:
      \_parameter: (work@constpower1.genblk1[0].i), line:9:0
        |vpiParent:
        \_gen_scope: (work@constpower1.genblk1[0]), line:10:2, endln:13:5
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@constpower1.genblk1[0].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower1.genblk1[0].W[0]), line:10:30, endln:13:5
        |vpiParent:
        \_gen_scope: (work@constpower1.genblk1[0]), line:10:2, endln:13:5
        |vpiName:W[0]
        |vpiFullName:work@constpower1.genblk1[0].W[0]
        |vpiGenScope:
        \_gen_scope: (work@constpower1.genblk1[0].W[0]), line:10:30, endln:13:5
          |vpiParent:
          \_gen_scope_array: (work@constpower1.genblk1[0].W[0]), line:10:30, endln:13:5
          |vpiFullName:work@constpower1.genblk1[0].W[0]
          |vpiParameter:
          \_parameter: (work@constpower1.genblk1[0].W[0].j), line:10:0
            |vpiParent:
            \_gen_scope: (work@constpower1.genblk1[0].W[0]), line:10:30, endln:13:5
            |UINT:0
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower1.genblk1[0].W[0].j
          |vpiContAssign:
          \_cont_assign: , line:11:10, endln:11:19
            |vpiParent:
            \_gen_scope: (work@constpower1.genblk1[0].W[0]), line:10:30, endln:13:5
            |vpiRhs:
            \_constant: 
              |vpiDecompile:0
              |vpiSize:3
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower1.genblk1[0].W[0].ys), line:11:10, endln:11:12
              |vpiParent:
              \_cont_assign: , line:11:10, endln:11:19
              |vpiName:ys
              |vpiFullName:work@constpower1.genblk1[0].W[0].ys
              |vpiActual:
              \_logic_net: (work@constpower1.ys), line:2:20, endln:2:22
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower1.genblk1[0].W[1]), line:10:30, endln:13:5
        |vpiParent:
        \_gen_scope: (work@constpower1.genblk1[0]), line:10:2, endln:13:5
        |vpiName:W[1]
        |vpiFullName:work@constpower1.genblk1[0].W[1]
        |vpiGenScope:
        \_gen_scope: (work@constpower1.genblk1[0].W[1]), line:10:30, endln:13:5
          |vpiParent:
          \_gen_scope_array: (work@constpower1.genblk1[0].W[1]), line:10:30, endln:13:5
          |vpiFullName:work@constpower1.genblk1[0].W[1]
          |vpiParameter:
          \_parameter: (work@constpower1.genblk1[0].W[1].j), line:10:0
            |vpiParent:
            \_gen_scope: (work@constpower1.genblk1[0].W[1]), line:10:30, endln:13:5
            |UINT:1
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower1.genblk1[0].W[1].j
          |vpiContAssign:
          \_cont_assign: , line:11:10, endln:11:19
            |vpiParent:
            \_gen_scope: (work@constpower1.genblk1[0].W[1]), line:10:30, endln:13:5
            |vpiRhs:
            \_constant: 
              |vpiDecompile:1
              |vpiSize:3
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower1.genblk1[0].W[1].ys), line:11:10, endln:11:12
              |vpiParent:
              \_cont_assign: , line:11:10, endln:11:19
              |vpiName:ys
              |vpiFullName:work@constpower1.genblk1[0].W[1].ys
              |vpiActual:
              \_logic_net: (work@constpower1.ys), line:2:20, endln:2:22
  |vpiGenScopeArray:
  \_gen_scope_array: (work@constpower1.genblk1[1]), line:10:2, endln:13:5
    |vpiParent:
    \_module_inst: work@constpower1 (work@constpower1), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:genblk1[1]
    |vpiFullName:work@constpower1.genblk1[1]
    |vpiGenScope:
    \_gen_scope: (work@constpower1.genblk1[1]), line:10:2, endln:13:5
      |vpiParent:
      \_gen_scope_array: (work@constpower1.genblk1[1]), line:10:2, endln:13:5
      |vpiFullName:work@constpower1.genblk1[1]
      |vpiParameter:
      \_parameter: (work@constpower1.genblk1[1].i), line:9:0
        |vpiParent:
        \_gen_scope: (work@constpower1.genblk1[1]), line:10:2, endln:13:5
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@constpower1.genblk1[1].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower1.genblk1[1].W[0]), line:10:30, endln:13:5
        |vpiParent:
        \_gen_scope: (work@constpower1.genblk1[1]), line:10:2, endln:13:5
        |vpiName:W[0]
        |vpiFullName:work@constpower1.genblk1[1].W[0]
        |vpiGenScope:
        \_gen_scope: (work@constpower1.genblk1[1].W[0]), line:10:30, endln:13:5
          |vpiParent:
          \_gen_scope_array: (work@constpower1.genblk1[1].W[0]), line:10:30, endln:13:5
          |vpiFullName:work@constpower1.genblk1[1].W[0]
          |vpiParameter:
          \_parameter: (work@constpower1.genblk1[1].W[0].j), line:10:0
            |vpiParent:
            \_gen_scope: (work@constpower1.genblk1[1].W[0]), line:10:30, endln:13:5
            |UINT:0
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower1.genblk1[1].W[0].j
          |vpiContAssign:
          \_cont_assign: , line:11:10, endln:11:19
            |vpiParent:
            \_gen_scope: (work@constpower1.genblk1[1].W[0]), line:10:30, endln:13:5
            |vpiRhs:
            \_constant: 
              |vpiDecompile:1
              |vpiSize:3
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower1.genblk1[1].W[0].ys), line:11:10, endln:11:12
              |vpiParent:
              \_cont_assign: , line:11:10, endln:11:19
              |vpiName:ys
              |vpiFullName:work@constpower1.genblk1[1].W[0].ys
              |vpiActual:
              \_logic_net: (work@constpower1.ys), line:2:20, endln:2:22
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower1.genblk1[1].W[1]), line:10:30, endln:13:5
        |vpiParent:
        \_gen_scope: (work@constpower1.genblk1[1]), line:10:2, endln:13:5
        |vpiName:W[1]
        |vpiFullName:work@constpower1.genblk1[1].W[1]
        |vpiGenScope:
        \_gen_scope: (work@constpower1.genblk1[1].W[1]), line:10:30, endln:13:5
          |vpiParent:
          \_gen_scope_array: (work@constpower1.genblk1[1].W[1]), line:10:30, endln:13:5
          |vpiFullName:work@constpower1.genblk1[1].W[1]
          |vpiParameter:
          \_parameter: (work@constpower1.genblk1[1].W[1].j), line:10:0
            |vpiParent:
            \_gen_scope: (work@constpower1.genblk1[1].W[1]), line:10:30, endln:13:5
            |UINT:1
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower1.genblk1[1].W[1].j
          |vpiContAssign:
          \_cont_assign: , line:11:10, endln:11:19
            |vpiParent:
            \_gen_scope: (work@constpower1.genblk1[1].W[1]), line:10:30, endln:13:5
            |vpiRhs:
            \_constant: 
              |vpiDecompile:2
              |vpiSize:3
              |UINT:2
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower1.genblk1[1].W[1].ys), line:11:10, endln:11:12
              |vpiParent:
              \_cont_assign: , line:11:10, endln:11:19
              |vpiName:ys
              |vpiFullName:work@constpower1.genblk1[1].W[1].ys
              |vpiActual:
              \_logic_net: (work@constpower1.ys), line:2:20, endln:2:22
|uhdmtopModules:
\_module_inst: work@constpower2 (work@constpower2), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:19:1, endln:34:10
  |vpiName:work@constpower2
  |vpiDefName:work@constpower2
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@constpower2.ys), line:19:20, endln:19:22
    |vpiParent:
    \_module_inst: work@constpower2 (work@constpower2), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:19:1, endln:34:10
    |vpiTypespec:
    \_logic_typespec: , line:21:8, endln:21:13
      |vpiRange:
      \_range: , line:21:8, endln:21:13
        |vpiParent:
        \_logic_typespec: , line:21:8, endln:21:13
        |vpiLeftRange:
        \_constant: , line:21:9, endln:21:10
          |vpiParent:
          \_range: , line:21:8, endln:21:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:21:11, endln:21:12
          |vpiParent:
          \_range: , line:21:8, endln:21:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:ys
    |vpiFullName:work@constpower2.ys
  |vpiNet:
  \_logic_net: (work@constpower2.yu), line:19:24, endln:19:26
    |vpiParent:
    \_module_inst: work@constpower2 (work@constpower2), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:19:1, endln:34:10
    |vpiTypespec:
    \_logic_typespec: , line:21:8, endln:21:13
    |vpiName:yu
    |vpiFullName:work@constpower2.yu
  |vpiTopModule:1
  |vpiPort:
  \_port: (ys), line:19:20, endln:19:22
    |vpiParent:
    \_module_inst: work@constpower2 (work@constpower2), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:19:1, endln:34:10
    |vpiName:ys
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower2.ys), line:19:20, endln:19:22
      |vpiParent:
      \_port: (ys), line:19:20, endln:19:22
      |vpiName:ys
      |vpiFullName:work@constpower2.ys
      |vpiActual:
      \_logic_net: (work@constpower2.ys), line:19:20, endln:19:22
    |vpiTypedef:
    \_logic_typespec: , line:21:8, endln:21:13
      |vpiRange:
      \_range: , line:21:8, endln:21:13
        |vpiParent:
        \_logic_typespec: , line:21:8, endln:21:13
        |vpiLeftRange:
        \_constant: , line:21:9, endln:21:10
          |vpiParent:
          \_range: , line:21:8, endln:21:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:21:11, endln:21:12
          |vpiParent:
          \_range: , line:21:8, endln:21:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@constpower2 (work@constpower2), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:19:1, endln:34:10
  |vpiPort:
  \_port: (yu), line:19:24, endln:19:26
    |vpiParent:
    \_module_inst: work@constpower2 (work@constpower2), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:19:1, endln:34:10
    |vpiName:yu
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower2.yu), line:19:24, endln:19:26
      |vpiParent:
      \_port: (yu), line:19:24, endln:19:26
      |vpiName:yu
      |vpiFullName:work@constpower2.yu
      |vpiActual:
      \_logic_net: (work@constpower2.yu), line:19:24, endln:19:26
    |vpiTypedef:
    \_logic_typespec: , line:21:8, endln:21:13
    |vpiInstance:
    \_module_inst: work@constpower2 (work@constpower2), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:19:1, endln:34:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@constpower2.genblk1[0]), line:27:2, endln:30:5
    |vpiParent:
    \_module_inst: work@constpower2 (work@constpower2), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:19:1, endln:34:10
    |vpiName:genblk1[0]
    |vpiFullName:work@constpower2.genblk1[0]
    |vpiGenScope:
    \_gen_scope: (work@constpower2.genblk1[0]), line:27:2, endln:30:5
      |vpiParent:
      \_gen_scope_array: (work@constpower2.genblk1[0]), line:27:2, endln:30:5
      |vpiFullName:work@constpower2.genblk1[0]
      |vpiParameter:
      \_parameter: (work@constpower2.genblk1[0].i), line:26:0
        |vpiParent:
        \_gen_scope: (work@constpower2.genblk1[0]), line:27:2, endln:30:5
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@constpower2.genblk1[0].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower2.genblk1[0].genblk1[0]), line:27:30, endln:30:5
        |vpiParent:
        \_gen_scope: (work@constpower2.genblk1[0]), line:27:2, endln:30:5
        |vpiName:genblk1[0]
        |vpiFullName:work@constpower2.genblk1[0].genblk1[0]
        |vpiGenScope:
        \_gen_scope: (work@constpower2.genblk1[0].genblk1[0]), line:27:30, endln:30:5
          |vpiParent:
          \_gen_scope_array: (work@constpower2.genblk1[0].genblk1[0]), line:27:30, endln:30:5
          |vpiFullName:work@constpower2.genblk1[0].genblk1[0]
          |vpiParameter:
          \_parameter: (work@constpower2.genblk1[0].genblk1[0].j), line:27:0
            |vpiParent:
            \_gen_scope: (work@constpower2.genblk1[0].genblk1[0]), line:27:30, endln:30:5
            |UINT:0
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower2.genblk1[0].genblk1[0].j
          |vpiContAssign:
          \_cont_assign: , line:28:10, endln:28:19
            |vpiParent:
            \_gen_scope: (work@constpower2.genblk1[0].genblk1[0]), line:27:30, endln:30:5
            |vpiRhs:
            \_constant: 
              |vpiDecompile:0
              |vpiSize:3
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower2.genblk1[0].genblk1[0].ys), line:28:10, endln:28:12
              |vpiParent:
              \_cont_assign: , line:28:10, endln:28:19
              |vpiName:ys
              |vpiFullName:work@constpower2.genblk1[0].genblk1[0].ys
              |vpiActual:
              \_logic_net: (work@constpower2.ys), line:19:20, endln:19:22
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower2.genblk1[0].genblk1[1]), line:27:30, endln:30:5
        |vpiParent:
        \_gen_scope: (work@constpower2.genblk1[0]), line:27:2, endln:30:5
        |vpiName:genblk1[1]
        |vpiFullName:work@constpower2.genblk1[0].genblk1[1]
        |vpiGenScope:
        \_gen_scope: (work@constpower2.genblk1[0].genblk1[1]), line:27:30, endln:30:5
          |vpiParent:
          \_gen_scope_array: (work@constpower2.genblk1[0].genblk1[1]), line:27:30, endln:30:5
          |vpiFullName:work@constpower2.genblk1[0].genblk1[1]
          |vpiParameter:
          \_parameter: (work@constpower2.genblk1[0].genblk1[1].j), line:27:0
            |vpiParent:
            \_gen_scope: (work@constpower2.genblk1[0].genblk1[1]), line:27:30, endln:30:5
            |UINT:1
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower2.genblk1[0].genblk1[1].j
          |vpiContAssign:
          \_cont_assign: , line:28:10, endln:28:19
            |vpiParent:
            \_gen_scope: (work@constpower2.genblk1[0].genblk1[1]), line:27:30, endln:30:5
            |vpiRhs:
            \_constant: 
              |vpiDecompile:1
              |vpiSize:3
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower2.genblk1[0].genblk1[1].ys), line:28:10, endln:28:12
              |vpiParent:
              \_cont_assign: , line:28:10, endln:28:19
              |vpiName:ys
              |vpiFullName:work@constpower2.genblk1[0].genblk1[1].ys
              |vpiActual:
              \_logic_net: (work@constpower2.ys), line:19:20, endln:19:22
  |vpiGenScopeArray:
  \_gen_scope_array: (work@constpower2.genblk1[1]), line:27:2, endln:30:5
    |vpiParent:
    \_module_inst: work@constpower2 (work@constpower2), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:19:1, endln:34:10
    |vpiName:genblk1[1]
    |vpiFullName:work@constpower2.genblk1[1]
    |vpiGenScope:
    \_gen_scope: (work@constpower2.genblk1[1]), line:27:2, endln:30:5
      |vpiParent:
      \_gen_scope_array: (work@constpower2.genblk1[1]), line:27:2, endln:30:5
      |vpiFullName:work@constpower2.genblk1[1]
      |vpiParameter:
      \_parameter: (work@constpower2.genblk1[1].i), line:26:0
        |vpiParent:
        \_gen_scope: (work@constpower2.genblk1[1]), line:27:2, endln:30:5
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@constpower2.genblk1[1].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower2.genblk1[1].genblk1[0]), line:27:30, endln:30:5
        |vpiParent:
        \_gen_scope: (work@constpower2.genblk1[1]), line:27:2, endln:30:5
        |vpiName:genblk1[0]
        |vpiFullName:work@constpower2.genblk1[1].genblk1[0]
        |vpiGenScope:
        \_gen_scope: (work@constpower2.genblk1[1].genblk1[0]), line:27:30, endln:30:5
          |vpiParent:
          \_gen_scope_array: (work@constpower2.genblk1[1].genblk1[0]), line:27:30, endln:30:5
          |vpiFullName:work@constpower2.genblk1[1].genblk1[0]
          |vpiParameter:
          \_parameter: (work@constpower2.genblk1[1].genblk1[0].j), line:27:0
            |vpiParent:
            \_gen_scope: (work@constpower2.genblk1[1].genblk1[0]), line:27:30, endln:30:5
            |UINT:0
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower2.genblk1[1].genblk1[0].j
          |vpiContAssign:
          \_cont_assign: , line:28:10, endln:28:19
            |vpiParent:
            \_gen_scope: (work@constpower2.genblk1[1].genblk1[0]), line:27:30, endln:30:5
            |vpiRhs:
            \_constant: 
              |vpiDecompile:1
              |vpiSize:3
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower2.genblk1[1].genblk1[0].ys), line:28:10, endln:28:12
              |vpiParent:
              \_cont_assign: , line:28:10, endln:28:19
              |vpiName:ys
              |vpiFullName:work@constpower2.genblk1[1].genblk1[0].ys
              |vpiActual:
              \_logic_net: (work@constpower2.ys), line:19:20, endln:19:22
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower2.genblk1[1].genblk1[1]), line:27:30, endln:30:5
        |vpiParent:
        \_gen_scope: (work@constpower2.genblk1[1]), line:27:2, endln:30:5
        |vpiName:genblk1[1]
        |vpiFullName:work@constpower2.genblk1[1].genblk1[1]
        |vpiGenScope:
        \_gen_scope: (work@constpower2.genblk1[1].genblk1[1]), line:27:30, endln:30:5
          |vpiParent:
          \_gen_scope_array: (work@constpower2.genblk1[1].genblk1[1]), line:27:30, endln:30:5
          |vpiFullName:work@constpower2.genblk1[1].genblk1[1]
          |vpiParameter:
          \_parameter: (work@constpower2.genblk1[1].genblk1[1].j), line:27:0
            |vpiParent:
            \_gen_scope: (work@constpower2.genblk1[1].genblk1[1]), line:27:30, endln:30:5
            |UINT:1
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower2.genblk1[1].genblk1[1].j
          |vpiContAssign:
          \_cont_assign: , line:28:10, endln:28:19
            |vpiParent:
            \_gen_scope: (work@constpower2.genblk1[1].genblk1[1]), line:27:30, endln:30:5
            |vpiRhs:
            \_constant: 
              |vpiDecompile:2
              |vpiSize:3
              |UINT:2
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower2.genblk1[1].genblk1[1].ys), line:28:10, endln:28:12
              |vpiParent:
              \_cont_assign: , line:28:10, endln:28:19
              |vpiName:ys
              |vpiFullName:work@constpower2.genblk1[1].genblk1[1].ys
              |vpiActual:
              \_logic_net: (work@constpower2.ys), line:19:20, endln:19:22
|uhdmtopModules:
\_module_inst: work@constpower3 (work@constpower3), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:36:1, endln:51:10
  |vpiName:work@constpower3
  |vpiDefName:work@constpower3
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@constpower3.ys), line:36:20, endln:36:22
    |vpiParent:
    \_module_inst: work@constpower3 (work@constpower3), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:36:1, endln:51:10
    |vpiTypespec:
    \_logic_typespec: , line:38:8, endln:38:13
      |vpiRange:
      \_range: , line:38:8, endln:38:13
        |vpiParent:
        \_logic_typespec: , line:38:8, endln:38:13
        |vpiLeftRange:
        \_constant: , line:38:9, endln:38:10
          |vpiParent:
          \_range: , line:38:8, endln:38:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:38:11, endln:38:12
          |vpiParent:
          \_range: , line:38:8, endln:38:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:ys
    |vpiFullName:work@constpower3.ys
  |vpiNet:
  \_logic_net: (work@constpower3.yu), line:36:24, endln:36:26
    |vpiParent:
    \_module_inst: work@constpower3 (work@constpower3), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:36:1, endln:51:10
    |vpiTypespec:
    \_logic_typespec: , line:38:8, endln:38:13
    |vpiName:yu
    |vpiFullName:work@constpower3.yu
  |vpiTopModule:1
  |vpiPort:
  \_port: (ys), line:36:20, endln:36:22
    |vpiParent:
    \_module_inst: work@constpower3 (work@constpower3), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:36:1, endln:51:10
    |vpiName:ys
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower3.ys), line:36:20, endln:36:22
      |vpiParent:
      \_port: (ys), line:36:20, endln:36:22
      |vpiName:ys
      |vpiFullName:work@constpower3.ys
      |vpiActual:
      \_logic_net: (work@constpower3.ys), line:36:20, endln:36:22
    |vpiTypedef:
    \_logic_typespec: , line:38:8, endln:38:13
      |vpiRange:
      \_range: , line:38:8, endln:38:13
        |vpiParent:
        \_logic_typespec: , line:38:8, endln:38:13
        |vpiLeftRange:
        \_constant: , line:38:9, endln:38:10
          |vpiParent:
          \_range: , line:38:8, endln:38:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:38:11, endln:38:12
          |vpiParent:
          \_range: , line:38:8, endln:38:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@constpower3 (work@constpower3), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:36:1, endln:51:10
  |vpiPort:
  \_port: (yu), line:36:24, endln:36:26
    |vpiParent:
    \_module_inst: work@constpower3 (work@constpower3), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:36:1, endln:51:10
    |vpiName:yu
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower3.yu), line:36:24, endln:36:26
      |vpiParent:
      \_port: (yu), line:36:24, endln:36:26
      |vpiName:yu
      |vpiFullName:work@constpower3.yu
      |vpiActual:
      \_logic_net: (work@constpower3.yu), line:36:24, endln:36:26
    |vpiTypedef:
    \_logic_typespec: , line:38:8, endln:38:13
    |vpiInstance:
    \_module_inst: work@constpower3 (work@constpower3), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:36:1, endln:51:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@constpower3.genblk1[0]), line:43:30, endln:47:5
    |vpiParent:
    \_module_inst: work@constpower3 (work@constpower3), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:36:1, endln:51:10
    |vpiName:genblk1[0]
    |vpiFullName:work@constpower3.genblk1[0]
    |vpiGenScope:
    \_gen_scope: (work@constpower3.genblk1[0]), line:43:30, endln:47:5
      |vpiParent:
      \_gen_scope_array: (work@constpower3.genblk1[0]), line:43:30, endln:47:5
      |vpiFullName:work@constpower3.genblk1[0]
      |vpiParameter:
      \_parameter: (work@constpower3.genblk1[0].i), line:43:0
        |vpiParent:
        \_gen_scope: (work@constpower3.genblk1[0]), line:43:30, endln:47:5
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@constpower3.genblk1[0].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower3.genblk1[0].genblk1[0]), line:45:3, endln:45:20
        |vpiParent:
        \_gen_scope: (work@constpower3.genblk1[0]), line:43:30, endln:47:5
        |vpiName:genblk1[0]
        |vpiFullName:work@constpower3.genblk1[0].genblk1[0]
        |vpiGenScope:
        \_gen_scope: (work@constpower3.genblk1[0].genblk1[0]), line:45:3, endln:45:20
          |vpiParent:
          \_gen_scope_array: (work@constpower3.genblk1[0].genblk1[0]), line:45:3, endln:45:20
          |vpiFullName:work@constpower3.genblk1[0].genblk1[0]
          |vpiParameter:
          \_parameter: (work@constpower3.genblk1[0].genblk1[0].j), line:44:0
            |vpiParent:
            \_gen_scope: (work@constpower3.genblk1[0].genblk1[0]), line:45:3, endln:45:20
            |UINT:0
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower3.genblk1[0].genblk1[0].j
          |vpiContAssign:
          \_cont_assign: , line:45:10, endln:45:19
            |vpiParent:
            \_gen_scope: (work@constpower3.genblk1[0].genblk1[0]), line:45:3, endln:45:20
            |vpiRhs:
            \_constant: 
              |vpiDecompile:0
              |vpiSize:3
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower3.genblk1[0].genblk1[0].ys), line:45:10, endln:45:12
              |vpiParent:
              \_cont_assign: , line:45:10, endln:45:19
              |vpiName:ys
              |vpiFullName:work@constpower3.genblk1[0].genblk1[0].ys
              |vpiActual:
              \_logic_net: (work@constpower3.ys), line:36:20, endln:36:22
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower3.genblk1[0].genblk1[1]), line:45:3, endln:45:20
        |vpiParent:
        \_gen_scope: (work@constpower3.genblk1[0]), line:43:30, endln:47:5
        |vpiName:genblk1[1]
        |vpiFullName:work@constpower3.genblk1[0].genblk1[1]
        |vpiGenScope:
        \_gen_scope: (work@constpower3.genblk1[0].genblk1[1]), line:45:3, endln:45:20
          |vpiParent:
          \_gen_scope_array: (work@constpower3.genblk1[0].genblk1[1]), line:45:3, endln:45:20
          |vpiFullName:work@constpower3.genblk1[0].genblk1[1]
          |vpiParameter:
          \_parameter: (work@constpower3.genblk1[0].genblk1[1].j), line:44:0
            |vpiParent:
            \_gen_scope: (work@constpower3.genblk1[0].genblk1[1]), line:45:3, endln:45:20
            |UINT:1
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower3.genblk1[0].genblk1[1].j
          |vpiContAssign:
          \_cont_assign: , line:45:10, endln:45:19
            |vpiParent:
            \_gen_scope: (work@constpower3.genblk1[0].genblk1[1]), line:45:3, endln:45:20
            |vpiRhs:
            \_constant: 
              |vpiDecompile:1
              |vpiSize:3
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower3.genblk1[0].genblk1[1].ys), line:45:10, endln:45:12
              |vpiParent:
              \_cont_assign: , line:45:10, endln:45:19
              |vpiName:ys
              |vpiFullName:work@constpower3.genblk1[0].genblk1[1].ys
              |vpiActual:
              \_logic_net: (work@constpower3.ys), line:36:20, endln:36:22
  |vpiGenScopeArray:
  \_gen_scope_array: (work@constpower3.genblk1[1]), line:43:30, endln:47:5
    |vpiParent:
    \_module_inst: work@constpower3 (work@constpower3), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:36:1, endln:51:10
    |vpiName:genblk1[1]
    |vpiFullName:work@constpower3.genblk1[1]
    |vpiGenScope:
    \_gen_scope: (work@constpower3.genblk1[1]), line:43:30, endln:47:5
      |vpiParent:
      \_gen_scope_array: (work@constpower3.genblk1[1]), line:43:30, endln:47:5
      |vpiFullName:work@constpower3.genblk1[1]
      |vpiParameter:
      \_parameter: (work@constpower3.genblk1[1].i), line:43:0
        |vpiParent:
        \_gen_scope: (work@constpower3.genblk1[1]), line:43:30, endln:47:5
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@constpower3.genblk1[1].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower3.genblk1[1].genblk1[0]), line:45:3, endln:45:20
        |vpiParent:
        \_gen_scope: (work@constpower3.genblk1[1]), line:43:30, endln:47:5
        |vpiName:genblk1[0]
        |vpiFullName:work@constpower3.genblk1[1].genblk1[0]
        |vpiGenScope:
        \_gen_scope: (work@constpower3.genblk1[1].genblk1[0]), line:45:3, endln:45:20
          |vpiParent:
          \_gen_scope_array: (work@constpower3.genblk1[1].genblk1[0]), line:45:3, endln:45:20
          |vpiFullName:work@constpower3.genblk1[1].genblk1[0]
          |vpiParameter:
          \_parameter: (work@constpower3.genblk1[1].genblk1[0].j), line:44:0
            |vpiParent:
            \_gen_scope: (work@constpower3.genblk1[1].genblk1[0]), line:45:3, endln:45:20
            |UINT:0
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower3.genblk1[1].genblk1[0].j
          |vpiContAssign:
          \_cont_assign: , line:45:10, endln:45:19
            |vpiParent:
            \_gen_scope: (work@constpower3.genblk1[1].genblk1[0]), line:45:3, endln:45:20
            |vpiRhs:
            \_constant: 
              |vpiDecompile:1
              |vpiSize:3
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower3.genblk1[1].genblk1[0].ys), line:45:10, endln:45:12
              |vpiParent:
              \_cont_assign: , line:45:10, endln:45:19
              |vpiName:ys
              |vpiFullName:work@constpower3.genblk1[1].genblk1[0].ys
              |vpiActual:
              \_logic_net: (work@constpower3.ys), line:36:20, endln:36:22
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower3.genblk1[1].genblk1[1]), line:45:3, endln:45:20
        |vpiParent:
        \_gen_scope: (work@constpower3.genblk1[1]), line:43:30, endln:47:5
        |vpiName:genblk1[1]
        |vpiFullName:work@constpower3.genblk1[1].genblk1[1]
        |vpiGenScope:
        \_gen_scope: (work@constpower3.genblk1[1].genblk1[1]), line:45:3, endln:45:20
          |vpiParent:
          \_gen_scope_array: (work@constpower3.genblk1[1].genblk1[1]), line:45:3, endln:45:20
          |vpiFullName:work@constpower3.genblk1[1].genblk1[1]
          |vpiParameter:
          \_parameter: (work@constpower3.genblk1[1].genblk1[1].j), line:44:0
            |vpiParent:
            \_gen_scope: (work@constpower3.genblk1[1].genblk1[1]), line:45:3, endln:45:20
            |UINT:1
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower3.genblk1[1].genblk1[1].j
          |vpiContAssign:
          \_cont_assign: , line:45:10, endln:45:19
            |vpiParent:
            \_gen_scope: (work@constpower3.genblk1[1].genblk1[1]), line:45:3, endln:45:20
            |vpiRhs:
            \_constant: 
              |vpiDecompile:2
              |vpiSize:3
              |UINT:2
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower3.genblk1[1].genblk1[1].ys), line:45:10, endln:45:12
              |vpiParent:
              \_cont_assign: , line:45:10, endln:45:19
              |vpiName:ys
              |vpiFullName:work@constpower3.genblk1[1].genblk1[1].ys
              |vpiActual:
              \_logic_net: (work@constpower3.ys), line:36:20, endln:36:22
|uhdmtopModules:
\_module_inst: work@constpower4 (work@constpower4), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:53:1, endln:69:10
  |vpiName:work@constpower4
  |vpiDefName:work@constpower4
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@constpower4.ys), line:53:20, endln:53:22
    |vpiParent:
    \_module_inst: work@constpower4 (work@constpower4), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:53:1, endln:69:10
    |vpiTypespec:
    \_logic_typespec: , line:55:8, endln:55:13
      |vpiRange:
      \_range: , line:55:8, endln:55:13
        |vpiParent:
        \_logic_typespec: , line:55:8, endln:55:13
        |vpiLeftRange:
        \_constant: , line:55:9, endln:55:10
          |vpiParent:
          \_range: , line:55:8, endln:55:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:55:11, endln:55:12
          |vpiParent:
          \_range: , line:55:8, endln:55:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:ys
    |vpiFullName:work@constpower4.ys
  |vpiNet:
  \_logic_net: (work@constpower4.yu), line:53:24, endln:53:26
    |vpiParent:
    \_module_inst: work@constpower4 (work@constpower4), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:53:1, endln:69:10
    |vpiTypespec:
    \_logic_typespec: , line:55:8, endln:55:13
    |vpiName:yu
    |vpiFullName:work@constpower4.yu
  |vpiTopModule:1
  |vpiPort:
  \_port: (ys), line:53:20, endln:53:22
    |vpiParent:
    \_module_inst: work@constpower4 (work@constpower4), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:53:1, endln:69:10
    |vpiName:ys
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower4.ys), line:53:20, endln:53:22
      |vpiParent:
      \_port: (ys), line:53:20, endln:53:22
      |vpiName:ys
      |vpiFullName:work@constpower4.ys
      |vpiActual:
      \_logic_net: (work@constpower4.ys), line:53:20, endln:53:22
    |vpiTypedef:
    \_logic_typespec: , line:55:8, endln:55:13
      |vpiRange:
      \_range: , line:55:8, endln:55:13
        |vpiParent:
        \_logic_typespec: , line:55:8, endln:55:13
        |vpiLeftRange:
        \_constant: , line:55:9, endln:55:10
          |vpiParent:
          \_range: , line:55:8, endln:55:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:55:11, endln:55:12
          |vpiParent:
          \_range: , line:55:8, endln:55:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@constpower4 (work@constpower4), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:53:1, endln:69:10
  |vpiPort:
  \_port: (yu), line:53:24, endln:53:26
    |vpiParent:
    \_module_inst: work@constpower4 (work@constpower4), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:53:1, endln:69:10
    |vpiName:yu
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower4.yu), line:53:24, endln:53:26
      |vpiParent:
      \_port: (yu), line:53:24, endln:53:26
      |vpiName:yu
      |vpiFullName:work@constpower4.yu
      |vpiActual:
      \_logic_net: (work@constpower4.yu), line:53:24, endln:53:26
    |vpiTypedef:
    \_logic_typespec: , line:55:8, endln:55:13
    |vpiInstance:
    \_module_inst: work@constpower4 (work@constpower4), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:53:1, endln:69:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@constpower4.genblk1[0]), line:60:30, endln:65:12
    |vpiParent:
    \_module_inst: work@constpower4 (work@constpower4), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:53:1, endln:69:10
    |vpiName:genblk1[0]
    |vpiFullName:work@constpower4.genblk1[0]
    |vpiGenScope:
    \_gen_scope: (work@constpower4.genblk1[0]), line:60:30, endln:65:12
      |vpiParent:
      \_gen_scope_array: (work@constpower4.genblk1[0]), line:60:30, endln:65:12
      |vpiFullName:work@constpower4.genblk1[0]
      |vpiParameter:
      \_parameter: (work@constpower4.genblk1[0].i), line:60:0
        |vpiParent:
        \_gen_scope: (work@constpower4.genblk1[0]), line:60:30, endln:65:12
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@constpower4.genblk1[0].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower4.genblk1[0].genblk1[0]), line:61:30, endln:64:5
        |vpiParent:
        \_gen_scope: (work@constpower4.genblk1[0]), line:60:30, endln:65:12
        |vpiName:genblk1[0]
        |vpiFullName:work@constpower4.genblk1[0].genblk1[0]
        |vpiGenScope:
        \_gen_scope: (work@constpower4.genblk1[0].genblk1[0]), line:61:30, endln:64:5
          |vpiParent:
          \_gen_scope_array: (work@constpower4.genblk1[0].genblk1[0]), line:61:30, endln:64:5
          |vpiFullName:work@constpower4.genblk1[0].genblk1[0]
          |vpiParameter:
          \_parameter: (work@constpower4.genblk1[0].genblk1[0].j), line:61:0
            |vpiParent:
            \_gen_scope: (work@constpower4.genblk1[0].genblk1[0]), line:61:30, endln:64:5
            |UINT:0
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower4.genblk1[0].genblk1[0].j
          |vpiContAssign:
          \_cont_assign: , line:62:10, endln:62:19
            |vpiParent:
            \_gen_scope: (work@constpower4.genblk1[0].genblk1[0]), line:61:30, endln:64:5
            |vpiRhs:
            \_constant: 
              |vpiDecompile:0
              |vpiSize:3
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower4.genblk1[0].genblk1[0].ys), line:62:10, endln:62:12
              |vpiParent:
              \_cont_assign: , line:62:10, endln:62:19
              |vpiName:ys
              |vpiFullName:work@constpower4.genblk1[0].genblk1[0].ys
              |vpiActual:
              \_logic_net: (work@constpower4.ys), line:53:20, endln:53:22
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower4.genblk1[0].genblk1[1]), line:61:30, endln:64:5
        |vpiParent:
        \_gen_scope: (work@constpower4.genblk1[0]), line:60:30, endln:65:12
        |vpiName:genblk1[1]
        |vpiFullName:work@constpower4.genblk1[0].genblk1[1]
        |vpiGenScope:
        \_gen_scope: (work@constpower4.genblk1[0].genblk1[1]), line:61:30, endln:64:5
          |vpiParent:
          \_gen_scope_array: (work@constpower4.genblk1[0].genblk1[1]), line:61:30, endln:64:5
          |vpiFullName:work@constpower4.genblk1[0].genblk1[1]
          |vpiParameter:
          \_parameter: (work@constpower4.genblk1[0].genblk1[1].j), line:61:0
            |vpiParent:
            \_gen_scope: (work@constpower4.genblk1[0].genblk1[1]), line:61:30, endln:64:5
            |UINT:1
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower4.genblk1[0].genblk1[1].j
          |vpiContAssign:
          \_cont_assign: , line:62:10, endln:62:19
            |vpiParent:
            \_gen_scope: (work@constpower4.genblk1[0].genblk1[1]), line:61:30, endln:64:5
            |vpiRhs:
            \_constant: 
              |vpiDecompile:1
              |vpiSize:3
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower4.genblk1[0].genblk1[1].ys), line:62:10, endln:62:12
              |vpiParent:
              \_cont_assign: , line:62:10, endln:62:19
              |vpiName:ys
              |vpiFullName:work@constpower4.genblk1[0].genblk1[1].ys
              |vpiActual:
              \_logic_net: (work@constpower4.ys), line:53:20, endln:53:22
  |vpiGenScopeArray:
  \_gen_scope_array: (work@constpower4.genblk1[1]), line:60:30, endln:65:12
    |vpiParent:
    \_module_inst: work@constpower4 (work@constpower4), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:53:1, endln:69:10
    |vpiName:genblk1[1]
    |vpiFullName:work@constpower4.genblk1[1]
    |vpiGenScope:
    \_gen_scope: (work@constpower4.genblk1[1]), line:60:30, endln:65:12
      |vpiParent:
      \_gen_scope_array: (work@constpower4.genblk1[1]), line:60:30, endln:65:12
      |vpiFullName:work@constpower4.genblk1[1]
      |vpiParameter:
      \_parameter: (work@constpower4.genblk1[1].i), line:60:0
        |vpiParent:
        \_gen_scope: (work@constpower4.genblk1[1]), line:60:30, endln:65:12
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@constpower4.genblk1[1].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower4.genblk1[1].genblk1[0]), line:61:30, endln:64:5
        |vpiParent:
        \_gen_scope: (work@constpower4.genblk1[1]), line:60:30, endln:65:12
        |vpiName:genblk1[0]
        |vpiFullName:work@constpower4.genblk1[1].genblk1[0]
        |vpiGenScope:
        \_gen_scope: (work@constpower4.genblk1[1].genblk1[0]), line:61:30, endln:64:5
          |vpiParent:
          \_gen_scope_array: (work@constpower4.genblk1[1].genblk1[0]), line:61:30, endln:64:5
          |vpiFullName:work@constpower4.genblk1[1].genblk1[0]
          |vpiParameter:
          \_parameter: (work@constpower4.genblk1[1].genblk1[0].j), line:61:0
            |vpiParent:
            \_gen_scope: (work@constpower4.genblk1[1].genblk1[0]), line:61:30, endln:64:5
            |UINT:0
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower4.genblk1[1].genblk1[0].j
          |vpiContAssign:
          \_cont_assign: , line:62:10, endln:62:19
            |vpiParent:
            \_gen_scope: (work@constpower4.genblk1[1].genblk1[0]), line:61:30, endln:64:5
            |vpiRhs:
            \_constant: 
              |vpiDecompile:1
              |vpiSize:3
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower4.genblk1[1].genblk1[0].ys), line:62:10, endln:62:12
              |vpiParent:
              \_cont_assign: , line:62:10, endln:62:19
              |vpiName:ys
              |vpiFullName:work@constpower4.genblk1[1].genblk1[0].ys
              |vpiActual:
              \_logic_net: (work@constpower4.ys), line:53:20, endln:53:22
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower4.genblk1[1].genblk1[1]), line:61:30, endln:64:5
        |vpiParent:
        \_gen_scope: (work@constpower4.genblk1[1]), line:60:30, endln:65:12
        |vpiName:genblk1[1]
        |vpiFullName:work@constpower4.genblk1[1].genblk1[1]
        |vpiGenScope:
        \_gen_scope: (work@constpower4.genblk1[1].genblk1[1]), line:61:30, endln:64:5
          |vpiParent:
          \_gen_scope_array: (work@constpower4.genblk1[1].genblk1[1]), line:61:30, endln:64:5
          |vpiFullName:work@constpower4.genblk1[1].genblk1[1]
          |vpiParameter:
          \_parameter: (work@constpower4.genblk1[1].genblk1[1].j), line:61:0
            |vpiParent:
            \_gen_scope: (work@constpower4.genblk1[1].genblk1[1]), line:61:30, endln:64:5
            |UINT:1
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower4.genblk1[1].genblk1[1].j
          |vpiContAssign:
          \_cont_assign: , line:62:10, endln:62:19
            |vpiParent:
            \_gen_scope: (work@constpower4.genblk1[1].genblk1[1]), line:61:30, endln:64:5
            |vpiRhs:
            \_constant: 
              |vpiDecompile:2
              |vpiSize:3
              |UINT:2
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower4.genblk1[1].genblk1[1].ys), line:62:10, endln:62:12
              |vpiParent:
              \_cont_assign: , line:62:10, endln:62:19
              |vpiName:ys
              |vpiFullName:work@constpower4.genblk1[1].genblk1[1].ys
              |vpiActual:
              \_logic_net: (work@constpower4.ys), line:53:20, endln:53:22
|uhdmtopModules:
\_module_inst: work@constpower5 (work@constpower5), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:72:1, endln:88:10
  |vpiName:work@constpower5
  |vpiDefName:work@constpower5
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@constpower5.ys), line:72:20, endln:72:22
    |vpiParent:
    \_module_inst: work@constpower5 (work@constpower5), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:72:1, endln:88:10
    |vpiTypespec:
    \_logic_typespec: , line:74:8, endln:74:13
      |vpiRange:
      \_range: , line:74:8, endln:74:13
        |vpiParent:
        \_logic_typespec: , line:74:8, endln:74:13
        |vpiLeftRange:
        \_constant: , line:74:9, endln:74:10
          |vpiParent:
          \_range: , line:74:8, endln:74:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:74:11, endln:74:12
          |vpiParent:
          \_range: , line:74:8, endln:74:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:ys
    |vpiFullName:work@constpower5.ys
  |vpiNet:
  \_logic_net: (work@constpower5.yu), line:72:24, endln:72:26
    |vpiParent:
    \_module_inst: work@constpower5 (work@constpower5), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:72:1, endln:88:10
    |vpiTypespec:
    \_logic_typespec: , line:74:8, endln:74:13
    |vpiName:yu
    |vpiFullName:work@constpower5.yu
  |vpiTopModule:1
  |vpiPort:
  \_port: (ys), line:72:20, endln:72:22
    |vpiParent:
    \_module_inst: work@constpower5 (work@constpower5), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:72:1, endln:88:10
    |vpiName:ys
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower5.ys), line:72:20, endln:72:22
      |vpiParent:
      \_port: (ys), line:72:20, endln:72:22
      |vpiName:ys
      |vpiFullName:work@constpower5.ys
      |vpiActual:
      \_logic_net: (work@constpower5.ys), line:72:20, endln:72:22
    |vpiTypedef:
    \_logic_typespec: , line:74:8, endln:74:13
      |vpiRange:
      \_range: , line:74:8, endln:74:13
        |vpiParent:
        \_logic_typespec: , line:74:8, endln:74:13
        |vpiLeftRange:
        \_constant: , line:74:9, endln:74:10
          |vpiParent:
          \_range: , line:74:8, endln:74:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:74:11, endln:74:12
          |vpiParent:
          \_range: , line:74:8, endln:74:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@constpower5 (work@constpower5), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:72:1, endln:88:10
  |vpiPort:
  \_port: (yu), line:72:24, endln:72:26
    |vpiParent:
    \_module_inst: work@constpower5 (work@constpower5), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:72:1, endln:88:10
    |vpiName:yu
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower5.yu), line:72:24, endln:72:26
      |vpiParent:
      \_port: (yu), line:72:24, endln:72:26
      |vpiName:yu
      |vpiFullName:work@constpower5.yu
      |vpiActual:
      \_logic_net: (work@constpower5.yu), line:72:24, endln:72:26
    |vpiTypedef:
    \_logic_typespec: , line:74:8, endln:74:13
    |vpiInstance:
    \_module_inst: work@constpower5 (work@constpower5), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:72:1, endln:88:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@constpower5.genblk1[0]), line:80:2, endln:81:20
    |vpiParent:
    \_module_inst: work@constpower5 (work@constpower5), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:72:1, endln:88:10
    |vpiName:genblk1[0]
    |vpiFullName:work@constpower5.genblk1[0]
    |vpiGenScope:
    \_gen_scope: (work@constpower5.genblk1[0]), line:80:2, endln:81:20
      |vpiParent:
      \_gen_scope_array: (work@constpower5.genblk1[0]), line:80:2, endln:81:20
      |vpiFullName:work@constpower5.genblk1[0]
      |vpiParameter:
      \_parameter: (work@constpower5.genblk1[0].i), line:79:0
        |vpiParent:
        \_gen_scope: (work@constpower5.genblk1[0]), line:80:2, endln:81:20
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@constpower5.genblk1[0].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower5.genblk1[0].genblk1[0]), line:81:3, endln:81:20
        |vpiParent:
        \_gen_scope: (work@constpower5.genblk1[0]), line:80:2, endln:81:20
        |vpiName:genblk1[0]
        |vpiFullName:work@constpower5.genblk1[0].genblk1[0]
        |vpiGenScope:
        \_gen_scope: (work@constpower5.genblk1[0].genblk1[0]), line:81:3, endln:81:20
          |vpiParent:
          \_gen_scope_array: (work@constpower5.genblk1[0].genblk1[0]), line:81:3, endln:81:20
          |vpiFullName:work@constpower5.genblk1[0].genblk1[0]
          |vpiParameter:
          \_parameter: (work@constpower5.genblk1[0].genblk1[0].j), line:80:0
            |vpiParent:
            \_gen_scope: (work@constpower5.genblk1[0].genblk1[0]), line:81:3, endln:81:20
            |UINT:0
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower5.genblk1[0].genblk1[0].j
          |vpiContAssign:
          \_cont_assign: , line:81:10, endln:81:19
            |vpiParent:
            \_gen_scope: (work@constpower5.genblk1[0].genblk1[0]), line:81:3, endln:81:20
            |vpiRhs:
            \_constant: 
              |vpiDecompile:0
              |vpiSize:3
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower5.genblk1[0].genblk1[0].ys), line:81:10, endln:81:12
              |vpiParent:
              \_cont_assign: , line:81:10, endln:81:19
              |vpiName:ys
              |vpiFullName:work@constpower5.genblk1[0].genblk1[0].ys
              |vpiActual:
              \_logic_net: (work@constpower5.ys), line:72:20, endln:72:22
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower5.genblk1[0].genblk1[1]), line:81:3, endln:81:20
        |vpiParent:
        \_gen_scope: (work@constpower5.genblk1[0]), line:80:2, endln:81:20
        |vpiName:genblk1[1]
        |vpiFullName:work@constpower5.genblk1[0].genblk1[1]
        |vpiGenScope:
        \_gen_scope: (work@constpower5.genblk1[0].genblk1[1]), line:81:3, endln:81:20
          |vpiParent:
          \_gen_scope_array: (work@constpower5.genblk1[0].genblk1[1]), line:81:3, endln:81:20
          |vpiFullName:work@constpower5.genblk1[0].genblk1[1]
          |vpiParameter:
          \_parameter: (work@constpower5.genblk1[0].genblk1[1].j), line:80:0
            |vpiParent:
            \_gen_scope: (work@constpower5.genblk1[0].genblk1[1]), line:81:3, endln:81:20
            |UINT:1
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower5.genblk1[0].genblk1[1].j
          |vpiContAssign:
          \_cont_assign: , line:81:10, endln:81:19
            |vpiParent:
            \_gen_scope: (work@constpower5.genblk1[0].genblk1[1]), line:81:3, endln:81:20
            |vpiRhs:
            \_constant: 
              |vpiDecompile:1
              |vpiSize:3
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower5.genblk1[0].genblk1[1].ys), line:81:10, endln:81:12
              |vpiParent:
              \_cont_assign: , line:81:10, endln:81:19
              |vpiName:ys
              |vpiFullName:work@constpower5.genblk1[0].genblk1[1].ys
              |vpiActual:
              \_logic_net: (work@constpower5.ys), line:72:20, endln:72:22
  |vpiGenScopeArray:
  \_gen_scope_array: (work@constpower5.genblk1[1]), line:80:2, endln:81:20
    |vpiParent:
    \_module_inst: work@constpower5 (work@constpower5), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:72:1, endln:88:10
    |vpiName:genblk1[1]
    |vpiFullName:work@constpower5.genblk1[1]
    |vpiGenScope:
    \_gen_scope: (work@constpower5.genblk1[1]), line:80:2, endln:81:20
      |vpiParent:
      \_gen_scope_array: (work@constpower5.genblk1[1]), line:80:2, endln:81:20
      |vpiFullName:work@constpower5.genblk1[1]
      |vpiParameter:
      \_parameter: (work@constpower5.genblk1[1].i), line:79:0
        |vpiParent:
        \_gen_scope: (work@constpower5.genblk1[1]), line:80:2, endln:81:20
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@constpower5.genblk1[1].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower5.genblk1[1].genblk1[0]), line:81:3, endln:81:20
        |vpiParent:
        \_gen_scope: (work@constpower5.genblk1[1]), line:80:2, endln:81:20
        |vpiName:genblk1[0]
        |vpiFullName:work@constpower5.genblk1[1].genblk1[0]
        |vpiGenScope:
        \_gen_scope: (work@constpower5.genblk1[1].genblk1[0]), line:81:3, endln:81:20
          |vpiParent:
          \_gen_scope_array: (work@constpower5.genblk1[1].genblk1[0]), line:81:3, endln:81:20
          |vpiFullName:work@constpower5.genblk1[1].genblk1[0]
          |vpiParameter:
          \_parameter: (work@constpower5.genblk1[1].genblk1[0].j), line:80:0
            |vpiParent:
            \_gen_scope: (work@constpower5.genblk1[1].genblk1[0]), line:81:3, endln:81:20
            |UINT:0
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower5.genblk1[1].genblk1[0].j
          |vpiContAssign:
          \_cont_assign: , line:81:10, endln:81:19
            |vpiParent:
            \_gen_scope: (work@constpower5.genblk1[1].genblk1[0]), line:81:3, endln:81:20
            |vpiRhs:
            \_constant: 
              |vpiDecompile:1
              |vpiSize:3
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower5.genblk1[1].genblk1[0].ys), line:81:10, endln:81:12
              |vpiParent:
              \_cont_assign: , line:81:10, endln:81:19
              |vpiName:ys
              |vpiFullName:work@constpower5.genblk1[1].genblk1[0].ys
              |vpiActual:
              \_logic_net: (work@constpower5.ys), line:72:20, endln:72:22
      |vpiGenScopeArray:
      \_gen_scope_array: (work@constpower5.genblk1[1].genblk1[1]), line:81:3, endln:81:20
        |vpiParent:
        \_gen_scope: (work@constpower5.genblk1[1]), line:80:2, endln:81:20
        |vpiName:genblk1[1]
        |vpiFullName:work@constpower5.genblk1[1].genblk1[1]
        |vpiGenScope:
        \_gen_scope: (work@constpower5.genblk1[1].genblk1[1]), line:81:3, endln:81:20
          |vpiParent:
          \_gen_scope_array: (work@constpower5.genblk1[1].genblk1[1]), line:81:3, endln:81:20
          |vpiFullName:work@constpower5.genblk1[1].genblk1[1]
          |vpiParameter:
          \_parameter: (work@constpower5.genblk1[1].genblk1[1].j), line:80:0
            |vpiParent:
            \_gen_scope: (work@constpower5.genblk1[1].genblk1[1]), line:81:3, endln:81:20
            |UINT:1
            |vpiTypespec:
            \_int_typespec: 
            |vpiLocalParam:1
            |vpiName:j
            |vpiFullName:work@constpower5.genblk1[1].genblk1[1].j
          |vpiContAssign:
          \_cont_assign: , line:81:10, endln:81:19
            |vpiParent:
            \_gen_scope: (work@constpower5.genblk1[1].genblk1[1]), line:81:3, endln:81:20
            |vpiRhs:
            \_constant: 
              |vpiDecompile:2
              |vpiSize:3
              |UINT:2
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@constpower5.genblk1[1].genblk1[1].ys), line:81:10, endln:81:12
              |vpiParent:
              \_cont_assign: , line:81:10, endln:81:19
              |vpiName:ys
              |vpiFullName:work@constpower5.genblk1[1].genblk1[1].ys
              |vpiActual:
              \_logic_net: (work@constpower5.ys), line:72:20, endln:72:22
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 15


[roundtrip]: ${SURELOG_DIR}/tests/DoubleLoop/dut.sv | ${SURELOG_DIR}/build/regression/DoubleLoop/roundtrip/dut_000.sv | 40 | 88 |