Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Sep 10 13:02:51 2018
| Host         : DESKTOP-IPMNJQE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file State_machine_timing_summary_routed.rpt -pb State_machine_timing_summary_routed.pb -rpx State_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : State_machine
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.548        0.000                      0                  354        0.173        0.000                      0                  354        3.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.548        0.000                      0                  350        0.173        0.000                      0                  350        3.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.796        0.000                      0                    4        1.106        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.014ns (22.926%)  route 3.409ns (77.074%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 12.943 - 8.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.726     5.394    warning_state/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.912 r  warning_state/counter1_reg[22]/Q
                         net (fo=2, routed)           0.934     6.847    warning_state/counter1[22]
    SLICE_X36Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.971 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.818     7.789    warning_state/counter1[0]_i_7_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.913 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.666     8.579    warning_state/counter1[0]_i_4_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.703 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.991     9.693    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.817 r  warning_state/counter1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.817    warning_state/counter1_0[1]
    SLICE_X36Y68         FDRE                                         r  warning_state/counter1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.552    12.943    warning_state/clk_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  warning_state/counter1_reg[1]/C
                         clock pessimism              0.428    13.371    
                         clock uncertainty           -0.035    13.336    
    SLICE_X36Y68         FDRE (Setup_fdre_C_D)        0.029    13.365    warning_state/counter1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.365    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.040ns (23.377%)  route 3.409ns (76.623%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 12.943 - 8.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.726     5.394    warning_state/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.912 r  warning_state/counter1_reg[22]/Q
                         net (fo=2, routed)           0.934     6.847    warning_state/counter1[22]
    SLICE_X36Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.971 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.818     7.789    warning_state/counter1[0]_i_7_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.913 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.666     8.579    warning_state/counter1[0]_i_4_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.703 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.991     9.693    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.150     9.843 r  warning_state/counter1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.843    warning_state/counter1_0[2]
    SLICE_X36Y68         FDRE                                         r  warning_state/counter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.552    12.943    warning_state/clk_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  warning_state/counter1_reg[2]/C
                         clock pessimism              0.428    13.371    
                         clock uncertainty           -0.035    13.336    
    SLICE_X36Y68         FDRE (Setup_fdre_C_D)        0.075    13.411    warning_state/counter1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.411    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 trigger_state/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            press_state/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.580ns (15.606%)  route 3.137ns (84.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 12.940 - 8.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.729     5.397    trigger_state/clk_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  trigger_state/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.456     5.853 r  trigger_state/ff_reg[0]/Q
                         net (fo=3, routed)           1.087     6.940    trigger_state/ff_reg[1]_0
    SLICE_X38Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.064 r  trigger_state/counter1[31]_i_1/O
                         net (fo=84, routed)          2.049     9.114    press_state/reset
    SLICE_X42Y77         FDRE                                         r  press_state/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.549    12.940    press_state/clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  press_state/counter_reg[24]/C
                         clock pessimism              0.391    13.331    
                         clock uncertainty           -0.035    13.296    
    SLICE_X42Y77         FDRE (Setup_fdre_C_R)       -0.524    12.772    press_state/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.772    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.014ns (23.284%)  route 3.341ns (76.716%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.726     5.394    warning_state/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.912 r  warning_state/counter1_reg[22]/Q
                         net (fo=2, routed)           0.934     6.847    warning_state/counter1[22]
    SLICE_X36Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.971 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.818     7.789    warning_state/counter1[0]_i_7_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.913 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.666     8.579    warning_state/counter1[0]_i_4_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.703 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.923     9.625    warning_state/counter2[2]_i_2_n_0
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.124     9.749 r  warning_state/counter1[29]_i_1/O
                         net (fo=1, routed)           0.000     9.749    warning_state/counter1_0[29]
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.551    12.942    warning_state/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[29]/C
                         clock pessimism              0.452    13.394    
                         clock uncertainty           -0.035    13.359    
    SLICE_X38Y69         FDRE (Setup_fdre_C_D)        0.079    13.438    warning_state/counter1_reg[29]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.047ns (23.861%)  route 3.341ns (76.139%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.726     5.394    warning_state/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.912 r  warning_state/counter1_reg[22]/Q
                         net (fo=2, routed)           0.934     6.847    warning_state/counter1[22]
    SLICE_X36Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.971 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.818     7.789    warning_state/counter1[0]_i_7_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.913 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.666     8.579    warning_state/counter1[0]_i_4_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.703 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.923     9.625    warning_state/counter2[2]_i_2_n_0
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.157     9.782 r  warning_state/counter1[9]_i_1/O
                         net (fo=1, routed)           0.000     9.782    warning_state/counter1_0[9]
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.551    12.942    warning_state/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[9]/C
                         clock pessimism              0.452    13.394    
                         clock uncertainty           -0.035    13.359    
    SLICE_X38Y69         FDRE (Setup_fdre_C_D)        0.118    13.477    warning_state/counter1_reg[9]
  -------------------------------------------------------------------
                         required time                         13.477    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.014ns (23.359%)  route 3.327ns (76.641%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.726     5.394    warning_state/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.912 r  warning_state/counter1_reg[22]/Q
                         net (fo=2, routed)           0.934     6.847    warning_state/counter1[22]
    SLICE_X36Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.971 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.818     7.789    warning_state/counter1[0]_i_7_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.913 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.666     8.579    warning_state/counter1[0]_i_4_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.703 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.909     9.611    warning_state/counter2[2]_i_2_n_0
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.124     9.735 r  warning_state/counter1[28]_i_1/O
                         net (fo=1, routed)           0.000     9.735    warning_state/counter1_0[28]
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.551    12.942    warning_state/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[28]/C
                         clock pessimism              0.452    13.394    
                         clock uncertainty           -0.035    13.359    
    SLICE_X38Y69         FDRE (Setup_fdre_C_D)        0.079    13.438    warning_state/counter1_reg[28]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.043ns (23.868%)  route 3.327ns (76.132%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.726     5.394    warning_state/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.912 r  warning_state/counter1_reg[22]/Q
                         net (fo=2, routed)           0.934     6.847    warning_state/counter1[22]
    SLICE_X36Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.971 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.818     7.789    warning_state/counter1[0]_i_7_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.913 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.666     8.579    warning_state/counter1[0]_i_4_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.703 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.909     9.611    warning_state/counter2[2]_i_2_n_0
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.153     9.764 r  warning_state/counter1[6]_i_1/O
                         net (fo=1, routed)           0.000     9.764    warning_state/counter1_0[6]
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.551    12.942    warning_state/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[6]/C
                         clock pessimism              0.452    13.394    
                         clock uncertainty           -0.035    13.359    
    SLICE_X38Y69         FDRE (Setup_fdre_C_D)        0.118    13.477    warning_state/counter1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.477    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.014ns (23.820%)  route 3.243ns (76.180%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 12.941 - 8.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.726     5.394    warning_state/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.912 r  warning_state/counter1_reg[22]/Q
                         net (fo=2, routed)           0.934     6.847    warning_state/counter1[22]
    SLICE_X36Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.971 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.818     7.789    warning_state/counter1[0]_i_7_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.913 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.666     8.579    warning_state/counter1[0]_i_4_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.703 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.825     9.527    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y71         LUT2 (Prop_lut2_I0_O)        0.124     9.651 r  warning_state/counter1[17]_i_1/O
                         net (fo=1, routed)           0.000     9.651    warning_state/counter1_0[17]
    SLICE_X36Y71         FDRE                                         r  warning_state/counter1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.550    12.941    warning_state/clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  warning_state/counter1_reg[17]/C
                         clock pessimism              0.428    13.369    
                         clock uncertainty           -0.035    13.334    
    SLICE_X36Y71         FDRE (Setup_fdre_C_D)        0.031    13.365    warning_state/counter1_reg[17]
  -------------------------------------------------------------------
                         required time                         13.365    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.014ns (23.819%)  route 3.243ns (76.181%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.726     5.394    warning_state/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.912 r  warning_state/counter1_reg[22]/Q
                         net (fo=2, routed)           0.934     6.847    warning_state/counter1[22]
    SLICE_X36Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.971 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.818     7.789    warning_state/counter1[0]_i_7_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.913 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.666     8.579    warning_state/counter1[0]_i_4_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.703 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.825     9.527    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y69         LUT2 (Prop_lut2_I0_O)        0.124     9.651 r  warning_state/counter1[12]_i_1/O
                         net (fo=1, routed)           0.000     9.651    warning_state/counter1_0[12]
    SLICE_X36Y69         FDRE                                         r  warning_state/counter1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.551    12.942    warning_state/clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  warning_state/counter1_reg[12]/C
                         clock pessimism              0.428    13.370    
                         clock uncertainty           -0.035    13.335    
    SLICE_X36Y69         FDRE (Setup_fdre_C_D)        0.031    13.366    warning_state/counter1_reg[12]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.043ns (24.335%)  route 3.243ns (75.665%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 12.941 - 8.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.726     5.394    warning_state/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  warning_state/counter1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.912 r  warning_state/counter1_reg[22]/Q
                         net (fo=2, routed)           0.934     6.847    warning_state/counter1[22]
    SLICE_X36Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.971 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.818     7.789    warning_state/counter1[0]_i_7_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.913 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.666     8.579    warning_state/counter1[0]_i_4_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.703 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.825     9.527    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y71         LUT2 (Prop_lut2_I0_O)        0.153     9.680 r  warning_state/counter1[27]_i_1/O
                         net (fo=1, routed)           0.000     9.680    warning_state/counter1_0[27]
    SLICE_X36Y71         FDRE                                         r  warning_state/counter1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.550    12.941    warning_state/clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  warning_state/counter1_reg[27]/C
                         clock pessimism              0.428    13.369    
                         clock uncertainty           -0.035    13.334    
    SLICE_X36Y71         FDRE (Setup_fdre_C_D)        0.075    13.409    warning_state/counter1_reg[27]
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  3.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 warning_state/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/en_reg__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.886%)  route 0.131ns (48.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.578     1.490    warning_state/clk_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  warning_state/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  warning_state/counter_reg[24]/Q
                         net (fo=2, routed)           0.131     1.762    warning_state/counter_reg[24]
    SLICE_X39Y76         FDRE                                         r  warning_state/en_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.841     2.000    warning_state/clk_IBUF_BUFG
    SLICE_X39Y76         FDRE                                         r  warning_state/en_reg__0/C
                         clock pessimism             -0.481     1.519    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.070     1.589    warning_state/en_reg__0
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 press_state/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            press_state/en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.578     1.490    press_state/clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  press_state/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  press_state/counter_reg[24]/Q
                         net (fo=2, routed)           0.122     1.776    press_state/counter_reg[24]
    SLICE_X43Y76         FDRE                                         r  press_state/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.843     2.002    press_state/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  press_state/en_reg/C
                         clock pessimism             -0.501     1.501    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.070     1.571    press_state/en_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 warning_state/en2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/ff3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.787%)  route 0.174ns (55.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.576     1.488    warning_state/clk_IBUF_BUFG
    SLICE_X39Y72         FDRE                                         r  warning_state/en2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  warning_state/en2_reg[0]/Q
                         net (fo=2, routed)           0.174     1.803    warning_state/en2
    SLICE_X43Y72         FDRE                                         r  warning_state/ff3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.845     2.004    warning_state/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  warning_state/ff3_reg[0]/C
                         clock pessimism             -0.481     1.523    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.070     1.593    warning_state/ff3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 press_state/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            press_state/led_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.236%)  route 0.184ns (49.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.576     1.488    press_state/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  press_state/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  press_state/en_reg/Q
                         net (fo=2, routed)           0.184     1.813    press_state/en_reg_n_0
    SLICE_X43Y74         LUT3 (Prop_lut3_I1_O)        0.045     1.858 r  press_state/led_i_1__0/O
                         net (fo=1, routed)           0.000     1.858    press_state/led_i_1__0_n_0
    SLICE_X43Y74         FDRE                                         r  press_state/led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.842     2.001    press_state/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  press_state/led_reg/C
                         clock pessimism             -0.481     1.520    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.092     1.612    press_state/led_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 warning_state/ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/Buff_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (67.005%)  route 0.112ns (32.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.578     1.490    warning_state/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  warning_state/ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.128     1.618 r  warning_state/ff2_reg[0]/Q
                         net (fo=5, routed)           0.112     1.730    warning_state/ff2_reg_n_0_[0]
    SLICE_X43Y72         LUT4 (Prop_lut4_I3_O)        0.099     1.829 r  warning_state/Buff_out_i_1/O
                         net (fo=1, routed)           0.000     1.829    warning_state/Buff_out_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  warning_state/Buff_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.845     2.004    warning_state/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  warning_state/Buff_out_reg/C
                         clock pessimism             -0.514     1.490    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.091     1.581    warning_state/Buff_out_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce_reset_state/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_reset_state/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.579     1.491    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X41Y79         FDRE                                         r  debounce_reset_state/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  debounce_reset_state/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.740    debounce_reset_state/counter_reg_n_0_[11]
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  debounce_reset_state/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    debounce_reset_state/counter_reg[8]_i_1_n_4
    SLICE_X41Y79         FDRE                                         r  debounce_reset_state/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.847     2.006    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X41Y79         FDRE                                         r  debounce_reset_state/counter_reg[11]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.105     1.596    debounce_reset_state/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce_reset_state/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_reset_state/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.580     1.492    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  debounce_reset_state/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  debounce_reset_state/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.741    debounce_reset_state/counter_reg_n_0_[15]
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  debounce_reset_state/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    debounce_reset_state/counter_reg[12]_i_1_n_4
    SLICE_X41Y80         FDRE                                         r  debounce_reset_state/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.848     2.007    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  debounce_reset_state/counter_reg[15]/C
                         clock pessimism             -0.515     1.492    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.105     1.597    debounce_reset_state/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce_reset_state/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_reset_state/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.581     1.493    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  debounce_reset_state/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  debounce_reset_state/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.742    debounce_reset_state/counter_reg_n_0_[19]
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  debounce_reset_state/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    debounce_reset_state/counter_reg[16]_i_1_n_4
    SLICE_X41Y81         FDRE                                         r  debounce_reset_state/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.849     2.008    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  debounce_reset_state/counter_reg[19]/C
                         clock pessimism             -0.515     1.493    
    SLICE_X41Y81         FDRE (Hold_fdre_C_D)         0.105     1.598    debounce_reset_state/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce_reset_state/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_reset_state/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.578     1.490    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X41Y77         FDRE                                         r  debounce_reset_state/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  debounce_reset_state/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.739    debounce_reset_state/counter_reg_n_0_[3]
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  debounce_reset_state/counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.847    debounce_reset_state/counter_reg[0]_i_3_n_4
    SLICE_X41Y77         FDRE                                         r  debounce_reset_state/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.845     2.004    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X41Y77         FDRE                                         r  debounce_reset_state/counter_reg[3]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X41Y77         FDRE (Hold_fdre_C_D)         0.105     1.595    debounce_reset_state/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce_reset_state/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_reset_state/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.578     1.490    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  debounce_reset_state/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  debounce_reset_state/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.739    debounce_reset_state/counter_reg_n_0_[7]
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  debounce_reset_state/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    debounce_reset_state/counter_reg[4]_i_1_n_4
    SLICE_X41Y78         FDRE                                         r  debounce_reset_state/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.846     2.005    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  debounce_reset_state/counter_reg[7]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X41Y78         FDRE (Hold_fdre_C_D)         0.105     1.595    debounce_reset_state/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y73    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y73    counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y73    counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y73    counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y77    debounce_reset_state/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y79    debounce_reset_state/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y79    debounce_reset_state/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y80    debounce_reset_state/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y80    debounce_reset_state/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y73    counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y73    counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y73    counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y73    counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y77    debounce_reset_state/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y77    debounce_reset_state/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y82    debounce_reset_state/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y82    debounce_reset_state/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y82    debounce_reset_state/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y82    debounce_reset_state/counter_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y73    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y73    counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y73    counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y73    counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y79    debounce_reset_state/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y79    debounce_reset_state/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y80    debounce_reset_state/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y80    debounce_reset_state/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y80    debounce_reset_state/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y80    debounce_reset_state/counter_reg[15]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 debounce_reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.606ns (23.842%)  route 1.936ns (76.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.388    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  debounce_reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     5.844 r  debounce_reset_state/led_reg/Q
                         net (fo=10, routed)          1.451     7.296    debounce_reset_state/lreset
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.150     7.446 f  debounce_reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.484     7.930    debounce_reset_state_n_1
    SLICE_X43Y73         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.548    12.939    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.429    13.368    
                         clock uncertainty           -0.035    13.333    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.607    12.726    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 debounce_reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.606ns (23.842%)  route 1.936ns (76.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.388    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  debounce_reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     5.844 r  debounce_reset_state/led_reg/Q
                         net (fo=10, routed)          1.451     7.296    debounce_reset_state/lreset
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.150     7.446 f  debounce_reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.484     7.930    debounce_reset_state_n_1
    SLICE_X43Y73         FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.548    12.939    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.429    13.368    
                         clock uncertainty           -0.035    13.333    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.607    12.726    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 debounce_reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.606ns (23.842%)  route 1.936ns (76.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.388    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  debounce_reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     5.844 r  debounce_reset_state/led_reg/Q
                         net (fo=10, routed)          1.451     7.296    debounce_reset_state/lreset
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.150     7.446 f  debounce_reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.484     7.930    debounce_reset_state_n_1
    SLICE_X43Y73         FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.548    12.939    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.429    13.368    
                         clock uncertainty           -0.035    13.333    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.607    12.726    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 debounce_reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.606ns (23.842%)  route 1.936ns (76.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.388    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  debounce_reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     5.844 r  debounce_reset_state/led_reg/Q
                         net (fo=10, routed)          1.451     7.296    debounce_reset_state/lreset
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.150     7.446 f  debounce_reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.484     7.930    debounce_reset_state_n_1
    SLICE_X43Y73         FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.548    12.939    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.429    13.368    
                         clock uncertainty           -0.035    13.333    
    SLICE_X43Y73         FDCE (Recov_fdce_C_CLR)     -0.607    12.726    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  4.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 debounce_reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.187ns (19.363%)  route 0.779ns (80.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.575     1.487    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  debounce_reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  debounce_reset_state/led_reg/Q
                         net (fo=10, routed)          0.600     2.228    debounce_reset_state/lreset
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.046     2.274 f  debounce_reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.178     2.453    debounce_reset_state_n_1
    SLICE_X43Y73         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.843     2.002    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X43Y73         FDCE (Remov_fdce_C_CLR)     -0.154     1.347    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 debounce_reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.187ns (19.363%)  route 0.779ns (80.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.575     1.487    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  debounce_reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  debounce_reset_state/led_reg/Q
                         net (fo=10, routed)          0.600     2.228    debounce_reset_state/lreset
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.046     2.274 f  debounce_reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.178     2.453    debounce_reset_state_n_1
    SLICE_X43Y73         FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.843     2.002    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X43Y73         FDCE (Remov_fdce_C_CLR)     -0.154     1.347    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 debounce_reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.187ns (19.363%)  route 0.779ns (80.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.575     1.487    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  debounce_reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  debounce_reset_state/led_reg/Q
                         net (fo=10, routed)          0.600     2.228    debounce_reset_state/lreset
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.046     2.274 f  debounce_reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.178     2.453    debounce_reset_state_n_1
    SLICE_X43Y73         FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.843     2.002    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X43Y73         FDCE (Remov_fdce_C_CLR)     -0.154     1.347    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 debounce_reset_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.187ns (19.363%)  route 0.779ns (80.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.575     1.487    debounce_reset_state/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  debounce_reset_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  debounce_reset_state/led_reg/Q
                         net (fo=10, routed)          0.600     2.228    debounce_reset_state/lreset
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.046     2.274 f  debounce_reset_state/counter[3]_i_3/O
                         net (fo=4, routed)           0.178     2.453    debounce_reset_state_n_1
    SLICE_X43Y73         FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.843     2.002    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X43Y73         FDCE (Remov_fdce_C_CLR)     -0.154     1.347    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  1.106    





