

================================================================
== Vitis HLS Report for 'resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s'
================================================================
* Date:           Mon Jul 15 19:04:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.544 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      170|    20426|  1.700 us|  0.204 ms|  170|  20426|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_404_4  |       30|    20096|  30 ~ 157|          -|          -|  1 ~ 128|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%read_rows_count = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:352]   --->   Operation 17 'alloca' 'read_rows_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_rows_count = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:372]   --->   Operation 18 'alloca' 'output_rows_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%first_row_index_1 = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:373]   --->   Operation 19 'alloca' 'first_row_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 20 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%nextYScale = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:386]   --->   Operation 21 'alloca' 'nextYScale' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indexy = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:385]   --->   Operation 22 'alloca' 'indexy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%imgOutput_cols_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgOutput_cols_val"   --->   Operation 23 'read' 'imgOutput_cols_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%imgOutput_rows_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgOutput_rows_val"   --->   Operation 24 'read' 'imgOutput_rows_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%imgInput_cols_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgInput_cols_val"   --->   Operation 25 'read' 'imgInput_cols_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%imgInput_rows_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgInput_rows_val"   --->   Operation 26 'read' 'imgInput_rows_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%nextYScale_1_loc = alloca i64 1"   --->   Operation 27 'alloca' 'nextYScale_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indexy_1_loc = alloca i64 1"   --->   Operation 28 'alloca' 'indexy_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%line_buffer = alloca i64 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:334]   --->   Operation 29 'alloca' 'line_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%line_buffer_1 = alloca i64 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:334]   --->   Operation 30 'alloca' 'line_buffer_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%line_buffer_2 = alloca i64 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:334]   --->   Operation 31 'alloca' 'line_buffer_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln310 = trunc i32 %imgOutput_cols_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:310]   --->   Operation 32 'trunc' 'trunc_ln310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln311 = trunc i32 %imgOutput_rows_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 33 'trunc' 'trunc_ln311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln385 = store i17 0, i17 %indexy" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:385]   --->   Operation 34 'store' 'store_ln385' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln386 = store i17 0, i17 %nextYScale" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:386]   --->   Operation 35 'store' 'store_ln386' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i_3"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln373 = store i32 0, i32 %first_row_index_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:373]   --->   Operation 37 'store' 'store_ln373' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln372 = store i32 0, i32 %output_rows_count" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:372]   --->   Operation 38 'store' 'store_ln372' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln352 = store i32 2, i32 %read_rows_count" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:352]   --->   Operation 39 'store' 'store_ln352' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %imgInput_cols_val_read, i1 0"   --->   Operation 40 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 41 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2, i32 %imgInput_cols_val_read, i33 %tmp, i8 %line_buffer_1, i8 %line_buffer, i8 %in_mat_data"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%xnew = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %imgInput_cols_val_read, i32 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:306]   --->   Operation 43 'bitconcatenate' 'xnew' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (5.07ns)   --->   "%Xscale64 = call i64 @xfUDivResize, i64 %xnew, i16 %trunc_ln310" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:310]   --->   Operation 44 'call' 'Xscale64' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2, i32 %imgInput_cols_val_read, i33 %tmp, i8 %line_buffer_1, i8 %line_buffer, i8 %in_mat_data"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 46 [1/2] (5.07ns)   --->   "%Xscale64 = call i64 @xfUDivResize, i64 %xnew, i16 %trunc_ln310" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:310]   --->   Operation 46 'call' 'Xscale64' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln320 = trunc i64 %Xscale64" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:320]   --->   Operation 47 'trunc' 'trunc_ln320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ynew = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %imgInput_rows_val_read, i32 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:307]   --->   Operation 48 'bitconcatenate' 'ynew' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (5.07ns)   --->   "%Yscale64 = call i64 @xfUDivResize, i64 %ynew, i16 %trunc_ln311" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 49 'call' 'Yscale64' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_resize_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specresourcelimit_ln315 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_19, void @function, void @empty_19" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:315]   --->   Operation 52 'specresourcelimit' 'specresourcelimit_ln315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specresourcelimit_ln316 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_19, void @function3, void @empty_19" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:316]   --->   Operation 53 'specresourcelimit' 'specresourcelimit_ln316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln343 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer_2, i64 666, i64 30, i64 18446744073709551615" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:343]   --->   Operation 54 'specmemcore' 'specmemcore_ln343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln343 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer_1, i64 666, i64 30, i64 18446744073709551615" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:343]   --->   Operation 55 'specmemcore' 'specmemcore_ln343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln343 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer, i64 666, i64 30, i64 18446744073709551615" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:343]   --->   Operation 56 'specmemcore' 'specmemcore_ln343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_69 = wait i32 @_ssdm_op_Wait"   --->   Operation 57 'wait' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (5.07ns)   --->   "%Yscale64 = call i64 @xfUDivResize, i64 %ynew, i16 %trunc_ln311" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 58 'call' 'Yscale64' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln323 = trunc i64 %Yscale64" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:323]   --->   Operation 59 'trunc' 'trunc_ln323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.55ns)   --->   "%icmp_ln376 = icmp_sgt  i32 %imgOutput_rows_val_read, i32 %imgInput_rows_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:376]   --->   Operation 60 'icmp' 'icmp_ln376' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.69ns)   --->   "%loop_row_count = select i1 %icmp_ln376, i32 %imgOutput_rows_val_read, i32 %imgInput_rows_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:376]   --->   Operation 61 'select' 'loop_row_count' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (2.55ns)   --->   "%icmp_ln378 = icmp_sgt  i32 %imgOutput_cols_val_read, i32 %imgInput_cols_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:378]   --->   Operation 62 'icmp' 'icmp_ln378' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.69ns)   --->   "%loop_col_count = select i1 %icmp_ln378, i32 %imgOutput_cols_val_read, i32 %imgInput_cols_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:378]   --->   Operation 63 'select' 'loop_col_count' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (2.55ns)   --->   "%sub302 = add i32 %imgOutput_rows_val_read, i32 4294967295"   --->   Operation 64 'add' 'sub302' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (2.55ns)   --->   "%sub97 = add i32 %imgInput_cols_val_read, i32 4294967295"   --->   Operation 65 'add' 'sub97' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%shr_i_i_i_i102_cast = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %Yscale64, i32 10, i32 31" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 66 'partselect' 'shr_i_i_i_i102_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %Yscale64, i32 10, i32 47" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 67 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%conv_i_i12_i530_i1 = zext i38 %tmp_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 68 'zext' 'conv_i_i12_i530_i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.55ns)   --->   "%sub_i = add i32 %imgInput_rows_val_read, i32 4294967295"   --->   Operation 69 'add' 'sub_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%shl_i_i_i_i396_i = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %sub_i, i22 0"   --->   Operation 70 'bitconcatenate' 'shl_i_i_i_i396_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%shl_i_i_i_i_i = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %sub97, i22 0"   --->   Operation 71 'bitconcatenate' 'shl_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%empty_70 = trunc i32 %sub97"   --->   Operation 72 'trunc' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%indexx_pre_1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %empty_70, i22 0"   --->   Operation 73 'bitconcatenate' 'indexx_pre_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_71 = trunc i32 %sub_i"   --->   Operation 74 'trunc' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%shl_i_i_i373_i = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %empty_71, i22 0"   --->   Operation 75 'bitconcatenate' 'shl_i_i_i373_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln404 = br void %VITIS_LOOP_411_5" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 76 'br' 'br_ln404' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%i_3_load = load i31 %i_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 77 'load' 'i_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln404 = zext i31 %i_3_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 78 'zext' 'zext_ln404' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.55ns)   --->   "%icmp_ln404 = icmp_slt  i32 %zext_ln404, i32 %loop_row_count" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 79 'icmp' 'icmp_ln404' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (2.52ns)   --->   "%add_ln404 = add i31 %i_3_load, i31 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 80 'add' 'add_ln404' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln404 = br i1 %icmp_ln404, void %for.end384.loopexit, void %VITIS_LOOP_411_5.split" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 81 'br' 'br_ln404' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_75 = wait i32 @_ssdm_op_Wait"   --->   Operation 82 'wait' 'empty_75' <Predicate = (icmp_ln404)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln404 = store i31 %add_ln404, i31 %i_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 83 'store' 'store_ln404' <Predicate = (icmp_ln404)> <Delay = 1.58>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln554 = ret" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:554]   --->   Operation 84 'ret' 'ret_ln554' <Predicate = (!icmp_ln404)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%output_rows_count_load = load i32 %output_rows_count" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:533]   --->   Operation 85 'load' 'output_rows_count_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [7/7] (5.66ns)   --->   "%indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 86 'call' 'indexy_pre_comp' <Predicate = true> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 87 [1/1] (2.55ns)   --->   "%slt = icmp_slt  i32 %sub302, i32 %output_rows_count_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:533]   --->   Operation 87 'icmp' 'slt' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 88 [6/7] (5.66ns)   --->   "%indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 88 'call' 'indexy_pre_comp' <Predicate = true> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.66>
ST_8 : Operation 89 [5/7] (5.66ns)   --->   "%indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 89 'call' 'indexy_pre_comp' <Predicate = true> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.66>
ST_9 : Operation 90 [4/7] (5.66ns)   --->   "%indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 90 'call' 'indexy_pre_comp' <Predicate = true> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.66>
ST_10 : Operation 91 [3/7] (5.66ns)   --->   "%indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 91 'call' 'indexy_pre_comp' <Predicate = true> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.66>
ST_11 : Operation 92 [2/7] (5.66ns)   --->   "%indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 92 'call' 'indexy_pre_comp' <Predicate = true> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.06>
ST_12 : Operation 93 [1/7] (3.80ns)   --->   "%indexy_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %output_rows_count_load, i48 %trunc_ln323" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 93 'call' 'indexy_pre_comp' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln409 = trunc i42 %indexy_pre_comp" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 94 'trunc' 'trunc_ln409' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%conv_i_i25_i515_i = sext i42 %indexy_pre_comp" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 95 'sext' 'conv_i_i25_i515_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (2.93ns)   --->   "%add_i534_i = add i43 %conv_i_i12_i530_i1, i43 %conv_i_i25_i515_i" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 96 'add' 'add_i534_i' <Predicate = true> <Delay = 2.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_cast = partselect i17 @_ssdm_op_PartSelect.i17.i43.i32.i32, i43 %add_i534_i, i32 22, i32 38" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 97 'partselect' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_i534_i, i32 42" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 98 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%conv_i_i380_i = sext i42 %indexy_pre_comp" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 99 'sext' 'conv_i_i380_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (3.26ns)   --->   "%cmp_i_i398_i = icmp_slt  i54 %shl_i_i_i_i396_i, i54 %conv_i_i380_i" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 100 'icmp' 'cmp_i_i398_i' <Predicate = true> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.51>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%read_rows_count_load = load i32 %read_rows_count"   --->   Operation 101 'load' 'read_rows_count_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (2.55ns)   --->   "%cmp71 = icmp_ne  i32 %read_rows_count_load, i32 %imgInput_rows_val_read"   --->   Operation 102 'icmp' 'cmp71' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (2.55ns)   --->   "%sub = add i32 %read_rows_count_load, i32 4294967295"   --->   Operation 103 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (2.55ns)   --->   "%cmp308 = icmp_eq  i32 %read_rows_count_load, i32 %imgInput_rows_val_read"   --->   Operation 104 'icmp' 'cmp308' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (2.55ns)   --->   "%sub309 = add i32 %read_rows_count_load, i32 4294967294"   --->   Operation 105 'add' 'sub309' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node indexy_pre_1)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexy_pre_comp, i32 41" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 106 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (2.10ns)   --->   "%add_i_i_i_i_i475_i = add i17 %tmp_cast, i17 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311]   --->   Operation 107 'add' 'add_i_i_i_i_i475_i' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node indexy_pre_1)   --->   "%spec_select110 = select i1 %cmp_i_i398_i, i42 %shl_i_i_i373_i, i42 %indexy_pre_comp" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 108 'select' 'spec_select110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (1.41ns) (out node of the LUT)   --->   "%indexy_pre_1 = select i1 %tmp_11, i42 0, i42 %spec_select110" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 109 'select' 'indexy_pre_1' <Predicate = true> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%empty_72 = trunc i42 %indexy_pre_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 110 'trunc' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_cast_73 = partselect i17 @_ssdm_op_PartSelect.i17.i42.i32.i32, i42 %indexy_pre_1, i32 22, i32 38" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 111 'partselect' 'tmp_cast_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexy_pre_1, i32 41" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 112 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%empty_74 = trunc i42 %indexy_pre_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 113 'trunc' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (2.10ns)   --->   "%add_i_i_i_i_i349_i = add i17 %tmp_cast_73, i17 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409]   --->   Operation 114 'add' 'add_i_i_i_i_i349_i' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.56>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%first_row_index_1_load = load i32 %first_row_index_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:538]   --->   Operation 115 'load' 'first_row_index_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%nextYScale_load = load i17 %nextYScale"   --->   Operation 116 'load' 'nextYScale_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%indexy_load = load i17 %indexy"   --->   Operation 117 'load' 'indexy_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [2/2] (6.56ns)   --->   "%call_ln378 = call void @resizeNNBilinear_Pipeline_VITIS_LOOP_411_5, i17 %indexy_load, i17 %nextYScale_load, i32 %loop_col_count, i32 %sub309, i32 %sub, i1 %cmp308, i32 %imgOutput_cols_val_read, i1 %slt, i8 %line_buffer, i8 %line_buffer_1, i32 %sub97, i32 %first_row_index_1_load, i8 %line_buffer_2, i48 %trunc_ln320, i22 %shr_i_i_i_i102_cast, i22 %trunc_ln409, i17 %add_i_i_i_i_i475_i, i17 %tmp_cast, i1 %tmp_10, i22 %empty_72, i17 %add_i_i_i_i_i349_i, i17 %tmp_cast_73, i1 %tmp_12, i24 %empty_74, i54 %shl_i_i_i_i_i, i42 %indexx_pre_1, i1 %cmp71, i32 %imgInput_cols_val_read, i8 %in_mat_data, i8 %out_resize_mat_data, i17 %indexy_1_loc, i17 %nextYScale_1_loc" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:378]   --->   Operation 118 'call' 'call_ln378' <Predicate = true> <Delay = 6.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.55>
ST_15 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln378 = call void @resizeNNBilinear_Pipeline_VITIS_LOOP_411_5, i17 %indexy_load, i17 %nextYScale_load, i32 %loop_col_count, i32 %sub309, i32 %sub, i1 %cmp308, i32 %imgOutput_cols_val_read, i1 %slt, i8 %line_buffer, i8 %line_buffer_1, i32 %sub97, i32 %first_row_index_1_load, i8 %line_buffer_2, i48 %trunc_ln320, i22 %shr_i_i_i_i102_cast, i22 %trunc_ln409, i17 %add_i_i_i_i_i475_i, i17 %tmp_cast, i1 %tmp_10, i22 %empty_72, i17 %add_i_i_i_i_i349_i, i17 %tmp_cast_73, i1 %tmp_12, i24 %empty_74, i54 %shl_i_i_i_i_i, i42 %indexx_pre_1, i1 %cmp71, i32 %imgInput_cols_val_read, i8 %in_mat_data, i8 %out_resize_mat_data, i17 %indexy_1_loc, i17 %nextYScale_1_loc" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:378]   --->   Operation 119 'call' 'call_ln378' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 120 [1/1] (2.55ns)   --->   "%first_row_index = add i32 %first_row_index_1_load, i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:538]   --->   Operation 120 'add' 'first_row_index' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.81>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln406 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 64" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:406]   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln406' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln404 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 122 'specloopname' 'specloopname_ln404' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%indexy_1_loc_load = load i17 %indexy_1_loc"   --->   Operation 123 'load' 'indexy_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%nextYScale_1_loc_load = load i17 %nextYScale_1_loc"   --->   Operation 124 'load' 'nextYScale_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln531 = zext i17 %indexy_1_loc_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:531]   --->   Operation 125 'zext' 'zext_ln531' <Predicate = (!slt)> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (2.55ns)   --->   "%icmp_ln531 = icmp_eq  i32 %sub, i32 %zext_ln531" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:531]   --->   Operation 126 'icmp' 'icmp_ln531' <Predicate = (!slt)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln531)   --->   "%and_ln531 = and i1 %icmp_ln531, i1 %cmp308" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:531]   --->   Operation 127 'and' 'and_ln531' <Predicate = (!slt)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (2.55ns)   --->   "%icmp_ln532 = icmp_eq  i32 %sub309, i32 %zext_ln531" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:532]   --->   Operation 128 'icmp' 'icmp_ln532' <Predicate = (!slt)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln531)   --->   "%or_ln531 = or i1 %and_ln531, i1 %icmp_ln532" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:531]   --->   Operation 129 'or' 'or_ln531' <Predicate = (!slt)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (2.55ns)   --->   "%add_ln533 = add i32 %output_rows_count_load, i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:533]   --->   Operation 130 'add' 'add_ln533' <Predicate = (!slt)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln531 = select i1 %or_ln531, i32 %add_ln533, i32 %output_rows_count_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:531]   --->   Operation 131 'select' 'select_ln531' <Predicate = (!slt)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.69ns) (out node of the LUT)   --->   "%output_rows_count_1 = select i1 %slt, i32 %output_rows_count_load, i32 %select_ln531" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:533]   --->   Operation 132 'select' 'output_rows_count_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln536 = zext i17 %nextYScale_1_loc_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:536]   --->   Operation 133 'zext' 'zext_ln536' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (2.55ns)   --->   "%icmp_ln536 = icmp_sgt  i32 %sub, i32 %zext_ln536" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:536]   --->   Operation 134 'icmp' 'icmp_ln536' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (2.55ns)   --->   "%icmp_ln544 = icmp_eq  i32 %first_row_index, i32 3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:544]   --->   Operation 135 'icmp' 'icmp_ln544' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node first_row_index_3)   --->   "%first_row_index_2 = select i1 %icmp_ln544, i32 0, i32 %first_row_index" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:544]   --->   Operation 136 'select' 'first_row_index_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (2.55ns)   --->   "%read_rows_count_1 = add i32 %read_rows_count_load, i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:550]   --->   Operation 137 'add' 'read_rows_count_1' <Predicate = (cmp71)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node read_rows_count_2)   --->   "%sel_tmp1 = select i1 %cmp71, i32 %read_rows_count_1, i32 %imgInput_rows_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:550]   --->   Operation 138 'select' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node read_rows_count_2)   --->   "%and_ln536 = and i1 %cmp71, i1 %icmp_ln536" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:536]   --->   Operation 139 'and' 'and_ln536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%read_rows_count_2 = select i1 %and_ln536, i32 %read_rows_count_load, i32 %sel_tmp1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:536]   --->   Operation 140 'select' 'read_rows_count_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node first_row_index_3)   --->   "%xor_ln536 = xor i1 %icmp_ln536, i1 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:536]   --->   Operation 141 'xor' 'xor_ln536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node first_row_index_3)   --->   "%and_ln536_1 = and i1 %cmp71, i1 %xor_ln536" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:536]   --->   Operation 142 'and' 'and_ln536_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%first_row_index_3 = select i1 %and_ln536_1, i32 %first_row_index_2, i32 %first_row_index_1_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:536]   --->   Operation 143 'select' 'first_row_index_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln385 = store i17 %indexy_1_loc_load, i17 %indexy" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:385]   --->   Operation 144 'store' 'store_ln385' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln386 = store i17 %nextYScale_1_loc_load, i17 %nextYScale" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:386]   --->   Operation 145 'store' 'store_ln386' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln373 = store i32 %first_row_index_3, i32 %first_row_index_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:373]   --->   Operation 146 'store' 'store_ln373' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln372 = store i32 %output_rows_count_1, i32 %output_rows_count" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:372]   --->   Operation 147 'store' 'store_ln372' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln352 = store i32 %read_rows_count_2, i32 %read_rows_count" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:352]   --->   Operation 148 'store' 'store_ln352' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln404 = br void %VITIS_LOOP_411_5" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404]   --->   Operation 149 'br' 'br_ln404' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indexy', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:385) [12]  (0.000 ns)
	'store' operation 0 bit ('store_ln385', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:385) of constant 0 on local variable 'indexy', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:385 [57]  (1.588 ns)

 <State 2>: 5.071ns
The critical path consists of the following:
	'call' operation 64 bit ('Xscale64', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:310) to 'xfUDivResize' [35]  (5.071 ns)

 <State 3>: 5.071ns
The critical path consists of the following:
	'call' operation 64 bit ('Xscale64', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:310) to 'xfUDivResize' [35]  (5.071 ns)

 <State 4>: 5.071ns
The critical path consists of the following:
	'call' operation 64 bit ('Yscale64', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311) to 'xfUDivResize' [39]  (5.071 ns)

 <State 5>: 4.140ns
The critical path consists of the following:
	'load' operation 31 bit ('i_3_load', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404) on local variable 'i_3' [65]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln404', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404) [67]  (2.552 ns)
	'store' operation 0 bit ('store_ln404', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404) of variable 'add_ln404', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404 on local variable 'i_3' [126]  (1.588 ns)

 <State 6>: 5.663ns
The critical path consists of the following:
	'load' operation 32 bit ('output_rows_count_load', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:533) on local variable 'output_rows_count', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:372 [72]  (0.000 ns)
	'call' operation 42 bit ('indexy_pre_comp', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409) to 'scaleCompute_17_42_20_48_16_1_s' [78]  (5.663 ns)

 <State 7>: 5.663ns
The critical path consists of the following:
	'call' operation 42 bit ('indexy_pre_comp', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409) to 'scaleCompute_17_42_20_48_16_1_s' [78]  (5.663 ns)

 <State 8>: 5.663ns
The critical path consists of the following:
	'call' operation 42 bit ('indexy_pre_comp', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409) to 'scaleCompute_17_42_20_48_16_1_s' [78]  (5.663 ns)

 <State 9>: 5.663ns
The critical path consists of the following:
	'call' operation 42 bit ('indexy_pre_comp', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409) to 'scaleCompute_17_42_20_48_16_1_s' [78]  (5.663 ns)

 <State 10>: 5.663ns
The critical path consists of the following:
	'call' operation 42 bit ('indexy_pre_comp', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409) to 'scaleCompute_17_42_20_48_16_1_s' [78]  (5.663 ns)

 <State 11>: 5.663ns
The critical path consists of the following:
	'call' operation 42 bit ('indexy_pre_comp', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409) to 'scaleCompute_17_42_20_48_16_1_s' [78]  (5.663 ns)

 <State 12>: 7.069ns
The critical path consists of the following:
	'call' operation 42 bit ('indexy_pre_comp', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409) to 'scaleCompute_17_42_20_48_16_1_s' [78]  (3.806 ns)
	'icmp' operation 1 bit ('cmp_i_i398_i', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409) [92]  (3.262 ns)

 <State 13>: 3.519ns
The critical path consists of the following:
	'select' operation 42 bit ('indexy_pre_1', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409) [94]  (1.412 ns)
	'add' operation 17 bit ('add_i_i_i_i_i349_i', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409) [99]  (2.107 ns)

 <State 14>: 6.566ns
The critical path consists of the following:
	'load' operation 32 bit ('first_row_index_1_load', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:538) on local variable 'first_row_index', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:373 [73]  (0.000 ns)
	'call' operation 0 bit ('call_ln378', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:378) to 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5' [101]  (6.566 ns)

 <State 15>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('first_row_index', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:538) [114]  (2.552 ns)

 <State 16>: 5.816ns
The critical path consists of the following:
	'load' operation 17 bit ('indexy_1_loc_load') on local variable 'indexy_1_loc' [102]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln531', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:531) [105]  (2.552 ns)
	'and' operation 1 bit ('and_ln531', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:531) [106]  (0.000 ns)
	'or' operation 1 bit ('or_ln531', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:531) [108]  (0.000 ns)
	'select' operation 32 bit ('select_ln531', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:531) [110]  (0.978 ns)
	'select' operation 32 bit ('output_rows_count', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:533) [111]  (0.698 ns)
	'store' operation 0 bit ('store_ln372', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:372) of variable 'output_rows_count', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:533 on local variable 'output_rows_count', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:372 [128]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
