
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003521                       # Number of seconds simulated
sim_ticks                                  3521421969                       # Number of ticks simulated
final_tick                               531569882640                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153177                       # Simulator instruction rate (inst/s)
host_op_rate                                   193590                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 266572                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894864                       # Number of bytes of host memory used
host_seconds                                 13210.00                       # Real time elapsed on the host
sim_insts                                  2023468381                       # Number of instructions simulated
sim_ops                                    2557322075                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        43648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        37760                       # Number of bytes read from this memory
system.physmem.bytes_read::total                85248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        65920                       # Number of bytes written to this memory
system.physmem.bytes_written::total             65920                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          341                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          295                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   666                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             515                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  515                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       508885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12394993                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       581583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10722941                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                24208402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       508885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       581583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1090469                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18719711                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18719711                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18719711                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       508885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12394993                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       581583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10722941                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               42928113                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8444658                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3121329                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2546156                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       210118                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1312123                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1217316                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          335604                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9364                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3123614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17163757                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3121329                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1552920                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3810100                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1115858                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        510039                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1541081                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       100805                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8346982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.549359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.297668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4536882     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          251860      3.02%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          471334      5.65%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          465720      5.58%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          290477      3.48%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          230456      2.76%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          145989      1.75%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          136472      1.63%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1817792     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8346982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.369622                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.032499                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3258682                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       503884                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3658821                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22629                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        902958                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       526317                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20591949                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        902958                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3495665                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          99320                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80717                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3439919                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       328395                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19852849                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        136152                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       100928                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27872102                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92623705                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92623705                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17168654                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10703415                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3488                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1690                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           919222                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1840482                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       936086                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11827                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       363500                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18703156                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14868919                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29774                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6365733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19487174                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      8346982                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.781353                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.894589                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2853660     34.19%     34.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1806252     21.64%     55.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1218537     14.60%     70.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       785536      9.41%     79.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       822938      9.86%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       401359      4.81%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       313714      3.76%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        71734      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73252      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8346982                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          92752     72.54%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17934     14.03%     86.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17179     13.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12439050     83.66%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199560      1.34%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1691      0.01%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1439332      9.68%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       789286      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14868919                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.760749                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             127865                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008599                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38242453                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25072307                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14527141                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14996784                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46597                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       720852                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          217                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226718                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        902958                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          51426                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8819                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18706541                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        36473                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1840482                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       936086                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1690                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6820                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       130661                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248096                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14670013                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1373208                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       198900                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2144464                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2078302                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            771256                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.737194                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14531390                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14527141                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9256516                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26571005                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.720276                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348369                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12313472                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6393105                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212431                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7444024                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.654142                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.147081                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2821067     37.90%     37.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2086273     28.03%     65.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       866975     11.65%     77.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431917      5.80%     83.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       432816      5.81%     89.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       174778      2.35%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       177427      2.38%     93.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94386      1.27%     95.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       358385      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7444024                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12313472                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828995                       # Number of memory references committed
system.switch_cpus0.commit.loads              1119627                       # Number of loads committed
system.switch_cpus0.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777365                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11093540                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       358385                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25792216                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38316734                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  97676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12313472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.844466                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.844466                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.184181                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.184181                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65904195                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20180189                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18911311                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3380                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8444658                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3188780                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2602793                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212991                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1307140                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1250248                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          327478                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9477                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3292677                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17315414                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3188780                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1577726                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3753456                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1113347                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        471794                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1602352                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81558                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8416587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.545446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.342301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4663131     55.40%     55.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          308434      3.66%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          460864      5.48%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          317256      3.77%     68.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          225018      2.67%     70.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          217311      2.58%     73.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          129869      1.54%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          281436      3.34%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1813268     21.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8416587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377609                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.050458                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3388918                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       494453                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3582470                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        52312                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        898432                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       535828                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20740624                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1016                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        898432                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3578414                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49722                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       172093                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3441538                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       276381                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20115404                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        114999                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        95101                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28205615                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93625676                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93625676                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17326721                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10878872                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3627                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1728                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           829332                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1851896                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       942392                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11246                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       286467                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18745190                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14954187                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29970                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6282037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19212906                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8416587                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.776752                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917568                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3005134     35.70%     35.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1680595     19.97%     55.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1221878     14.52%     70.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       809699      9.62%     79.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       812335      9.65%     89.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       395034      4.69%     94.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       346637      4.12%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65793      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79482      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8416587                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          81462     70.66%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16847     14.61%     85.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16977     14.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12509068     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188741      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1721      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1468583      9.82%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       786074      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14954187                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770846                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             115286                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007709                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38470216                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25030713                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14540893                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15069473                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47658                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       725920                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          619                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226375                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        898432                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25398                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5018                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18748646                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63535                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1851896                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       942392                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1728                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4284                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127790                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118109                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245899                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14679571                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1372964                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       274615                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2139977                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2087673                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            767013                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.738326                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14547398                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14540893                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9422176                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26769107                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.721904                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351979                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10074505                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12418269                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6330391                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214547                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7518155                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.651771                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176564                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2872062     38.20%     38.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2155704     28.67%     66.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       813358     10.82%     77.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       454936      6.05%     83.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       386197      5.14%     88.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       171515      2.28%     91.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       166774      2.22%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       112838      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       384771      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7518155                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10074505                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12418269                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1841993                       # Number of memory references committed
system.switch_cpus1.commit.loads              1125976                       # Number of loads committed
system.switch_cpus1.commit.membars               1722                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1801866                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11179505                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       256818                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       384771                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25882044                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38396359                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  28071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10074505                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12418269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10074505                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.838221                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.838221                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.193003                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.193003                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65922554                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20224092                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19059411                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3444                       # number of misc regfile writes
system.l20.replacements                           355                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          385438                       # Total number of references to valid blocks.
system.l20.sampled_refs                         16739                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.026346                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1081.737274                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.963801                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   165.927863                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    1                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         15121.371062                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.066024                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000852                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.010127                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.922935                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3632                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3632                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1103                       # number of Writeback hits
system.l20.Writeback_hits::total                 1103                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3632                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3632                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3632                       # number of overall hits
system.l20.overall_hits::total                   3632                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          341                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  355                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          341                       # number of demand (read+write) misses
system.l20.demand_misses::total                   355                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          341                       # number of overall misses
system.l20.overall_misses::total                  355                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1281865                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     31238150                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       32520015                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1281865                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     31238150                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        32520015                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1281865                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     31238150                       # number of overall miss cycles
system.l20.overall_miss_latency::total       32520015                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3973                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3987                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1103                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1103                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3973                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3987                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3973                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3987                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.085829                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.089039                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.085829                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.089039                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.085829                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.089039                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 91561.785714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91607.478006                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91605.676056                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 91561.785714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91607.478006                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91605.676056                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 91561.785714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91607.478006                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91605.676056                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 285                       # number of writebacks
system.l20.writebacks::total                      285                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          341                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             355                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          341                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              355                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          341                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             355                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1176235                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     28699769                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     29876004                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1176235                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     28699769                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     29876004                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1176235                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     28699769                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     29876004                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.085829                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.089039                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.085829                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.089039                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.085829                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.089039                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 84016.785714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84163.545455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84157.757746                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 84016.785714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84163.545455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84157.757746                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 84016.785714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84163.545455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84157.757746                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           311                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          322406                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16695                       # Sample count of references to valid blocks.
system.l21.avg_refs                         19.311530                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1340.535948                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.960474                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   160.498115                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                   19                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14848.005462                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.081820                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000974                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.009796                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.001160                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.906250                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3069                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3069                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1025                       # number of Writeback hits
system.l21.Writeback_hits::total                 1025                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3069                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3069                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3069                       # number of overall hits
system.l21.overall_hits::total                   3069                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          295                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  311                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          295                       # number of demand (read+write) misses
system.l21.demand_misses::total                   311                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          295                       # number of overall misses
system.l21.overall_misses::total                  311                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1413281                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     25227294                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       26640575                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1413281                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     25227294                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        26640575                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1413281                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     25227294                       # number of overall miss cycles
system.l21.overall_miss_latency::total       26640575                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3364                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3380                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1025                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1025                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3364                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3380                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3364                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3380                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.087693                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.092012                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.087693                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.092012                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.087693                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.092012                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 88330.062500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 85516.250847                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 85661.012862                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 88330.062500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 85516.250847                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 85661.012862                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 88330.062500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 85516.250847                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 85661.012862                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 230                       # number of writebacks
system.l21.writebacks::total                      230                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          295                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             311                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          295                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              311                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          295                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             311                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1290984                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     22918460                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     24209444                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1290984                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     22918460                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     24209444                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1290984                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     22918460                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     24209444                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.087693                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.092012                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.087693                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.092012                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.087693                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.092012                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 80686.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77689.694915                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 77843.871383                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 80686.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 77689.694915                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 77843.871383                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 80686.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 77689.694915                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 77843.871383                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.963771                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001548714                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2163172.168467                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.963771                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022378                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741929                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1541065                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1541065                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1541065                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1541065                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1541065                       # number of overall hits
system.cpu0.icache.overall_hits::total        1541065                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1607701                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1607701                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1607701                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1607701                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1607701                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1607701                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1541081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1541081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1541081                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1541081                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1541081                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1541081                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 100481.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 100481.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 100481.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 100481.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 100481.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 100481.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1295865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1295865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1295865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1295865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1295865                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1295865                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92561.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 92561.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 92561.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 92561.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 92561.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 92561.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3973                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153407676                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4229                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36275.165760                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.028249                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.971751                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.855579                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.144421                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1047968                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1047968                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706041                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1754009                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1754009                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1754009                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1754009                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10255                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10255                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10255                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10255                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10255                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10255                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    345735276                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    345735276                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    345735276                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    345735276                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    345735276                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    345735276                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1058223                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1058223                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1764264                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1764264                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1764264                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1764264                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009691                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009691                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005813                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005813                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005813                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005813                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33713.825061                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33713.825061                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33713.825061                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33713.825061                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33713.825061                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33713.825061                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1103                       # number of writebacks
system.cpu0.dcache.writebacks::total             1103                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6282                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6282                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6282                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6282                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6282                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6282                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3973                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     55497274                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     55497274                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     55497274                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     55497274                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     55497274                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     55497274                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003754                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003754                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002252                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002252                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002252                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002252                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13968.606595                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13968.606595                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13968.606595                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13968.606595                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13968.606595                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13968.606595                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.960440                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1005003858                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2175333.025974                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.960440                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025578                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740321                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1602332                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1602332                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1602332                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1602332                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1602332                       # number of overall hits
system.cpu1.icache.overall_hits::total        1602332                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1768483                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1768483                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1768483                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1768483                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1768483                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1768483                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1602352                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1602352                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1602352                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1602352                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1602352                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1602352                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 88424.150000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 88424.150000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 88424.150000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 88424.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 88424.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 88424.150000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1430413                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1430413                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1430413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1430413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1430413                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1430413                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89400.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 89400.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 89400.812500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 89400.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 89400.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 89400.812500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3364                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148450872                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3620                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41008.528177                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.614840                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.385160                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830527                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169473                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1044378                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1044378                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       712573                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        712573                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1727                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1727                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1722                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1722                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1756951                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1756951                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1756951                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1756951                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6775                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6775                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6775                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6775                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6775                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6775                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    180327897                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    180327897                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    180327897                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    180327897                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    180327897                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    180327897                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1051153                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1051153                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       712573                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       712573                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1722                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1722                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1763726                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1763726                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1763726                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1763726                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006445                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006445                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003841                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003841                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003841                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003841                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26616.663764                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26616.663764                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26616.663764                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26616.663764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26616.663764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26616.663764                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1025                       # number of writebacks
system.cpu1.dcache.writebacks::total             1025                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3411                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3411                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3411                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3411                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3411                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3411                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3364                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3364                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3364                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3364                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3364                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3364                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     49926960                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     49926960                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     49926960                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     49926960                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     49926960                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     49926960                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003200                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003200                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001907                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001907                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001907                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001907                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14841.545779                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14841.545779                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14841.545779                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14841.545779                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14841.545779                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14841.545779                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
