#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 30 14:40:01 2024
# Process ID: 27607
# Current directory: /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS
# Command line: vivado
# Log file: /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/vivado.log
# Journal file: /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/vivado.jou
# Running On: ytq, OS: Linux, CPU Frequency: 4664.277 MHz, CPU Physical cores: 8, Host memory: 67255 MB
#-----------------------------------------------------------
start_gui
open_project /home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
close_project
open_project /home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.xpr
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:sparse:1.0 [get_ips  vta_sparse_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips vta_sparse_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/bd/vta/vta.bd]
catch { config_ip_cache -export [get_ips -all vta_axi_smc0_0] }
catch { config_ip_cache -export [get_ips -all vta_sparse_0_0] }
export_ip_user_files -of_objects [get_files /home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/bd/vta/vta.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/bd/vta/vta.bd]
launch_runs vta_sparse_0_0_synth_1 -jobs 16
wait_on_run vta_sparse_0_0_synth_1
export_simulation -of_objects [get_files /home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/bd/vta/vta.bd] -directory /home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/sim_scripts -ip_user_files_dir /home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files -ipstatic_source_dir /home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.cache/compile_simlib/modelsim} {questa=/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.cache/compile_simlib/questa} {xcelium=/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.cache/compile_simlib/xcelium} {vcs=/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.cache/compile_simlib/vcs} {riviera=/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sparse_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config /home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/control_tb_behav.wcfg
source sparse_tb.tcl
run all
save_wave_config {/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/control_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/control_tb_behav.wcfg
source sparse_tb.tcl
run all
close_sim
launch_simulation
open_wave_config /home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/control_tb_behav.wcfg
source sparse_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
