$date
	Sun Mar 29 18:35:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$scope module r1 $end
$var wire 1 ! assign_flag $end
$var wire 1 " data $end
$var wire 4 # index [3:0] $end
$var wire 1 $ out $end
$var wire 1 % wclk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
x$
b0 #
0"
1!
$end
#1
0$
1%
#2
1"
x$
b1 #
0%
#3
1$
1%
#4
0"
x$
b10 #
0%
#5
0$
1%
#6
1"
x$
b11 #
0%
#7
1$
1%
#8
0"
x$
b100 #
0%
#9
0$
1%
#10
1"
x$
b101 #
0%
#11
1$
1%
#12
0"
x$
b110 #
0%
#13
0$
1%
#14
1"
x$
b111 #
0%
#15
1$
1%
#16
0"
x$
b1000 #
0%
#17
0$
1%
#18
1"
x$
b1001 #
0%
#19
1$
1%
#20
0"
x$
b1010 #
0%
#21
0$
1%
#22
1"
x$
b1011 #
0%
#23
1$
1%
#24
0"
x$
b1100 #
0%
#25
0$
1%
#26
1"
x$
b1101 #
0%
#27
1$
1%
#28
0"
x$
b1110 #
0%
#29
0$
1%
#30
0$
b0 #
0%
#31
1$
b1 #
#32
0$
b10 #
#33
1$
b11 #
#34
0$
b100 #
#35
1$
b101 #
#36
0$
b110 #
#37
1$
b111 #
#38
0$
b1000 #
#39
1$
b1001 #
#40
0$
b1010 #
#41
1$
b1011 #
#42
0$
b1100 #
#43
1$
b1101 #
#44
0$
b1110 #
#45
x$
b1111 #
