ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"cy_sysint.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.Cy_SysInt_SetVector,"ax",%progbits
  21              		.align	2
  22              		.global	Cy_SysInt_SetVector
  23              		.thumb
  24              		.thumb_func
  25              		.type	Cy_SysInt_SetVector, %function
  26              	Cy_SysInt_SetVector:
  27              	.LFB127:
  28              		.file 1 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.c"
   1:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \file
   3:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \version 1.10
   4:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   5:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief
   6:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Provides an API implementation of the SysInt driver.
   7:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   8:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ********************************************************************************
   9:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \copyright
  10:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Copyright 2016-2017, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  15:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  16:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #include "cy_sysint.h"
  17:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  18:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #if defined(__cplusplus)
  19:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** extern "C" {
  20:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #endif
  21:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  22:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  23:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  24:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_Init
  25:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  26:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  27:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Initializes the referenced interrupt by setting the priority and the
  28:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * interrupt vector. Note that the interrupt vector will only be relocated if the
  29:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * vector table was moved to __ramVectors in SRAM. Otherwise it is ignored.
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 2


  30:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  31:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Use the CMSIS core function NVIC_EnableIRQ(config.intrSrc) to enable it.
  32:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  33:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param config
  34:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt configuration structure
  35:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  36:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
  37:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR
  38:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  39:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
  40:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Initialization status  
  41:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  42:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  43:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_sysint_status_t Cy_SysInt_Init(const cy_stc_sysint_t* config, cy_israddress userIsr)
  44:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  47:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if(NULL != config)
  48:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  49:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #if (CY_CPU_CORTEX_M0P)
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             if (config->intrSrc < 0)
  51:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             {
  52:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 NVIC_SetPriority(config->intrSrc, config->intrPriority);
  53:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             }
  54:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             else
  55:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             {
  56:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 /* Configure the interrupt mux */
  57:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 Cy_SysInt_SetIntSource(config->intrSrc, config->cm0pSrc);
  58:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 NVIC_SetPriority(config->intrSrc, config->intrPriority);
  59:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             }
  60:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #else
  61:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             /* Set the priority */
  62:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             NVIC_SetPriority(config->intrSrc, config->intrPriority);
  63:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #endif
  64:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  65:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         /* Only set the new vector if it was moved to __ramVectors */
  66:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if (SCB->VTOR == (uint32_t)&__ramVectors)
  67:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
  68:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             (void)Cy_SysInt_SetVector(config->intrSrc, userIsr);
  69:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
  70:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  71:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
  72:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  73:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         status = CY_SYSINT_BAD_PARAM;
  74:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  75:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
  76:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return(status);
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
  78:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  79:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  80:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #if CY_CPU_CORTEX_M0P || defined (CY_DOXYGEN)
  81:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  82:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  83:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetIntSource
  84:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  85:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  86:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Configures the interrupt mux for the specified CM0+ NVIC channel.
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 3


  87:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  88:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Setting this value to "disconnected_IRQn" (240) disconnects the interrupt 
  89:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * source and will effectively deactivate the interrupt.
  90:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  91:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param intrSrc
  92:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC mux number connected to the NVIC channel of the CM0+ core
  93:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  94:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param cm0pSrc
  95:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt to be routed to the NVIC mux
  96:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  97:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  98:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** void Cy_SysInt_SetIntSource(IRQn_Type intrSrc, cy_en_intr_t cm0pSrc)
  99:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 100:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Calculation of variables and masks */
 101:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t regPos     = (uint32_t)intrSrc >> CY_SYSINT_CM0P_MUX_SHIFT;
 102:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitPos     = ((uint32_t)intrSrc - (regPos << CY_SYSINT_CM0P_MUX_SHIFT)) << CY_SYSINT_C
 103:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitMask    = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitPos);
 104:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitMaskClr = (uint32_t)(~bitMask);
 105:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitMaskSet = ((cm0pSrc << bitPos) & bitMask);
 106:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 107:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg;
 108:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 109:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     switch(regPos)
 110:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 111:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX0:
 112:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL0 & bitMaskClr;
 113:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL0 = tempReg | bitMaskSet;
 114:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 115:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX1:
 116:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL1 & bitMaskClr;
 117:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL1 = tempReg | bitMaskSet;
 118:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 119:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX2:
 120:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL2 & bitMaskClr;
 121:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL2 = tempReg | bitMaskSet;
 122:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 123:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX3:
 124:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL3 & bitMaskClr;
 125:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL3 = tempReg | bitMaskSet;
 126:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 127:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX4:
 128:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL4 & bitMaskClr;
 129:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL4 = tempReg | bitMaskSet;
 130:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 131:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX5:
 132:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL5 & bitMaskClr;
 133:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL5 = tempReg | bitMaskSet;
 134:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 135:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX6:
 136:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL6 & bitMaskClr;
 137:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL6 = tempReg | bitMaskSet;
 138:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 139:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX7:
 140:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL7 & bitMaskClr;
 141:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL7 = tempReg | bitMaskSet;
 142:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 143:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         default:
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 4


 144:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 145:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 146:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 147:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 148:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 149:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 150:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetIntSource
 151:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 152:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 153:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the interrupt source of CM0+ NVIC channel.
 154:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 155:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param intrSrc
 156:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC mux number connected to the NVIC channel of the CM0+ core
 157:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 158:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
 159:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt source connected to the NVIC mux. A returned value of 
 160:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "disconnected_IRQn" (240) indicates that the interrupt source is disconnected.  
 161:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 162:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 163:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_intr_t Cy_SysInt_GetIntSource(IRQn_Type intrSrc)
 164:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 165:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Calculation of variables */
 166:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t regPos  = (uint32_t)intrSrc >>  CY_SYSINT_CM0P_MUX_SHIFT;
 167:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitPos  = ((uint32_t)intrSrc - (regPos <<  CY_SYSINT_CM0P_MUX_SHIFT)) <<  CY_SYSINT_CM
 168:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitMask = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitPos);
 169:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 170:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_intr_t tempReg;
 171:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 172:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     switch(regPos)
 173:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 174:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX0:
 175:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (cy_en_intr_t)((CPUSS->CM0_INT_CTL0 & bitMask) >> bitPos);
 176:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 177:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX1:
 178:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (cy_en_intr_t)((CPUSS->CM0_INT_CTL1 & bitMask) >> bitPos);
 179:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 180:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX2:
 181:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (cy_en_intr_t)((CPUSS->CM0_INT_CTL2 & bitMask) >> bitPos);
 182:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 183:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX3:
 184:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (cy_en_intr_t)((CPUSS->CM0_INT_CTL3 & bitMask) >> bitPos);
 185:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 186:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX4:
 187:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (cy_en_intr_t)((CPUSS->CM0_INT_CTL4 & bitMask) >> bitPos);
 188:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 189:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX5:
 190:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (cy_en_intr_t)((CPUSS->CM0_INT_CTL5 & bitMask) >> bitPos);
 191:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 192:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX6:
 193:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (cy_en_intr_t)((CPUSS->CM0_INT_CTL6 & bitMask) >> bitPos);
 194:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 195:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX7:
 196:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (cy_en_intr_t)((CPUSS->CM0_INT_CTL7 & bitMask) >> bitPos);
 197:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 198:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         default:
 199:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (cy_en_intr_t)CY_SYSINT_CM0P_MUX_ERROR;
 200:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 5


 201:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 202:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return tempReg;
 203:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 204:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #endif
 205:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 206:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 207:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 208:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetVector
 209:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 210:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 211:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Changes the ISR vector for the Interrupt.
 212:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 213:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Note that for CM0+, this function sets the interrupt vector for the interrupt
 214:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * mux output feeding into the NVIC.
 215:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 216:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Note that this function relies on the assumption that the vector table is
 217:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM. Otherwise it will
 218:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * return the address of the default ISR location in Flash vector table.
 219:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 220:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param intrSrc
 221:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrrupt source
 222:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 223:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
 224:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR to set in the interrupt vector table
 225:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 226:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 227:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Previous address of the ISR in the interrupt vector table, before the
 228:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * function call
 229:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 230:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 231:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_SetVector(IRQn_Type intrSrc, cy_israddress userIsr)
 232:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
  29              		.loc 1 232 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.LVL0:
 233:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress prevIsr;
 234:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 235:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Only set the new vector if it was moved to __ramVectors */
 236:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
  35              		.loc 1 236 0
  36 0000 084B     		ldr	r3, .L4
  37 0002 9A68     		ldr	r2, [r3, #8]
  38 0004 084B     		ldr	r3, .L4+4
  39 0006 9A42     		cmp	r2, r3
  40 0008 07D1     		bne	.L2
 237:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 238:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __ramVectors[CY_INT_IRQ_BASE + intrSrc];
  41              		.loc 1 238 0
  42 000a 00F11003 		add	r3, r0, #16
  43 000e 064A     		ldr	r2, .L4+4
  44 0010 52F82300 		ldr	r0, [r2, r3, lsl #2]
  45              	.LVL1:
 239:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         __ramVectors[CY_INT_IRQ_BASE + intrSrc] = userIsr;
  46              		.loc 1 239 0
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 6


  47 0014 42F82310 		str	r1, [r2, r3, lsl #2]
  48 0018 7047     		bx	lr
  49              	.LVL2:
  50              	.L2:
 240:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 241:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 242:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 243:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __Vectors[CY_INT_IRQ_BASE + intrSrc];
  51              		.loc 1 243 0
  52 001a 1030     		adds	r0, r0, #16
  53              	.LVL3:
  54 001c 034B     		ldr	r3, .L4+8
  55 001e 53F82000 		ldr	r0, [r3, r0, lsl #2]
  56              	.LVL4:
 244:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 245:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 246:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return prevIsr;
 247:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
  57              		.loc 1 247 0
  58 0022 7047     		bx	lr
  59              	.L5:
  60              		.align	2
  61              	.L4:
  62 0024 00ED00E0 		.word	-536810240
  63 0028 00000000 		.word	__ramVectors
  64 002c 00000000 		.word	__Vectors
  65              		.cfi_endproc
  66              	.LFE127:
  67              		.size	Cy_SysInt_SetVector, .-Cy_SysInt_SetVector
  68              		.section	.text.Cy_SysInt_Init,"ax",%progbits
  69              		.align	2
  70              		.global	Cy_SysInt_Init
  71              		.thumb
  72              		.thumb_func
  73              		.type	Cy_SysInt_Init, %function
  74              	Cy_SysInt_Init:
  75              	.LFB126:
  44:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
  76              		.loc 1 44 0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              	.LVL5:
  47:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  81              		.loc 1 47 0
  82 0000 00B3     		cbz	r0, .L10
  44:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
  83              		.loc 1 44 0
  84 0002 10B5     		push	{r4, lr}
  85              		.cfi_def_cfa_offset 8
  86              		.cfi_offset 4, -8
  87              		.cfi_offset 14, -4
  88 0004 0446     		mov	r4, r0
  62:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #endif
  89              		.loc 1 62 0
  90 0006 B0F90030 		ldrsh	r3, [r0]
  91 000a 4268     		ldr	r2, [r0, #4]
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 7


  92              	.LVL6:
  93              	.LBB4:
  94              	.LBB5:
  95              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     30. January 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 8


  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 9


 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 10


 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 11


 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 12


 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 13


 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 14


 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 15


 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 16


 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 17


 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 18


 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 19


 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 20


 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 21


 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 22


 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 23


 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 24


 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 25


1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 26


1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 27


1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 28


1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 29


1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 30


1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 31


1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 32


1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 33


1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 34


1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 35


1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 36


1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 37


1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 38


1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Active Interrupt
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not active.
1773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is active.
1774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Interrupt Priority
1791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            or negative to specify a processor exception.
1794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]  priority  Priority to set.
1796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  96              		.loc 2 1800 0
  97 000c 002B     		cmp	r3, #0
  98 000e 08DB     		blt	.L8
1801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
  99              		.loc 2 1802 0
 100 0010 5201     		lsls	r2, r2, #5
 101              	.LVL7:
 102 0012 D2B2     		uxtb	r2, r2
 103 0014 03F16043 		add	r3, r3, #-536870912
 104              	.LVL8:
 105 0018 03F56143 		add	r3, r3, #57600
 106              	.LVL9:
 107 001c 83F80023 		strb	r2, [r3, #768]
 108              	.LVL10:
 109 0020 05E0     		b	.L9
 110              	.LVL11:
 111              	.L8:
1803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 39


1805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 112              		.loc 2 1806 0
 113 0022 03F00F03 		and	r3, r3, #15
 114              	.LVL12:
 115 0026 5201     		lsls	r2, r2, #5
 116              	.LVL13:
 117 0028 D2B2     		uxtb	r2, r2
 118 002a 0848     		ldr	r0, .L13
 119              	.LVL14:
 120 002c C254     		strb	r2, [r0, r3]
 121              	.LVL15:
 122              	.L9:
 123              	.LBE5:
 124              	.LBE4:
  66:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
 125              		.loc 1 66 0
 126 002e 084B     		ldr	r3, .L13+4
 127 0030 9A68     		ldr	r2, [r3, #8]
 128 0032 084B     		ldr	r3, .L13+8
 129 0034 9A42     		cmp	r2, r3
 130 0036 07D1     		bne	.L11
  68:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
 131              		.loc 1 68 0
 132 0038 B4F90000 		ldrsh	r0, [r4]
 133 003c FFF7FEFF 		bl	Cy_SysInt_SetVector
 134              	.LVL16:
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 135              		.loc 1 45 0
 136 0040 0020     		movs	r0, #0
 137 0042 10BD     		pop	{r4, pc}
 138              	.LVL17:
 139              	.L10:
 140              		.cfi_def_cfa_offset 0
 141              		.cfi_restore 4
 142              		.cfi_restore 14
  73:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 143              		.loc 1 73 0
 144 0044 0448     		ldr	r0, .L13+12
 145              	.LVL18:
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 146              		.loc 1 77 0
 147 0046 7047     		bx	lr
 148              	.LVL19:
 149              	.L11:
 150              		.cfi_def_cfa_offset 8
 151              		.cfi_offset 4, -8
 152              		.cfi_offset 14, -4
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 153              		.loc 1 45 0
 154 0048 0020     		movs	r0, #0
 155              	.LVL20:
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 156              		.loc 1 77 0
 157 004a 10BD     		pop	{r4, pc}
 158              	.LVL21:
 159              	.L14:
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 40


 160              		.align	2
 161              	.L13:
 162 004c 14ED00E0 		.word	-536810220
 163 0050 00ED00E0 		.word	-536810240
 164 0054 00000000 		.word	__ramVectors
 165 0058 01005600 		.word	5636097
 166              		.cfi_endproc
 167              	.LFE126:
 168              		.size	Cy_SysInt_Init, .-Cy_SysInt_Init
 169              		.section	.text.Cy_SysInt_GetVector,"ax",%progbits
 170              		.align	2
 171              		.global	Cy_SysInt_GetVector
 172              		.thumb
 173              		.thumb_func
 174              		.type	Cy_SysInt_GetVector, %function
 175              	Cy_SysInt_GetVector:
 176              	.LFB128:
 248:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 249:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 250:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 251:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetVector
 252:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 253:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 254:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the address of the current ISR vector for the Interrupt.
 255:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 256:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Note that for CM0+, this function returns the interrupt vector for the 
 257:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * interrupt mux output feeding into the NVIC.
 258:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 259:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Note that this function relies on the assumption that the vector table is
 260:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM.
 261:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 262:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param intrSrc
 263:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt source
 264:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 265:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 266:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR in the interrupt vector table
 267:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 268:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 269:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_GetVector(IRQn_Type intrSrc)
 270:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 177              		.loc 1 270 0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 0
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181              		@ link register save eliminated.
 182              	.LVL22:
 271:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress currIsr;
 272:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 273:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Only return the SRAM ISR address if it was moved to __ramVectors */
 274:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
 183              		.loc 1 274 0
 184 0000 064B     		ldr	r3, .L18
 185 0002 9A68     		ldr	r2, [r3, #8]
 186 0004 064B     		ldr	r3, .L18+4
 187 0006 9A42     		cmp	r2, r3
 188 0008 03D1     		bne	.L16
 275:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 41


 276:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __ramVectors[CY_INT_IRQ_BASE + intrSrc];
 189              		.loc 1 276 0
 190 000a 1030     		adds	r0, r0, #16
 191              	.LVL23:
 192 000c 53F82000 		ldr	r0, [r3, r0, lsl #2]
 193              	.LVL24:
 194 0010 7047     		bx	lr
 195              	.LVL25:
 196              	.L16:
 277:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 278:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 279:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 280:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __Vectors[CY_INT_IRQ_BASE + intrSrc];
 197              		.loc 1 280 0
 198 0012 1030     		adds	r0, r0, #16
 199              	.LVL26:
 200 0014 034B     		ldr	r3, .L18+8
 201 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 202              	.LVL27:
 281:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 282:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 283:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return currIsr;
 284:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 203              		.loc 1 284 0
 204 001a 7047     		bx	lr
 205              	.L19:
 206              		.align	2
 207              	.L18:
 208 001c 00ED00E0 		.word	-536810240
 209 0020 00000000 		.word	__ramVectors
 210 0024 00000000 		.word	__Vectors
 211              		.cfi_endproc
 212              	.LFE128:
 213              		.size	Cy_SysInt_GetVector, .-Cy_SysInt_GetVector
 214              		.text
 215              	.Letext0:
 216              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 217              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 218              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/psoc63/include/cy8c6347bzi_bld53.h"
 219              		.file 6 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 220              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.h"
 221              		.section	.debug_info,"",%progbits
 222              	.Ldebug_info0:
 223 0000 4D090000 		.4byte	0x94d
 224 0004 0400     		.2byte	0x4
 225 0006 00000000 		.4byte	.Ldebug_abbrev0
 226 000a 04       		.byte	0x4
 227 000b 01       		.uleb128 0x1
 228 000c 75040000 		.4byte	.LASF227
 229 0010 0C       		.byte	0xc
 230 0011 3F100000 		.4byte	.LASF228
 231 0015 40130000 		.4byte	.LASF229
 232 0019 00000000 		.4byte	.Ldebug_ranges0+0
 233 001d 00000000 		.4byte	0
 234 0021 00000000 		.4byte	.Ldebug_line0
 235 0025 02       		.uleb128 0x2
 236 0026 04       		.byte	0x4
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 42


 237 0027 05       		.byte	0x5
 238 0028 696E7400 		.ascii	"int\000"
 239 002c 03       		.uleb128 0x3
 240 002d 04       		.byte	0x4
 241 002e 07       		.byte	0x7
 242 002f CF010000 		.4byte	.LASF0
 243 0033 03       		.uleb128 0x3
 244 0034 08       		.byte	0x8
 245 0035 05       		.byte	0x5
 246 0036 88020000 		.4byte	.LASF1
 247 003a 03       		.uleb128 0x3
 248 003b 08       		.byte	0x8
 249 003c 04       		.byte	0x4
 250 003d BA0E0000 		.4byte	.LASF2
 251 0041 03       		.uleb128 0x3
 252 0042 01       		.byte	0x1
 253 0043 06       		.byte	0x6
 254 0044 96020000 		.4byte	.LASF3
 255 0048 04       		.uleb128 0x4
 256 0049 C1000000 		.4byte	.LASF7
 257 004d 03       		.byte	0x3
 258 004e 1D       		.byte	0x1d
 259 004f 53000000 		.4byte	0x53
 260 0053 03       		.uleb128 0x3
 261 0054 01       		.byte	0x1
 262 0055 08       		.byte	0x8
 263 0056 860C0000 		.4byte	.LASF4
 264 005a 03       		.uleb128 0x3
 265 005b 02       		.byte	0x2
 266 005c 05       		.byte	0x5
 267 005d 220D0000 		.4byte	.LASF5
 268 0061 03       		.uleb128 0x3
 269 0062 02       		.byte	0x2
 270 0063 07       		.byte	0x7
 271 0064 A40F0000 		.4byte	.LASF6
 272 0068 04       		.uleb128 0x4
 273 0069 4F0F0000 		.4byte	.LASF8
 274 006d 03       		.byte	0x3
 275 006e 3F       		.byte	0x3f
 276 006f 73000000 		.4byte	0x73
 277 0073 03       		.uleb128 0x3
 278 0074 04       		.byte	0x4
 279 0075 05       		.byte	0x5
 280 0076 5E030000 		.4byte	.LASF9
 281 007a 04       		.uleb128 0x4
 282 007b B3050000 		.4byte	.LASF10
 283 007f 03       		.byte	0x3
 284 0080 41       		.byte	0x41
 285 0081 85000000 		.4byte	0x85
 286 0085 03       		.uleb128 0x3
 287 0086 04       		.byte	0x4
 288 0087 07       		.byte	0x7
 289 0088 EC060000 		.4byte	.LASF11
 290 008c 03       		.uleb128 0x3
 291 008d 08       		.byte	0x8
 292 008e 07       		.byte	0x7
 293 008f 87010000 		.4byte	.LASF12
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 43


 294 0093 04       		.uleb128 0x4
 295 0094 66110000 		.4byte	.LASF13
 296 0098 04       		.byte	0x4
 297 0099 18       		.byte	0x18
 298 009a 48000000 		.4byte	0x48
 299 009e 04       		.uleb128 0x4
 300 009f 7E0C0000 		.4byte	.LASF14
 301 00a3 04       		.byte	0x4
 302 00a4 2C       		.byte	0x2c
 303 00a5 68000000 		.4byte	0x68
 304 00a9 04       		.uleb128 0x4
 305 00aa 170E0000 		.4byte	.LASF15
 306 00ae 04       		.byte	0x4
 307 00af 30       		.byte	0x30
 308 00b0 7A000000 		.4byte	0x7a
 309 00b4 05       		.uleb128 0x5
 310 00b5 02       		.byte	0x2
 311 00b6 5A000000 		.4byte	0x5a
 312 00ba 05       		.byte	0x5
 313 00bb 24       		.byte	0x24
 314 00bc 75040000 		.4byte	0x475
 315 00c0 06       		.uleb128 0x6
 316 00c1 EA030000 		.4byte	.LASF16
 317 00c5 71       		.sleb128 -15
 318 00c6 06       		.uleb128 0x6
 319 00c7 3B0F0000 		.4byte	.LASF17
 320 00cb 72       		.sleb128 -14
 321 00cc 06       		.uleb128 0x6
 322 00cd D30F0000 		.4byte	.LASF18
 323 00d1 73       		.sleb128 -13
 324 00d2 06       		.uleb128 0x6
 325 00d3 AC0B0000 		.4byte	.LASF19
 326 00d7 74       		.sleb128 -12
 327 00d8 06       		.uleb128 0x6
 328 00d9 BE050000 		.4byte	.LASF20
 329 00dd 75       		.sleb128 -11
 330 00de 06       		.uleb128 0x6
 331 00df 3A0E0000 		.4byte	.LASF21
 332 00e3 76       		.sleb128 -10
 333 00e4 06       		.uleb128 0x6
 334 00e5 90070000 		.4byte	.LASF22
 335 00e9 7B       		.sleb128 -5
 336 00ea 06       		.uleb128 0x6
 337 00eb FE0F0000 		.4byte	.LASF23
 338 00ef 7C       		.sleb128 -4
 339 00f0 06       		.uleb128 0x6
 340 00f1 F2050000 		.4byte	.LASF24
 341 00f5 7E       		.sleb128 -2
 342 00f6 06       		.uleb128 0x6
 343 00f7 FC080000 		.4byte	.LASF25
 344 00fb 7F       		.sleb128 -1
 345 00fc 07       		.uleb128 0x7
 346 00fd DC010000 		.4byte	.LASF26
 347 0101 00       		.byte	0
 348 0102 07       		.uleb128 0x7
 349 0103 B70F0000 		.4byte	.LASF27
 350 0107 01       		.byte	0x1
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 44


 351 0108 07       		.uleb128 0x7
 352 0109 08000000 		.4byte	.LASF28
 353 010d 02       		.byte	0x2
 354 010e 07       		.uleb128 0x7
 355 010f D20E0000 		.4byte	.LASF29
 356 0113 03       		.byte	0x3
 357 0114 07       		.uleb128 0x7
 358 0115 36110000 		.4byte	.LASF30
 359 0119 04       		.byte	0x4
 360 011a 07       		.uleb128 0x7
 361 011b 49060000 		.4byte	.LASF31
 362 011f 05       		.byte	0x5
 363 0120 07       		.uleb128 0x7
 364 0121 59080000 		.4byte	.LASF32
 365 0125 06       		.byte	0x6
 366 0126 07       		.uleb128 0x7
 367 0127 DF0A0000 		.4byte	.LASF33
 368 012b 07       		.byte	0x7
 369 012c 07       		.uleb128 0x7
 370 012d 08130000 		.4byte	.LASF34
 371 0131 08       		.byte	0x8
 372 0132 07       		.uleb128 0x7
 373 0133 18020000 		.4byte	.LASF35
 374 0137 09       		.byte	0x9
 375 0138 07       		.uleb128 0x7
 376 0139 DE0C0000 		.4byte	.LASF36
 377 013d 0A       		.byte	0xa
 378 013e 07       		.uleb128 0x7
 379 013f 8F0B0000 		.4byte	.LASF37
 380 0143 0B       		.byte	0xb
 381 0144 07       		.uleb128 0x7
 382 0145 6E110000 		.4byte	.LASF38
 383 0149 0C       		.byte	0xc
 384 014a 07       		.uleb128 0x7
 385 014b 97060000 		.4byte	.LASF39
 386 014f 0D       		.byte	0xd
 387 0150 07       		.uleb128 0x7
 388 0151 90080000 		.4byte	.LASF40
 389 0155 0E       		.byte	0xe
 390 0156 07       		.uleb128 0x7
 391 0157 39040000 		.4byte	.LASF41
 392 015b 0F       		.byte	0xf
 393 015c 07       		.uleb128 0x7
 394 015d E9110000 		.4byte	.LASF42
 395 0161 10       		.byte	0x10
 396 0162 07       		.uleb128 0x7
 397 0163 1A030000 		.4byte	.LASF43
 398 0167 11       		.byte	0x11
 399 0168 07       		.uleb128 0x7
 400 0169 79000000 		.4byte	.LASF44
 401 016d 12       		.byte	0x12
 402 016e 07       		.uleb128 0x7
 403 016f 52040000 		.4byte	.LASF45
 404 0173 13       		.byte	0x13
 405 0174 07       		.uleb128 0x7
 406 0175 03070000 		.4byte	.LASF46
 407 0179 14       		.byte	0x14
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 45


 408 017a 07       		.uleb128 0x7
 409 017b 38120000 		.4byte	.LASF47
 410 017f 15       		.byte	0x15
 411 0180 07       		.uleb128 0x7
 412 0181 65000000 		.4byte	.LASF48
 413 0185 16       		.byte	0x16
 414 0186 07       		.uleb128 0x7
 415 0187 FE050000 		.4byte	.LASF49
 416 018b 17       		.byte	0x17
 417 018c 07       		.uleb128 0x7
 418 018d CB000000 		.4byte	.LASF50
 419 0191 18       		.byte	0x18
 420 0192 07       		.uleb128 0x7
 421 0193 23100000 		.4byte	.LASF51
 422 0197 19       		.byte	0x19
 423 0198 07       		.uleb128 0x7
 424 0199 CF070000 		.4byte	.LASF52
 425 019d 1A       		.byte	0x1a
 426 019e 07       		.uleb128 0x7
 427 019f 320A0000 		.4byte	.LASF53
 428 01a3 1B       		.byte	0x1b
 429 01a4 07       		.uleb128 0x7
 430 01a5 180B0000 		.4byte	.LASF54
 431 01a9 1C       		.byte	0x1c
 432 01aa 07       		.uleb128 0x7
 433 01ab 38010000 		.4byte	.LASF55
 434 01af 1D       		.byte	0x1d
 435 01b0 07       		.uleb128 0x7
 436 01b1 800A0000 		.4byte	.LASF56
 437 01b5 1E       		.byte	0x1e
 438 01b6 07       		.uleb128 0x7
 439 01b7 65060000 		.4byte	.LASF57
 440 01bb 1F       		.byte	0x1f
 441 01bc 07       		.uleb128 0x7
 442 01bd 4A0E0000 		.4byte	.LASF58
 443 01c1 20       		.byte	0x20
 444 01c2 07       		.uleb128 0x7
 445 01c3 B5100000 		.4byte	.LASF59
 446 01c7 21       		.byte	0x21
 447 01c8 07       		.uleb128 0x7
 448 01c9 24130000 		.4byte	.LASF60
 449 01cd 22       		.byte	0x22
 450 01ce 07       		.uleb128 0x7
 451 01cf 53120000 		.4byte	.LASF61
 452 01d3 23       		.byte	0x23
 453 01d4 07       		.uleb128 0x7
 454 01d5 54010000 		.4byte	.LASF62
 455 01d9 24       		.byte	0x24
 456 01da 07       		.uleb128 0x7
 457 01db B1030000 		.4byte	.LASF63
 458 01df 25       		.byte	0x25
 459 01e0 07       		.uleb128 0x7
 460 01e1 B2130000 		.4byte	.LASF64
 461 01e5 26       		.byte	0x26
 462 01e6 07       		.uleb128 0x7
 463 01e7 820E0000 		.4byte	.LASF65
 464 01eb 27       		.byte	0x27
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 46


 465 01ec 07       		.uleb128 0x7
 466 01ed ED100000 		.4byte	.LASF66
 467 01f1 28       		.byte	0x28
 468 01f2 07       		.uleb128 0x7
 469 01f3 09010000 		.4byte	.LASF67
 470 01f7 29       		.byte	0x29
 471 01f8 07       		.uleb128 0x7
 472 01f9 D5050000 		.4byte	.LASF68
 473 01fd 2A       		.byte	0x2a
 474 01fe 07       		.uleb128 0x7
 475 01ff 17060000 		.4byte	.LASF69
 476 0203 2B       		.byte	0x2b
 477 0204 07       		.uleb128 0x7
 478 0205 100F0000 		.4byte	.LASF70
 479 0209 2C       		.byte	0x2c
 480 020a 07       		.uleb128 0x7
 481 020b C50A0000 		.4byte	.LASF71
 482 020f 2D       		.byte	0x2d
 483 0210 07       		.uleb128 0x7
 484 0211 24000000 		.4byte	.LASF72
 485 0215 2E       		.byte	0x2e
 486 0216 07       		.uleb128 0x7
 487 0217 6F0F0000 		.4byte	.LASF73
 488 021b 2F       		.byte	0x2f
 489 021c 07       		.uleb128 0x7
 490 021d 84050000 		.4byte	.LASF74
 491 0221 30       		.byte	0x30
 492 0222 07       		.uleb128 0x7
 493 0223 10100000 		.4byte	.LASF75
 494 0227 31       		.byte	0x31
 495 0228 07       		.uleb128 0x7
 496 0229 CD110000 		.4byte	.LASF76
 497 022d 32       		.byte	0x32
 498 022e 07       		.uleb128 0x7
 499 022f 8E000000 		.4byte	.LASF77
 500 0233 33       		.byte	0x33
 501 0234 07       		.uleb128 0x7
 502 0235 E7020000 		.4byte	.LASF78
 503 0239 34       		.byte	0x34
 504 023a 07       		.uleb128 0x7
 505 023b 730B0000 		.4byte	.LASF79
 506 023f 35       		.byte	0x35
 507 0240 07       		.uleb128 0x7
 508 0241 1D040000 		.4byte	.LASF80
 509 0245 36       		.byte	0x36
 510 0246 07       		.uleb128 0x7
 511 0247 E20F0000 		.4byte	.LASF81
 512 024b 37       		.byte	0x37
 513 024c 07       		.uleb128 0x7
 514 024d 48050000 		.4byte	.LASF82
 515 0251 38       		.byte	0x38
 516 0252 07       		.uleb128 0x7
 517 0253 8C120000 		.4byte	.LASF83
 518 0257 39       		.byte	0x39
 519 0258 07       		.uleb128 0x7
 520 0259 D5090000 		.4byte	.LASF84
 521 025d 3A       		.byte	0x3a
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 47


 522 025e 07       		.uleb128 0x7
 523 025f 620C0000 		.4byte	.LASF85
 524 0263 3B       		.byte	0x3b
 525 0264 07       		.uleb128 0x7
 526 0265 AD080000 		.4byte	.LASF86
 527 0269 3C       		.byte	0x3c
 528 026a 07       		.uleb128 0x7
 529 026b 940C0000 		.4byte	.LASF87
 530 026f 3D       		.byte	0x3d
 531 0270 07       		.uleb128 0x7
 532 0271 55070000 		.4byte	.LASF88
 533 0275 3E       		.byte	0x3e
 534 0276 07       		.uleb128 0x7
 535 0277 FB0A0000 		.4byte	.LASF89
 536 027b 3F       		.byte	0x3f
 537 027c 07       		.uleb128 0x7
 538 027d 2C060000 		.4byte	.LASF90
 539 0281 40       		.byte	0x40
 540 0282 07       		.uleb128 0x7
 541 0283 3C080000 		.4byte	.LASF91
 542 0287 41       		.byte	0x41
 543 0288 07       		.uleb128 0x7
 544 0289 2F0C0000 		.4byte	.LASF92
 545 028d 42       		.byte	0x42
 546 028e 07       		.uleb128 0x7
 547 028f 660E0000 		.4byte	.LASF93
 548 0293 43       		.byte	0x43
 549 0294 07       		.uleb128 0x7
 550 0295 D1100000 		.4byte	.LASF94
 551 0299 44       		.byte	0x44
 552 029a 07       		.uleb128 0x7
 553 029b 710D0000 		.4byte	.LASF95
 554 029f 45       		.byte	0x45
 555 02a0 07       		.uleb128 0x7
 556 02a1 09090000 		.4byte	.LASF96
 557 02a5 46       		.byte	0x46
 558 02a6 07       		.uleb128 0x7
 559 02a7 4E0A0000 		.4byte	.LASF97
 560 02ab 47       		.byte	0x47
 561 02ac 07       		.uleb128 0x7
 562 02ad 70120000 		.4byte	.LASF98
 563 02b1 48       		.byte	0x48
 564 02b2 07       		.uleb128 0x7
 565 02b3 95030000 		.4byte	.LASF99
 566 02b7 49       		.byte	0x49
 567 02b8 07       		.uleb128 0x7
 568 02b9 CE030000 		.4byte	.LASF100
 569 02bd 4A       		.byte	0x4a
 570 02be 07       		.uleb128 0x7
 571 02bf CB020000 		.4byte	.LASF101
 572 02c3 4B       		.byte	0x4b
 573 02c4 07       		.uleb128 0x7
 574 02c5 1B120000 		.4byte	.LASF102
 575 02c9 4C       		.byte	0x4c
 576 02ca 07       		.uleb128 0x7
 577 02cb BE0D0000 		.4byte	.LASF103
 578 02cf 4D       		.byte	0x4d
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 48


 579 02d0 07       		.uleb128 0x7
 580 02d1 B0110000 		.4byte	.LASF104
 581 02d5 4E       		.byte	0x4e
 582 02d6 07       		.uleb128 0x7
 583 02d7 CF060000 		.4byte	.LASF105
 584 02db 4F       		.byte	0x4f
 585 02dc 07       		.uleb128 0x7
 586 02dd 25090000 		.4byte	.LASF106
 587 02e1 50       		.byte	0x50
 588 02e2 07       		.uleb128 0x7
 589 02e3 340B0000 		.4byte	.LASF107
 590 02e7 51       		.byte	0x51
 591 02e8 07       		.uleb128 0x7
 592 02e9 72070000 		.4byte	.LASF108
 593 02ed 52       		.byte	0x52
 594 02ee 07       		.uleb128 0x7
 595 02ef 97090000 		.4byte	.LASF109
 596 02f3 53       		.byte	0x53
 597 02f4 07       		.uleb128 0x7
 598 02f5 F9070000 		.4byte	.LASF110
 599 02f9 54       		.byte	0x54
 600 02fa 07       		.uleb128 0x7
 601 02fb 15080000 		.4byte	.LASF111
 602 02ff 55       		.byte	0x55
 603 0300 07       		.uleb128 0x7
 604 0301 E8120000 		.4byte	.LASF112
 605 0305 56       		.byte	0x56
 606 0306 07       		.uleb128 0x7
 607 0307 F8010000 		.4byte	.LASF113
 608 030b 57       		.byte	0x57
 609 030c 07       		.uleb128 0x7
 610 030d 2C0D0000 		.4byte	.LASF114
 611 0311 58       		.byte	0x58
 612 0312 07       		.uleb128 0x7
 613 0313 64050000 		.4byte	.LASF115
 614 0317 59       		.byte	0x59
 615 0318 07       		.uleb128 0x7
 616 0319 01120000 		.4byte	.LASF116
 617 031d 5A       		.byte	0x5a
 618 031e 07       		.uleb128 0x7
 619 031f 1F070000 		.4byte	.LASF117
 620 0323 5B       		.byte	0x5b
 621 0324 07       		.uleb128 0x7
 622 0325 62090000 		.4byte	.LASF118
 623 0329 5C       		.byte	0x5c
 624 032a 07       		.uleb128 0x7
 625 032b C20B0000 		.4byte	.LASF119
 626 032f 5D       		.byte	0x5d
 627 0330 07       		.uleb128 0x7
 628 0331 4B000000 		.4byte	.LASF120
 629 0335 5E       		.byte	0x5e
 630 0336 07       		.uleb128 0x7
 631 0337 B1020000 		.4byte	.LASF121
 632 033b 5F       		.byte	0x5f
 633 033c 07       		.uleb128 0x7
 634 033d 99050000 		.4byte	.LASF122
 635 0341 60       		.byte	0x60
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 49


 636 0342 07       		.uleb128 0x7
 637 0343 8D0D0000 		.4byte	.LASF123
 638 0347 61       		.byte	0x61
 639 0348 07       		.uleb128 0x7
 640 0349 44030000 		.4byte	.LASF124
 641 034d 62       		.byte	0x62
 642 034e 07       		.uleb128 0x7
 643 034f 0B0C0000 		.4byte	.LASF125
 644 0353 63       		.byte	0x63
 645 0354 07       		.uleb128 0x7
 646 0355 200E0000 		.4byte	.LASF126
 647 0359 64       		.byte	0x64
 648 035a 07       		.uleb128 0x7
 649 035b 9B100000 		.4byte	.LASF127
 650 035f 65       		.byte	0x65
 651 0360 07       		.uleb128 0x7
 652 0361 CE120000 		.4byte	.LASF128
 653 0365 66       		.byte	0x66
 654 0366 07       		.uleb128 0x7
 655 0367 B5070000 		.4byte	.LASF129
 656 036b 67       		.byte	0x67
 657 036c 07       		.uleb128 0x7
 658 036d 180A0000 		.4byte	.LASF130
 659 0371 68       		.byte	0x68
 660 0372 07       		.uleb128 0x7
 661 0373 B10C0000 		.4byte	.LASF131
 662 0377 69       		.byte	0x69
 663 0378 07       		.uleb128 0x7
 664 0379 1E010000 		.4byte	.LASF132
 665 037d 6A       		.byte	0x6a
 666 037e 07       		.uleb128 0x7
 667 037f 67030000 		.4byte	.LASF133
 668 0383 6B       		.byte	0x6b
 669 0384 07       		.uleb128 0x7
 670 0385 B4010000 		.4byte	.LASF134
 671 0389 6C       		.byte	0x6c
 672 038a 07       		.uleb128 0x7
 673 038b FD030000 		.4byte	.LASF135
 674 038f 6D       		.byte	0x6d
 675 0390 07       		.uleb128 0x7
 676 0391 B4060000 		.4byte	.LASF136
 677 0395 6E       		.byte	0x6e
 678 0396 07       		.uleb128 0x7
 679 0397 7C090000 		.4byte	.LASF137
 680 039b 6F       		.byte	0x6f
 681 039c 07       		.uleb128 0x7
 682 039d 1B110000 		.4byte	.LASF138
 683 03a1 70       		.byte	0x70
 684 03a2 07       		.uleb128 0x7
 685 03a3 CA080000 		.4byte	.LASF139
 686 03a7 71       		.byte	0x71
 687 03a8 07       		.uleb128 0x7
 688 03a9 68020000 		.4byte	.LASF140
 689 03ad 72       		.byte	0x72
 690 03ae 07       		.uleb128 0x7
 691 03af AA0A0000 		.4byte	.LASF141
 692 03b3 73       		.byte	0x73
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 50


 693 03b4 07       		.uleb128 0x7
 694 03b5 560D0000 		.4byte	.LASF142
 695 03b9 74       		.byte	0x74
 696 03ba 07       		.uleb128 0x7
 697 03bb A8120000 		.4byte	.LASF143
 698 03bf 75       		.byte	0x75
 699 03c0 07       		.uleb128 0x7
 700 03c1 DC0B0000 		.4byte	.LASF144
 701 03c5 76       		.byte	0x76
 702 03c6 07       		.uleb128 0x7
 703 03c7 FC0D0000 		.4byte	.LASF145
 704 03cb 77       		.byte	0x77
 705 03cc 07       		.uleb128 0x7
 706 03cd 80100000 		.4byte	.LASF146
 707 03d1 78       		.byte	0x78
 708 03d2 07       		.uleb128 0x7
 709 03d3 42090000 		.4byte	.LASF147
 710 03d7 79       		.byte	0x79
 711 03d8 07       		.uleb128 0x7
 712 03d9 71010000 		.4byte	.LASF148
 713 03dd 7A       		.byte	0x7a
 714 03de 07       		.uleb128 0x7
 715 03df F3000000 		.4byte	.LASF149
 716 03e3 7B       		.byte	0x7b
 717 03e4 07       		.uleb128 0x7
 718 03e5 81060000 		.4byte	.LASF150
 719 03e9 7C       		.byte	0x7c
 720 03ea 07       		.uleb128 0x7
 721 03eb 7A080000 		.4byte	.LASF151
 722 03ef 7D       		.byte	0x7d
 723 03f0 07       		.uleb128 0x7
 724 03f1 590F0000 		.4byte	.LASF152
 725 03f5 7E       		.byte	0x7e
 726 03f6 07       		.uleb128 0x7
 727 03f7 9C130000 		.4byte	.LASF153
 728 03fb 7F       		.byte	0x7f
 729 03fc 07       		.uleb128 0x7
 730 03fd 4D020000 		.4byte	.LASF154
 731 0401 80       		.byte	0x80
 732 0402 07       		.uleb128 0x7
 733 0403 6A0A0000 		.4byte	.LASF155
 734 0407 81       		.byte	0x81
 735 0408 07       		.uleb128 0x7
 736 0409 FB0C0000 		.4byte	.LASF156
 737 040d 82       		.byte	0x82
 738 040e 07       		.uleb128 0x7
 739 040f 250F0000 		.4byte	.LASF157
 740 0413 83       		.byte	0x83
 741 0414 07       		.uleb128 0x7
 742 0415 BE090000 		.4byte	.LASF158
 743 0419 84       		.byte	0x84
 744 041a 07       		.uleb128 0x7
 745 041b 4B0C0000 		.4byte	.LASF159
 746 041f 85       		.byte	0x85
 747 0420 07       		.uleb128 0x7
 748 0421 AA000000 		.4byte	.LASF160
 749 0425 86       		.byte	0x86
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 51


 750 0426 07       		.uleb128 0x7
 751 0427 03030000 		.4byte	.LASF161
 752 042b 87       		.byte	0x87
 753 042c 07       		.uleb128 0x7
 754 042d E5080000 		.4byte	.LASF162
 755 0431 88       		.byte	0x88
 756 0432 07       		.uleb128 0x7
 757 0433 DB0D0000 		.4byte	.LASF163
 758 0437 89       		.byte	0x89
 759 0438 07       		.uleb128 0x7
 760 0439 EE0E0000 		.4byte	.LASF164
 761 043d 8A       		.byte	0x8a
 762 043e 07       		.uleb128 0x7
 763 043f 28050000 		.4byte	.LASF165
 764 0443 8B       		.byte	0x8b
 765 0444 07       		.uleb128 0x7
 766 0445 9F0E0000 		.4byte	.LASF166
 767 0449 8C       		.byte	0x8c
 768 044a 07       		.uleb128 0x7
 769 044b 8B110000 		.4byte	.LASF167
 770 044f 8D       		.byte	0x8d
 771 0450 07       		.uleb128 0x7
 772 0451 52110000 		.4byte	.LASF168
 773 0455 8E       		.byte	0x8e
 774 0456 07       		.uleb128 0x7
 775 0457 510B0000 		.4byte	.LASF169
 776 045b 8F       		.byte	0x8f
 777 045c 07       		.uleb128 0x7
 778 045d 3E070000 		.4byte	.LASF170
 779 0461 90       		.byte	0x90
 780 0462 07       		.uleb128 0x7
 781 0463 9E010000 		.4byte	.LASF171
 782 0467 91       		.byte	0x91
 783 0468 07       		.uleb128 0x7
 784 0469 34020000 		.4byte	.LASF172
 785 046d 92       		.byte	0x92
 786 046e 07       		.uleb128 0x7
 787 046f 110D0000 		.4byte	.LASF173
 788 0473 F0       		.byte	0xf0
 789 0474 00       		.byte	0
 790 0475 04       		.uleb128 0x4
 791 0476 060F0000 		.4byte	.LASF174
 792 047a 05       		.byte	0x5
 793 047b F4       		.byte	0xf4
 794 047c B4000000 		.4byte	0xb4
 795 0480 08       		.uleb128 0x8
 796 0481 040E     		.2byte	0xe04
 797 0483 02       		.byte	0x2
 798 0484 9401     		.2byte	0x194
 799 0486 3C050000 		.4byte	0x53c
 800 048a 09       		.uleb128 0x9
 801 048b 18040000 		.4byte	.LASF175
 802 048f 02       		.byte	0x2
 803 0490 9601     		.2byte	0x196
 804 0492 58050000 		.4byte	0x558
 805 0496 00       		.byte	0
 806 0497 09       		.uleb128 0x9
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 52


 807 0498 A70D0000 		.4byte	.LASF176
 808 049c 02       		.byte	0x2
 809 049d 9701     		.2byte	0x197
 810 049f 5D050000 		.4byte	0x55d
 811 04a3 20       		.byte	0x20
 812 04a4 09       		.uleb128 0x9
 813 04a5 DA0A0000 		.4byte	.LASF177
 814 04a9 02       		.byte	0x2
 815 04aa 9801     		.2byte	0x198
 816 04ac 6D050000 		.4byte	0x56d
 817 04b0 80       		.byte	0x80
 818 04b1 09       		.uleb128 0x9
 819 04b2 A2110000 		.4byte	.LASF178
 820 04b6 02       		.byte	0x2
 821 04b7 9901     		.2byte	0x199
 822 04b9 5D050000 		.4byte	0x55d
 823 04bd A0       		.byte	0xa0
 824 04be 0A       		.uleb128 0xa
 825 04bf 63020000 		.4byte	.LASF179
 826 04c3 02       		.byte	0x2
 827 04c4 9A01     		.2byte	0x19a
 828 04c6 72050000 		.4byte	0x572
 829 04ca 0001     		.2byte	0x100
 830 04cc 0A       		.uleb128 0xa
 831 04cd F70B0000 		.4byte	.LASF180
 832 04d1 02       		.byte	0x2
 833 04d2 9B01     		.2byte	0x19b
 834 04d4 5D050000 		.4byte	0x55d
 835 04d8 2001     		.2byte	0x120
 836 04da 0A       		.uleb128 0xa
 837 04db FE060000 		.4byte	.LASF181
 838 04df 02       		.byte	0x2
 839 04e0 9C01     		.2byte	0x19c
 840 04e2 77050000 		.4byte	0x577
 841 04e6 8001     		.2byte	0x180
 842 04e8 0A       		.uleb128 0xa
 843 04e9 010C0000 		.4byte	.LASF182
 844 04ed 02       		.byte	0x2
 845 04ee 9D01     		.2byte	0x19d
 846 04f0 5D050000 		.4byte	0x55d
 847 04f4 A001     		.2byte	0x1a0
 848 04f6 0A       		.uleb128 0xa
 849 04f7 130A0000 		.4byte	.LASF183
 850 04fb 02       		.byte	0x2
 851 04fc 9E01     		.2byte	0x19e
 852 04fe 7C050000 		.4byte	0x57c
 853 0502 0002     		.2byte	0x200
 854 0504 0A       		.uleb128 0xa
 855 0505 F20D0000 		.4byte	.LASF184
 856 0509 02       		.byte	0x2
 857 050a 9F01     		.2byte	0x19f
 858 050c 81050000 		.4byte	0x581
 859 0510 2002     		.2byte	0x220
 860 0512 0B       		.uleb128 0xb
 861 0513 495000   		.ascii	"IP\000"
 862 0516 02       		.byte	0x2
 863 0517 A001     		.2byte	0x1a0
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 53


 864 0519 A6050000 		.4byte	0x5a6
 865 051d 0003     		.2byte	0x300
 866 051f 0A       		.uleb128 0xa
 867 0520 250C0000 		.4byte	.LASF185
 868 0524 02       		.byte	0x2
 869 0525 A101     		.2byte	0x1a1
 870 0527 AB050000 		.4byte	0x5ab
 871 052b F003     		.2byte	0x3f0
 872 052d 0A       		.uleb128 0xa
 873 052e AB110000 		.4byte	.LASF186
 874 0532 02       		.byte	0x2
 875 0533 A201     		.2byte	0x1a2
 876 0535 53050000 		.4byte	0x553
 877 0539 000E     		.2byte	0xe00
 878 053b 00       		.byte	0
 879 053c 0C       		.uleb128 0xc
 880 053d 53050000 		.4byte	0x553
 881 0541 4C050000 		.4byte	0x54c
 882 0545 0D       		.uleb128 0xd
 883 0546 4C050000 		.4byte	0x54c
 884 054a 07       		.byte	0x7
 885 054b 00       		.byte	0
 886 054c 03       		.uleb128 0x3
 887 054d 04       		.byte	0x4
 888 054e 07       		.byte	0x7
 889 054f B5090000 		.4byte	.LASF187
 890 0553 0E       		.uleb128 0xe
 891 0554 A9000000 		.4byte	0xa9
 892 0558 0E       		.uleb128 0xe
 893 0559 3C050000 		.4byte	0x53c
 894 055d 0C       		.uleb128 0xc
 895 055e A9000000 		.4byte	0xa9
 896 0562 6D050000 		.4byte	0x56d
 897 0566 0D       		.uleb128 0xd
 898 0567 4C050000 		.4byte	0x54c
 899 056b 17       		.byte	0x17
 900 056c 00       		.byte	0
 901 056d 0E       		.uleb128 0xe
 902 056e 3C050000 		.4byte	0x53c
 903 0572 0E       		.uleb128 0xe
 904 0573 3C050000 		.4byte	0x53c
 905 0577 0E       		.uleb128 0xe
 906 0578 3C050000 		.4byte	0x53c
 907 057c 0E       		.uleb128 0xe
 908 057d 3C050000 		.4byte	0x53c
 909 0581 0C       		.uleb128 0xc
 910 0582 A9000000 		.4byte	0xa9
 911 0586 91050000 		.4byte	0x591
 912 058a 0D       		.uleb128 0xd
 913 058b 4C050000 		.4byte	0x54c
 914 058f 37       		.byte	0x37
 915 0590 00       		.byte	0
 916 0591 0C       		.uleb128 0xc
 917 0592 A1050000 		.4byte	0x5a1
 918 0596 A1050000 		.4byte	0x5a1
 919 059a 0D       		.uleb128 0xd
 920 059b 4C050000 		.4byte	0x54c
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 54


 921 059f EF       		.byte	0xef
 922 05a0 00       		.byte	0
 923 05a1 0E       		.uleb128 0xe
 924 05a2 93000000 		.4byte	0x93
 925 05a6 0E       		.uleb128 0xe
 926 05a7 91050000 		.4byte	0x591
 927 05ab 0C       		.uleb128 0xc
 928 05ac A9000000 		.4byte	0xa9
 929 05b0 BC050000 		.4byte	0x5bc
 930 05b4 0F       		.uleb128 0xf
 931 05b5 4C050000 		.4byte	0x54c
 932 05b9 8302     		.2byte	0x283
 933 05bb 00       		.byte	0
 934 05bc 10       		.uleb128 0x10
 935 05bd 4C0D0000 		.4byte	.LASF188
 936 05c1 02       		.byte	0x2
 937 05c2 A301     		.2byte	0x1a3
 938 05c4 80040000 		.4byte	0x480
 939 05c8 11       		.uleb128 0x11
 940 05c9 8C       		.byte	0x8c
 941 05ca 02       		.byte	0x2
 942 05cb B601     		.2byte	0x1b6
 943 05cd E3060000 		.4byte	0x6e3
 944 05d1 09       		.uleb128 0x9
 945 05d2 670B0000 		.4byte	.LASF189
 946 05d6 02       		.byte	0x2
 947 05d7 B801     		.2byte	0x1b8
 948 05d9 E3060000 		.4byte	0x6e3
 949 05dd 00       		.byte	0
 950 05de 09       		.uleb128 0x9
 951 05df B0070000 		.4byte	.LASF190
 952 05e3 02       		.byte	0x2
 953 05e4 B901     		.2byte	0x1b9
 954 05e6 53050000 		.4byte	0x553
 955 05ea 04       		.byte	0x4
 956 05eb 09       		.uleb128 0x9
 957 05ec 39070000 		.4byte	.LASF191
 958 05f0 02       		.byte	0x2
 959 05f1 BA01     		.2byte	0x1ba
 960 05f3 53050000 		.4byte	0x553
 961 05f7 08       		.byte	0x8
 962 05f8 09       		.uleb128 0x9
 963 05f9 F3070000 		.4byte	.LASF192
 964 05fd 02       		.byte	0x2
 965 05fe BB01     		.2byte	0x1bb
 966 0600 53050000 		.4byte	0x553
 967 0604 0C       		.byte	0xc
 968 0605 12       		.uleb128 0x12
 969 0606 53435200 		.ascii	"SCR\000"
 970 060a 02       		.byte	0x2
 971 060b BC01     		.2byte	0x1bc
 972 060d 53050000 		.4byte	0x553
 973 0611 10       		.byte	0x10
 974 0612 12       		.uleb128 0x12
 975 0613 43435200 		.ascii	"CCR\000"
 976 0617 02       		.byte	0x2
 977 0618 BD01     		.2byte	0x1bd
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 55


 978 061a 53050000 		.4byte	0x553
 979 061e 14       		.byte	0x14
 980 061f 12       		.uleb128 0x12
 981 0620 53485000 		.ascii	"SHP\000"
 982 0624 02       		.byte	0x2
 983 0625 BE01     		.2byte	0x1be
 984 0627 F8060000 		.4byte	0x6f8
 985 062b 18       		.byte	0x18
 986 062c 09       		.uleb128 0x9
 987 062d CB0C0000 		.4byte	.LASF193
 988 0631 02       		.byte	0x2
 989 0632 BF01     		.2byte	0x1bf
 990 0634 53050000 		.4byte	0x553
 991 0638 24       		.byte	0x24
 992 0639 09       		.uleb128 0x9
 993 063a 0E0A0000 		.4byte	.LASF194
 994 063e 02       		.byte	0x2
 995 063f C001     		.2byte	0x1c0
 996 0641 53050000 		.4byte	0x553
 997 0645 28       		.byte	0x28
 998 0646 09       		.uleb128 0x9
 999 0647 C9120000 		.4byte	.LASF195
 1000 064b 02       		.byte	0x2
 1001 064c C101     		.2byte	0x1c1
 1002 064e 53050000 		.4byte	0x553
 1003 0652 2C       		.byte	0x2c
 1004 0653 09       		.uleb128 0x9
 1005 0654 840F0000 		.4byte	.LASF196
 1006 0658 02       		.byte	0x2
 1007 0659 C201     		.2byte	0x1c2
 1008 065b 53050000 		.4byte	0x553
 1009 065f 30       		.byte	0x30
 1010 0660 09       		.uleb128 0x9
 1011 0661 2D080000 		.4byte	.LASF197
 1012 0665 02       		.byte	0x2
 1013 0666 C301     		.2byte	0x1c3
 1014 0668 53050000 		.4byte	0x553
 1015 066c 34       		.byte	0x34
 1016 066d 09       		.uleb128 0x9
 1017 066e 43050000 		.4byte	.LASF198
 1018 0672 02       		.byte	0x2
 1019 0673 C401     		.2byte	0x1c4
 1020 0675 53050000 		.4byte	0x553
 1021 0679 38       		.byte	0x38
 1022 067a 09       		.uleb128 0x9
 1023 067b 890F0000 		.4byte	.LASF199
 1024 067f 02       		.byte	0x2
 1025 0680 C501     		.2byte	0x1c5
 1026 0682 53050000 		.4byte	0x553
 1027 0686 3C       		.byte	0x3c
 1028 0687 12       		.uleb128 0x12
 1029 0688 50465200 		.ascii	"PFR\000"
 1030 068c 02       		.byte	0x2
 1031 068d C601     		.2byte	0x1c6
 1032 068f 12070000 		.4byte	0x712
 1033 0693 40       		.byte	0x40
 1034 0694 12       		.uleb128 0x12
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 56


 1035 0695 44465200 		.ascii	"DFR\000"
 1036 0699 02       		.byte	0x2
 1037 069a C701     		.2byte	0x1c7
 1038 069c E3060000 		.4byte	0x6e3
 1039 06a0 48       		.byte	0x48
 1040 06a1 12       		.uleb128 0x12
 1041 06a2 41445200 		.ascii	"ADR\000"
 1042 06a6 02       		.byte	0x2
 1043 06a7 C801     		.2byte	0x1c8
 1044 06a9 E3060000 		.4byte	0x6e3
 1045 06ad 4C       		.byte	0x4c
 1046 06ae 09       		.uleb128 0x9
 1047 06af 75080000 		.4byte	.LASF200
 1048 06b3 02       		.byte	0x2
 1049 06b4 C901     		.2byte	0x1c9
 1050 06b6 2C070000 		.4byte	0x72c
 1051 06ba 50       		.byte	0x50
 1052 06bb 09       		.uleb128 0x9
 1053 06bc 83020000 		.4byte	.LASF201
 1054 06c0 02       		.byte	0x2
 1055 06c1 CA01     		.2byte	0x1ca
 1056 06c3 46070000 		.4byte	0x746
 1057 06c7 60       		.byte	0x60
 1058 06c8 09       		.uleb128 0x9
 1059 06c9 A70D0000 		.4byte	.LASF176
 1060 06cd 02       		.byte	0x2
 1061 06ce CB01     		.2byte	0x1cb
 1062 06d0 4B070000 		.4byte	0x74b
 1063 06d4 74       		.byte	0x74
 1064 06d5 09       		.uleb128 0x9
 1065 06d6 C3120000 		.4byte	.LASF202
 1066 06da 02       		.byte	0x2
 1067 06db CC01     		.2byte	0x1cc
 1068 06dd 53050000 		.4byte	0x553
 1069 06e1 88       		.byte	0x88
 1070 06e2 00       		.byte	0
 1071 06e3 13       		.uleb128 0x13
 1072 06e4 53050000 		.4byte	0x553
 1073 06e8 0C       		.uleb128 0xc
 1074 06e9 A1050000 		.4byte	0x5a1
 1075 06ed F8060000 		.4byte	0x6f8
 1076 06f1 0D       		.uleb128 0xd
 1077 06f2 4C050000 		.4byte	0x54c
 1078 06f6 0B       		.byte	0xb
 1079 06f7 00       		.byte	0
 1080 06f8 0E       		.uleb128 0xe
 1081 06f9 E8060000 		.4byte	0x6e8
 1082 06fd 0C       		.uleb128 0xc
 1083 06fe E3060000 		.4byte	0x6e3
 1084 0702 0D070000 		.4byte	0x70d
 1085 0706 0D       		.uleb128 0xd
 1086 0707 4C050000 		.4byte	0x54c
 1087 070b 01       		.byte	0x1
 1088 070c 00       		.byte	0
 1089 070d 0E       		.uleb128 0xe
 1090 070e FD060000 		.4byte	0x6fd
 1091 0712 13       		.uleb128 0x13
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 57


 1092 0713 0D070000 		.4byte	0x70d
 1093 0717 0C       		.uleb128 0xc
 1094 0718 E3060000 		.4byte	0x6e3
 1095 071c 27070000 		.4byte	0x727
 1096 0720 0D       		.uleb128 0xd
 1097 0721 4C050000 		.4byte	0x54c
 1098 0725 03       		.byte	0x3
 1099 0726 00       		.byte	0
 1100 0727 0E       		.uleb128 0xe
 1101 0728 17070000 		.4byte	0x717
 1102 072c 13       		.uleb128 0x13
 1103 072d 27070000 		.4byte	0x727
 1104 0731 0C       		.uleb128 0xc
 1105 0732 E3060000 		.4byte	0x6e3
 1106 0736 41070000 		.4byte	0x741
 1107 073a 0D       		.uleb128 0xd
 1108 073b 4C050000 		.4byte	0x54c
 1109 073f 04       		.byte	0x4
 1110 0740 00       		.byte	0
 1111 0741 0E       		.uleb128 0xe
 1112 0742 31070000 		.4byte	0x731
 1113 0746 13       		.uleb128 0x13
 1114 0747 41070000 		.4byte	0x741
 1115 074b 0C       		.uleb128 0xc
 1116 074c A9000000 		.4byte	0xa9
 1117 0750 5B070000 		.4byte	0x75b
 1118 0754 0D       		.uleb128 0xd
 1119 0755 4C050000 		.4byte	0x54c
 1120 0759 04       		.byte	0x4
 1121 075a 00       		.byte	0
 1122 075b 10       		.uleb128 0x10
 1123 075c CC050000 		.4byte	.LASF203
 1124 0760 02       		.byte	0x2
 1125 0761 CD01     		.2byte	0x1cd
 1126 0763 C8050000 		.4byte	0x5c8
 1127 0767 10       		.uleb128 0x10
 1128 0768 9C0A0000 		.4byte	.LASF204
 1129 076c 06       		.byte	0x6
 1130 076d 9C01     		.2byte	0x19c
 1131 076f 73070000 		.4byte	0x773
 1132 0773 14       		.uleb128 0x14
 1133 0774 04       		.byte	0x4
 1134 0775 79070000 		.4byte	0x779
 1135 0779 15       		.uleb128 0x15
 1136 077a 03       		.uleb128 0x3
 1137 077b 01       		.byte	0x1
 1138 077c 08       		.byte	0x8
 1139 077d C60E0000 		.4byte	.LASF205
 1140 0781 03       		.uleb128 0x3
 1141 0782 04       		.byte	0x4
 1142 0783 04       		.byte	0x4
 1143 0784 6D0B0000 		.4byte	.LASF206
 1144 0788 03       		.uleb128 0x3
 1145 0789 08       		.byte	0x8
 1146 078a 04       		.byte	0x4
 1147 078b 6E040000 		.4byte	.LASF207
 1148 078f 05       		.uleb128 0x5
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 58


 1149 0790 04       		.byte	0x4
 1150 0791 2C000000 		.4byte	0x2c
 1151 0795 07       		.byte	0x7
 1152 0796 D1       		.byte	0xd1
 1153 0797 AB070000 		.4byte	0x7ab
 1154 079b 07       		.uleb128 0x7
 1155 079c 39000000 		.4byte	.LASF208
 1156 07a0 00       		.byte	0
 1157 07a1 16       		.uleb128 0x16
 1158 07a2 81030000 		.4byte	.LASF209
 1159 07a6 01005600 		.4byte	0x560001
 1160 07aa 00       		.byte	0
 1161 07ab 04       		.uleb128 0x4
 1162 07ac 8E0F0000 		.4byte	.LASF210
 1163 07b0 07       		.byte	0x7
 1164 07b1 D4       		.byte	0xd4
 1165 07b2 8F070000 		.4byte	0x78f
 1166 07b6 17       		.uleb128 0x17
 1167 07b7 08       		.byte	0x8
 1168 07b8 07       		.byte	0x7
 1169 07b9 E5       		.byte	0xe5
 1170 07ba D7070000 		.4byte	0x7d7
 1171 07be 18       		.uleb128 0x18
 1172 07bf F5030000 		.4byte	.LASF211
 1173 07c3 07       		.byte	0x7
 1174 07c4 E6       		.byte	0xe6
 1175 07c5 75040000 		.4byte	0x475
 1176 07c9 00       		.byte	0
 1177 07ca 18       		.uleb128 0x18
 1178 07cb B10D0000 		.4byte	.LASF212
 1179 07cf 07       		.byte	0x7
 1180 07d0 EA       		.byte	0xea
 1181 07d1 A9000000 		.4byte	0xa9
 1182 07d5 04       		.byte	0x4
 1183 07d6 00       		.byte	0
 1184 07d7 04       		.uleb128 0x4
 1185 07d8 F1090000 		.4byte	.LASF213
 1186 07dc 07       		.byte	0x7
 1187 07dd EB       		.byte	0xeb
 1188 07de B6070000 		.4byte	0x7b6
 1189 07e2 19       		.uleb128 0x19
 1190 07e3 E0000000 		.4byte	.LASF230
 1191 07e7 02       		.byte	0x2
 1192 07e8 0607     		.2byte	0x706
 1193 07ea 03       		.byte	0x3
 1194 07eb 08080000 		.4byte	0x808
 1195 07ef 1A       		.uleb128 0x1a
 1196 07f0 5D090000 		.4byte	.LASF214
 1197 07f4 02       		.byte	0x2
 1198 07f5 0607     		.2byte	0x706
 1199 07f7 75040000 		.4byte	0x475
 1200 07fb 1A       		.uleb128 0x1a
 1201 07fc 33080000 		.4byte	.LASF215
 1202 0800 02       		.byte	0x2
 1203 0801 0607     		.2byte	0x706
 1204 0803 A9000000 		.4byte	0xa9
 1205 0807 00       		.byte	0
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 59


 1206 0808 1B       		.uleb128 0x1b
 1207 0809 30030000 		.4byte	.LASF217
 1208 080d 01       		.byte	0x1
 1209 080e E7       		.byte	0xe7
 1210 080f 67070000 		.4byte	0x767
 1211 0813 00000000 		.4byte	.LFB127
 1212 0817 30000000 		.4byte	.LFE127-.LFB127
 1213 081b 01       		.uleb128 0x1
 1214 081c 9C       		.byte	0x9c
 1215 081d 4D080000 		.4byte	0x84d
 1216 0821 1C       		.uleb128 0x1c
 1217 0822 F5030000 		.4byte	.LASF211
 1218 0826 01       		.byte	0x1
 1219 0827 E7       		.byte	0xe7
 1220 0828 75040000 		.4byte	0x475
 1221 082c 00000000 		.4byte	.LLST0
 1222 0830 1D       		.uleb128 0x1d
 1223 0831 EB070000 		.4byte	.LASF216
 1224 0835 01       		.byte	0x1
 1225 0836 E7       		.byte	0xe7
 1226 0837 67070000 		.4byte	0x767
 1227 083b 01       		.uleb128 0x1
 1228 083c 51       		.byte	0x51
 1229 083d 1E       		.uleb128 0x1e
 1230 083e 00000000 		.4byte	.LASF220
 1231 0842 01       		.byte	0x1
 1232 0843 E9       		.byte	0xe9
 1233 0844 67070000 		.4byte	0x767
 1234 0848 3A000000 		.4byte	.LLST1
 1235 084c 00       		.byte	0
 1236 084d 1B       		.uleb128 0x1b
 1237 084e A2020000 		.4byte	.LASF218
 1238 0852 01       		.byte	0x1
 1239 0853 2B       		.byte	0x2b
 1240 0854 AB070000 		.4byte	0x7ab
 1241 0858 00000000 		.4byte	.LFB126
 1242 085c 5C000000 		.4byte	.LFE126-.LFB126
 1243 0860 01       		.uleb128 0x1
 1244 0861 9C       		.byte	0x9c
 1245 0862 C3080000 		.4byte	0x8c3
 1246 0866 1C       		.uleb128 0x1c
 1247 0867 CB0E0000 		.4byte	.LASF219
 1248 086b 01       		.byte	0x1
 1249 086c 2B       		.byte	0x2b
 1250 086d C3080000 		.4byte	0x8c3
 1251 0871 58000000 		.4byte	.LLST2
 1252 0875 1C       		.uleb128 0x1c
 1253 0876 EB070000 		.4byte	.LASF216
 1254 087a 01       		.byte	0x1
 1255 087b 2B       		.byte	0x2b
 1256 087c 67070000 		.4byte	0x767
 1257 0880 A8000000 		.4byte	.LLST3
 1258 0884 1E       		.uleb128 0x1e
 1259 0885 14110000 		.4byte	.LASF221
 1260 0889 01       		.byte	0x1
 1261 088a 2D       		.byte	0x2d
 1262 088b AB070000 		.4byte	0x7ab
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 60


 1263 088f D4000000 		.4byte	.LLST4
 1264 0893 1F       		.uleb128 0x1f
 1265 0894 E2070000 		.4byte	0x7e2
 1266 0898 0C000000 		.4byte	.LBB4
 1267 089c 22000000 		.4byte	.LBE4-.LBB4
 1268 08a0 01       		.byte	0x1
 1269 08a1 3E       		.byte	0x3e
 1270 08a2 B9080000 		.4byte	0x8b9
 1271 08a6 20       		.uleb128 0x20
 1272 08a7 FB070000 		.4byte	0x7fb
 1273 08ab 0A010000 		.4byte	.LLST5
 1274 08af 20       		.uleb128 0x20
 1275 08b0 EF070000 		.4byte	0x7ef
 1276 08b4 4C010000 		.4byte	.LLST6
 1277 08b8 00       		.byte	0
 1278 08b9 21       		.uleb128 0x21
 1279 08ba 40000000 		.4byte	.LVL16
 1280 08be 08080000 		.4byte	0x808
 1281 08c2 00       		.byte	0
 1282 08c3 14       		.uleb128 0x14
 1283 08c4 04       		.byte	0x4
 1284 08c5 C9080000 		.4byte	0x8c9
 1285 08c9 13       		.uleb128 0x13
 1286 08ca D7070000 		.4byte	0x7d7
 1287 08ce 22       		.uleb128 0x22
 1288 08cf 9C070000 		.4byte	.LASF222
 1289 08d3 01       		.byte	0x1
 1290 08d4 0D01     		.2byte	0x10d
 1291 08d6 67070000 		.4byte	0x767
 1292 08da 00000000 		.4byte	.LFB128
 1293 08de 28000000 		.4byte	.LFE128-.LFB128
 1294 08e2 01       		.uleb128 0x1
 1295 08e3 9C       		.byte	0x9c
 1296 08e4 09090000 		.4byte	0x909
 1297 08e8 23       		.uleb128 0x23
 1298 08e9 F5030000 		.4byte	.LASF211
 1299 08ed 01       		.byte	0x1
 1300 08ee 0D01     		.2byte	0x10d
 1301 08f0 75040000 		.4byte	0x475
 1302 08f4 A4010000 		.4byte	.LLST7
 1303 08f8 24       		.uleb128 0x24
 1304 08f9 EA050000 		.4byte	.LASF223
 1305 08fd 01       		.byte	0x1
 1306 08fe 0F01     		.2byte	0x10f
 1307 0900 67070000 		.4byte	0x767
 1308 0904 DE010000 		.4byte	.LLST8
 1309 0908 00       		.byte	0
 1310 0909 25       		.uleb128 0x25
 1311 090a D10C0000 		.4byte	.LASF224
 1312 090e 02       		.byte	0x2
 1313 090f EA07     		.2byte	0x7ea
 1314 0911 15090000 		.4byte	0x915
 1315 0915 0E       		.uleb128 0xe
 1316 0916 9E000000 		.4byte	0x9e
 1317 091a 0C       		.uleb128 0xc
 1318 091b 25090000 		.4byte	0x925
 1319 091f 25090000 		.4byte	0x925
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 61


 1320 0923 26       		.uleb128 0x26
 1321 0924 00       		.byte	0
 1322 0925 13       		.uleb128 0x13
 1323 0926 67070000 		.4byte	0x767
 1324 092a 27       		.uleb128 0x27
 1325 092b 0A110000 		.4byte	.LASF225
 1326 092f 07       		.byte	0x7
 1327 0930 A9       		.byte	0xa9
 1328 0931 35090000 		.4byte	0x935
 1329 0935 13       		.uleb128 0x13
 1330 0936 1A090000 		.4byte	0x91a
 1331 093a 0C       		.uleb128 0xc
 1332 093b 67070000 		.4byte	0x767
 1333 093f 45090000 		.4byte	0x945
 1334 0943 26       		.uleb128 0x26
 1335 0944 00       		.byte	0
 1336 0945 27       		.uleb128 0x27
 1337 0946 010A0000 		.4byte	.LASF226
 1338 094a 07       		.byte	0x7
 1339 094b AA       		.byte	0xaa
 1340 094c 3A090000 		.4byte	0x93a
 1341 0950 00       		.byte	0
 1342              		.section	.debug_abbrev,"",%progbits
 1343              	.Ldebug_abbrev0:
 1344 0000 01       		.uleb128 0x1
 1345 0001 11       		.uleb128 0x11
 1346 0002 01       		.byte	0x1
 1347 0003 25       		.uleb128 0x25
 1348 0004 0E       		.uleb128 0xe
 1349 0005 13       		.uleb128 0x13
 1350 0006 0B       		.uleb128 0xb
 1351 0007 03       		.uleb128 0x3
 1352 0008 0E       		.uleb128 0xe
 1353 0009 1B       		.uleb128 0x1b
 1354 000a 0E       		.uleb128 0xe
 1355 000b 55       		.uleb128 0x55
 1356 000c 17       		.uleb128 0x17
 1357 000d 11       		.uleb128 0x11
 1358 000e 01       		.uleb128 0x1
 1359 000f 10       		.uleb128 0x10
 1360 0010 17       		.uleb128 0x17
 1361 0011 00       		.byte	0
 1362 0012 00       		.byte	0
 1363 0013 02       		.uleb128 0x2
 1364 0014 24       		.uleb128 0x24
 1365 0015 00       		.byte	0
 1366 0016 0B       		.uleb128 0xb
 1367 0017 0B       		.uleb128 0xb
 1368 0018 3E       		.uleb128 0x3e
 1369 0019 0B       		.uleb128 0xb
 1370 001a 03       		.uleb128 0x3
 1371 001b 08       		.uleb128 0x8
 1372 001c 00       		.byte	0
 1373 001d 00       		.byte	0
 1374 001e 03       		.uleb128 0x3
 1375 001f 24       		.uleb128 0x24
 1376 0020 00       		.byte	0
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 62


 1377 0021 0B       		.uleb128 0xb
 1378 0022 0B       		.uleb128 0xb
 1379 0023 3E       		.uleb128 0x3e
 1380 0024 0B       		.uleb128 0xb
 1381 0025 03       		.uleb128 0x3
 1382 0026 0E       		.uleb128 0xe
 1383 0027 00       		.byte	0
 1384 0028 00       		.byte	0
 1385 0029 04       		.uleb128 0x4
 1386 002a 16       		.uleb128 0x16
 1387 002b 00       		.byte	0
 1388 002c 03       		.uleb128 0x3
 1389 002d 0E       		.uleb128 0xe
 1390 002e 3A       		.uleb128 0x3a
 1391 002f 0B       		.uleb128 0xb
 1392 0030 3B       		.uleb128 0x3b
 1393 0031 0B       		.uleb128 0xb
 1394 0032 49       		.uleb128 0x49
 1395 0033 13       		.uleb128 0x13
 1396 0034 00       		.byte	0
 1397 0035 00       		.byte	0
 1398 0036 05       		.uleb128 0x5
 1399 0037 04       		.uleb128 0x4
 1400 0038 01       		.byte	0x1
 1401 0039 0B       		.uleb128 0xb
 1402 003a 0B       		.uleb128 0xb
 1403 003b 49       		.uleb128 0x49
 1404 003c 13       		.uleb128 0x13
 1405 003d 3A       		.uleb128 0x3a
 1406 003e 0B       		.uleb128 0xb
 1407 003f 3B       		.uleb128 0x3b
 1408 0040 0B       		.uleb128 0xb
 1409 0041 01       		.uleb128 0x1
 1410 0042 13       		.uleb128 0x13
 1411 0043 00       		.byte	0
 1412 0044 00       		.byte	0
 1413 0045 06       		.uleb128 0x6
 1414 0046 28       		.uleb128 0x28
 1415 0047 00       		.byte	0
 1416 0048 03       		.uleb128 0x3
 1417 0049 0E       		.uleb128 0xe
 1418 004a 1C       		.uleb128 0x1c
 1419 004b 0D       		.uleb128 0xd
 1420 004c 00       		.byte	0
 1421 004d 00       		.byte	0
 1422 004e 07       		.uleb128 0x7
 1423 004f 28       		.uleb128 0x28
 1424 0050 00       		.byte	0
 1425 0051 03       		.uleb128 0x3
 1426 0052 0E       		.uleb128 0xe
 1427 0053 1C       		.uleb128 0x1c
 1428 0054 0B       		.uleb128 0xb
 1429 0055 00       		.byte	0
 1430 0056 00       		.byte	0
 1431 0057 08       		.uleb128 0x8
 1432 0058 13       		.uleb128 0x13
 1433 0059 01       		.byte	0x1
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 63


 1434 005a 0B       		.uleb128 0xb
 1435 005b 05       		.uleb128 0x5
 1436 005c 3A       		.uleb128 0x3a
 1437 005d 0B       		.uleb128 0xb
 1438 005e 3B       		.uleb128 0x3b
 1439 005f 05       		.uleb128 0x5
 1440 0060 01       		.uleb128 0x1
 1441 0061 13       		.uleb128 0x13
 1442 0062 00       		.byte	0
 1443 0063 00       		.byte	0
 1444 0064 09       		.uleb128 0x9
 1445 0065 0D       		.uleb128 0xd
 1446 0066 00       		.byte	0
 1447 0067 03       		.uleb128 0x3
 1448 0068 0E       		.uleb128 0xe
 1449 0069 3A       		.uleb128 0x3a
 1450 006a 0B       		.uleb128 0xb
 1451 006b 3B       		.uleb128 0x3b
 1452 006c 05       		.uleb128 0x5
 1453 006d 49       		.uleb128 0x49
 1454 006e 13       		.uleb128 0x13
 1455 006f 38       		.uleb128 0x38
 1456 0070 0B       		.uleb128 0xb
 1457 0071 00       		.byte	0
 1458 0072 00       		.byte	0
 1459 0073 0A       		.uleb128 0xa
 1460 0074 0D       		.uleb128 0xd
 1461 0075 00       		.byte	0
 1462 0076 03       		.uleb128 0x3
 1463 0077 0E       		.uleb128 0xe
 1464 0078 3A       		.uleb128 0x3a
 1465 0079 0B       		.uleb128 0xb
 1466 007a 3B       		.uleb128 0x3b
 1467 007b 05       		.uleb128 0x5
 1468 007c 49       		.uleb128 0x49
 1469 007d 13       		.uleb128 0x13
 1470 007e 38       		.uleb128 0x38
 1471 007f 05       		.uleb128 0x5
 1472 0080 00       		.byte	0
 1473 0081 00       		.byte	0
 1474 0082 0B       		.uleb128 0xb
 1475 0083 0D       		.uleb128 0xd
 1476 0084 00       		.byte	0
 1477 0085 03       		.uleb128 0x3
 1478 0086 08       		.uleb128 0x8
 1479 0087 3A       		.uleb128 0x3a
 1480 0088 0B       		.uleb128 0xb
 1481 0089 3B       		.uleb128 0x3b
 1482 008a 05       		.uleb128 0x5
 1483 008b 49       		.uleb128 0x49
 1484 008c 13       		.uleb128 0x13
 1485 008d 38       		.uleb128 0x38
 1486 008e 05       		.uleb128 0x5
 1487 008f 00       		.byte	0
 1488 0090 00       		.byte	0
 1489 0091 0C       		.uleb128 0xc
 1490 0092 01       		.uleb128 0x1
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 64


 1491 0093 01       		.byte	0x1
 1492 0094 49       		.uleb128 0x49
 1493 0095 13       		.uleb128 0x13
 1494 0096 01       		.uleb128 0x1
 1495 0097 13       		.uleb128 0x13
 1496 0098 00       		.byte	0
 1497 0099 00       		.byte	0
 1498 009a 0D       		.uleb128 0xd
 1499 009b 21       		.uleb128 0x21
 1500 009c 00       		.byte	0
 1501 009d 49       		.uleb128 0x49
 1502 009e 13       		.uleb128 0x13
 1503 009f 2F       		.uleb128 0x2f
 1504 00a0 0B       		.uleb128 0xb
 1505 00a1 00       		.byte	0
 1506 00a2 00       		.byte	0
 1507 00a3 0E       		.uleb128 0xe
 1508 00a4 35       		.uleb128 0x35
 1509 00a5 00       		.byte	0
 1510 00a6 49       		.uleb128 0x49
 1511 00a7 13       		.uleb128 0x13
 1512 00a8 00       		.byte	0
 1513 00a9 00       		.byte	0
 1514 00aa 0F       		.uleb128 0xf
 1515 00ab 21       		.uleb128 0x21
 1516 00ac 00       		.byte	0
 1517 00ad 49       		.uleb128 0x49
 1518 00ae 13       		.uleb128 0x13
 1519 00af 2F       		.uleb128 0x2f
 1520 00b0 05       		.uleb128 0x5
 1521 00b1 00       		.byte	0
 1522 00b2 00       		.byte	0
 1523 00b3 10       		.uleb128 0x10
 1524 00b4 16       		.uleb128 0x16
 1525 00b5 00       		.byte	0
 1526 00b6 03       		.uleb128 0x3
 1527 00b7 0E       		.uleb128 0xe
 1528 00b8 3A       		.uleb128 0x3a
 1529 00b9 0B       		.uleb128 0xb
 1530 00ba 3B       		.uleb128 0x3b
 1531 00bb 05       		.uleb128 0x5
 1532 00bc 49       		.uleb128 0x49
 1533 00bd 13       		.uleb128 0x13
 1534 00be 00       		.byte	0
 1535 00bf 00       		.byte	0
 1536 00c0 11       		.uleb128 0x11
 1537 00c1 13       		.uleb128 0x13
 1538 00c2 01       		.byte	0x1
 1539 00c3 0B       		.uleb128 0xb
 1540 00c4 0B       		.uleb128 0xb
 1541 00c5 3A       		.uleb128 0x3a
 1542 00c6 0B       		.uleb128 0xb
 1543 00c7 3B       		.uleb128 0x3b
 1544 00c8 05       		.uleb128 0x5
 1545 00c9 01       		.uleb128 0x1
 1546 00ca 13       		.uleb128 0x13
 1547 00cb 00       		.byte	0
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 65


 1548 00cc 00       		.byte	0
 1549 00cd 12       		.uleb128 0x12
 1550 00ce 0D       		.uleb128 0xd
 1551 00cf 00       		.byte	0
 1552 00d0 03       		.uleb128 0x3
 1553 00d1 08       		.uleb128 0x8
 1554 00d2 3A       		.uleb128 0x3a
 1555 00d3 0B       		.uleb128 0xb
 1556 00d4 3B       		.uleb128 0x3b
 1557 00d5 05       		.uleb128 0x5
 1558 00d6 49       		.uleb128 0x49
 1559 00d7 13       		.uleb128 0x13
 1560 00d8 38       		.uleb128 0x38
 1561 00d9 0B       		.uleb128 0xb
 1562 00da 00       		.byte	0
 1563 00db 00       		.byte	0
 1564 00dc 13       		.uleb128 0x13
 1565 00dd 26       		.uleb128 0x26
 1566 00de 00       		.byte	0
 1567 00df 49       		.uleb128 0x49
 1568 00e0 13       		.uleb128 0x13
 1569 00e1 00       		.byte	0
 1570 00e2 00       		.byte	0
 1571 00e3 14       		.uleb128 0x14
 1572 00e4 0F       		.uleb128 0xf
 1573 00e5 00       		.byte	0
 1574 00e6 0B       		.uleb128 0xb
 1575 00e7 0B       		.uleb128 0xb
 1576 00e8 49       		.uleb128 0x49
 1577 00e9 13       		.uleb128 0x13
 1578 00ea 00       		.byte	0
 1579 00eb 00       		.byte	0
 1580 00ec 15       		.uleb128 0x15
 1581 00ed 15       		.uleb128 0x15
 1582 00ee 00       		.byte	0
 1583 00ef 27       		.uleb128 0x27
 1584 00f0 19       		.uleb128 0x19
 1585 00f1 00       		.byte	0
 1586 00f2 00       		.byte	0
 1587 00f3 16       		.uleb128 0x16
 1588 00f4 28       		.uleb128 0x28
 1589 00f5 00       		.byte	0
 1590 00f6 03       		.uleb128 0x3
 1591 00f7 0E       		.uleb128 0xe
 1592 00f8 1C       		.uleb128 0x1c
 1593 00f9 06       		.uleb128 0x6
 1594 00fa 00       		.byte	0
 1595 00fb 00       		.byte	0
 1596 00fc 17       		.uleb128 0x17
 1597 00fd 13       		.uleb128 0x13
 1598 00fe 01       		.byte	0x1
 1599 00ff 0B       		.uleb128 0xb
 1600 0100 0B       		.uleb128 0xb
 1601 0101 3A       		.uleb128 0x3a
 1602 0102 0B       		.uleb128 0xb
 1603 0103 3B       		.uleb128 0x3b
 1604 0104 0B       		.uleb128 0xb
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 66


 1605 0105 01       		.uleb128 0x1
 1606 0106 13       		.uleb128 0x13
 1607 0107 00       		.byte	0
 1608 0108 00       		.byte	0
 1609 0109 18       		.uleb128 0x18
 1610 010a 0D       		.uleb128 0xd
 1611 010b 00       		.byte	0
 1612 010c 03       		.uleb128 0x3
 1613 010d 0E       		.uleb128 0xe
 1614 010e 3A       		.uleb128 0x3a
 1615 010f 0B       		.uleb128 0xb
 1616 0110 3B       		.uleb128 0x3b
 1617 0111 0B       		.uleb128 0xb
 1618 0112 49       		.uleb128 0x49
 1619 0113 13       		.uleb128 0x13
 1620 0114 38       		.uleb128 0x38
 1621 0115 0B       		.uleb128 0xb
 1622 0116 00       		.byte	0
 1623 0117 00       		.byte	0
 1624 0118 19       		.uleb128 0x19
 1625 0119 2E       		.uleb128 0x2e
 1626 011a 01       		.byte	0x1
 1627 011b 03       		.uleb128 0x3
 1628 011c 0E       		.uleb128 0xe
 1629 011d 3A       		.uleb128 0x3a
 1630 011e 0B       		.uleb128 0xb
 1631 011f 3B       		.uleb128 0x3b
 1632 0120 05       		.uleb128 0x5
 1633 0121 27       		.uleb128 0x27
 1634 0122 19       		.uleb128 0x19
 1635 0123 20       		.uleb128 0x20
 1636 0124 0B       		.uleb128 0xb
 1637 0125 01       		.uleb128 0x1
 1638 0126 13       		.uleb128 0x13
 1639 0127 00       		.byte	0
 1640 0128 00       		.byte	0
 1641 0129 1A       		.uleb128 0x1a
 1642 012a 05       		.uleb128 0x5
 1643 012b 00       		.byte	0
 1644 012c 03       		.uleb128 0x3
 1645 012d 0E       		.uleb128 0xe
 1646 012e 3A       		.uleb128 0x3a
 1647 012f 0B       		.uleb128 0xb
 1648 0130 3B       		.uleb128 0x3b
 1649 0131 05       		.uleb128 0x5
 1650 0132 49       		.uleb128 0x49
 1651 0133 13       		.uleb128 0x13
 1652 0134 00       		.byte	0
 1653 0135 00       		.byte	0
 1654 0136 1B       		.uleb128 0x1b
 1655 0137 2E       		.uleb128 0x2e
 1656 0138 01       		.byte	0x1
 1657 0139 3F       		.uleb128 0x3f
 1658 013a 19       		.uleb128 0x19
 1659 013b 03       		.uleb128 0x3
 1660 013c 0E       		.uleb128 0xe
 1661 013d 3A       		.uleb128 0x3a
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 67


 1662 013e 0B       		.uleb128 0xb
 1663 013f 3B       		.uleb128 0x3b
 1664 0140 0B       		.uleb128 0xb
 1665 0141 27       		.uleb128 0x27
 1666 0142 19       		.uleb128 0x19
 1667 0143 49       		.uleb128 0x49
 1668 0144 13       		.uleb128 0x13
 1669 0145 11       		.uleb128 0x11
 1670 0146 01       		.uleb128 0x1
 1671 0147 12       		.uleb128 0x12
 1672 0148 06       		.uleb128 0x6
 1673 0149 40       		.uleb128 0x40
 1674 014a 18       		.uleb128 0x18
 1675 014b 9742     		.uleb128 0x2117
 1676 014d 19       		.uleb128 0x19
 1677 014e 01       		.uleb128 0x1
 1678 014f 13       		.uleb128 0x13
 1679 0150 00       		.byte	0
 1680 0151 00       		.byte	0
 1681 0152 1C       		.uleb128 0x1c
 1682 0153 05       		.uleb128 0x5
 1683 0154 00       		.byte	0
 1684 0155 03       		.uleb128 0x3
 1685 0156 0E       		.uleb128 0xe
 1686 0157 3A       		.uleb128 0x3a
 1687 0158 0B       		.uleb128 0xb
 1688 0159 3B       		.uleb128 0x3b
 1689 015a 0B       		.uleb128 0xb
 1690 015b 49       		.uleb128 0x49
 1691 015c 13       		.uleb128 0x13
 1692 015d 02       		.uleb128 0x2
 1693 015e 17       		.uleb128 0x17
 1694 015f 00       		.byte	0
 1695 0160 00       		.byte	0
 1696 0161 1D       		.uleb128 0x1d
 1697 0162 05       		.uleb128 0x5
 1698 0163 00       		.byte	0
 1699 0164 03       		.uleb128 0x3
 1700 0165 0E       		.uleb128 0xe
 1701 0166 3A       		.uleb128 0x3a
 1702 0167 0B       		.uleb128 0xb
 1703 0168 3B       		.uleb128 0x3b
 1704 0169 0B       		.uleb128 0xb
 1705 016a 49       		.uleb128 0x49
 1706 016b 13       		.uleb128 0x13
 1707 016c 02       		.uleb128 0x2
 1708 016d 18       		.uleb128 0x18
 1709 016e 00       		.byte	0
 1710 016f 00       		.byte	0
 1711 0170 1E       		.uleb128 0x1e
 1712 0171 34       		.uleb128 0x34
 1713 0172 00       		.byte	0
 1714 0173 03       		.uleb128 0x3
 1715 0174 0E       		.uleb128 0xe
 1716 0175 3A       		.uleb128 0x3a
 1717 0176 0B       		.uleb128 0xb
 1718 0177 3B       		.uleb128 0x3b
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 68


 1719 0178 0B       		.uleb128 0xb
 1720 0179 49       		.uleb128 0x49
 1721 017a 13       		.uleb128 0x13
 1722 017b 02       		.uleb128 0x2
 1723 017c 17       		.uleb128 0x17
 1724 017d 00       		.byte	0
 1725 017e 00       		.byte	0
 1726 017f 1F       		.uleb128 0x1f
 1727 0180 1D       		.uleb128 0x1d
 1728 0181 01       		.byte	0x1
 1729 0182 31       		.uleb128 0x31
 1730 0183 13       		.uleb128 0x13
 1731 0184 11       		.uleb128 0x11
 1732 0185 01       		.uleb128 0x1
 1733 0186 12       		.uleb128 0x12
 1734 0187 06       		.uleb128 0x6
 1735 0188 58       		.uleb128 0x58
 1736 0189 0B       		.uleb128 0xb
 1737 018a 59       		.uleb128 0x59
 1738 018b 0B       		.uleb128 0xb
 1739 018c 01       		.uleb128 0x1
 1740 018d 13       		.uleb128 0x13
 1741 018e 00       		.byte	0
 1742 018f 00       		.byte	0
 1743 0190 20       		.uleb128 0x20
 1744 0191 05       		.uleb128 0x5
 1745 0192 00       		.byte	0
 1746 0193 31       		.uleb128 0x31
 1747 0194 13       		.uleb128 0x13
 1748 0195 02       		.uleb128 0x2
 1749 0196 17       		.uleb128 0x17
 1750 0197 00       		.byte	0
 1751 0198 00       		.byte	0
 1752 0199 21       		.uleb128 0x21
 1753 019a 898201   		.uleb128 0x4109
 1754 019d 00       		.byte	0
 1755 019e 11       		.uleb128 0x11
 1756 019f 01       		.uleb128 0x1
 1757 01a0 31       		.uleb128 0x31
 1758 01a1 13       		.uleb128 0x13
 1759 01a2 00       		.byte	0
 1760 01a3 00       		.byte	0
 1761 01a4 22       		.uleb128 0x22
 1762 01a5 2E       		.uleb128 0x2e
 1763 01a6 01       		.byte	0x1
 1764 01a7 3F       		.uleb128 0x3f
 1765 01a8 19       		.uleb128 0x19
 1766 01a9 03       		.uleb128 0x3
 1767 01aa 0E       		.uleb128 0xe
 1768 01ab 3A       		.uleb128 0x3a
 1769 01ac 0B       		.uleb128 0xb
 1770 01ad 3B       		.uleb128 0x3b
 1771 01ae 05       		.uleb128 0x5
 1772 01af 27       		.uleb128 0x27
 1773 01b0 19       		.uleb128 0x19
 1774 01b1 49       		.uleb128 0x49
 1775 01b2 13       		.uleb128 0x13
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 69


 1776 01b3 11       		.uleb128 0x11
 1777 01b4 01       		.uleb128 0x1
 1778 01b5 12       		.uleb128 0x12
 1779 01b6 06       		.uleb128 0x6
 1780 01b7 40       		.uleb128 0x40
 1781 01b8 18       		.uleb128 0x18
 1782 01b9 9742     		.uleb128 0x2117
 1783 01bb 19       		.uleb128 0x19
 1784 01bc 01       		.uleb128 0x1
 1785 01bd 13       		.uleb128 0x13
 1786 01be 00       		.byte	0
 1787 01bf 00       		.byte	0
 1788 01c0 23       		.uleb128 0x23
 1789 01c1 05       		.uleb128 0x5
 1790 01c2 00       		.byte	0
 1791 01c3 03       		.uleb128 0x3
 1792 01c4 0E       		.uleb128 0xe
 1793 01c5 3A       		.uleb128 0x3a
 1794 01c6 0B       		.uleb128 0xb
 1795 01c7 3B       		.uleb128 0x3b
 1796 01c8 05       		.uleb128 0x5
 1797 01c9 49       		.uleb128 0x49
 1798 01ca 13       		.uleb128 0x13
 1799 01cb 02       		.uleb128 0x2
 1800 01cc 17       		.uleb128 0x17
 1801 01cd 00       		.byte	0
 1802 01ce 00       		.byte	0
 1803 01cf 24       		.uleb128 0x24
 1804 01d0 34       		.uleb128 0x34
 1805 01d1 00       		.byte	0
 1806 01d2 03       		.uleb128 0x3
 1807 01d3 0E       		.uleb128 0xe
 1808 01d4 3A       		.uleb128 0x3a
 1809 01d5 0B       		.uleb128 0xb
 1810 01d6 3B       		.uleb128 0x3b
 1811 01d7 05       		.uleb128 0x5
 1812 01d8 49       		.uleb128 0x49
 1813 01d9 13       		.uleb128 0x13
 1814 01da 02       		.uleb128 0x2
 1815 01db 17       		.uleb128 0x17
 1816 01dc 00       		.byte	0
 1817 01dd 00       		.byte	0
 1818 01de 25       		.uleb128 0x25
 1819 01df 34       		.uleb128 0x34
 1820 01e0 00       		.byte	0
 1821 01e1 03       		.uleb128 0x3
 1822 01e2 0E       		.uleb128 0xe
 1823 01e3 3A       		.uleb128 0x3a
 1824 01e4 0B       		.uleb128 0xb
 1825 01e5 3B       		.uleb128 0x3b
 1826 01e6 05       		.uleb128 0x5
 1827 01e7 49       		.uleb128 0x49
 1828 01e8 13       		.uleb128 0x13
 1829 01e9 3F       		.uleb128 0x3f
 1830 01ea 19       		.uleb128 0x19
 1831 01eb 3C       		.uleb128 0x3c
 1832 01ec 19       		.uleb128 0x19
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 70


 1833 01ed 00       		.byte	0
 1834 01ee 00       		.byte	0
 1835 01ef 26       		.uleb128 0x26
 1836 01f0 21       		.uleb128 0x21
 1837 01f1 00       		.byte	0
 1838 01f2 00       		.byte	0
 1839 01f3 00       		.byte	0
 1840 01f4 27       		.uleb128 0x27
 1841 01f5 34       		.uleb128 0x34
 1842 01f6 00       		.byte	0
 1843 01f7 03       		.uleb128 0x3
 1844 01f8 0E       		.uleb128 0xe
 1845 01f9 3A       		.uleb128 0x3a
 1846 01fa 0B       		.uleb128 0xb
 1847 01fb 3B       		.uleb128 0x3b
 1848 01fc 0B       		.uleb128 0xb
 1849 01fd 49       		.uleb128 0x49
 1850 01fe 13       		.uleb128 0x13
 1851 01ff 3F       		.uleb128 0x3f
 1852 0200 19       		.uleb128 0x19
 1853 0201 3C       		.uleb128 0x3c
 1854 0202 19       		.uleb128 0x19
 1855 0203 00       		.byte	0
 1856 0204 00       		.byte	0
 1857 0205 00       		.byte	0
 1858              		.section	.debug_loc,"",%progbits
 1859              	.Ldebug_loc0:
 1860              	.LLST0:
 1861 0000 00000000 		.4byte	.LVL0
 1862 0004 14000000 		.4byte	.LVL1
 1863 0008 0100     		.2byte	0x1
 1864 000a 50       		.byte	0x50
 1865 000b 14000000 		.4byte	.LVL1
 1866 000f 1A000000 		.4byte	.LVL2
 1867 0013 0400     		.2byte	0x4
 1868 0015 F3       		.byte	0xf3
 1869 0016 01       		.uleb128 0x1
 1870 0017 50       		.byte	0x50
 1871 0018 9F       		.byte	0x9f
 1872 0019 1A000000 		.4byte	.LVL2
 1873 001d 1C000000 		.4byte	.LVL3
 1874 0021 0100     		.2byte	0x1
 1875 0023 50       		.byte	0x50
 1876 0024 1C000000 		.4byte	.LVL3
 1877 0028 30000000 		.4byte	.LFE127
 1878 002c 0400     		.2byte	0x4
 1879 002e F3       		.byte	0xf3
 1880 002f 01       		.uleb128 0x1
 1881 0030 50       		.byte	0x50
 1882 0031 9F       		.byte	0x9f
 1883 0032 00000000 		.4byte	0
 1884 0036 00000000 		.4byte	0
 1885              	.LLST1:
 1886 003a 14000000 		.4byte	.LVL1
 1887 003e 1A000000 		.4byte	.LVL2
 1888 0042 0100     		.2byte	0x1
 1889 0044 50       		.byte	0x50
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 71


 1890 0045 22000000 		.4byte	.LVL4
 1891 0049 30000000 		.4byte	.LFE127
 1892 004d 0100     		.2byte	0x1
 1893 004f 50       		.byte	0x50
 1894 0050 00000000 		.4byte	0
 1895 0054 00000000 		.4byte	0
 1896              	.LLST2:
 1897 0058 00000000 		.4byte	.LVL5
 1898 005c 2C000000 		.4byte	.LVL14
 1899 0060 0100     		.2byte	0x1
 1900 0062 50       		.byte	0x50
 1901 0063 2C000000 		.4byte	.LVL14
 1902 0067 44000000 		.4byte	.LVL17
 1903 006b 0100     		.2byte	0x1
 1904 006d 54       		.byte	0x54
 1905 006e 44000000 		.4byte	.LVL17
 1906 0072 46000000 		.4byte	.LVL18
 1907 0076 0100     		.2byte	0x1
 1908 0078 50       		.byte	0x50
 1909 0079 46000000 		.4byte	.LVL18
 1910 007d 48000000 		.4byte	.LVL19
 1911 0081 0400     		.2byte	0x4
 1912 0083 F3       		.byte	0xf3
 1913 0084 01       		.uleb128 0x1
 1914 0085 50       		.byte	0x50
 1915 0086 9F       		.byte	0x9f
 1916 0087 48000000 		.4byte	.LVL19
 1917 008b 4C000000 		.4byte	.LVL21
 1918 008f 0100     		.2byte	0x1
 1919 0091 54       		.byte	0x54
 1920 0092 4C000000 		.4byte	.LVL21
 1921 0096 5C000000 		.4byte	.LFE126
 1922 009a 0400     		.2byte	0x4
 1923 009c F3       		.byte	0xf3
 1924 009d 01       		.uleb128 0x1
 1925 009e 50       		.byte	0x50
 1926 009f 9F       		.byte	0x9f
 1927 00a0 00000000 		.4byte	0
 1928 00a4 00000000 		.4byte	0
 1929              	.LLST3:
 1930 00a8 00000000 		.4byte	.LVL5
 1931 00ac 3F000000 		.4byte	.LVL16-1
 1932 00b0 0100     		.2byte	0x1
 1933 00b2 51       		.byte	0x51
 1934 00b3 3F000000 		.4byte	.LVL16-1
 1935 00b7 44000000 		.4byte	.LVL17
 1936 00bb 0400     		.2byte	0x4
 1937 00bd F3       		.byte	0xf3
 1938 00be 01       		.uleb128 0x1
 1939 00bf 51       		.byte	0x51
 1940 00c0 9F       		.byte	0x9f
 1941 00c1 44000000 		.4byte	.LVL17
 1942 00c5 5C000000 		.4byte	.LFE126
 1943 00c9 0100     		.2byte	0x1
 1944 00cb 51       		.byte	0x51
 1945 00cc 00000000 		.4byte	0
 1946 00d0 00000000 		.4byte	0
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 72


 1947              	.LLST4:
 1948 00d4 00000000 		.4byte	.LVL5
 1949 00d8 46000000 		.4byte	.LVL18
 1950 00dc 0200     		.2byte	0x2
 1951 00de 30       		.byte	0x30
 1952 00df 9F       		.byte	0x9f
 1953 00e0 46000000 		.4byte	.LVL18
 1954 00e4 48000000 		.4byte	.LVL19
 1955 00e8 0100     		.2byte	0x1
 1956 00ea 50       		.byte	0x50
 1957 00eb 48000000 		.4byte	.LVL19
 1958 00ef 4A000000 		.4byte	.LVL20
 1959 00f3 0200     		.2byte	0x2
 1960 00f5 30       		.byte	0x30
 1961 00f6 9F       		.byte	0x9f
 1962 00f7 4A000000 		.4byte	.LVL20
 1963 00fb 5C000000 		.4byte	.LFE126
 1964 00ff 0100     		.2byte	0x1
 1965 0101 50       		.byte	0x50
 1966 0102 00000000 		.4byte	0
 1967 0106 00000000 		.4byte	0
 1968              	.LLST5:
 1969 010a 0C000000 		.4byte	.LVL6
 1970 010e 12000000 		.4byte	.LVL7
 1971 0112 0100     		.2byte	0x1
 1972 0114 52       		.byte	0x52
 1973 0115 12000000 		.4byte	.LVL7
 1974 0119 20000000 		.4byte	.LVL10
 1975 011d 0200     		.2byte	0x2
 1976 011f 70       		.byte	0x70
 1977 0120 04       		.sleb128 4
 1978 0121 22000000 		.4byte	.LVL11
 1979 0125 28000000 		.4byte	.LVL13
 1980 0129 0100     		.2byte	0x1
 1981 012b 52       		.byte	0x52
 1982 012c 28000000 		.4byte	.LVL13
 1983 0130 2C000000 		.4byte	.LVL14
 1984 0134 0200     		.2byte	0x2
 1985 0136 70       		.byte	0x70
 1986 0137 04       		.sleb128 4
 1987 0138 2C000000 		.4byte	.LVL14
 1988 013c 2E000000 		.4byte	.LVL15
 1989 0140 0200     		.2byte	0x2
 1990 0142 74       		.byte	0x74
 1991 0143 04       		.sleb128 4
 1992 0144 00000000 		.4byte	0
 1993 0148 00000000 		.4byte	0
 1994              	.LLST6:
 1995 014c 0C000000 		.4byte	.LVL6
 1996 0150 18000000 		.4byte	.LVL8
 1997 0154 0100     		.2byte	0x1
 1998 0156 53       		.byte	0x53
 1999 0157 18000000 		.4byte	.LVL8
 2000 015b 1C000000 		.4byte	.LVL9
 2001 015f 0700     		.2byte	0x7
 2002 0161 73       		.byte	0x73
 2003 0162 80808080 		.sleb128 536870912
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 73


 2003      02
 2004 0167 9F       		.byte	0x9f
 2005 0168 1C000000 		.4byte	.LVL9
 2006 016c 22000000 		.4byte	.LVL11
 2007 0170 0700     		.2byte	0x7
 2008 0172 73       		.byte	0x73
 2009 0173 80BEFCFF 		.sleb128 536813312
 2009      01
 2010 0178 9F       		.byte	0x9f
 2011 0179 22000000 		.4byte	.LVL11
 2012 017d 26000000 		.4byte	.LVL12
 2013 0181 0100     		.2byte	0x1
 2014 0183 53       		.byte	0x53
 2015 0184 26000000 		.4byte	.LVL12
 2016 0188 2C000000 		.4byte	.LVL14
 2017 018c 0200     		.2byte	0x2
 2018 018e 70       		.byte	0x70
 2019 018f 00       		.sleb128 0
 2020 0190 2C000000 		.4byte	.LVL14
 2021 0194 2E000000 		.4byte	.LVL15
 2022 0198 0200     		.2byte	0x2
 2023 019a 74       		.byte	0x74
 2024 019b 00       		.sleb128 0
 2025 019c 00000000 		.4byte	0
 2026 01a0 00000000 		.4byte	0
 2027              	.LLST7:
 2028 01a4 00000000 		.4byte	.LVL22
 2029 01a8 0C000000 		.4byte	.LVL23
 2030 01ac 0100     		.2byte	0x1
 2031 01ae 50       		.byte	0x50
 2032 01af 0C000000 		.4byte	.LVL23
 2033 01b3 12000000 		.4byte	.LVL25
 2034 01b7 0400     		.2byte	0x4
 2035 01b9 F3       		.byte	0xf3
 2036 01ba 01       		.uleb128 0x1
 2037 01bb 50       		.byte	0x50
 2038 01bc 9F       		.byte	0x9f
 2039 01bd 12000000 		.4byte	.LVL25
 2040 01c1 14000000 		.4byte	.LVL26
 2041 01c5 0100     		.2byte	0x1
 2042 01c7 50       		.byte	0x50
 2043 01c8 14000000 		.4byte	.LVL26
 2044 01cc 28000000 		.4byte	.LFE128
 2045 01d0 0400     		.2byte	0x4
 2046 01d2 F3       		.byte	0xf3
 2047 01d3 01       		.uleb128 0x1
 2048 01d4 50       		.byte	0x50
 2049 01d5 9F       		.byte	0x9f
 2050 01d6 00000000 		.4byte	0
 2051 01da 00000000 		.4byte	0
 2052              	.LLST8:
 2053 01de 10000000 		.4byte	.LVL24
 2054 01e2 12000000 		.4byte	.LVL25
 2055 01e6 0100     		.2byte	0x1
 2056 01e8 50       		.byte	0x50
 2057 01e9 1A000000 		.4byte	.LVL27
 2058 01ed 28000000 		.4byte	.LFE128
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 74


 2059 01f1 0100     		.2byte	0x1
 2060 01f3 50       		.byte	0x50
 2061 01f4 00000000 		.4byte	0
 2062 01f8 00000000 		.4byte	0
 2063              		.section	.debug_aranges,"",%progbits
 2064 0000 2C000000 		.4byte	0x2c
 2065 0004 0200     		.2byte	0x2
 2066 0006 00000000 		.4byte	.Ldebug_info0
 2067 000a 04       		.byte	0x4
 2068 000b 00       		.byte	0
 2069 000c 0000     		.2byte	0
 2070 000e 0000     		.2byte	0
 2071 0010 00000000 		.4byte	.LFB127
 2072 0014 30000000 		.4byte	.LFE127-.LFB127
 2073 0018 00000000 		.4byte	.LFB126
 2074 001c 5C000000 		.4byte	.LFE126-.LFB126
 2075 0020 00000000 		.4byte	.LFB128
 2076 0024 28000000 		.4byte	.LFE128-.LFB128
 2077 0028 00000000 		.4byte	0
 2078 002c 00000000 		.4byte	0
 2079              		.section	.debug_ranges,"",%progbits
 2080              	.Ldebug_ranges0:
 2081 0000 00000000 		.4byte	.LFB127
 2082 0004 30000000 		.4byte	.LFE127
 2083 0008 00000000 		.4byte	.LFB126
 2084 000c 5C000000 		.4byte	.LFE126
 2085 0010 00000000 		.4byte	.LFB128
 2086 0014 28000000 		.4byte	.LFE128
 2087 0018 00000000 		.4byte	0
 2088 001c 00000000 		.4byte	0
 2089              		.section	.debug_line,"",%progbits
 2090              	.Ldebug_line0:
 2091 0000 8C020000 		.section	.debug_str,"MS",%progbits,1
 2091      02002D02 
 2091      00000201 
 2091      FB0E0D00 
 2091      01010101 
 2092              	.LASF220:
 2093 0000 70726576 		.ascii	"prevIsr\000"
 2093      49737200 
 2094              	.LASF28:
 2095 0008 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2095      5F696E74 
 2095      65727275 
 2095      7074735F 
 2095      6770696F 
 2096              	.LASF72:
 2097 0024 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 2097      355F696E 
 2097      74657272 
 2097      7570745F 
 2097      4952516E 
 2098              	.LASF208:
 2099 0039 43595F53 		.ascii	"CY_SYSINT_SUCCESS\000"
 2099      5953494E 
 2099      545F5355 
 2099      43434553 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 75


 2099      5300
 2100              	.LASF120:
 2101 004b 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 2101      6D5F305F 
 2101      696E7465 
 2101      72727570 
 2101      74735F34 
 2102              	.LASF48:
 2103 0065 73727373 		.ascii	"srss_interrupt_IRQn\000"
 2103      5F696E74 
 2103      65727275 
 2103      70745F49 
 2103      52516E00 
 2104              	.LASF44:
 2105 0079 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 2105      385F696E 
 2105      74657272 
 2105      7570745F 
 2105      4952516E 
 2106              	.LASF77:
 2107 008e 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 2107      735F696E 
 2107      74657272 
 2107      75707473 
 2107      5F647730 
 2108              	.LASF160:
 2109 00aa 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 2109      696E7465 
 2109      72727570 
 2109      74735F31 
 2109      325F4952 
 2110              	.LASF7:
 2111 00c1 5F5F7569 		.ascii	"__uint8_t\000"
 2111      6E74385F 
 2111      7400
 2112              	.LASF50:
 2113 00cb 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 2113      735F696E 
 2113      74657272 
 2113      7570745F 
 2113      4952516E 
 2114              	.LASF230:
 2115 00e0 5F5F4E56 		.ascii	"__NVIC_SetPriority\000"
 2115      49435F53 
 2115      65745072 
 2115      696F7269 
 2115      747900
 2116              	.LASF149:
 2117 00f3 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 2117      696E7465 
 2117      72727570 
 2117      74735F31 
 2117      5F495251 
 2118              	.LASF67:
 2119 0109 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 2119      305F696E 
 2119      74657272 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 76


 2119      7570745F 
 2119      4952516E 
 2120              	.LASF132:
 2121 011e 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 2121      6D5F315F 
 2121      696E7465 
 2121      72727570 
 2121      74735F38 
 2122              	.LASF55:
 2123 0138 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 2123      735F696E 
 2123      74657272 
 2123      75707473 
 2123      5F697063 
 2124              	.LASF62:
 2125 0154 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2125      735F696E 
 2125      74657272 
 2125      75707473 
 2125      5F697063 
 2126              	.LASF148:
 2127 0171 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 2127      696E7465 
 2127      72727570 
 2127      74735F30 
 2127      5F495251 
 2128              	.LASF12:
 2129 0187 6C6F6E67 		.ascii	"long long unsigned int\000"
 2129      206C6F6E 
 2129      6720756E 
 2129      7369676E 
 2129      65642069 
 2130              	.LASF171:
 2131 019e 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 2131      696E7465 
 2131      72727570 
 2131      745F6C6F 
 2131      5F495251 
 2132              	.LASF134:
 2133 01b4 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 2133      6D5F315F 
 2133      696E7465 
 2133      72727570 
 2133      74735F31 
 2134              	.LASF0:
 2135 01cf 756E7369 		.ascii	"unsigned int\000"
 2135      676E6564 
 2135      20696E74 
 2135      00
 2136              	.LASF26:
 2137 01dc 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 2137      5F696E74 
 2137      65727275 
 2137      7074735F 
 2137      6770696F 
 2138              	.LASF113:
 2139 01f8 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 77


 2139      735F696E 
 2139      74657272 
 2139      75707473 
 2139      5F636D30 
 2140              	.LASF35:
 2141 0218 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 2141      5F696E74 
 2141      65727275 
 2141      7074735F 
 2141      6770696F 
 2142              	.LASF172:
 2143 0234 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 2143      5F696E74 
 2143      65727275 
 2143      70745F64 
 2143      6163735F 
 2144              	.LASF154:
 2145 024d 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 2145      696E7465 
 2145      72727570 
 2145      74735F36 
 2145      5F495251 
 2146              	.LASF179:
 2147 0263 49535052 		.ascii	"ISPR\000"
 2147      00
 2148              	.LASF140:
 2149 0268 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 2149      6D5F315F 
 2149      696E7465 
 2149      72727570 
 2149      74735F31 
 2150              	.LASF201:
 2151 0283 49534152 		.ascii	"ISAR\000"
 2151      00
 2152              	.LASF1:
 2153 0288 6C6F6E67 		.ascii	"long long int\000"
 2153      206C6F6E 
 2153      6720696E 
 2153      7400
 2154              	.LASF3:
 2155 0296 7369676E 		.ascii	"signed char\000"
 2155      65642063 
 2155      68617200 
 2156              	.LASF218:
 2157 02a2 43795F53 		.ascii	"Cy_SysInt_Init\000"
 2157      7973496E 
 2157      745F496E 
 2157      697400
 2158              	.LASF121:
 2159 02b1 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 2159      6D5F305F 
 2159      696E7465 
 2159      72727570 
 2159      74735F35 
 2160              	.LASF101:
 2161 02cb 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 2161      735F696E 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 78


 2161      74657272 
 2161      75707473 
 2161      5F647731 
 2162              	.LASF78:
 2163 02e7 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2163      735F696E 
 2163      74657272 
 2163      75707473 
 2163      5F647730 
 2164              	.LASF161:
 2165 0303 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 2165      696E7465 
 2165      72727570 
 2165      74735F31 
 2165      335F4952 
 2166              	.LASF43:
 2167 031a 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 2167      6D705F69 
 2167      6E746572 
 2167      72757074 
 2167      5F495251 
 2168              	.LASF217:
 2169 0330 43795F53 		.ascii	"Cy_SysInt_SetVector\000"
 2169      7973496E 
 2169      745F5365 
 2169      74566563 
 2169      746F7200 
 2170              	.LASF124:
 2171 0344 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 2171      6D5F315F 
 2171      696E7465 
 2171      72727570 
 2171      74735F30 
 2172              	.LASF9:
 2173 035e 6C6F6E67 		.ascii	"long int\000"
 2173      20696E74 
 2173      00
 2174              	.LASF133:
 2175 0367 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 2175      6D5F315F 
 2175      696E7465 
 2175      72727570 
 2175      74735F39 
 2176              	.LASF209:
 2177 0381 43595F53 		.ascii	"CY_SYSINT_BAD_PARAM\000"
 2177      5953494E 
 2177      545F4241 
 2177      445F5041 
 2177      52414D00 
 2178              	.LASF99:
 2179 0395 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 2179      735F696E 
 2179      74657272 
 2179      75707473 
 2179      5F647731 
 2180              	.LASF63:
 2181 03b1 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 79


 2181      735F696E 
 2181      74657272 
 2181      75707473 
 2181      5F697063 
 2182              	.LASF100:
 2183 03ce 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2183      735F696E 
 2183      74657272 
 2183      75707473 
 2183      5F647731 
 2184              	.LASF16:
 2185 03ea 52657365 		.ascii	"Reset_IRQn\000"
 2185      745F4952 
 2185      516E00
 2186              	.LASF211:
 2187 03f5 696E7472 		.ascii	"intrSrc\000"
 2187      53726300 
 2188              	.LASF135:
 2189 03fd 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 2189      6D5F315F 
 2189      696E7465 
 2189      72727570 
 2189      74735F31 
 2190              	.LASF175:
 2191 0418 49534552 		.ascii	"ISER\000"
 2191      00
 2192              	.LASF80:
 2193 041d 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 2193      735F696E 
 2193      74657272 
 2193      75707473 
 2193      5F647730 
 2194              	.LASF41:
 2195 0439 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2195      5F696E74 
 2195      65727275 
 2195      70745F67 
 2195      70696F5F 
 2196              	.LASF45:
 2197 0452 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 2197      5F696E74 
 2197      65727275 
 2197      70745F6D 
 2197      63776474 
 2198              	.LASF207:
 2199 046e 646F7562 		.ascii	"double\000"
 2199      6C6500
 2200              	.LASF227:
 2201 0475 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2201      43313120 
 2201      352E342E 
 2201      31203230 
 2201      31363036 
 2202 04a8 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 2202      20726576 
 2202      6973696F 
 2202      6E203233 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 80


 2202      37373135 
 2203 04db 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 2203      70202D6D 
 2203      6670753D 
 2203      66707634 
 2203      2D73702D 
 2204 050e 65637469 		.ascii	"ections -ffat-lto-objects\000"
 2204      6F6E7320 
 2204      2D666661 
 2204      742D6C74 
 2204      6F2D6F62 
 2205              	.LASF165:
 2206 0528 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 2206      6F73735F 
 2206      696E7465 
 2206      72727570 
 2206      745F6932 
 2207              	.LASF198:
 2208 0543 42464152 		.ascii	"BFAR\000"
 2208      00
 2209              	.LASF82:
 2210 0548 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 2210      735F696E 
 2210      74657272 
 2210      75707473 
 2210      5F647730 
 2211              	.LASF115:
 2212 0564 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 2212      735F696E 
 2212      74657272 
 2212      75707473 
 2212      5F636D34 
 2213              	.LASF74:
 2214 0584 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 2214      375F696E 
 2214      74657272 
 2214      7570745F 
 2214      4952516E 
 2215              	.LASF122:
 2216 0599 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 2216      6D5F305F 
 2216      696E7465 
 2216      72727570 
 2216      74735F36 
 2217              	.LASF10:
 2218 05b3 5F5F7569 		.ascii	"__uint32_t\000"
 2218      6E743332 
 2218      5F7400
 2219              	.LASF20:
 2220 05be 42757346 		.ascii	"BusFault_IRQn\000"
 2220      61756C74 
 2220      5F495251 
 2220      6E00
 2221              	.LASF203:
 2222 05cc 5343425F 		.ascii	"SCB_Type\000"
 2222      54797065 
 2222      00
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 81


 2223              	.LASF68:
 2224 05d5 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 2224      315F696E 
 2224      74657272 
 2224      7570745F 
 2224      4952516E 
 2225              	.LASF223:
 2226 05ea 63757272 		.ascii	"currIsr\000"
 2226      49737200 
 2227              	.LASF24:
 2228 05f2 50656E64 		.ascii	"PendSV_IRQn\000"
 2228      53565F49 
 2228      52516E00 
 2229              	.LASF49:
 2230 05fe 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2230      5F696E74 
 2230      65727275 
 2230      70745F63 
 2230      7462735F 
 2231              	.LASF69:
 2232 0617 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 2232      325F696E 
 2232      74657272 
 2232      7570745F 
 2232      4952516E 
 2233              	.LASF90:
 2234 062c 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 2234      735F696E 
 2234      74657272 
 2234      75707473 
 2234      5F647730 
 2235              	.LASF31:
 2236 0649 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 2236      5F696E74 
 2236      65727275 
 2236      7074735F 
 2236      6770696F 
 2237              	.LASF57:
 2238 0665 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 2238      735F696E 
 2238      74657272 
 2238      75707473 
 2238      5F697063 
 2239              	.LASF150:
 2240 0681 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 2240      696E7465 
 2240      72727570 
 2240      74735F32 
 2240      5F495251 
 2241              	.LASF39:
 2242 0697 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2242      5F696E74 
 2242      65727275 
 2242      7074735F 
 2242      6770696F 
 2243              	.LASF136:
 2244 06b4 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 82


 2244      6D5F315F 
 2244      696E7465 
 2244      72727570 
 2244      74735F31 
 2245              	.LASF105:
 2246 06cf 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 2246      735F696E 
 2246      74657272 
 2246      75707473 
 2246      5F647731 
 2247              	.LASF11:
 2248 06ec 6C6F6E67 		.ascii	"long unsigned int\000"
 2248      20756E73 
 2248      69676E65 
 2248      6420696E 
 2248      7400
 2249              	.LASF181:
 2250 06fe 49435052 		.ascii	"ICPR\000"
 2250      00
 2251              	.LASF46:
 2252 0703 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2252      5F696E74 
 2252      65727275 
 2252      70745F6D 
 2252      63776474 
 2253              	.LASF117:
 2254 071f 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 2254      6D5F305F 
 2254      696E7465 
 2254      72727570 
 2254      74735F31 
 2255              	.LASF191:
 2256 0739 56544F52 		.ascii	"VTOR\000"
 2256      00
 2257              	.LASF170:
 2258 073e 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 2258      696E7465 
 2258      72727570 
 2258      745F6D65 
 2258      645F4952 
 2259              	.LASF88:
 2260 0755 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 2260      735F696E 
 2260      74657272 
 2260      75707473 
 2260      5F647730 
 2261              	.LASF108:
 2262 0772 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 2262      735F696E 
 2262      74657272 
 2262      75707473 
 2262      5F666175 
 2263              	.LASF22:
 2264 0790 53564361 		.ascii	"SVCall_IRQn\000"
 2264      6C6C5F49 
 2264      52516E00 
 2265              	.LASF222:
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 83


 2266 079c 43795F53 		.ascii	"Cy_SysInt_GetVector\000"
 2266      7973496E 
 2266      745F4765 
 2266      74566563 
 2266      746F7200 
 2267              	.LASF190:
 2268 07b0 49435352 		.ascii	"ICSR\000"
 2268      00
 2269              	.LASF129:
 2270 07b5 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 2270      6D5F315F 
 2270      696E7465 
 2270      72727570 
 2270      74735F35 
 2271              	.LASF52:
 2272 07cf 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2272      735F696E 
 2272      74657272 
 2272      75707473 
 2272      5F697063 
 2273              	.LASF216:
 2274 07eb 75736572 		.ascii	"userIsr\000"
 2274      49737200 
 2275              	.LASF192:
 2276 07f3 41495243 		.ascii	"AIRCR\000"
 2276      5200
 2277              	.LASF110:
 2278 07f9 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 2278      735F696E 
 2278      74657272 
 2278      7570745F 
 2278      63727970 
 2279              	.LASF111:
 2280 0815 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 2280      735F696E 
 2280      74657272 
 2280      7570745F 
 2280      666D5F49 
 2281              	.LASF197:
 2282 082d 4D4D4641 		.ascii	"MMFAR\000"
 2282      5200
 2283              	.LASF215:
 2284 0833 7072696F 		.ascii	"priority\000"
 2284      72697479 
 2284      00
 2285              	.LASF91:
 2286 083c 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 2286      735F696E 
 2286      74657272 
 2286      75707473 
 2286      5F647730 
 2287              	.LASF32:
 2288 0859 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 2288      5F696E74 
 2288      65727275 
 2288      7074735F 
 2288      6770696F 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 84


 2289              	.LASF200:
 2290 0875 4D4D4652 		.ascii	"MMFR\000"
 2290      00
 2291              	.LASF151:
 2292 087a 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 2292      696E7465 
 2292      72727570 
 2292      74735F33 
 2292      5F495251 
 2293              	.LASF40:
 2294 0890 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 2294      5F696E74 
 2294      65727275 
 2294      7074735F 
 2294      6770696F 
 2295              	.LASF86:
 2296 08ad 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 2296      735F696E 
 2296      74657272 
 2296      75707473 
 2296      5F647730 
 2297              	.LASF139:
 2298 08ca 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2298      6D5F315F 
 2298      696E7465 
 2298      72727570 
 2298      74735F31 
 2299              	.LASF162:
 2300 08e5 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2300      696E7465 
 2300      72727570 
 2300      74735F31 
 2300      345F4952 
 2301              	.LASF25:
 2302 08fc 53797354 		.ascii	"SysTick_IRQn\000"
 2302      69636B5F 
 2302      4952516E 
 2302      00
 2303              	.LASF96:
 2304 0909 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 2304      735F696E 
 2304      74657272 
 2304      75707473 
 2304      5F647731 
 2305              	.LASF106:
 2306 0925 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2306      735F696E 
 2306      74657272 
 2306      75707473 
 2306      5F647731 
 2307              	.LASF147:
 2308 0942 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 2308      6D5F315F 
 2308      696E7465 
 2308      72727570 
 2308      74735F32 
 2309              	.LASF214:
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 85


 2310 095d 4952516E 		.ascii	"IRQn\000"
 2310      00
 2311              	.LASF118:
 2312 0962 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2312      6D5F305F 
 2312      696E7465 
 2312      72727570 
 2312      74735F32 
 2313              	.LASF137:
 2314 097c 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 2314      6D5F315F 
 2314      696E7465 
 2314      72727570 
 2314      74735F31 
 2315              	.LASF109:
 2316 0997 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 2316      735F696E 
 2316      74657272 
 2316      75707473 
 2316      5F666175 
 2317              	.LASF187:
 2318 09b5 73697A65 		.ascii	"sizetype\000"
 2318      74797065 
 2318      00
 2319              	.LASF158:
 2320 09be 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2320      696E7465 
 2320      72727570 
 2320      74735F31 
 2320      305F4952 
 2321              	.LASF84:
 2322 09d5 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 2322      735F696E 
 2322      74657272 
 2322      75707473 
 2322      5F647730 
 2323              	.LASF213:
 2324 09f1 63795F73 		.ascii	"cy_stc_sysint_t\000"
 2324      74635F73 
 2324      7973696E 
 2324      745F7400 
 2325              	.LASF226:
 2326 0a01 5F5F7261 		.ascii	"__ramVectors\000"
 2326      6D566563 
 2326      746F7273 
 2326      00
 2327              	.LASF194:
 2328 0a0e 43465352 		.ascii	"CFSR\000"
 2328      00
 2329              	.LASF183:
 2330 0a13 49414252 		.ascii	"IABR\000"
 2330      00
 2331              	.LASF130:
 2332 0a18 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 2332      6D5F315F 
 2332      696E7465 
 2332      72727570 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 86


 2332      74735F36 
 2333              	.LASF53:
 2334 0a32 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 2334      735F696E 
 2334      74657272 
 2334      75707473 
 2334      5F697063 
 2335              	.LASF97:
 2336 0a4e 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 2336      735F696E 
 2336      74657272 
 2336      75707473 
 2336      5F647731 
 2337              	.LASF155:
 2338 0a6a 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 2338      696E7465 
 2338      72727570 
 2338      74735F37 
 2338      5F495251 
 2339              	.LASF56:
 2340 0a80 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 2340      735F696E 
 2340      74657272 
 2340      75707473 
 2340      5F697063 
 2341              	.LASF204:
 2342 0a9c 63795F69 		.ascii	"cy_israddress\000"
 2342      73726164 
 2342      64726573 
 2342      7300
 2343              	.LASF141:
 2344 0aaa 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 2344      6D5F315F 
 2344      696E7465 
 2344      72727570 
 2344      74735F31 
 2345              	.LASF71:
 2346 0ac5 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 2346      345F696E 
 2346      74657272 
 2346      7570745F 
 2346      4952516E 
 2347              	.LASF177:
 2348 0ada 49434552 		.ascii	"ICER\000"
 2348      00
 2349              	.LASF33:
 2350 0adf 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 2350      5F696E74 
 2350      65727275 
 2350      7074735F 
 2350      6770696F 
 2351              	.LASF89:
 2352 0afb 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2352      735F696E 
 2352      74657272 
 2352      75707473 
 2352      5F647730 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 87


 2353              	.LASF54:
 2354 0b18 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 2354      735F696E 
 2354      74657272 
 2354      75707473 
 2354      5F697063 
 2355              	.LASF107:
 2356 0b34 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 2356      735F696E 
 2356      74657272 
 2356      75707473 
 2356      5F647731 
 2357              	.LASF169:
 2358 0b51 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 2358      696E7465 
 2358      72727570 
 2358      745F6869 
 2358      5F495251 
 2359              	.LASF189:
 2360 0b67 43505549 		.ascii	"CPUID\000"
 2360      4400
 2361              	.LASF206:
 2362 0b6d 666C6F61 		.ascii	"float\000"
 2362      7400
 2363              	.LASF79:
 2364 0b73 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 2364      735F696E 
 2364      74657272 
 2364      75707473 
 2364      5F647730 
 2365              	.LASF37:
 2366 0b8f 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2366      5F696E74 
 2366      65727275 
 2366      7074735F 
 2366      6770696F 
 2367              	.LASF19:
 2368 0bac 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2368      72794D61 
 2368      6E616765 
 2368      6D656E74 
 2368      5F495251 
 2369              	.LASF119:
 2370 0bc2 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 2370      6D5F305F 
 2370      696E7465 
 2370      72727570 
 2370      74735F33 
 2371              	.LASF144:
 2372 0bdc 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 2372      6D5F315F 
 2372      696E7465 
 2372      72727570 
 2372      74735F32 
 2373              	.LASF180:
 2374 0bf7 52455345 		.ascii	"RESERVED2\000"
 2374      52564544 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 88


 2374      3200
 2375              	.LASF182:
 2376 0c01 52455345 		.ascii	"RESERVED3\000"
 2376      52564544 
 2376      3300
 2377              	.LASF125:
 2378 0c0b 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 2378      6D5F315F 
 2378      696E7465 
 2378      72727570 
 2378      74735F31 
 2379              	.LASF185:
 2380 0c25 52455345 		.ascii	"RESERVED5\000"
 2380      52564544 
 2380      3500
 2381              	.LASF92:
 2382 0c2f 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2382      735F696E 
 2382      74657272 
 2382      75707473 
 2382      5F647731 
 2383              	.LASF159:
 2384 0c4b 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 2384      696E7465 
 2384      72727570 
 2384      74735F31 
 2384      315F4952 
 2385              	.LASF85:
 2386 0c62 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 2386      735F696E 
 2386      74657272 
 2386      75707473 
 2386      5F647730 
 2387              	.LASF14:
 2388 0c7e 696E7433 		.ascii	"int32_t\000"
 2388      325F7400 
 2389              	.LASF4:
 2390 0c86 756E7369 		.ascii	"unsigned char\000"
 2390      676E6564 
 2390      20636861 
 2390      7200
 2391              	.LASF87:
 2392 0c94 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 2392      735F696E 
 2392      74657272 
 2392      75707473 
 2392      5F647730 
 2393              	.LASF131:
 2394 0cb1 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2394      6D5F315F 
 2394      696E7465 
 2394      72727570 
 2394      74735F37 
 2395              	.LASF193:
 2396 0ccb 53484353 		.ascii	"SHCSR\000"
 2396      5200
 2397              	.LASF224:
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 89


 2398 0cd1 49544D5F 		.ascii	"ITM_RxBuffer\000"
 2398      52784275 
 2398      66666572 
 2398      00
 2399              	.LASF36:
 2400 0cde 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 2400      5F696E74 
 2400      65727275 
 2400      7074735F 
 2400      6770696F 
 2401              	.LASF156:
 2402 0cfb 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 2402      696E7465 
 2402      72727570 
 2402      74735F38 
 2402      5F495251 
 2403              	.LASF173:
 2404 0d11 756E636F 		.ascii	"unconnected_IRQn\000"
 2404      6E6E6563 
 2404      7465645F 
 2404      4952516E 
 2404      00
 2405              	.LASF5:
 2406 0d22 73686F72 		.ascii	"short int\000"
 2406      7420696E 
 2406      7400
 2407              	.LASF114:
 2408 0d2c 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 2408      735F696E 
 2408      74657272 
 2408      75707473 
 2408      5F636D34 
 2409              	.LASF188:
 2410 0d4c 4E564943 		.ascii	"NVIC_Type\000"
 2410      5F547970 
 2410      6500
 2411              	.LASF142:
 2412 0d56 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 2412      6D5F315F 
 2412      696E7465 
 2412      72727570 
 2412      74735F31 
 2413              	.LASF95:
 2414 0d71 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 2414      735F696E 
 2414      74657272 
 2414      75707473 
 2414      5F647731 
 2415              	.LASF123:
 2416 0d8d 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2416      6D5F305F 
 2416      696E7465 
 2416      72727570 
 2416      74735F37 
 2417              	.LASF176:
 2418 0da7 52455345 		.ascii	"RESERVED0\000"
 2418      52564544 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 90


 2418      3000
 2419              	.LASF212:
 2420 0db1 696E7472 		.ascii	"intrPriority\000"
 2420      5072696F 
 2420      72697479 
 2420      00
 2421              	.LASF103:
 2422 0dbe 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2422      735F696E 
 2422      74657272 
 2422      75707473 
 2422      5F647731 
 2423              	.LASF163:
 2424 0ddb 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2424      696E7465 
 2424      72727570 
 2424      74735F31 
 2424      355F4952 
 2425              	.LASF184:
 2426 0df2 52455345 		.ascii	"RESERVED4\000"
 2426      52564544 
 2426      3400
 2427              	.LASF145:
 2428 0dfc 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2428      6D5F315F 
 2428      696E7465 
 2428      72727570 
 2428      74735F32 
 2429              	.LASF15:
 2430 0e17 75696E74 		.ascii	"uint32_t\000"
 2430      33325F74 
 2430      00
 2431              	.LASF126:
 2432 0e20 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 2432      6D5F315F 
 2432      696E7465 
 2432      72727570 
 2432      74735F32 
 2433              	.LASF21:
 2434 0e3a 55736167 		.ascii	"UsageFault_IRQn\000"
 2434      65466175 
 2434      6C745F49 
 2434      52516E00 
 2435              	.LASF58:
 2436 0e4a 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 2436      735F696E 
 2436      74657272 
 2436      75707473 
 2436      5F697063 
 2437              	.LASF93:
 2438 0e66 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 2438      735F696E 
 2438      74657272 
 2438      75707473 
 2438      5F647731 
 2439              	.LASF65:
 2440 0e82 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 91


 2440      735F696E 
 2440      74657272 
 2440      75707473 
 2440      5F697063 
 2441              	.LASF166:
 2442 0e9f 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 2442      6F73735F 
 2442      696E7465 
 2442      72727570 
 2442      745F7064 
 2443              	.LASF2:
 2444 0eba 6C6F6E67 		.ascii	"long double\000"
 2444      20646F75 
 2444      626C6500 
 2445              	.LASF205:
 2446 0ec6 63686172 		.ascii	"char\000"
 2446      00
 2447              	.LASF219:
 2448 0ecb 636F6E66 		.ascii	"config\000"
 2448      696700
 2449              	.LASF29:
 2450 0ed2 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 2450      5F696E74 
 2450      65727275 
 2450      7074735F 
 2450      6770696F 
 2451              	.LASF164:
 2452 0eee 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 2452      5F696E74 
 2452      65727275 
 2452      70745F73 
 2452      61725F49 
 2453              	.LASF174:
 2454 0f06 4952516E 		.ascii	"IRQn_Type\000"
 2454      5F547970 
 2454      6500
 2455              	.LASF70:
 2456 0f10 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2456      335F696E 
 2456      74657272 
 2456      7570745F 
 2456      4952516E 
 2457              	.LASF157:
 2458 0f25 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 2458      696E7465 
 2458      72727570 
 2458      74735F39 
 2458      5F495251 
 2459              	.LASF17:
 2460 0f3b 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 2460      61736B61 
 2460      626C6549 
 2460      6E745F49 
 2460      52516E00 
 2461              	.LASF8:
 2462 0f4f 5F5F696E 		.ascii	"__int32_t\000"
 2462      7433325F 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 92


 2462      7400
 2463              	.LASF152:
 2464 0f59 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 2464      696E7465 
 2464      72727570 
 2464      74735F34 
 2464      5F495251 
 2465              	.LASF73:
 2466 0f6f 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 2466      365F696E 
 2466      74657272 
 2466      7570745F 
 2466      4952516E 
 2467              	.LASF196:
 2468 0f84 44465352 		.ascii	"DFSR\000"
 2468      00
 2469              	.LASF199:
 2470 0f89 41465352 		.ascii	"AFSR\000"
 2470      00
 2471              	.LASF210:
 2472 0f8e 63795F65 		.ascii	"cy_en_sysint_status_t\000"
 2472      6E5F7379 
 2472      73696E74 
 2472      5F737461 
 2472      7475735F 
 2473              	.LASF6:
 2474 0fa4 73686F72 		.ascii	"short unsigned int\000"
 2474      7420756E 
 2474      7369676E 
 2474      65642069 
 2474      6E7400
 2475              	.LASF27:
 2476 0fb7 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 2476      5F696E74 
 2476      65727275 
 2476      7074735F 
 2476      6770696F 
 2477              	.LASF18:
 2478 0fd3 48617264 		.ascii	"HardFault_IRQn\000"
 2478      4661756C 
 2478      745F4952 
 2478      516E00
 2479              	.LASF81:
 2480 0fe2 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 2480      735F696E 
 2480      74657272 
 2480      75707473 
 2480      5F647730 
 2481              	.LASF23:
 2482 0ffe 44656275 		.ascii	"DebugMonitor_IRQn\000"
 2482      674D6F6E 
 2482      69746F72 
 2482      5F495251 
 2482      6E00
 2483              	.LASF75:
 2484 1010 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 2484      696E7465 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 93


 2484      72727570 
 2484      745F4952 
 2484      516E00
 2485              	.LASF51:
 2486 1023 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 2486      735F696E 
 2486      74657272 
 2486      75707473 
 2486      5F697063 
 2487              	.LASF228:
 2488 103f 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 2488      72617465 
 2488      645F536F 
 2488      75726365 
 2488      5C50536F 
 2489 106d 73797369 		.ascii	"sysint\\cy_sysint.c\000"
 2489      6E745C63 
 2489      795F7379 
 2489      73696E74 
 2489      2E6300
 2490              	.LASF146:
 2491 1080 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 2491      6D5F315F 
 2491      696E7465 
 2491      72727570 
 2491      74735F32 
 2492              	.LASF127:
 2493 109b 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 2493      6D5F315F 
 2493      696E7465 
 2493      72727570 
 2493      74735F33 
 2494              	.LASF59:
 2495 10b5 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2495      735F696E 
 2495      74657272 
 2495      75707473 
 2495      5F697063 
 2496              	.LASF94:
 2497 10d1 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 2497      735F696E 
 2497      74657272 
 2497      75707473 
 2497      5F647731 
 2498              	.LASF66:
 2499 10ed 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 2499      735F696E 
 2499      74657272 
 2499      75707473 
 2499      5F697063 
 2500              	.LASF225:
 2501 110a 5F5F5665 		.ascii	"__Vectors\000"
 2501      63746F72 
 2501      7300
 2502              	.LASF221:
 2503 1114 73746174 		.ascii	"status\000"
 2503      757300
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 94


 2504              	.LASF138:
 2505 111b 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 2505      6D5F315F 
 2505      696E7465 
 2505      72727570 
 2505      74735F31 
 2506              	.LASF30:
 2507 1136 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 2507      5F696E74 
 2507      65727275 
 2507      7074735F 
 2507      6770696F 
 2508              	.LASF168:
 2509 1152 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 2509      5F696E74 
 2509      65727275 
 2509      70745F49 
 2509      52516E00 
 2510              	.LASF13:
 2511 1166 75696E74 		.ascii	"uint8_t\000"
 2511      385F7400 
 2512              	.LASF38:
 2513 116e 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 2513      5F696E74 
 2513      65727275 
 2513      7074735F 
 2513      6770696F 
 2514              	.LASF167:
 2515 118b 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2515      696C655F 
 2515      696E7465 
 2515      72727570 
 2515      745F4952 
 2516              	.LASF178:
 2517 11a2 52534552 		.ascii	"RSERVED1\000"
 2517      56454431 
 2517      00
 2518              	.LASF186:
 2519 11ab 53544952 		.ascii	"STIR\000"
 2519      00
 2520              	.LASF104:
 2521 11b0 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 2521      735F696E 
 2521      74657272 
 2521      75707473 
 2521      5F647731 
 2522              	.LASF76:
 2523 11cd 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 2523      735F696E 
 2523      74657272 
 2523      75707473 
 2523      5F647730 
 2524              	.LASF42:
 2525 11e9 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 2525      5F696E74 
 2525      65727275 
 2525      70745F76 
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 95


 2525      64645F49 
 2526              	.LASF116:
 2527 1201 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 2527      6D5F305F 
 2527      696E7465 
 2527      72727570 
 2527      74735F30 
 2528              	.LASF102:
 2529 121b 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 2529      735F696E 
 2529      74657272 
 2529      75707473 
 2529      5F647731 
 2530              	.LASF47:
 2531 1238 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 2531      5F696E74 
 2531      65727275 
 2531      70745F62 
 2531      61636B75 
 2532              	.LASF61:
 2533 1253 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 2533      735F696E 
 2533      74657272 
 2533      75707473 
 2533      5F697063 
 2534              	.LASF98:
 2535 1270 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 2535      735F696E 
 2535      74657272 
 2535      75707473 
 2535      5F647731 
 2536              	.LASF83:
 2537 128c 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2537      735F696E 
 2537      74657272 
 2537      75707473 
 2537      5F647730 
 2538              	.LASF143:
 2539 12a8 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 2539      6D5F315F 
 2539      696E7465 
 2539      72727570 
 2539      74735F31 
 2540              	.LASF202:
 2541 12c3 43504143 		.ascii	"CPACR\000"
 2541      5200
 2542              	.LASF195:
 2543 12c9 48465352 		.ascii	"HFSR\000"
 2543      00
 2544              	.LASF128:
 2545 12ce 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2545      6D5F315F 
 2545      696E7465 
 2545      72727570 
 2545      74735F34 
 2546              	.LASF112:
 2547 12e8 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
ARM GAS  C:\Users\kiwamu\AppData\Local\Temp\ccRKLGaa.s 			page 96


 2547      735F696E 
 2547      74657272 
 2547      75707473 
 2547      5F636D30 
 2548              	.LASF34:
 2549 1308 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 2549      5F696E74 
 2549      65727275 
 2549      7074735F 
 2549      6770696F 
 2550              	.LASF60:
 2551 1324 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 2551      735F696E 
 2551      74657272 
 2551      75707473 
 2551      5F697063 
 2552              	.LASF229:
 2553 1340 433A5C55 		.ascii	"C:\\Users\\kiwamu\\Downloads\\CE220465\\CE220465_PS"
 2553      73657273 
 2553      5C6B6977 
 2553      616D755C 
 2553      446F776E 
 2554 136e 6F435F36 		.ascii	"oC_6_MCU_Cryptography_AES_Demonstration.cydsn\000"
 2554      5F4D4355 
 2554      5F437279 
 2554      70746F67 
 2554      72617068 
 2555              	.LASF153:
 2556 139c 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 2556      696E7465 
 2556      72727570 
 2556      74735F35 
 2556      5F495251 
 2557              	.LASF64:
 2558 13b2 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2558      735F696E 
 2558      74657272 
 2558      75707473 
 2558      5F697063 
 2559              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
