<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xcvc1902-vsva2197-2MP-e-S" LaunchTime="1717429936">
  <File Type="VDS-TIMING-PB" Name="vitis_design_wrapper_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="vitis_design_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="vitis_design_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="vitis_design_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="vitis_design_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="vitis_design_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="vitis_design_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="vitis_design_wrapper_reports.tcl"/>
  <File Type="PA-TCL" Name="vitis_design_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/vitis_design/vitis_design.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../.local/hw_platform/prj/my_project.srcs/sources_1/bd/vitis_design/vitis_design.bd"/>
        <Attr Name="ImportTime" Val="1717429743"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/vitis_design/hdl/vitis_design_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/nsln/nocattrs.dat">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../.local/hw_platform/prj/my_project.gen/sources_1/common/nsln/nocattrs.dat"/>
        <Attr Name="ImportTime" Val="1683297508"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/common/nsln/nocattrs.dat">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="vitis_design_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../output/vitis_design_ooc_copy.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="out_of_context"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PPRDIR/../scripts/impl_1/_full_init_post.tcl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="UsedInSteps" Val="impl_1;INIT_DESIGN;TCL.POST"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../scripts/impl_1/_full_init_pre.tcl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="UsedInSteps" Val="impl_1;INIT_DESIGN;TCL.PRE"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../scripts/impl_1/_full_opt_post.tcl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="UsedInSteps" Val="impl_1;OPT_DESIGN;TCL.POST"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../scripts/impl_1/_full_opt_pre.tcl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="UsedInSteps" Val="impl_1;OPT_DESIGN;TCL.PRE"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../scripts/impl_1/_full_place_post.tcl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="UsedInSteps" Val="impl_1;PLACE_DESIGN;TCL.POST"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../scripts/impl_1/_full_place_pre.tcl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="UsedInSteps" Val="impl_1;PLACE_DESIGN;TCL.PRE"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../scripts/impl_1/_full_post_route_phys_opt_post.tcl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="UsedInSteps" Val="impl_1;POST_ROUTE_PHYS_OPT_DESIGN;TCL.POST"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../scripts/impl_1/_full_route_post.tcl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="UsedInSteps" Val="impl_1;ROUTE_DESIGN;TCL.POST"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../scripts/impl_1/_full_write_device_image_post.tcl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="UsedInSteps" Val="impl_1;WRITE_DEVICE_IMAGE;TCL.POST"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../scripts/impl_1/_full_write_device_image_pre.tcl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="UsedInSteps" Val="impl_1;WRITE_DEVICE_IMAGE;TCL.PRE"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_icn_ctrl_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_icn_ctrl_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_dummy_slave_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_dummy_slave_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_dummy_slave_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_icn_ctrl_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_icn_ctrl_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_psr_625mhz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_icn_ctrl_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_psr_208mhz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_psr_78mhz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_psr_312mhz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_mac_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_dummy_slave_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_psr_156mhz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_psr_104mhz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_clk_wizard_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_psr_416mhz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_axi_intc_parent_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_axi_intc_cascaded_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_noc_lpddr4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_noc_ddr4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="vitis_design_cips_noc_0"/>
</GenRun>
