 
set ::env(PROJECT_NAME) md5_pipelined
set ::env(DESIGN_TOP) Md5Core
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/md5_pipelined/trunk
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/md5_pipelined/trunk/Md5Core.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design



