
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000667                       # Number of seconds simulated
sim_ticks                                   666931000                       # Number of ticks simulated
final_tick                                  666931000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153583                       # Simulator instruction rate (inst/s)
host_op_rate                                   297798                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45505730                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448820                       # Number of bytes of host memory used
host_seconds                                    14.66                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    666931000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          88832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         231616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             320448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        88832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        22784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           22784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          356                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                356                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         133195188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         347286301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             480481489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    133195188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        133195188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       34162455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34162455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       34162455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        133195188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        347286301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            514643944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000414266250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           73                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           73                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10918                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1119                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5008                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1228                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1228                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 316288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   76096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  320512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                78592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     66                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    21                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               37                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     666929000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5008                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1228                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    357.440585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   216.616208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   346.064405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          317     28.98%     28.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          279     25.50%     54.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          123     11.24%     65.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           75      6.86%     72.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           43      3.93%     76.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      3.20%     79.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           41      3.75%     83.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      2.47%     85.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          154     14.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1094                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           73                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      67.671233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.143682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.578549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             47     64.38%     64.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            10     13.70%     78.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             8     10.96%     89.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      1.37%     90.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      1.37%     91.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.37%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      1.37%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      2.74%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.37%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      1.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            73                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           73                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.287671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.273069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.716462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               62     84.93%     84.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.74%     87.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8     10.96%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            73                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        85696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       230592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        76096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 128493052.504681900144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 345750909.764278471470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 114098759.841722771525                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1389                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1228                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     53002250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    123784250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15768304750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38158.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34203.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12840639.05                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     84124000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               176786500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24710000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17022.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35772.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       474.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       114.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    480.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    117.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.97                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4118                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     906                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.06                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     106948.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5397840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2846250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                22119720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4222980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             43069200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1334880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       128292750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        18735840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         60090000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              319300020                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            478.760202                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            569014250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1741000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      14040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    238869500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     48792750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      82135750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    281352000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2506140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1305480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13166160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1983600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             40483110                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1912800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       102740220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        24154560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         72256380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              290011170                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            434.844339                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            573148500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3261500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    284959500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     62896500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      78041000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    225292500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    666931000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  213782                       # Number of BP lookups
system.cpu.branchPred.condPredicted            213782                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7662                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               165318                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   32026                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                521                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          165318                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              88835                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            76483                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3559                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    666931000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      882904                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      165414                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1017                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           136                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    666931000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    666931000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      256388                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           157                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       666931000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1333863                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             297608                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2491593                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      213782                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             120861                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        948164                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   15480                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           220                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           78                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    256338                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2623                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1253849                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.834904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.683308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   529412     42.22%     42.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15301      1.22%     43.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58334      4.65%     48.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    36310      2.90%     50.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    43404      3.46%     54.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36571      2.92%     57.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16922      1.35%     58.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31271      2.49%     61.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   486324     38.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1253849                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.160273                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.867953                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   294138                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                252774                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    683737                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15460                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7740                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4740437                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7740                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   303009                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  130962                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4635                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    688483                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                119020                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4705447                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2787                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14833                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  18176                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  85288                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5374958                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10413435                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4632752                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3442436                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   415571                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            106                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     68991                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               877500                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              170443                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             49166                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17833                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4650765                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 235                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4562173                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2948                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          286506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       407736                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            171                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1253849                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.638535                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.784766                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              285368     22.76%     22.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               74458      5.94%     28.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              139243     11.11%     39.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109471      8.73%     48.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              138512     11.05%     59.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              123263      9.83%     69.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              114894      9.16%     78.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              128031     10.21%     88.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              140609     11.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1253849                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15332      7.29%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17416      8.28%     15.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.00%     15.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      7      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2660      1.27%     16.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     16.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             83894     39.91%     56.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            50961     24.24%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3002      1.43%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   874      0.42%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35976     17.11%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               78      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7553      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1912925     41.93%     42.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12583      0.28%     42.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1620      0.04%     42.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566122     12.41%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  65      0.00%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  674      0.01%     54.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26579      0.58%     55.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1651      0.04%     55.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390023      8.55%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                723      0.02%     64.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327400      7.18%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9983      0.22%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.84%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               302766      6.64%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              125104      2.74%     86.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          568987     12.47%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41175      0.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4562173                       # Type of FU issued
system.cpu.iq.rate                           3.420271                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      210213                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.046077                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5250328                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2350563                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1961186                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5341028                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2587016                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2568298                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1997806                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2767027                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           142018                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        40819                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10025                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2568                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           721                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7740                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   84803                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  8525                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4651000                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               291                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                877500                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               170443                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                148                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    671                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7403                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             74                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2599                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6947                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9546                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4544698                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                867434                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17475                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1032838                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   174870                       # Number of branches executed
system.cpu.iew.exec_stores                     165404                       # Number of stores executed
system.cpu.iew.exec_rate                     3.407170                       # Inst execution rate
system.cpu.iew.wb_sent                        4533901                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4529484                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2887748                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4604184                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.395764                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.627201                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          286518                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7684                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1210681                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.604990                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.149153                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       319809     26.42%     26.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       150220     12.41%     38.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        81448      6.73%     45.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        79281      6.55%     52.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       103461      8.55%     60.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        75105      6.20%     66.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        65720      5.43%     72.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        55251      4.56%     76.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       280386     23.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1210681                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                280386                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5581306                       # The number of ROB reads
system.cpu.rob.rob_writes                     9345619                       # The number of ROB writes
system.cpu.timesIdled                             773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.592594                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.592594                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.687495                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.687495                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4349683                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1675771                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3430866                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2526675                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    735153                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   949623                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1388218                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    666931000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2132.425732                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              108037                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               592                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            182.494932                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2132.425732                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.520612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.520612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3027                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3000                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.739014                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1797809                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1797809                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    666931000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       722308                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          722308                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159249                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159249                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       881557                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           881557                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       881557                       # number of overall hits
system.cpu.dcache.overall_hits::total          881557                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14366                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14366                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1172                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15538                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15538                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15538                       # number of overall misses
system.cpu.dcache.overall_misses::total         15538                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    796522000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    796522000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     76099499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     76099499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    872621499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    872621499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    872621499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    872621499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       736674                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       736674                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       897095                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       897095                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       897095                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       897095                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019501                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019501                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007306                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007306                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017320                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017320                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55444.939440                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55444.939440                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64931.313140                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64931.313140                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56160.477475                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56160.477475                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56160.477475                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56160.477475                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13029                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               214                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.883178                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          356                       # number of writebacks
system.cpu.dcache.writebacks::total               356                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11917                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11917                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11919                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11919                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11919                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11919                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2449                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1170                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3619                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3619                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    163483500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    163483500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     74827499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     74827499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    238310999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    238310999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    238310999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    238310999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007293                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007293                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004034                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004034                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66755.206207                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66755.206207                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63955.127350                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63955.127350                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65849.958276                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65849.958276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65849.958276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65849.958276                       # average overall mshr miss latency
system.cpu.dcache.replacements                    592                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    666931000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.720202                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               77543                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               877                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.418472                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.720202                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            514064                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           514064                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    666931000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       254482                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          254482                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       254482                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           254482                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       254482                       # number of overall hits
system.cpu.icache.overall_hits::total          254482                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1856                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1856                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1856                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1856                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1856                       # number of overall misses
system.cpu.icache.overall_misses::total          1856                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    123999999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123999999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    123999999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123999999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    123999999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123999999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       256338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       256338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       256338                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       256338                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       256338                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       256338                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007240                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007240                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007240                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007240                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007240                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007240                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66810.344289                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66810.344289                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66810.344289                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66810.344289                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66810.344289                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66810.344289                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          674                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.888889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          877                       # number of writebacks
system.cpu.icache.writebacks::total               877                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          467                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          467                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          467                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          467                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          467                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          467                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1389                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1389                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1389                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     97398000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97398000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     97398000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97398000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     97398000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97398000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005419                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005419                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005419                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005419                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005419                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005419                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70120.950324                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70120.950324                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70120.950324                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70120.950324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70120.950324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70120.950324                       # average overall mshr miss latency
system.cpu.icache.replacements                    877                       # number of replacements
system.membus.snoop_filter.tot_requests          6477                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    666931000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3837                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          356                       # Transaction distribution
system.membus.trans_dist::WritebackClean          877                       # Transaction distribution
system.membus.trans_dist::CleanEvict              236                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1170                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1170                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1389                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2449                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       144960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       144960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       254400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       254400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  399360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5008                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002396                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.048897                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4996     99.76%     99.76% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.24%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5008                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12357000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7362498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           19082999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
