// Seed: 3846920033
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4(
      .id_0(id_1),
      .id_1(1 - id_2),
      .id_2(id_2),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6((1)),
      .id_7(id_2)
  );
  assign module_1.type_18 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  always @(1 or posedge 1);
  assign id_1 = 1;
  always @(posedge id_2 - id_1);
  wire id_9;
  initial begin : LABEL_0
    id_5 = id_9;
  end
  tri id_10;
  id_11 :
  assert property (@(1) 1)
  else id_3 <= id_11;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_10
  );
  assign id_4 = "";
  wire id_12;
  assign id_3 = 1;
  always @(posedge 1 or id_7) id_10 = 1;
  tri id_13;
  assign id_13 = id_7;
  wire id_14;
endmodule
