// Seed: 558076517
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5 = (id_1);
  assign id_1 = id_5;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output tri id_2,
    input tri1 id_3,
    input wire id_4,
    input wire id_5,
    output supply1 id_6,
    input tri id_7,
    output wand id_8,
    output supply0 id_9,
    output wand id_10,
    output wor id_11,
    output logic id_12,
    input wire id_13,
    input wire id_14,
    output tri0 id_15,
    output supply1 id_16
);
  logic id_18;
  always id_12 <= -1'h0;
  assign id_10 = id_13;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18
  );
  assign modCall_1.id_4 = 0;
  wire id_19;
endmodule
