INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_basys3/sync_d_tri/sync_d_tri.srcs/sources_1/new/sync_dd_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_dd_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_basys3/sync_d_tri/sync_d_tri.srcs/sim_1/new/sync_dd_tri_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_dd_tri_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_basys3/sync_d_tri/sync_d_tri.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
