#ifndef __SOC_UCE_BASEADDR_INTERFACE_H__
#define __SOC_UCE_BASEADDR_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#ifndef __SOC_H_FOR_ASM__
#define SOC_UCE_UCE_DMC_BASE_ADDR (0x40253000UL)
#define SOC_UCE_UCE_PACK_SWPT_BASE_ADDR (0x40252000UL)
#define SOC_UCE_UCE_PACK_BASE_ADDR (0x40250000UL)
#define SOC_UCE_UCE_WDG_BASE_ADDR (0x40224000UL)
#define SOC_UCE_UCE_TIMER_BASE_ADDR (0x40223000UL)
#define SOC_UCE_UCE_SCRTL_BASE_ADDR (0x40222000UL)
#define SOC_UCE_UCE_UART_BASE_ADDR (0x40221000UL)
#define SOC_UCE_UCE_IPC_BASE_ADDR (0x40220000UL)
#define SOC_UCE_UCE_TCM_BASE_ADDR (0x00001000UL)
#define SOC_UCE_UCE_ROM_BASE_ADDR (0x00000000UL)
#else
#define SOC_UCE_UCE_DMC_BASE_ADDR (0x40253000)
#define SOC_UCE_UCE_PACK_SWPT_BASE_ADDR (0x40252000)
#define SOC_UCE_UCE_PACK_BASE_ADDR (0x40250000)
#define SOC_UCE_UCE_WDG_BASE_ADDR (0x40224000)
#define SOC_UCE_UCE_TIMER_BASE_ADDR (0x40223000)
#define SOC_UCE_UCE_SCRTL_BASE_ADDR (0x40222000)
#define SOC_UCE_UCE_UART_BASE_ADDR (0x40221000)
#define SOC_UCE_UCE_IPC_BASE_ADDR (0x40220000)
#define SOC_UCE_UCE_TCM_BASE_ADDR (0x00001000)
#define SOC_UCE_UCE_ROM_BASE_ADDR (0x00000000)
#endif
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
