
DIY_Alexa_Projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000102dc  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00019848  080104a0  080104a0  000114a0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08029ce8  08029ce8  0002b97c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08029ce8  08029ce8  0002ace8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08029cf0  08029cf0  0002b97c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08029cf0  08029cf0  0002acf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  08029cf8  08029cf8  0002acf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000097c  20000000  08029d00  0002b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002b97c  2**0
                  CONTENTS
 10 .bss          0001571c  2000097c  2000097c  0002b97c  2**2
                  ALLOC
 11 ._user_heap_stack 00001000  20016098  20016098  0002b97c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002b97c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a537  00000000  00000000  0002b9ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005497  00000000  00000000  00055ee3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017b8  00000000  00000000  0005b380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011b4  00000000  00000000  0005cb38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002eafd  00000000  00000000  0005dcec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e2eb  00000000  00000000  0008c7e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010cc72  00000000  00000000  000aaad4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000f4  00000000  00000000  001b7746  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008bb4  00000000  00000000  001b783c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  001c03f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    00002a9c  00000000  00000000  001c045a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000060  00000000  00000000  001c2ef6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000097c 	.word	0x2000097c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08010474 	.word	0x08010474

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000980 	.word	0x20000980
 80001ec:	08010474 	.word	0x08010474

080001f0 <arm_bitreversal_32>:
 80001f0:	1c4b      	adds	r3, r1, #1
 80001f2:	2b01      	cmp	r3, #1
 80001f4:	bf98      	it	ls
 80001f6:	4770      	bxls	lr
 80001f8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001fc:	1c91      	adds	r1, r2, #2
 80001fe:	089b      	lsrs	r3, r3, #2

08000200 <arm_bitreversal_32_0>:
 8000200:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000204:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000208:	880a      	ldrh	r2, [r1, #0]
 800020a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800020e:	4480      	add	r8, r0
 8000210:	4481      	add	r9, r0
 8000212:	4402      	add	r2, r0
 8000214:	4484      	add	ip, r0
 8000216:	f8d9 7000 	ldr.w	r7, [r9]
 800021a:	f8d8 6000 	ldr.w	r6, [r8]
 800021e:	6815      	ldr	r5, [r2, #0]
 8000220:	f8dc 4000 	ldr.w	r4, [ip]
 8000224:	f8c9 6000 	str.w	r6, [r9]
 8000228:	f8c8 7000 	str.w	r7, [r8]
 800022c:	f8cc 5000 	str.w	r5, [ip]
 8000230:	6014      	str	r4, [r2, #0]
 8000232:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000236:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800023a:	6855      	ldr	r5, [r2, #4]
 800023c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000240:	f8c9 6004 	str.w	r6, [r9, #4]
 8000244:	f8c8 7004 	str.w	r7, [r8, #4]
 8000248:	f8cc 5004 	str.w	r5, [ip, #4]
 800024c:	6054      	str	r4, [r2, #4]
 800024e:	3108      	adds	r1, #8
 8000250:	3b01      	subs	r3, #1
 8000252:	d1d5      	bne.n	8000200 <arm_bitreversal_32_0>
 8000254:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000258:	4770      	bx	lr

0800025a <arm_bitreversal_16>:
 800025a:	1c4b      	adds	r3, r1, #1
 800025c:	2b01      	cmp	r3, #1
 800025e:	bf98      	it	ls
 8000260:	4770      	bxls	lr
 8000262:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000266:	1c91      	adds	r1, r2, #2
 8000268:	089b      	lsrs	r3, r3, #2

0800026a <arm_bitreversal_16_0>:
 800026a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800026e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000272:	880a      	ldrh	r2, [r1, #0]
 8000274:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000278:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800027c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000280:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000284:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000288:	f8d9 7000 	ldr.w	r7, [r9]
 800028c:	f8d8 6000 	ldr.w	r6, [r8]
 8000290:	6815      	ldr	r5, [r2, #0]
 8000292:	f8dc 4000 	ldr.w	r4, [ip]
 8000296:	f8c9 6000 	str.w	r6, [r9]
 800029a:	f8c8 7000 	str.w	r7, [r8]
 800029e:	f8cc 5000 	str.w	r5, [ip]
 80002a2:	6014      	str	r4, [r2, #0]
 80002a4:	3108      	adds	r1, #8
 80002a6:	3b01      	subs	r3, #1
 80002a8:	d1df      	bne.n	800026a <arm_bitreversal_16_0>
 80002aa:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ae:	4770      	bx	lr

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <strlen>:
 8000350:	4603      	mov	r3, r0
 8000352:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000356:	2a00      	cmp	r2, #0
 8000358:	d1fb      	bne.n	8000352 <strlen+0x2>
 800035a:	1a18      	subs	r0, r3, r0
 800035c:	3801      	subs	r0, #1
 800035e:	4770      	bx	lr

08000360 <__aeabi_drsub>:
 8000360:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000364:	e002      	b.n	800036c <__adddf3>
 8000366:	bf00      	nop

08000368 <__aeabi_dsub>:
 8000368:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800036c <__adddf3>:
 800036c:	b530      	push	{r4, r5, lr}
 800036e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000372:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	bf1f      	itttt	ne
 8000382:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000386:	ea55 0c02 	orrsne.w	ip, r5, r2
 800038a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800038e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000392:	f000 80e2 	beq.w	800055a <__adddf3+0x1ee>
 8000396:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800039a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800039e:	bfb8      	it	lt
 80003a0:	426d      	neglt	r5, r5
 80003a2:	dd0c      	ble.n	80003be <__adddf3+0x52>
 80003a4:	442c      	add	r4, r5
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	ea82 0000 	eor.w	r0, r2, r0
 80003b2:	ea83 0101 	eor.w	r1, r3, r1
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	2d36      	cmp	r5, #54	@ 0x36
 80003c0:	bf88      	it	hi
 80003c2:	bd30      	pophi	{r4, r5, pc}
 80003c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003d4:	d002      	beq.n	80003dc <__adddf3+0x70>
 80003d6:	4240      	negs	r0, r0
 80003d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003e8:	d002      	beq.n	80003f0 <__adddf3+0x84>
 80003ea:	4252      	negs	r2, r2
 80003ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003f0:	ea94 0f05 	teq	r4, r5
 80003f4:	f000 80a7 	beq.w	8000546 <__adddf3+0x1da>
 80003f8:	f1a4 0401 	sub.w	r4, r4, #1
 80003fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000400:	db0d      	blt.n	800041e <__adddf3+0xb2>
 8000402:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000406:	fa22 f205 	lsr.w	r2, r2, r5
 800040a:	1880      	adds	r0, r0, r2
 800040c:	f141 0100 	adc.w	r1, r1, #0
 8000410:	fa03 f20e 	lsl.w	r2, r3, lr
 8000414:	1880      	adds	r0, r0, r2
 8000416:	fa43 f305 	asr.w	r3, r3, r5
 800041a:	4159      	adcs	r1, r3
 800041c:	e00e      	b.n	800043c <__adddf3+0xd0>
 800041e:	f1a5 0520 	sub.w	r5, r5, #32
 8000422:	f10e 0e20 	add.w	lr, lr, #32
 8000426:	2a01      	cmp	r2, #1
 8000428:	fa03 fc0e 	lsl.w	ip, r3, lr
 800042c:	bf28      	it	cs
 800042e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000432:	fa43 f305 	asr.w	r3, r3, r5
 8000436:	18c0      	adds	r0, r0, r3
 8000438:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800043c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000440:	d507      	bpl.n	8000452 <__adddf3+0xe6>
 8000442:	f04f 0e00 	mov.w	lr, #0
 8000446:	f1dc 0c00 	rsbs	ip, ip, #0
 800044a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800044e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000452:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000456:	d31b      	bcc.n	8000490 <__adddf3+0x124>
 8000458:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800045c:	d30c      	bcc.n	8000478 <__adddf3+0x10c>
 800045e:	0849      	lsrs	r1, r1, #1
 8000460:	ea5f 0030 	movs.w	r0, r0, rrx
 8000464:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000468:	f104 0401 	add.w	r4, r4, #1
 800046c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000470:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000474:	f080 809a 	bcs.w	80005ac <__adddf3+0x240>
 8000478:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800047c:	bf08      	it	eq
 800047e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000482:	f150 0000 	adcs.w	r0, r0, #0
 8000486:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800048a:	ea41 0105 	orr.w	r1, r1, r5
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000494:	4140      	adcs	r0, r0
 8000496:	eb41 0101 	adc.w	r1, r1, r1
 800049a:	3c01      	subs	r4, #1
 800049c:	bf28      	it	cs
 800049e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004a2:	d2e9      	bcs.n	8000478 <__adddf3+0x10c>
 80004a4:	f091 0f00 	teq	r1, #0
 80004a8:	bf04      	itt	eq
 80004aa:	4601      	moveq	r1, r0
 80004ac:	2000      	moveq	r0, #0
 80004ae:	fab1 f381 	clz	r3, r1
 80004b2:	bf08      	it	eq
 80004b4:	3320      	addeq	r3, #32
 80004b6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ba:	f1b3 0220 	subs.w	r2, r3, #32
 80004be:	da0c      	bge.n	80004da <__adddf3+0x16e>
 80004c0:	320c      	adds	r2, #12
 80004c2:	dd08      	ble.n	80004d6 <__adddf3+0x16a>
 80004c4:	f102 0c14 	add.w	ip, r2, #20
 80004c8:	f1c2 020c 	rsb	r2, r2, #12
 80004cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004d0:	fa21 f102 	lsr.w	r1, r1, r2
 80004d4:	e00c      	b.n	80004f0 <__adddf3+0x184>
 80004d6:	f102 0214 	add.w	r2, r2, #20
 80004da:	bfd8      	it	le
 80004dc:	f1c2 0c20 	rsble	ip, r2, #32
 80004e0:	fa01 f102 	lsl.w	r1, r1, r2
 80004e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004e8:	bfdc      	itt	le
 80004ea:	ea41 010c 	orrle.w	r1, r1, ip
 80004ee:	4090      	lslle	r0, r2
 80004f0:	1ae4      	subs	r4, r4, r3
 80004f2:	bfa2      	ittt	ge
 80004f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004f8:	4329      	orrge	r1, r5
 80004fa:	bd30      	popge	{r4, r5, pc}
 80004fc:	ea6f 0404 	mvn.w	r4, r4
 8000500:	3c1f      	subs	r4, #31
 8000502:	da1c      	bge.n	800053e <__adddf3+0x1d2>
 8000504:	340c      	adds	r4, #12
 8000506:	dc0e      	bgt.n	8000526 <__adddf3+0x1ba>
 8000508:	f104 0414 	add.w	r4, r4, #20
 800050c:	f1c4 0220 	rsb	r2, r4, #32
 8000510:	fa20 f004 	lsr.w	r0, r0, r4
 8000514:	fa01 f302 	lsl.w	r3, r1, r2
 8000518:	ea40 0003 	orr.w	r0, r0, r3
 800051c:	fa21 f304 	lsr.w	r3, r1, r4
 8000520:	ea45 0103 	orr.w	r1, r5, r3
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f1c4 040c 	rsb	r4, r4, #12
 800052a:	f1c4 0220 	rsb	r2, r4, #32
 800052e:	fa20 f002 	lsr.w	r0, r0, r2
 8000532:	fa01 f304 	lsl.w	r3, r1, r4
 8000536:	ea40 0003 	orr.w	r0, r0, r3
 800053a:	4629      	mov	r1, r5
 800053c:	bd30      	pop	{r4, r5, pc}
 800053e:	fa21 f004 	lsr.w	r0, r1, r4
 8000542:	4629      	mov	r1, r5
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f094 0f00 	teq	r4, #0
 800054a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800054e:	bf06      	itte	eq
 8000550:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000554:	3401      	addeq	r4, #1
 8000556:	3d01      	subne	r5, #1
 8000558:	e74e      	b.n	80003f8 <__adddf3+0x8c>
 800055a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800055e:	bf18      	it	ne
 8000560:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000564:	d029      	beq.n	80005ba <__adddf3+0x24e>
 8000566:	ea94 0f05 	teq	r4, r5
 800056a:	bf08      	it	eq
 800056c:	ea90 0f02 	teqeq	r0, r2
 8000570:	d005      	beq.n	800057e <__adddf3+0x212>
 8000572:	ea54 0c00 	orrs.w	ip, r4, r0
 8000576:	bf04      	itt	eq
 8000578:	4619      	moveq	r1, r3
 800057a:	4610      	moveq	r0, r2
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	ea91 0f03 	teq	r1, r3
 8000582:	bf1e      	ittt	ne
 8000584:	2100      	movne	r1, #0
 8000586:	2000      	movne	r0, #0
 8000588:	bd30      	popne	{r4, r5, pc}
 800058a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800058e:	d105      	bne.n	800059c <__adddf3+0x230>
 8000590:	0040      	lsls	r0, r0, #1
 8000592:	4149      	adcs	r1, r1
 8000594:	bf28      	it	cs
 8000596:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005a0:	bf3c      	itt	cc
 80005a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005a6:	bd30      	popcc	{r4, r5, pc}
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005b4:	f04f 0000 	mov.w	r0, #0
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf1a      	itte	ne
 80005c0:	4619      	movne	r1, r3
 80005c2:	4610      	movne	r0, r2
 80005c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005c8:	bf1c      	itt	ne
 80005ca:	460b      	movne	r3, r1
 80005cc:	4602      	movne	r2, r0
 80005ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005d2:	bf06      	itte	eq
 80005d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005d8:	ea91 0f03 	teqeq	r1, r3
 80005dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	bf00      	nop

080005e4 <__aeabi_ui2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005f8:	f04f 0500 	mov.w	r5, #0
 80005fc:	f04f 0100 	mov.w	r1, #0
 8000600:	e750      	b.n	80004a4 <__adddf3+0x138>
 8000602:	bf00      	nop

08000604 <__aeabi_i2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000618:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800061c:	bf48      	it	mi
 800061e:	4240      	negmi	r0, r0
 8000620:	f04f 0100 	mov.w	r1, #0
 8000624:	e73e      	b.n	80004a4 <__adddf3+0x138>
 8000626:	bf00      	nop

08000628 <__aeabi_f2d>:
 8000628:	0042      	lsls	r2, r0, #1
 800062a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800062e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000632:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000636:	bf1f      	itttt	ne
 8000638:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800063c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000640:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000644:	4770      	bxne	lr
 8000646:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800064a:	bf08      	it	eq
 800064c:	4770      	bxeq	lr
 800064e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000652:	bf04      	itt	eq
 8000654:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000658:	4770      	bxeq	lr
 800065a:	b530      	push	{r4, r5, lr}
 800065c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000660:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000664:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000668:	e71c      	b.n	80004a4 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_ul2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	e00a      	b.n	8000692 <__aeabi_l2d+0x16>

0800067c <__aeabi_l2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800068a:	d502      	bpl.n	8000692 <__aeabi_l2d+0x16>
 800068c:	4240      	negs	r0, r0
 800068e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000692:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000696:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800069a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800069e:	f43f aed8 	beq.w	8000452 <__adddf3+0xe6>
 80006a2:	f04f 0203 	mov.w	r2, #3
 80006a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006aa:	bf18      	it	ne
 80006ac:	3203      	addne	r2, #3
 80006ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006b2:	bf18      	it	ne
 80006b4:	3203      	addne	r2, #3
 80006b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ba:	f1c2 0320 	rsb	r3, r2, #32
 80006be:	fa00 fc03 	lsl.w	ip, r0, r3
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ca:	ea40 000e 	orr.w	r0, r0, lr
 80006ce:	fa21 f102 	lsr.w	r1, r1, r2
 80006d2:	4414      	add	r4, r2
 80006d4:	e6bd      	b.n	8000452 <__adddf3+0xe6>
 80006d6:	bf00      	nop

080006d8 <__aeabi_dmul>:
 80006d8:	b570      	push	{r4, r5, r6, lr}
 80006da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006e6:	bf1d      	ittte	ne
 80006e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006ec:	ea94 0f0c 	teqne	r4, ip
 80006f0:	ea95 0f0c 	teqne	r5, ip
 80006f4:	f000 f8de 	bleq	80008b4 <__aeabi_dmul+0x1dc>
 80006f8:	442c      	add	r4, r5
 80006fa:	ea81 0603 	eor.w	r6, r1, r3
 80006fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000702:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000706:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800070a:	bf18      	it	ne
 800070c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000710:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000714:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000718:	d038      	beq.n	800078c <__aeabi_dmul+0xb4>
 800071a:	fba0 ce02 	umull	ip, lr, r0, r2
 800071e:	f04f 0500 	mov.w	r5, #0
 8000722:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000726:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800072a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800072e:	f04f 0600 	mov.w	r6, #0
 8000732:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000736:	f09c 0f00 	teq	ip, #0
 800073a:	bf18      	it	ne
 800073c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000740:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000744:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000748:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800074c:	d204      	bcs.n	8000758 <__aeabi_dmul+0x80>
 800074e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000752:	416d      	adcs	r5, r5
 8000754:	eb46 0606 	adc.w	r6, r6, r6
 8000758:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800075c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000760:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000764:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000768:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800076c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000770:	bf88      	it	hi
 8000772:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000776:	d81e      	bhi.n	80007b6 <__aeabi_dmul+0xde>
 8000778:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800077c:	bf08      	it	eq
 800077e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000782:	f150 0000 	adcs.w	r0, r0, #0
 8000786:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000790:	ea46 0101 	orr.w	r1, r6, r1
 8000794:	ea40 0002 	orr.w	r0, r0, r2
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007a0:	bfc2      	ittt	gt
 80007a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	popgt	{r4, r5, r6, pc}
 80007ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007b0:	f04f 0e00 	mov.w	lr, #0
 80007b4:	3c01      	subs	r4, #1
 80007b6:	f300 80ab 	bgt.w	8000910 <__aeabi_dmul+0x238>
 80007ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007be:	bfde      	ittt	le
 80007c0:	2000      	movle	r0, #0
 80007c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007c6:	bd70      	pople	{r4, r5, r6, pc}
 80007c8:	f1c4 0400 	rsb	r4, r4, #0
 80007cc:	3c20      	subs	r4, #32
 80007ce:	da35      	bge.n	800083c <__aeabi_dmul+0x164>
 80007d0:	340c      	adds	r4, #12
 80007d2:	dc1b      	bgt.n	800080c <__aeabi_dmul+0x134>
 80007d4:	f104 0414 	add.w	r4, r4, #20
 80007d8:	f1c4 0520 	rsb	r5, r4, #32
 80007dc:	fa00 f305 	lsl.w	r3, r0, r5
 80007e0:	fa20 f004 	lsr.w	r0, r0, r4
 80007e4:	fa01 f205 	lsl.w	r2, r1, r5
 80007e8:	ea40 0002 	orr.w	r0, r0, r2
 80007ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80007f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007f8:	fa21 f604 	lsr.w	r6, r1, r4
 80007fc:	eb42 0106 	adc.w	r1, r2, r6
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 040c 	rsb	r4, r4, #12
 8000810:	f1c4 0520 	rsb	r5, r4, #32
 8000814:	fa00 f304 	lsl.w	r3, r0, r4
 8000818:	fa20 f005 	lsr.w	r0, r0, r5
 800081c:	fa01 f204 	lsl.w	r2, r1, r4
 8000820:	ea40 0002 	orr.w	r0, r0, r2
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800082c:	f141 0100 	adc.w	r1, r1, #0
 8000830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000834:	bf08      	it	eq
 8000836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800083a:	bd70      	pop	{r4, r5, r6, pc}
 800083c:	f1c4 0520 	rsb	r5, r4, #32
 8000840:	fa00 f205 	lsl.w	r2, r0, r5
 8000844:	ea4e 0e02 	orr.w	lr, lr, r2
 8000848:	fa20 f304 	lsr.w	r3, r0, r4
 800084c:	fa01 f205 	lsl.w	r2, r1, r5
 8000850:	ea43 0302 	orr.w	r3, r3, r2
 8000854:	fa21 f004 	lsr.w	r0, r1, r4
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	fa21 f204 	lsr.w	r2, r1, r4
 8000860:	ea20 0002 	bic.w	r0, r0, r2
 8000864:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000868:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800086c:	bf08      	it	eq
 800086e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f094 0f00 	teq	r4, #0
 8000878:	d10f      	bne.n	800089a <__aeabi_dmul+0x1c2>
 800087a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800087e:	0040      	lsls	r0, r0, #1
 8000880:	eb41 0101 	adc.w	r1, r1, r1
 8000884:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000888:	bf08      	it	eq
 800088a:	3c01      	subeq	r4, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1a6>
 800088e:	ea41 0106 	orr.w	r1, r1, r6
 8000892:	f095 0f00 	teq	r5, #0
 8000896:	bf18      	it	ne
 8000898:	4770      	bxne	lr
 800089a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800089e:	0052      	lsls	r2, r2, #1
 80008a0:	eb43 0303 	adc.w	r3, r3, r3
 80008a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3d01      	subeq	r5, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1c6>
 80008ae:	ea43 0306 	orr.w	r3, r3, r6
 80008b2:	4770      	bx	lr
 80008b4:	ea94 0f0c 	teq	r4, ip
 80008b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008bc:	bf18      	it	ne
 80008be:	ea95 0f0c 	teqne	r5, ip
 80008c2:	d00c      	beq.n	80008de <__aeabi_dmul+0x206>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	d1d1      	bne.n	8000874 <__aeabi_dmul+0x19c>
 80008d0:	ea81 0103 	eor.w	r1, r1, r3
 80008d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008d8:	f04f 0000 	mov.w	r0, #0
 80008dc:	bd70      	pop	{r4, r5, r6, pc}
 80008de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e2:	bf06      	itte	eq
 80008e4:	4610      	moveq	r0, r2
 80008e6:	4619      	moveq	r1, r3
 80008e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ec:	d019      	beq.n	8000922 <__aeabi_dmul+0x24a>
 80008ee:	ea94 0f0c 	teq	r4, ip
 80008f2:	d102      	bne.n	80008fa <__aeabi_dmul+0x222>
 80008f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008f8:	d113      	bne.n	8000922 <__aeabi_dmul+0x24a>
 80008fa:	ea95 0f0c 	teq	r5, ip
 80008fe:	d105      	bne.n	800090c <__aeabi_dmul+0x234>
 8000900:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000904:	bf1c      	itt	ne
 8000906:	4610      	movne	r0, r2
 8000908:	4619      	movne	r1, r3
 800090a:	d10a      	bne.n	8000922 <__aeabi_dmul+0x24a>
 800090c:	ea81 0103 	eor.w	r1, r1, r3
 8000910:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000914:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000918:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	bd70      	pop	{r4, r5, r6, pc}
 8000922:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000926:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800092a:	bd70      	pop	{r4, r5, r6, pc}

0800092c <__aeabi_ddiv>:
 800092c:	b570      	push	{r4, r5, r6, lr}
 800092e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000932:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000936:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800093a:	bf1d      	ittte	ne
 800093c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000940:	ea94 0f0c 	teqne	r4, ip
 8000944:	ea95 0f0c 	teqne	r5, ip
 8000948:	f000 f8a7 	bleq	8000a9a <__aeabi_ddiv+0x16e>
 800094c:	eba4 0405 	sub.w	r4, r4, r5
 8000950:	ea81 0e03 	eor.w	lr, r1, r3
 8000954:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000958:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800095c:	f000 8088 	beq.w	8000a70 <__aeabi_ddiv+0x144>
 8000960:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000964:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000968:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800096c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000970:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000974:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000978:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800097c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000980:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000984:	429d      	cmp	r5, r3
 8000986:	bf08      	it	eq
 8000988:	4296      	cmpeq	r6, r2
 800098a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800098e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000992:	d202      	bcs.n	800099a <__aeabi_ddiv+0x6e>
 8000994:	085b      	lsrs	r3, r3, #1
 8000996:	ea4f 0232 	mov.w	r2, r2, rrx
 800099a:	1ab6      	subs	r6, r6, r2
 800099c:	eb65 0503 	sbc.w	r5, r5, r3
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009d8:	085b      	lsrs	r3, r3, #1
 80009da:	ea4f 0232 	mov.w	r2, r2, rrx
 80009de:	ebb6 0e02 	subs.w	lr, r6, r2
 80009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009e6:	bf22      	ittt	cs
 80009e8:	1ab6      	subcs	r6, r6, r2
 80009ea:	4675      	movcs	r5, lr
 80009ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009f0:	085b      	lsrs	r3, r3, #1
 80009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fe:	bf22      	ittt	cs
 8000a00:	1ab6      	subcs	r6, r6, r2
 8000a02:	4675      	movcs	r5, lr
 8000a04:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a08:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a0c:	d018      	beq.n	8000a40 <__aeabi_ddiv+0x114>
 8000a0e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a12:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a16:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a1e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a26:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a2a:	d1c0      	bne.n	80009ae <__aeabi_ddiv+0x82>
 8000a2c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a30:	d10b      	bne.n	8000a4a <__aeabi_ddiv+0x11e>
 8000a32:	ea41 0100 	orr.w	r1, r1, r0
 8000a36:	f04f 0000 	mov.w	r0, #0
 8000a3a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a3e:	e7b6      	b.n	80009ae <__aeabi_ddiv+0x82>
 8000a40:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a44:	bf04      	itt	eq
 8000a46:	4301      	orreq	r1, r0
 8000a48:	2000      	moveq	r0, #0
 8000a4a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a4e:	bf88      	it	hi
 8000a50:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a54:	f63f aeaf 	bhi.w	80007b6 <__aeabi_dmul+0xde>
 8000a58:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a5c:	bf04      	itt	eq
 8000a5e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a66:	f150 0000 	adcs.w	r0, r0, #0
 8000a6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
 8000a70:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a74:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a78:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a7c:	bfc2      	ittt	gt
 8000a7e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a86:	bd70      	popgt	{r4, r5, r6, pc}
 8000a88:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a8c:	f04f 0e00 	mov.w	lr, #0
 8000a90:	3c01      	subs	r4, #1
 8000a92:	e690      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a94:	ea45 0e06 	orr.w	lr, r5, r6
 8000a98:	e68d      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a9a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a9e:	ea94 0f0c 	teq	r4, ip
 8000aa2:	bf08      	it	eq
 8000aa4:	ea95 0f0c 	teqeq	r5, ip
 8000aa8:	f43f af3b 	beq.w	8000922 <__aeabi_dmul+0x24a>
 8000aac:	ea94 0f0c 	teq	r4, ip
 8000ab0:	d10a      	bne.n	8000ac8 <__aeabi_ddiv+0x19c>
 8000ab2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ab6:	f47f af34 	bne.w	8000922 <__aeabi_dmul+0x24a>
 8000aba:	ea95 0f0c 	teq	r5, ip
 8000abe:	f47f af25 	bne.w	800090c <__aeabi_dmul+0x234>
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	e72c      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000ac8:	ea95 0f0c 	teq	r5, ip
 8000acc:	d106      	bne.n	8000adc <__aeabi_ddiv+0x1b0>
 8000ace:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ad2:	f43f aefd 	beq.w	80008d0 <__aeabi_dmul+0x1f8>
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	e722      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000adc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ae0:	bf18      	it	ne
 8000ae2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ae6:	f47f aec5 	bne.w	8000874 <__aeabi_dmul+0x19c>
 8000aea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000aee:	f47f af0d 	bne.w	800090c <__aeabi_dmul+0x234>
 8000af2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000af6:	f47f aeeb 	bne.w	80008d0 <__aeabi_dmul+0x1f8>
 8000afa:	e712      	b.n	8000922 <__aeabi_dmul+0x24a>

08000afc <__gedf2>:
 8000afc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000b00:	e006      	b.n	8000b10 <__cmpdf2+0x4>
 8000b02:	bf00      	nop

08000b04 <__ledf2>:
 8000b04:	f04f 0c01 	mov.w	ip, #1
 8000b08:	e002      	b.n	8000b10 <__cmpdf2+0x4>
 8000b0a:	bf00      	nop

08000b0c <__cmpdf2>:
 8000b0c:	f04f 0c01 	mov.w	ip, #1
 8000b10:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b14:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b26:	d01b      	beq.n	8000b60 <__cmpdf2+0x54>
 8000b28:	b001      	add	sp, #4
 8000b2a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b2e:	bf0c      	ite	eq
 8000b30:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b34:	ea91 0f03 	teqne	r1, r3
 8000b38:	bf02      	ittt	eq
 8000b3a:	ea90 0f02 	teqeq	r0, r2
 8000b3e:	2000      	moveq	r0, #0
 8000b40:	4770      	bxeq	lr
 8000b42:	f110 0f00 	cmn.w	r0, #0
 8000b46:	ea91 0f03 	teq	r1, r3
 8000b4a:	bf58      	it	pl
 8000b4c:	4299      	cmppl	r1, r3
 8000b4e:	bf08      	it	eq
 8000b50:	4290      	cmpeq	r0, r2
 8000b52:	bf2c      	ite	cs
 8000b54:	17d8      	asrcs	r0, r3, #31
 8000b56:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b5a:	f040 0001 	orr.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__cmpdf2+0x64>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d107      	bne.n	8000b80 <__cmpdf2+0x74>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d1d6      	bne.n	8000b28 <__cmpdf2+0x1c>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d0d3      	beq.n	8000b28 <__cmpdf2+0x1c>
 8000b80:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdrcmple>:
 8000b88:	4684      	mov	ip, r0
 8000b8a:	4610      	mov	r0, r2
 8000b8c:	4662      	mov	r2, ip
 8000b8e:	468c      	mov	ip, r1
 8000b90:	4619      	mov	r1, r3
 8000b92:	4663      	mov	r3, ip
 8000b94:	e000      	b.n	8000b98 <__aeabi_cdcmpeq>
 8000b96:	bf00      	nop

08000b98 <__aeabi_cdcmpeq>:
 8000b98:	b501      	push	{r0, lr}
 8000b9a:	f7ff ffb7 	bl	8000b0c <__cmpdf2>
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	bf48      	it	mi
 8000ba2:	f110 0f00 	cmnmi.w	r0, #0
 8000ba6:	bd01      	pop	{r0, pc}

08000ba8 <__aeabi_dcmpeq>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff fff4 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bb0:	bf0c      	ite	eq
 8000bb2:	2001      	moveq	r0, #1
 8000bb4:	2000      	movne	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmplt>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffea 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bc4:	bf34      	ite	cc
 8000bc6:	2001      	movcc	r0, #1
 8000bc8:	2000      	movcs	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmple>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffe0 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bd8:	bf94      	ite	ls
 8000bda:	2001      	movls	r0, #1
 8000bdc:	2000      	movhi	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpge>:
 8000be4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be8:	f7ff ffce 	bl	8000b88 <__aeabi_cdrcmple>
 8000bec:	bf94      	ite	ls
 8000bee:	2001      	movls	r0, #1
 8000bf0:	2000      	movhi	r0, #0
 8000bf2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_dcmpgt>:
 8000bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bfc:	f7ff ffc4 	bl	8000b88 <__aeabi_cdrcmple>
 8000c00:	bf34      	ite	cc
 8000c02:	2001      	movcc	r0, #1
 8000c04:	2000      	movcs	r0, #0
 8000c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0a:	bf00      	nop

08000c0c <__aeabi_dcmpun>:
 8000c0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x10>
 8000c16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c1a:	d10a      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c24:	d102      	bne.n	8000c2c <__aeabi_dcmpun+0x20>
 8000c26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c2c:	f04f 0000 	mov.w	r0, #0
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0001 	mov.w	r0, #1
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2iz>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c40:	d215      	bcs.n	8000c6e <__aeabi_d2iz+0x36>
 8000c42:	d511      	bpl.n	8000c68 <__aeabi_d2iz+0x30>
 8000c44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c4c:	d912      	bls.n	8000c74 <__aeabi_d2iz+0x3c>
 8000c4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c62:	bf18      	it	ne
 8000c64:	4240      	negne	r0, r0
 8000c66:	4770      	bx	lr
 8000c68:	f04f 0000 	mov.w	r0, #0
 8000c6c:	4770      	bx	lr
 8000c6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c72:	d105      	bne.n	8000c80 <__aeabi_d2iz+0x48>
 8000c74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	bf08      	it	eq
 8000c7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c7e:	4770      	bx	lr
 8000c80:	f04f 0000 	mov.w	r0, #0
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2f>:
 8000c88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c90:	bf24      	itt	cs
 8000c92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c9a:	d90d      	bls.n	8000cb8 <__aeabi_d2f+0x30>
 8000c9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ca0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ca4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ca8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000cac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cb0:	bf08      	it	eq
 8000cb2:	f020 0001 	biceq.w	r0, r0, #1
 8000cb6:	4770      	bx	lr
 8000cb8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000cbc:	d121      	bne.n	8000d02 <__aeabi_d2f+0x7a>
 8000cbe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000cc2:	bfbc      	itt	lt
 8000cc4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000cc8:	4770      	bxlt	lr
 8000cca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000cce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cd2:	f1c2 0218 	rsb	r2, r2, #24
 8000cd6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cda:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cde:	fa20 f002 	lsr.w	r0, r0, r2
 8000ce2:	bf18      	it	ne
 8000ce4:	f040 0001 	orrne.w	r0, r0, #1
 8000ce8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cf0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cf4:	ea40 000c 	orr.w	r0, r0, ip
 8000cf8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d00:	e7cc      	b.n	8000c9c <__aeabi_d2f+0x14>
 8000d02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d06:	d107      	bne.n	8000d18 <__aeabi_d2f+0x90>
 8000d08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d0c:	bf1e      	ittt	ne
 8000d0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d16:	4770      	bxne	lr
 8000d18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d3c:	f000 b988 	b.w	8001050 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f806 	bl	8000d58 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9d08      	ldr	r5, [sp, #32]
 8000d5e:	468e      	mov	lr, r1
 8000d60:	4604      	mov	r4, r0
 8000d62:	4688      	mov	r8, r1
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d14a      	bne.n	8000dfe <__udivmoddi4+0xa6>
 8000d68:	428a      	cmp	r2, r1
 8000d6a:	4617      	mov	r7, r2
 8000d6c:	d962      	bls.n	8000e34 <__udivmoddi4+0xdc>
 8000d6e:	fab2 f682 	clz	r6, r2
 8000d72:	b14e      	cbz	r6, 8000d88 <__udivmoddi4+0x30>
 8000d74:	f1c6 0320 	rsb	r3, r6, #32
 8000d78:	fa01 f806 	lsl.w	r8, r1, r6
 8000d7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d80:	40b7      	lsls	r7, r6
 8000d82:	ea43 0808 	orr.w	r8, r3, r8
 8000d86:	40b4      	lsls	r4, r6
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	fa1f fc87 	uxth.w	ip, r7
 8000d90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d94:	0c23      	lsrs	r3, r4, #16
 8000d96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d909      	bls.n	8000dba <__udivmoddi4+0x62>
 8000da6:	18fb      	adds	r3, r7, r3
 8000da8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000dac:	f080 80ea 	bcs.w	8000f84 <__udivmoddi4+0x22c>
 8000db0:	429a      	cmp	r2, r3
 8000db2:	f240 80e7 	bls.w	8000f84 <__udivmoddi4+0x22c>
 8000db6:	3902      	subs	r1, #2
 8000db8:	443b      	add	r3, r7
 8000dba:	1a9a      	subs	r2, r3, r2
 8000dbc:	b2a3      	uxth	r3, r4
 8000dbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dce:	459c      	cmp	ip, r3
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x8e>
 8000dd2:	18fb      	adds	r3, r7, r3
 8000dd4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000dd8:	f080 80d6 	bcs.w	8000f88 <__udivmoddi4+0x230>
 8000ddc:	459c      	cmp	ip, r3
 8000dde:	f240 80d3 	bls.w	8000f88 <__udivmoddi4+0x230>
 8000de2:	443b      	add	r3, r7
 8000de4:	3802      	subs	r0, #2
 8000de6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dea:	eba3 030c 	sub.w	r3, r3, ip
 8000dee:	2100      	movs	r1, #0
 8000df0:	b11d      	cbz	r5, 8000dfa <__udivmoddi4+0xa2>
 8000df2:	40f3      	lsrs	r3, r6
 8000df4:	2200      	movs	r2, #0
 8000df6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d905      	bls.n	8000e0e <__udivmoddi4+0xb6>
 8000e02:	b10d      	cbz	r5, 8000e08 <__udivmoddi4+0xb0>
 8000e04:	e9c5 0100 	strd	r0, r1, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e7f5      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000e0e:	fab3 f183 	clz	r1, r3
 8000e12:	2900      	cmp	r1, #0
 8000e14:	d146      	bne.n	8000ea4 <__udivmoddi4+0x14c>
 8000e16:	4573      	cmp	r3, lr
 8000e18:	d302      	bcc.n	8000e20 <__udivmoddi4+0xc8>
 8000e1a:	4282      	cmp	r2, r0
 8000e1c:	f200 8105 	bhi.w	800102a <__udivmoddi4+0x2d2>
 8000e20:	1a84      	subs	r4, r0, r2
 8000e22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e26:	2001      	movs	r0, #1
 8000e28:	4690      	mov	r8, r2
 8000e2a:	2d00      	cmp	r5, #0
 8000e2c:	d0e5      	beq.n	8000dfa <__udivmoddi4+0xa2>
 8000e2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e32:	e7e2      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f000 8090 	beq.w	8000f5a <__udivmoddi4+0x202>
 8000e3a:	fab2 f682 	clz	r6, r2
 8000e3e:	2e00      	cmp	r6, #0
 8000e40:	f040 80a4 	bne.w	8000f8c <__udivmoddi4+0x234>
 8000e44:	1a8a      	subs	r2, r1, r2
 8000e46:	0c03      	lsrs	r3, r0, #16
 8000e48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e4c:	b280      	uxth	r0, r0
 8000e4e:	b2bc      	uxth	r4, r7
 8000e50:	2101      	movs	r1, #1
 8000e52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d907      	bls.n	8000e76 <__udivmoddi4+0x11e>
 8000e66:	18fb      	adds	r3, r7, r3
 8000e68:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e6c:	d202      	bcs.n	8000e74 <__udivmoddi4+0x11c>
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	f200 80e0 	bhi.w	8001034 <__udivmoddi4+0x2dc>
 8000e74:	46c4      	mov	ip, r8
 8000e76:	1a9b      	subs	r3, r3, r2
 8000e78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e84:	fb02 f404 	mul.w	r4, r2, r4
 8000e88:	429c      	cmp	r4, r3
 8000e8a:	d907      	bls.n	8000e9c <__udivmoddi4+0x144>
 8000e8c:	18fb      	adds	r3, r7, r3
 8000e8e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e92:	d202      	bcs.n	8000e9a <__udivmoddi4+0x142>
 8000e94:	429c      	cmp	r4, r3
 8000e96:	f200 80ca 	bhi.w	800102e <__udivmoddi4+0x2d6>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	1b1b      	subs	r3, r3, r4
 8000e9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ea2:	e7a5      	b.n	8000df0 <__udivmoddi4+0x98>
 8000ea4:	f1c1 0620 	rsb	r6, r1, #32
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	fa22 f706 	lsr.w	r7, r2, r6
 8000eae:	431f      	orrs	r7, r3
 8000eb0:	fa0e f401 	lsl.w	r4, lr, r1
 8000eb4:	fa20 f306 	lsr.w	r3, r0, r6
 8000eb8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ebc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ec0:	4323      	orrs	r3, r4
 8000ec2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec6:	fa1f fc87 	uxth.w	ip, r7
 8000eca:	fbbe f0f9 	udiv	r0, lr, r9
 8000ece:	0c1c      	lsrs	r4, r3, #16
 8000ed0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ed4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ed8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000edc:	45a6      	cmp	lr, r4
 8000ede:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee2:	d909      	bls.n	8000ef8 <__udivmoddi4+0x1a0>
 8000ee4:	193c      	adds	r4, r7, r4
 8000ee6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000eea:	f080 809c 	bcs.w	8001026 <__udivmoddi4+0x2ce>
 8000eee:	45a6      	cmp	lr, r4
 8000ef0:	f240 8099 	bls.w	8001026 <__udivmoddi4+0x2ce>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	443c      	add	r4, r7
 8000ef8:	eba4 040e 	sub.w	r4, r4, lr
 8000efc:	fa1f fe83 	uxth.w	lr, r3
 8000f00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f04:	fb09 4413 	mls	r4, r9, r3, r4
 8000f08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f10:	45a4      	cmp	ip, r4
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1ce>
 8000f14:	193c      	adds	r4, r7, r4
 8000f16:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f1a:	f080 8082 	bcs.w	8001022 <__udivmoddi4+0x2ca>
 8000f1e:	45a4      	cmp	ip, r4
 8000f20:	d97f      	bls.n	8001022 <__udivmoddi4+0x2ca>
 8000f22:	3b02      	subs	r3, #2
 8000f24:	443c      	add	r4, r7
 8000f26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f2a:	eba4 040c 	sub.w	r4, r4, ip
 8000f2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f32:	4564      	cmp	r4, ip
 8000f34:	4673      	mov	r3, lr
 8000f36:	46e1      	mov	r9, ip
 8000f38:	d362      	bcc.n	8001000 <__udivmoddi4+0x2a8>
 8000f3a:	d05f      	beq.n	8000ffc <__udivmoddi4+0x2a4>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x1fe>
 8000f3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f42:	eb64 0409 	sbc.w	r4, r4, r9
 8000f46:	fa04 f606 	lsl.w	r6, r4, r6
 8000f4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f4e:	431e      	orrs	r6, r3
 8000f50:	40cc      	lsrs	r4, r1
 8000f52:	e9c5 6400 	strd	r6, r4, [r5]
 8000f56:	2100      	movs	r1, #0
 8000f58:	e74f      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000f5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f5e:	0c01      	lsrs	r1, r0, #16
 8000f60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f64:	b280      	uxth	r0, r0
 8000f66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f6a:	463b      	mov	r3, r7
 8000f6c:	4638      	mov	r0, r7
 8000f6e:	463c      	mov	r4, r7
 8000f70:	46b8      	mov	r8, r7
 8000f72:	46be      	mov	lr, r7
 8000f74:	2620      	movs	r6, #32
 8000f76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f7a:	eba2 0208 	sub.w	r2, r2, r8
 8000f7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f82:	e766      	b.n	8000e52 <__udivmoddi4+0xfa>
 8000f84:	4601      	mov	r1, r0
 8000f86:	e718      	b.n	8000dba <__udivmoddi4+0x62>
 8000f88:	4610      	mov	r0, r2
 8000f8a:	e72c      	b.n	8000de6 <__udivmoddi4+0x8e>
 8000f8c:	f1c6 0220 	rsb	r2, r6, #32
 8000f90:	fa2e f302 	lsr.w	r3, lr, r2
 8000f94:	40b7      	lsls	r7, r6
 8000f96:	40b1      	lsls	r1, r6
 8000f98:	fa20 f202 	lsr.w	r2, r0, r2
 8000f9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fa6:	b2bc      	uxth	r4, r7
 8000fa8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fac:	0c11      	lsrs	r1, r2, #16
 8000fae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb2:	fb08 f904 	mul.w	r9, r8, r4
 8000fb6:	40b0      	lsls	r0, r6
 8000fb8:	4589      	cmp	r9, r1
 8000fba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fbe:	b280      	uxth	r0, r0
 8000fc0:	d93e      	bls.n	8001040 <__udivmoddi4+0x2e8>
 8000fc2:	1879      	adds	r1, r7, r1
 8000fc4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fc8:	d201      	bcs.n	8000fce <__udivmoddi4+0x276>
 8000fca:	4589      	cmp	r9, r1
 8000fcc:	d81f      	bhi.n	800100e <__udivmoddi4+0x2b6>
 8000fce:	eba1 0109 	sub.w	r1, r1, r9
 8000fd2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd6:	fb09 f804 	mul.w	r8, r9, r4
 8000fda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fde:	b292      	uxth	r2, r2
 8000fe0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fe4:	4542      	cmp	r2, r8
 8000fe6:	d229      	bcs.n	800103c <__udivmoddi4+0x2e4>
 8000fe8:	18ba      	adds	r2, r7, r2
 8000fea:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fee:	d2c4      	bcs.n	8000f7a <__udivmoddi4+0x222>
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d2c2      	bcs.n	8000f7a <__udivmoddi4+0x222>
 8000ff4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ff8:	443a      	add	r2, r7
 8000ffa:	e7be      	b.n	8000f7a <__udivmoddi4+0x222>
 8000ffc:	45f0      	cmp	r8, lr
 8000ffe:	d29d      	bcs.n	8000f3c <__udivmoddi4+0x1e4>
 8001000:	ebbe 0302 	subs.w	r3, lr, r2
 8001004:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001008:	3801      	subs	r0, #1
 800100a:	46e1      	mov	r9, ip
 800100c:	e796      	b.n	8000f3c <__udivmoddi4+0x1e4>
 800100e:	eba7 0909 	sub.w	r9, r7, r9
 8001012:	4449      	add	r1, r9
 8001014:	f1a8 0c02 	sub.w	ip, r8, #2
 8001018:	fbb1 f9fe 	udiv	r9, r1, lr
 800101c:	fb09 f804 	mul.w	r8, r9, r4
 8001020:	e7db      	b.n	8000fda <__udivmoddi4+0x282>
 8001022:	4673      	mov	r3, lr
 8001024:	e77f      	b.n	8000f26 <__udivmoddi4+0x1ce>
 8001026:	4650      	mov	r0, sl
 8001028:	e766      	b.n	8000ef8 <__udivmoddi4+0x1a0>
 800102a:	4608      	mov	r0, r1
 800102c:	e6fd      	b.n	8000e2a <__udivmoddi4+0xd2>
 800102e:	443b      	add	r3, r7
 8001030:	3a02      	subs	r2, #2
 8001032:	e733      	b.n	8000e9c <__udivmoddi4+0x144>
 8001034:	f1ac 0c02 	sub.w	ip, ip, #2
 8001038:	443b      	add	r3, r7
 800103a:	e71c      	b.n	8000e76 <__udivmoddi4+0x11e>
 800103c:	4649      	mov	r1, r9
 800103e:	e79c      	b.n	8000f7a <__udivmoddi4+0x222>
 8001040:	eba1 0109 	sub.w	r1, r1, r9
 8001044:	46c4      	mov	ip, r8
 8001046:	fbb1 f9fe 	udiv	r9, r1, lr
 800104a:	fb09 f804 	mul.w	r8, r9, r4
 800104e:	e7c4      	b.n	8000fda <__udivmoddi4+0x282>

08001050 <__aeabi_idiv0>:
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth>:
 *      Author: daniel
 */

#include "LEDArray.h"

LEDArray::LEDArray(GPIO_TypeDef* port,uint16_t pins[], uint8_t count):port_(port),count(count) {
 8001054:	b480      	push	{r7}
 8001056:	b087      	sub	sp, #28
 8001058:	af00      	add	r7, sp, #0
 800105a:	60f8      	str	r0, [r7, #12]
 800105c:	60b9      	str	r1, [r7, #8]
 800105e:	607a      	str	r2, [r7, #4]
 8001060:	70fb      	strb	r3, [r7, #3]
 8001062:	4a12      	ldr	r2, [pc, #72]	@ (80010ac <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x58>)
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	68ba      	ldr	r2, [r7, #8]
 800106c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800106e:	78fa      	ldrb	r2, [r7, #3]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	631a      	str	r2, [r3, #48]	@ 0x30
	// TODO Auto-generated constructor stub
	for(int i=0;i<count;i++){
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]
 8001078:	e00d      	b.n	8001096 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x42>
		pins_[i]=pins[i];
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	687a      	ldr	r2, [r7, #4]
 8001080:	4413      	add	r3, r2
 8001082:	881b      	ldrh	r3, [r3, #0]
 8001084:	4619      	mov	r1, r3
 8001086:	68fa      	ldr	r2, [r7, #12]
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4413      	add	r3, r2
 800108e:	6059      	str	r1, [r3, #4]
	for(int i=0;i<count;i++){
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	3301      	adds	r3, #1
 8001094:	617b      	str	r3, [r7, #20]
 8001096:	78fb      	ldrb	r3, [r7, #3]
 8001098:	697a      	ldr	r2, [r7, #20]
 800109a:	429a      	cmp	r2, r3
 800109c:	dbed      	blt.n	800107a <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x26>
	}

}
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	4618      	mov	r0, r3
 80010a2:	371c      	adds	r7, #28
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	08010828 	.word	0x08010828

080010b0 <_ZN8LEDArray8setnledsEi>:
void LEDArray::setnleds(int n){
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
	if(n>count) n=count;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	683a      	ldr	r2, [r7, #0]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	dd02      	ble.n	80010ca <_ZN8LEDArray8setnledsEi+0x1a>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c8:	603b      	str	r3, [r7, #0]
	for(int i=0;i<count;i++){
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	e00e      	b.n	80010ee <_ZN8LEDArray8setnledsEi+0x3e>
	HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_RESET);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	4413      	add	r3, r2
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	b29b      	uxth	r3, r3
 80010e0:	2200      	movs	r2, #0
 80010e2:	4619      	mov	r1, r3
 80010e4:	f003 fe8c 	bl	8004e00 <HAL_GPIO_WritePin>
	for(int i=0;i<count;i++){
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	3301      	adds	r3, #1
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f2:	68fa      	ldr	r2, [r7, #12]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	dbeb      	blt.n	80010d0 <_ZN8LEDArray8setnledsEi+0x20>
	}
	for(int i=0;i<n;i++){
 80010f8:	2300      	movs	r3, #0
 80010fa:	60bb      	str	r3, [r7, #8]
 80010fc:	e00e      	b.n	800111c <_ZN8LEDArray8setnledsEi+0x6c>
		HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_SET);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8001102:	687a      	ldr	r2, [r7, #4]
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	4413      	add	r3, r2
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	b29b      	uxth	r3, r3
 800110e:	2201      	movs	r2, #1
 8001110:	4619      	mov	r1, r3
 8001112:	f003 fe75 	bl	8004e00 <HAL_GPIO_WritePin>
	for(int i=0;i<n;i++){
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	3301      	adds	r3, #1
 800111a:	60bb      	str	r3, [r7, #8]
 800111c:	68ba      	ldr	r2, [r7, #8]
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	429a      	cmp	r2, r3
 8001122:	dbec      	blt.n	80010fe <_ZN8LEDArray8setnledsEi+0x4e>
		}
}
 8001124:	bf00      	nop
 8001126:	bf00      	nop
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
	...

08001130 <_ZN8LEDArrayD1Ev>:
void LEDArray::restleds(){
	for(int i=0;i<count;i++){
		HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_RESET);
		}
}
LEDArray::~LEDArray() {
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	4a04      	ldr	r2, [pc, #16]	@ (800114c <_ZN8LEDArrayD1Ev+0x1c>)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4618      	mov	r0, r3
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr
 800114c:	08010828 	.word	0x08010828

08001150 <_ZN8LEDArrayD0Ev>:
LEDArray::~LEDArray() {
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
}
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f7ff ffe9 	bl	8001130 <_ZN8LEDArrayD1Ev>
 800115e:	2134      	movs	r1, #52	@ 0x34
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f00b fbd3 	bl	800c90c <_ZdlPvj>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4618      	mov	r0, r3
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <_ZN13funkSteckdose17delayMicrosecondsEm>:





	void delayMicroseconds(uint32_t us)
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
	{
	    __HAL_TIM_SET_COUNTER(&htim2, 0);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	2200      	movs	r2, #0
 8001180:	625a      	str	r2, [r3, #36]	@ 0x24
	    HAL_TIM_Base_Start(&htim2);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	3304      	adds	r3, #4
 8001186:	4618      	mov	r0, r3
 8001188:	f005 fc0e 	bl	80069a8 <HAL_TIM_Base_Start>

	    while (__HAL_TIM_GET_COUNTER(&htim2) < us) {
 800118c:	bf00      	nop
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001194:	683a      	ldr	r2, [r7, #0]
 8001196:	429a      	cmp	r2, r3
 8001198:	bf8c      	ite	hi
 800119a:	2301      	movhi	r3, #1
 800119c:	2300      	movls	r3, #0
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d1f4      	bne.n	800118e <_ZN13funkSteckdose17delayMicrosecondsEm+0x1e>

	    }

	    HAL_TIM_Base_Stop(&htim2);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	3304      	adds	r3, #4
 80011a8:	4618      	mov	r0, r3
 80011aa:	f005 fc65 	bl	8006a78 <HAL_TIM_Base_Stop>
	}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <_ZN13funkSteckdose20delay350MicrosecondsEi>:
	void delay350Microseconds(int n){
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b082      	sub	sp, #8
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	6039      	str	r1, [r7, #0]
		delayMicroseconds(n*350U);
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 80011c6:	fb02 f303 	mul.w	r3, r2, r3
 80011ca:	4619      	mov	r1, r3
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff ffcf 	bl	8001170 <_ZN13funkSteckdose17delayMicrosecondsEm>
	}
 80011d2:	bf00      	nop
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <_ZN13funkSteckdose8transmitEii>:
	void transmit(int numberHighPulses,int numberLowPulses){
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80011e8:	2200      	movs	r2, #0
 80011ea:	2101      	movs	r1, #1
 80011ec:	4809      	ldr	r0, [pc, #36]	@ (8001214 <_ZN13funkSteckdose8transmitEii+0x38>)
 80011ee:	f003 fe07 	bl	8004e00 <HAL_GPIO_WritePin>
		delay350Microseconds(numberHighPulses);
 80011f2:	68b9      	ldr	r1, [r7, #8]
 80011f4:	68f8      	ldr	r0, [r7, #12]
 80011f6:	f7ff ffde 	bl	80011b6 <_ZN13funkSteckdose20delay350MicrosecondsEi>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80011fa:	2201      	movs	r2, #1
 80011fc:	2101      	movs	r1, #1
 80011fe:	4805      	ldr	r0, [pc, #20]	@ (8001214 <_ZN13funkSteckdose8transmitEii+0x38>)
 8001200:	f003 fdfe 	bl	8004e00 <HAL_GPIO_WritePin>
		delay350Microseconds(numberLowPulses);
 8001204:	6879      	ldr	r1, [r7, #4]
 8001206:	68f8      	ldr	r0, [r7, #12]
 8001208:	f7ff ffd5 	bl	80011b6 <_ZN13funkSteckdose20delay350MicrosecondsEi>

	}
 800120c:	bf00      	nop
 800120e:	3710      	adds	r7, #16
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40020800 	.word	0x40020800

08001218 <_ZN13funkSteckdose12sendSequenceEth>:

	void sendSequence(uint16_t bits, uint8_t length){
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	460b      	mov	r3, r1
 8001222:	807b      	strh	r3, [r7, #2]
 8001224:	4613      	mov	r3, r2
 8001226:	707b      	strb	r3, [r7, #1]
		for(int i=0;i<10;++i){
 8001228:	2300      	movs	r3, #0
 800122a:	617b      	str	r3, [r7, #20]
 800122c:	e02c      	b.n	8001288 <_ZN13funkSteckdose12sendSequenceEth+0x70>
			for(int j=length-1;j>=0;--j){
 800122e:	787b      	ldrb	r3, [r7, #1]
 8001230:	3b01      	subs	r3, #1
 8001232:	613b      	str	r3, [r7, #16]
 8001234:	e01d      	b.n	8001272 <_ZN13funkSteckdose12sendSequenceEth+0x5a>
				transmit(1, 3);
 8001236:	2203      	movs	r2, #3
 8001238:	2101      	movs	r1, #1
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff ffce 	bl	80011dc <_ZN13funkSteckdose8transmitEii>
				 uint8_t isOne = (bits >> j) & 1;
 8001240:	887a      	ldrh	r2, [r7, #2]
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	fa42 f303 	asr.w	r3, r2, r3
 8001248:	b2db      	uxtb	r3, r3
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	73fb      	strb	r3, [r7, #15]
				if(isOne==1)
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	2b01      	cmp	r3, #1
 8001254:	d105      	bne.n	8001262 <_ZN13funkSteckdose12sendSequenceEth+0x4a>
					transmit(1, 3);
 8001256:	2203      	movs	r2, #3
 8001258:	2101      	movs	r1, #1
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff ffbe 	bl	80011dc <_ZN13funkSteckdose8transmitEii>
 8001260:	e004      	b.n	800126c <_ZN13funkSteckdose12sendSequenceEth+0x54>
				else transmit(3,1);
 8001262:	2201      	movs	r2, #1
 8001264:	2103      	movs	r1, #3
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f7ff ffb8 	bl	80011dc <_ZN13funkSteckdose8transmitEii>
			for(int j=length-1;j>=0;--j){
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	3b01      	subs	r3, #1
 8001270:	613b      	str	r3, [r7, #16]
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	2b00      	cmp	r3, #0
 8001276:	dade      	bge.n	8001236 <_ZN13funkSteckdose12sendSequenceEth+0x1e>
			}
			transmit(1,31);
 8001278:	221f      	movs	r2, #31
 800127a:	2101      	movs	r1, #1
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff ffad 	bl	80011dc <_ZN13funkSteckdose8transmitEii>
		for(int i=0;i<10;++i){
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	3301      	adds	r3, #1
 8001286:	617b      	str	r3, [r7, #20]
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	2b09      	cmp	r3, #9
 800128c:	ddcf      	ble.n	800122e <_ZN13funkSteckdose12sendSequenceEth+0x16>
		}
	}
 800128e:	bf00      	nop
 8001290:	bf00      	nop
 8001292:	3718      	adds	r7, #24
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef>:
 *      Author: daniel
 */

#include "funkSteckdose.h"

funkSteckdose::funkSteckdose(TIM_HandleTypeDef htim2_):htim2(htim2_) {
 8001298:	b084      	sub	sp, #16
 800129a:	b580      	push	{r7, lr}
 800129c:	b082      	sub	sp, #8
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
 80012a2:	f107 0014 	add.w	r0, r7, #20
 80012a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80012aa:	4a09      	ldr	r2, [pc, #36]	@ (80012d0 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef+0x38>)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	3304      	adds	r3, #4
 80012b4:	f107 0114 	add.w	r1, r7, #20
 80012b8:	2248      	movs	r2, #72	@ 0x48
 80012ba:	4618      	mov	r0, r3
 80012bc:	f00e fae1 	bl	800f882 <memcpy>
	// TODO Auto-generated constructor stub

}
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4618      	mov	r0, r3
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80012cc:	b004      	add	sp, #16
 80012ce:	4770      	bx	lr
 80012d0:	08010838 	.word	0x08010838

080012d4 <_ZN13funkSteckdoseD1Ev>:

funkSteckdose::~funkSteckdose() {
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	4a04      	ldr	r2, [pc, #16]	@ (80012f0 <_ZN13funkSteckdoseD1Ev+0x1c>)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4618      	mov	r0, r3
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr
 80012f0:	08010838 	.word	0x08010838

080012f4 <_ZN13funkSteckdoseD0Ev>:
funkSteckdose::~funkSteckdose() {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
}
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f7ff ffe9 	bl	80012d4 <_ZN13funkSteckdoseD1Ev>
 8001302:	214c      	movs	r1, #76	@ 0x4c
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f00b fb01 	bl	800c90c <_ZdlPvj>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4618      	mov	r0, r3
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <_ZN13funkSteckdose3einEv>:

void funkSteckdose::ein(){
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
	sendSequence(0b111111000010, 12);
 800131c:	220c      	movs	r2, #12
 800131e:	f640 71c2 	movw	r1, #4034	@ 0xfc2
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff ff78 	bl	8001218 <_ZN13funkSteckdose12sendSequenceEth>
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}

08001330 <_ZN13funkSteckdose3ausEv>:
void funkSteckdose::aus(){
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
	sendSequence(0b111111000001, 12);
 8001338:	220c      	movs	r2, #12
 800133a:	f640 71c1 	movw	r1, #4033	@ 0xfc1
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff ff6a 	bl	8001218 <_ZN13funkSteckdose12sendSequenceEth>
}
 8001344:	bf00      	nop
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}

0800134c <_ZN3KWSC1Ev>:
#include "kws.h"

/*
	Constructor for the keyword spotting system
*/
KWS::KWS() : network(AI_HANDLE_NULL) {
 800134c:	b5b0      	push	{r4, r5, r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2200      	movs	r2, #0
 8001358:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  ai_error ai_err;
  ai_err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	339c      	adds	r3, #156	@ 0x9c
 8001360:	2100      	movs	r1, #0
 8001362:	4618      	mov	r0, r3
 8001364:	f006 fe9a 	bl	800809c <ai_network_create>
 8001368:	4603      	mov	r3, r0
 800136a:	60fb      	str	r3, [r7, #12]
  if (ai_err.type != AI_ERROR_NONE) {
 800136c:	7b3b      	ldrb	r3, [r7, #12]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d00a      	beq.n	8001388 <_ZN3KWSC1Ev+0x3c>
	  printf("E: AI error - type=%d code=%d\r\n", ai_err.type, ai_err.code);
 8001372:	7b3b      	ldrb	r3, [r7, #12]
 8001374:	4619      	mov	r1, r3
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800137c:	461a      	mov	r2, r3
 800137e:	4819      	ldr	r0, [pc, #100]	@ (80013e4 <_ZN3KWSC1Ev+0x98>)
 8001380:	f00e f818 	bl	800f3b4 <iprintf>
    return;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	e028      	b.n	80013da <_ZN3KWSC1Ev+0x8e>
  }
  printf("NN created...\r\n");
 8001388:	4817      	ldr	r0, [pc, #92]	@ (80013e8 <_ZN3KWSC1Ev+0x9c>)
 800138a:	f00e f87b 	bl	800f484 <puts>

  aiInit();
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f000 f82c 	bl	80013ec <_ZN3KWS6aiInitEv>

  ai_input[0] = *AI_NETWORK_IN;
 8001394:	2100      	movs	r1, #0
 8001396:	2000      	movs	r0, #0
 8001398:	f006 fe96 	bl	80080c8 <ai_network_inputs_get>
 800139c:	4602      	mov	r2, r0
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80013a4:	f503 640c 	add.w	r4, r3, #2240	@ 0x8c0
 80013a8:	4615      	mov	r5, r2
 80013aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013ae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ai_output[0] = *AI_NETWORK_OUT;
 80013b6:	2100      	movs	r1, #0
 80013b8:	2000      	movs	r0, #0
 80013ba:	f006 fe9f 	bl	80080fc <ai_network_outputs_get>
 80013be:	4602      	mov	r2, r0
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80013c6:	f603 04dc 	addw	r4, r3, #2268	@ 0x8dc
 80013ca:	4615      	mov	r5, r2
 80013cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}

}
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4618      	mov	r0, r3
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bdb0      	pop	{r4, r5, r7, pc}
 80013e2:	bf00      	nop
 80013e4:	080104a0 	.word	0x080104a0
 80013e8:	080104c0 	.word	0x080104c0

080013ec <_ZN3KWS6aiInitEv>:

/*
	The network need to be initialized once before it can be used for the inference.
*/
int KWS::aiInit() {
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b092      	sub	sp, #72	@ 0x48
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
	ai_error ai_err;
	printf("Initializing NN...\r\n");
 80013f4:	481f      	ldr	r0, [pc, #124]	@ (8001474 <_ZN3KWS6aiInitEv+0x88>)
 80013f6:	f00e f845 	bl	800f484 <puts>
	ai_network_params params = { AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()), AI_NETWORK_DATA_ACTIVATIONS(activations) };
 80013fa:	f006 ff4d 	bl	8008298 <ai_network_data_weights_get>
 80013fe:	4602      	mov	r2, r0
 8001400:	f107 030c 	add.w	r3, r7, #12
 8001404:	4611      	mov	r1, r2
 8001406:	4618      	mov	r0, r3
 8001408:	f006 ff12 	bl	8008230 <ai_network_data_weights_buffer_get>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 8001412:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001416:	4611      	mov	r1, r2
 8001418:	4618      	mov	r0, r3
 800141a:	f006 fed5 	bl	80081c8 <ai_network_data_activations_buffer_get>
	if (!ai_network_init(network, &params)) {
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001424:	f107 020c 	add.w	r2, r7, #12
 8001428:	4611      	mov	r1, r2
 800142a:	4618      	mov	r0, r3
 800142c:	f006 fe80 	bl	8008130 <ai_network_init>
 8001430:	4603      	mov	r3, r0
 8001432:	f083 0301 	eor.w	r3, r3, #1
 8001436:	b2db      	uxtb	r3, r3
 8001438:	2b00      	cmp	r3, #0
 800143a:	d013      	beq.n	8001464 <_ZN3KWS6aiInitEv+0x78>
		ai_err = ai_network_get_error(network);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001442:	4618      	mov	r0, r3
 8001444:	f006 fe1e 	bl	8008084 <ai_network_get_error>
 8001448:	4603      	mov	r3, r0
 800144a:	647b      	str	r3, [r7, #68]	@ 0x44
		printf("E: AI error - type=%d code=%d\r\n", ai_err.type, ai_err.code);
 800144c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001450:	4619      	mov	r1, r3
 8001452:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001454:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001458:	461a      	mov	r2, r3
 800145a:	4807      	ldr	r0, [pc, #28]	@ (8001478 <_ZN3KWS6aiInitEv+0x8c>)
 800145c:	f00d ffaa 	bl	800f3b4 <iprintf>
		return 1;
 8001460:	2301      	movs	r3, #1
 8001462:	e003      	b.n	800146c <_ZN3KWS6aiInitEv+0x80>
	} else {
		printf("Initialization successful\r\n");
 8001464:	4805      	ldr	r0, [pc, #20]	@ (800147c <_ZN3KWS6aiInitEv+0x90>)
 8001466:	f00e f80d 	bl	800f484 <puts>
	}
	return 0;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3748      	adds	r7, #72	@ 0x48
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	080104d0 	.word	0x080104d0
 8001478:	080104a0 	.word	0x080104a0
 800147c:	080104e4 	.word	0x080104e4

08001480 <_ZN3KWS12runInferenceEi>:

// TODO Vervollstndige diese Funktion
/*
	Runs the inference and returns index of detected word. When being called, the batch_size can be chosen as 1
*/
int KWS::runInference(int batch_size) {
 8001480:	b580      	push	{r7, lr}
 8001482:	b088      	sub	sp, #32
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	6039      	str	r1, [r7, #0]
  ai_i32 nbatch;
	ai_error ai_err;

	ai_input[0].data = AI_HANDLE_PTR(mMFCC);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	f503 43b1 	add.w	r3, r3, #22656	@ 0x5880
 8001490:	3378      	adds	r3, #120	@ 0x78
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	f502 42a0 	add.w	r2, r2, #20480	@ 0x5000
 8001498:	f8c2 38c4 	str.w	r3, [r2, #2244]	@ 0x8c4
	ai_output[0].data = AI_HANDLE_PTR(out_data);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	3324      	adds	r3, #36	@ 0x24
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	f502 42a0 	add.w	r2, r2, #20480	@ 0x5000
 80014a6:	f8c2 38e0 	str.w	r3, [r2, #2272]	@ 0x8e0

	//////////////////////////////////////////////////////////////////////////////////////
	////////////////////////// TODO fge hier deinen Code ein ////////////////////////////
	//////////////////////////////////////////////////////////////////////////////////////
	//cp  von ai_<>_run
	nbatch = ai_network_run(network, ai_input, ai_output);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	f8d3 009c 	ldr.w	r0, [r3, #156]	@ 0x9c
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f503 43b1 	add.w	r3, r3, #22656	@ 0x5880
 80014b6:	3340      	adds	r3, #64	@ 0x40
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	f502 42b1 	add.w	r2, r2, #22656	@ 0x5880
 80014be:	325c      	adds	r2, #92	@ 0x5c
 80014c0:	4619      	mov	r1, r3
 80014c2:	f006 fe71 	bl	80081a8 <ai_network_run>
 80014c6:	6138      	str	r0, [r7, #16]
	if (nbatch != batch_size) {
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d012      	beq.n	80014f6 <_ZN3KWS12runInferenceEi+0x76>
	 ai_err = ai_network_get_error(network);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80014d6:	4618      	mov	r0, r3
 80014d8:	f006 fdd4 	bl	8008084 <ai_network_get_error>
 80014dc:	4603      	mov	r3, r0
 80014de:	60fb      	str	r3, [r7, #12]
	 printf("E: AI error - type=%d code=%d\r\n", ai_err.type, ai_err.code);
 80014e0:	7b3b      	ldrb	r3, [r7, #12]
 80014e2:	4619      	mov	r1, r3
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80014ea:	461a      	mov	r2, r3
 80014ec:	4819      	ldr	r0, [pc, #100]	@ (8001554 <_ZN3KWS12runInferenceEi+0xd4>)
 80014ee:	f00d ff61 	bl	800f3b4 <iprintf>
	 return 1;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e02a      	b.n	800154c <_ZN3KWS12runInferenceEi+0xcc>
	}


	//////////////////////////////////////////////////////////////////////////////////////

	float max_value = out_data[0];
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014fa:	61fb      	str	r3, [r7, #28]
	uint32_t max_index = 0;
 80014fc:	2300      	movs	r3, #0
 80014fe:	61bb      	str	r3, [r7, #24]
	for (uint32_t i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 8001500:	2300      	movs	r3, #0
 8001502:	617b      	str	r3, [r7, #20]
 8001504:	e01e      	b.n	8001544 <_ZN3KWS12runInferenceEi+0xc4>
		//printf("%lu: %f\r\n", (unsigned long) i, out_data[i]);
		// find maximum probabilty
		if (i > 0) {
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d018      	beq.n	800153e <_ZN3KWS12runInferenceEi+0xbe>
			if (max_value < out_data[i]) {
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	3308      	adds	r3, #8
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	4413      	add	r3, r2
 8001516:	3304      	adds	r3, #4
 8001518:	edd3 7a00 	vldr	s15, [r3]
 800151c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001520:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001528:	d509      	bpl.n	800153e <_ZN3KWS12runInferenceEi+0xbe>
				max_value = out_data[i];
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	3308      	adds	r3, #8
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	4413      	add	r3, r2
 8001534:	3304      	adds	r3, #4
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	61fb      	str	r3, [r7, #28]
				max_index = i;
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	61bb      	str	r3, [r7, #24]
	for (uint32_t i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	3301      	adds	r3, #1
 8001542:	617b      	str	r3, [r7, #20]
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	2b1d      	cmp	r3, #29
 8001548:	d9dd      	bls.n	8001506 <_ZN3KWS12runInferenceEi+0x86>
			}
		}
	}
	return max_index;
 800154a:	69bb      	ldr	r3, [r7, #24]
}
 800154c:	4618      	mov	r0, r3
 800154e:	3720      	adds	r7, #32
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	080104a0 	.word	0x080104a0

08001558 <_ZN3KWS11indexToWordB5cxx11Ei>:

std::string KWS::indexToWord(int index) {
 8001558:	b580      	push	{r7, lr}
 800155a:	b096      	sub	sp, #88	@ 0x58
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
  switch (index) {
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2b07      	cmp	r3, #7
 8001568:	f200 8094 	bhi.w	8001694 <_ZN3KWS11indexToWordB5cxx11Ei+0x13c>
 800156c:	a201      	add	r2, pc, #4	@ (adr r2, 8001574 <_ZN3KWS11indexToWordB5cxx11Ei+0x1c>)
 800156e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001572:	bf00      	nop
 8001574:	08001595 	.word	0x08001595
 8001578:	080015b5 	.word	0x080015b5
 800157c:	080015d5 	.word	0x080015d5
 8001580:	080015f5 	.word	0x080015f5
 8001584:	08001615 	.word	0x08001615
 8001588:	08001635 	.word	0x08001635
 800158c:	08001655 	.word	0x08001655
 8001590:	08001675 	.word	0x08001675
 8001594:	f107 0310 	add.w	r3, r7, #16
 8001598:	657b      	str	r3, [r7, #84]	@ 0x54
    case 0: return "YES";
 800159a:	f107 0310 	add.w	r3, r7, #16
 800159e:	461a      	mov	r2, r3
 80015a0:	4946      	ldr	r1, [pc, #280]	@ (80016bc <_ZN3KWS11indexToWordB5cxx11Ei+0x164>)
 80015a2:	68f8      	ldr	r0, [r7, #12]
 80015a4:	f00b fa3c 	bl	800ca20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 80015a8:	f107 0310 	add.w	r3, r7, #16
 80015ac:	4618      	mov	r0, r3
 80015ae:	f000 f897 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 80015b2:	e07f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 80015b4:	f107 0314 	add.w	r3, r7, #20
 80015b8:	653b      	str	r3, [r7, #80]	@ 0x50
    case 1: return "NO";
 80015ba:	f107 0314 	add.w	r3, r7, #20
 80015be:	461a      	mov	r2, r3
 80015c0:	493f      	ldr	r1, [pc, #252]	@ (80016c0 <_ZN3KWS11indexToWordB5cxx11Ei+0x168>)
 80015c2:	68f8      	ldr	r0, [r7, #12]
 80015c4:	f00b fa2c 	bl	800ca20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80015c8:	f107 0314 	add.w	r3, r7, #20
 80015cc:	4618      	mov	r0, r3
 80015ce:	f000 f887 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 80015d2:	e06f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 80015d4:	f107 0318 	add.w	r3, r7, #24
 80015d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    case 2: return "ON";
 80015da:	f107 0318 	add.w	r3, r7, #24
 80015de:	461a      	mov	r2, r3
 80015e0:	4938      	ldr	r1, [pc, #224]	@ (80016c4 <_ZN3KWS11indexToWordB5cxx11Ei+0x16c>)
 80015e2:	68f8      	ldr	r0, [r7, #12]
 80015e4:	f00b fa1c 	bl	800ca20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80015e8:	f107 0318 	add.w	r3, r7, #24
 80015ec:	4618      	mov	r0, r3
 80015ee:	f000 f877 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 80015f2:	e05f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 80015f4:	f107 031c 	add.w	r3, r7, #28
 80015f8:	64bb      	str	r3, [r7, #72]	@ 0x48
    case 3: return "OFF";
 80015fa:	f107 031c 	add.w	r3, r7, #28
 80015fe:	461a      	mov	r2, r3
 8001600:	4931      	ldr	r1, [pc, #196]	@ (80016c8 <_ZN3KWS11indexToWordB5cxx11Ei+0x170>)
 8001602:	68f8      	ldr	r0, [r7, #12]
 8001604:	f00b fa0c 	bl	800ca20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001608:	f107 031c 	add.w	r3, r7, #28
 800160c:	4618      	mov	r0, r3
 800160e:	f000 f867 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 8001612:	e04f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 8001614:	f107 0320 	add.w	r3, r7, #32
 8001618:	647b      	str	r3, [r7, #68]	@ 0x44
    case 4: return "ONE";
 800161a:	f107 0320 	add.w	r3, r7, #32
 800161e:	461a      	mov	r2, r3
 8001620:	492a      	ldr	r1, [pc, #168]	@ (80016cc <_ZN3KWS11indexToWordB5cxx11Ei+0x174>)
 8001622:	68f8      	ldr	r0, [r7, #12]
 8001624:	f00b f9fc 	bl	800ca20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001628:	f107 0320 	add.w	r3, r7, #32
 800162c:	4618      	mov	r0, r3
 800162e:	f000 f857 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 8001632:	e03f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 8001634:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001638:	643b      	str	r3, [r7, #64]	@ 0x40
    case 5: return "TWO";
 800163a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800163e:	461a      	mov	r2, r3
 8001640:	4923      	ldr	r1, [pc, #140]	@ (80016d0 <_ZN3KWS11indexToWordB5cxx11Ei+0x178>)
 8001642:	68f8      	ldr	r0, [r7, #12]
 8001644:	f00b f9ec 	bl	800ca20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001648:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800164c:	4618      	mov	r0, r3
 800164e:	f000 f847 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 8001652:	e02f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 8001654:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001658:	63fb      	str	r3, [r7, #60]	@ 0x3c
    case 6: return "THREE";
 800165a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800165e:	461a      	mov	r2, r3
 8001660:	491c      	ldr	r1, [pc, #112]	@ (80016d4 <_ZN3KWS11indexToWordB5cxx11Ei+0x17c>)
 8001662:	68f8      	ldr	r0, [r7, #12]
 8001664:	f00b f9dc 	bl	800ca20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001668:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800166c:	4618      	mov	r0, r3
 800166e:	f000 f837 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 8001672:	e01f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 8001674:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001678:	63bb      	str	r3, [r7, #56]	@ 0x38
    case 7: return "UNKNOWN";
 800167a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800167e:	461a      	mov	r2, r3
 8001680:	4915      	ldr	r1, [pc, #84]	@ (80016d8 <_ZN3KWS11indexToWordB5cxx11Ei+0x180>)
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	f00b f9cc 	bl	800ca20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001688:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800168c:	4618      	mov	r0, r3
 800168e:	f000 f827 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 8001692:	e00f      	b.n	80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 8001694:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001698:	637b      	str	r3, [r7, #52]	@ 0x34
    default: return "_ERROR_";
 800169a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800169e:	461a      	mov	r2, r3
 80016a0:	490e      	ldr	r1, [pc, #56]	@ (80016dc <_ZN3KWS11indexToWordB5cxx11Ei+0x184>)
 80016a2:	68f8      	ldr	r0, [r7, #12]
 80016a4:	f00b f9bc 	bl	800ca20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80016a8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80016ac:	4618      	mov	r0, r3
 80016ae:	f000 f817 	bl	80016e0 <_ZNSt15__new_allocatorIcED1Ev>
 80016b2:	bf00      	nop
	}
}
 80016b4:	68f8      	ldr	r0, [r7, #12]
 80016b6:	3758      	adds	r7, #88	@ 0x58
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	08010738 	.word	0x08010738
 80016c0:	0801073c 	.word	0x0801073c
 80016c4:	08010740 	.word	0x08010740
 80016c8:	08010744 	.word	0x08010744
 80016cc:	08010748 	.word	0x08010748
 80016d0:	0801074c 	.word	0x0801074c
 80016d4:	08010750 	.word	0x08010750
 80016d8:	08010758 	.word	0x08010758
 80016dc:	08010760 	.word	0x08010760

080016e0 <_ZNSt15__new_allocatorIcED1Ev>:
#if __cplusplus >= 201103L
      __new_allocator& operator=(const __new_allocator&) = default;
#endif

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	4618      	mov	r0, r3
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
	...

080016f8 <_Z12SteckdoseEinv>:
//bar.restleds();

HAL_Delay(100);

}
void SteckdoseEin(){
 80016f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016fa:	b0a5      	sub	sp, #148	@ 0x94
 80016fc:	af10      	add	r7, sp, #64	@ 0x40
	funkSteckdose Steckdose(htim2);
 80016fe:	4e14      	ldr	r6, [pc, #80]	@ (8001750 <_Z12SteckdoseEinv+0x58>)
 8001700:	46bc      	mov	ip, r7
 8001702:	466d      	mov	r5, sp
 8001704:	f106 040c 	add.w	r4, r6, #12
 8001708:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800170a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800170c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800170e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001710:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001712:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001714:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001718:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800171c:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001720:	4660      	mov	r0, ip
 8001722:	f7ff fdb9 	bl	8001298 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef>
	for (int i = 0; i < 10; ++i){
 8001726:	2300      	movs	r3, #0
 8001728:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800172a:	e006      	b.n	800173a <_Z12SteckdoseEinv+0x42>
Steckdose.ein();
 800172c:	463b      	mov	r3, r7
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff fdf0 	bl	8001314 <_ZN13funkSteckdose3einEv>
	for (int i = 0; i < 10; ++i){
 8001734:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001736:	3301      	adds	r3, #1
 8001738:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800173a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800173c:	2b09      	cmp	r3, #9
 800173e:	ddf5      	ble.n	800172c <_Z12SteckdoseEinv+0x34>
}
}
 8001740:	463b      	mov	r3, r7
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff fdc6 	bl	80012d4 <_ZN13funkSteckdoseD1Ev>
 8001748:	3754      	adds	r7, #84	@ 0x54
 800174a:	46bd      	mov	sp, r7
 800174c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800174e:	bf00      	nop
 8001750:	20015904 	.word	0x20015904

08001754 <_Z12SteckdoseAusv>:
void SteckdoseAus(){
 8001754:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001756:	b0a5      	sub	sp, #148	@ 0x94
 8001758:	af10      	add	r7, sp, #64	@ 0x40
	funkSteckdose Steckdose(htim2);
 800175a:	4e10      	ldr	r6, [pc, #64]	@ (800179c <_Z12SteckdoseAusv+0x48>)
 800175c:	f107 0c04 	add.w	ip, r7, #4
 8001760:	466d      	mov	r5, sp
 8001762:	f106 040c 	add.w	r4, r6, #12
 8001766:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001768:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800176a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800176c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800176e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001770:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001772:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001776:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800177a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800177e:	4660      	mov	r0, ip
 8001780:	f7ff fd8a 	bl	8001298 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef>


Steckdose.aus();
 8001784:	1d3b      	adds	r3, r7, #4
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff fdd2 	bl	8001330 <_ZN13funkSteckdose3ausEv>

}
 800178c:	1d3b      	adds	r3, r7, #4
 800178e:	4618      	mov	r0, r3
 8001790:	f7ff fda0 	bl	80012d4 <_ZN13funkSteckdoseD1Ev>
 8001794:	3754      	adds	r7, #84	@ 0x54
 8001796:	46bd      	mov	sp, r7
 8001798:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800179a:	bf00      	nop
 800179c:	20015904 	.word	0x20015904

080017a0 <_Z17processHalfBufferPt>:
void processHalfBuffer(uint16_t* buf)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b089      	sub	sp, #36	@ 0x24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < I2S_BUF_SIZE/4; ++i) {
 80017a8:	2300      	movs	r3, #0
 80017aa:	61fb      	str	r3, [r7, #28]
 80017ac:	e06a      	b.n	8001884 <_Z17processHalfBufferPt+0xe4>
        uint32_t hi = buf[4*i];
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	00db      	lsls	r3, r3, #3
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	4413      	add	r3, r2
 80017b6:	881b      	ldrh	r3, [r3, #0]
 80017b8:	61bb      	str	r3, [r7, #24]
        uint32_t lo = buf[4*i + 1];
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	00db      	lsls	r3, r3, #3
 80017be:	3302      	adds	r3, #2
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	4413      	add	r3, r2
 80017c4:	881b      	ldrh	r3, [r3, #0]
 80017c6:	617b      	str	r3, [r7, #20]

        uint32_t raw = (hi << 16) | lo;
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	041b      	lsls	r3, r3, #16
 80017cc:	697a      	ldr	r2, [r7, #20]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	613b      	str	r3, [r7, #16]
        int32_t temp = (int32_t)raw;
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	60fb      	str	r3, [r7, #12]
        int32_t pcm = temp >> 14;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	139b      	asrs	r3, r3, #14
 80017da:	60bb      	str	r3, [r7, #8]

        mergedFrame[i] = pcm; // oder mergedFrame[offset + i] bei Streaming
 80017dc:	492e      	ldr	r1, [pc, #184]	@ (8001898 <_Z17processHalfBufferPt+0xf8>)
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	68ba      	ldr	r2, [r7, #8]
 80017e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        //prebuffer wird immer aufgenommen (kein uberschreitung ntig)
        preBuffer[preBufferIndex] = pcm;
 80017e6:	4b2d      	ldr	r3, [pc, #180]	@ (800189c <_Z17processHalfBufferPt+0xfc>)
 80017e8:	881b      	ldrh	r3, [r3, #0]
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	4619      	mov	r1, r3
 80017ee:	4a2c      	ldr	r2, [pc, #176]	@ (80018a0 <_Z17processHalfBufferPt+0x100>)
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        preBufferIndex++;
 80017f6:	4b29      	ldr	r3, [pc, #164]	@ (800189c <_Z17processHalfBufferPt+0xfc>)
 80017f8:	881b      	ldrh	r3, [r3, #0]
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	3301      	adds	r3, #1
 80017fe:	b29a      	uxth	r2, r3
 8001800:	4b26      	ldr	r3, [pc, #152]	@ (800189c <_Z17processHalfBufferPt+0xfc>)
 8001802:	801a      	strh	r2, [r3, #0]
        if (preBufferIndex >= 4000) {
 8001804:	4b25      	ldr	r3, [pc, #148]	@ (800189c <_Z17processHalfBufferPt+0xfc>)
 8001806:	881b      	ldrh	r3, [r3, #0]
 8001808:	b29b      	uxth	r3, r3
 800180a:	f640 729f 	movw	r2, #3999	@ 0xf9f
 800180e:	4293      	cmp	r3, r2
 8001810:	bf8c      	ite	hi
 8001812:	2301      	movhi	r3, #1
 8001814:	2300      	movls	r3, #0
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2b00      	cmp	r3, #0
 800181a:	d002      	beq.n	8001822 <_Z17processHalfBufferPt+0x82>
            preBufferIndex = 0;
 800181c:	4b1f      	ldr	r3, [pc, #124]	@ (800189c <_Z17processHalfBufferPt+0xfc>)
 800181e:	2200      	movs	r2, #0
 8001820:	801a      	strh	r2, [r3, #0]
        }
        if (isRecording && recordIndex < 16000) {
 8001822:	4b20      	ldr	r3, [pc, #128]	@ (80018a4 <_Z17processHalfBufferPt+0x104>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	b2db      	uxtb	r3, r3
 8001828:	2b00      	cmp	r3, #0
 800182a:	d007      	beq.n	800183c <_Z17processHalfBufferPt+0x9c>
 800182c:	4b1e      	ldr	r3, [pc, #120]	@ (80018a8 <_Z17processHalfBufferPt+0x108>)
 800182e:	881b      	ldrh	r3, [r3, #0]
 8001830:	b29b      	uxth	r3, r3
 8001832:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8001836:	d201      	bcs.n	800183c <_Z17processHalfBufferPt+0x9c>
 8001838:	2301      	movs	r3, #1
 800183a:	e000      	b.n	800183e <_Z17processHalfBufferPt+0x9e>
 800183c:	2300      	movs	r3, #0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d01d      	beq.n	800187e <_Z17processHalfBufferPt+0xde>
        	testbuffer[recordIndex++] = pcm;
 8001842:	4b19      	ldr	r3, [pc, #100]	@ (80018a8 <_Z17processHalfBufferPt+0x108>)
 8001844:	881b      	ldrh	r3, [r3, #0]
 8001846:	b29b      	uxth	r3, r3
 8001848:	1c5a      	adds	r2, r3, #1
 800184a:	b291      	uxth	r1, r2
 800184c:	4a16      	ldr	r2, [pc, #88]	@ (80018a8 <_Z17processHalfBufferPt+0x108>)
 800184e:	8011      	strh	r1, [r2, #0]
 8001850:	4619      	mov	r1, r3
 8001852:	4a16      	ldr	r2, [pc, #88]	@ (80018ac <_Z17processHalfBufferPt+0x10c>)
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	f842 3021 	str.w	r3, [r2, r1, lsl #2]


            if (recordIndex >= 16000) {
 800185a:	4b13      	ldr	r3, [pc, #76]	@ (80018a8 <_Z17processHalfBufferPt+0x108>)
 800185c:	881b      	ldrh	r3, [r3, #0]
 800185e:	b29b      	uxth	r3, r3
 8001860:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8001864:	4293      	cmp	r3, r2
 8001866:	bf8c      	ite	hi
 8001868:	2301      	movhi	r3, #1
 800186a:	2300      	movls	r3, #0
 800186c:	b2db      	uxtb	r3, r3
 800186e:	2b00      	cmp	r3, #0
 8001870:	d005      	beq.n	800187e <_Z17processHalfBufferPt+0xde>
                isRecording = 0;   // Aufnahme beenden
 8001872:	4b0c      	ldr	r3, [pc, #48]	@ (80018a4 <_Z17processHalfBufferPt+0x104>)
 8001874:	2200      	movs	r2, #0
 8001876:	701a      	strb	r2, [r3, #0]
                isFinished  = 1;
 8001878:	4b0d      	ldr	r3, [pc, #52]	@ (80018b0 <_Z17processHalfBufferPt+0x110>)
 800187a:	2201      	movs	r2, #1
 800187c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < I2S_BUF_SIZE/4; ++i) {
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	3301      	adds	r3, #1
 8001882:	61fb      	str	r3, [r7, #28]
 8001884:	69fb      	ldr	r3, [r7, #28]
 8001886:	2bf9      	cmp	r3, #249	@ 0xf9
 8001888:	dd91      	ble.n	80017ae <_Z17processHalfBufferPt+0xe>
            }
        }
    }
}
 800188a:	bf00      	nop
 800188c:	bf00      	nop
 800188e:	3724      	adds	r7, #36	@ 0x24
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	20001940 	.word	0x20001940
 800189c:	2000099e 	.word	0x2000099e
 80018a0:	20011728 	.word	0x20011728
 80018a4:	2000099a 	.word	0x2000099a
 80018a8:	2000099c 	.word	0x2000099c
 80018ac:	20001d28 	.word	0x20001d28
 80018b0:	2000099b 	.word	0x2000099b

080018b4 <HAL_I2S_RxHalfCpltCallback>:


void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s){
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
	if(hi2s->Instance==SPI2){
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a06      	ldr	r2, [pc, #24]	@ (80018dc <HAL_I2S_RxHalfCpltCallback+0x28>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d105      	bne.n	80018d2 <HAL_I2S_RxHalfCpltCallback+0x1e>
		audioHalf = 1;
 80018c6:	4b06      	ldr	r3, [pc, #24]	@ (80018e0 <HAL_I2S_RxHalfCpltCallback+0x2c>)
 80018c8:	2201      	movs	r2, #1
 80018ca:	701a      	strb	r2, [r3, #0]
        processHalfBuffer(&inputBuffer[0]);
 80018cc:	4805      	ldr	r0, [pc, #20]	@ (80018e4 <HAL_I2S_RxHalfCpltCallback+0x30>)
 80018ce:	f7ff ff67 	bl	80017a0 <_Z17processHalfBufferPt>

	}

}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40003800 	.word	0x40003800
 80018e0:	20000999 	.word	0x20000999
 80018e4:	200009a0 	.word	0x200009a0

080018e8 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s){
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
	if(hi2s->Instance==SPI2){
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a06      	ldr	r2, [pc, #24]	@ (8001910 <HAL_I2S_RxCpltCallback+0x28>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d105      	bne.n	8001906 <HAL_I2S_RxCpltCallback+0x1e>
		audioReady=1;
 80018fa:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <HAL_I2S_RxCpltCallback+0x2c>)
 80018fc:	2201      	movs	r2, #1
 80018fe:	701a      	strb	r2, [r3, #0]
        processHalfBuffer(&inputBuffer[I2S_BUF_SIZE]);
 8001900:	4805      	ldr	r0, [pc, #20]	@ (8001918 <HAL_I2S_RxCpltCallback+0x30>)
 8001902:	f7ff ff4d 	bl	80017a0 <_Z17processHalfBufferPt>

	}
	//value = HAL_GetTick();
}
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	40003800 	.word	0x40003800
 8001914:	20000998 	.word	0x20000998
 8001918:	20001170 	.word	0x20001170

0800191c <_Z16extract_featuresv>:

int extract_features(){
 800191c:	b590      	push	{r4, r7, lr}
 800191e:	f6ad 4dfc 	subw	sp, sp, #3324	@ 0xcfc
 8001922:	af00      	add	r7, sp, #0
	//filling of mMFCC
	  char msg[64];

	float mfccInputFrame[MFCC_IN_SIZE]; // input frame of mfcc
	q7_t mfccOutTmp[MFCC_OUT_SIZE]; // result of mfcc
	int feature_counter = 0;
 8001924:	2300      	movs	r3, #0
 8001926:	f8c7 3cf4 	str.w	r3, [r7, #3316]	@ 0xcf4
	for (int i = 0; i <= 16000-800; i+=MFCC_STEP_SIZE, // problem !!!!!
 800192a:	2300      	movs	r3, #0
 800192c:	f8c7 3cf0 	str.w	r3, [r7, #3312]	@ 0xcf0
 8001930:	e067      	b.n	8001a02 <_Z16extract_featuresv+0xe6>
	feature_counter++) {
	for (int j = 0; j < MFCC_IN_SIZE; j++) {
 8001932:	2300      	movs	r3, #0
 8001934:	f8c7 3cec 	str.w	r3, [r7, #3308]	@ 0xcec
 8001938:	e01a      	b.n	8001970 <_Z16extract_featuresv+0x54>

	mfccInputFrame[j] = (float) testbuffer[i+j];
 800193a:	f8d7 2cf0 	ldr.w	r2, [r7, #3312]	@ 0xcf0
 800193e:	f8d7 3cec 	ldr.w	r3, [r7, #3308]	@ 0xcec
 8001942:	4413      	add	r3, r2
 8001944:	4a4f      	ldr	r2, [pc, #316]	@ (8001a84 <_Z16extract_featuresv+0x168>)
 8001946:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800194a:	ee07 3a90 	vmov	s15, r3
 800194e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001952:	f607 43f8 	addw	r3, r7, #3320	@ 0xcf8
 8001956:	f6a3 42d4 	subw	r2, r3, #3284	@ 0xcd4
 800195a:	f8d7 3cec 	ldr.w	r3, [r7, #3308]	@ 0xcec
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	4413      	add	r3, r2
 8001962:	edc3 7a00 	vstr	s15, [r3]
	for (int j = 0; j < MFCC_IN_SIZE; j++) {
 8001966:	f8d7 3cec 	ldr.w	r3, [r7, #3308]	@ 0xcec
 800196a:	3301      	adds	r3, #1
 800196c:	f8c7 3cec 	str.w	r3, [r7, #3308]	@ 0xcec
 8001970:	f8d7 3cec 	ldr.w	r3, [r7, #3308]	@ 0xcec
 8001974:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8001978:	dbdf      	blt.n	800193a <_Z16extract_featuresv+0x1e>
	//printf("%f, ", mfccInputFrame[j]);

	}
	mfcc->mfcc_compute(mfccInputFrame, mfccOutTmp);
 800197a:	4b43      	ldr	r3, [pc, #268]	@ (8001a88 <_Z16extract_featuresv+0x16c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f107 0218 	add.w	r2, r7, #24
 8001982:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001986:	4618      	mov	r0, r3
 8001988:	f001 f848 	bl	8002a1c <_ZN4MFCC12mfcc_computeEPKfPa>

	for (int k = 0; k < MFCC_OUT_SIZE; k++) {
 800198c:	2300      	movs	r3, #0
 800198e:	f8c7 3ce8 	str.w	r3, [r7, #3304]	@ 0xce8
 8001992:	e023      	b.n	80019dc <_Z16extract_featuresv+0xc0>

	kws->mMFCC[feature_counter][k] = (ai_float) mfccOutTmp[k];// !!!! PREPARE MFCC VALUES AS INPUT FOR NN
 8001994:	f607 43f8 	addw	r3, r7, #3320	@ 0xcf8
 8001998:	f5a3 624e 	sub.w	r2, r3, #3296	@ 0xce0
 800199c:	f8d7 3ce8 	ldr.w	r3, [r7, #3304]	@ 0xce8
 80019a0:	4413      	add	r3, r2
 80019a2:	f993 2000 	ldrsb.w	r2, [r3]
 80019a6:	4b39      	ldr	r3, [pc, #228]	@ (8001a8c <_Z16extract_featuresv+0x170>)
 80019a8:	6819      	ldr	r1, [r3, #0]
 80019aa:	ee07 2a90 	vmov	s15, r2
 80019ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019b2:	f8d7 2cf4 	ldr.w	r2, [r7, #3316]	@ 0xcf4
 80019b6:	4613      	mov	r3, r2
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4413      	add	r3, r2
 80019bc:	005b      	lsls	r3, r3, #1
 80019be:	f8d7 2ce8 	ldr.w	r2, [r7, #3304]	@ 0xce8
 80019c2:	4413      	add	r3, r2
 80019c4:	f503 53b1 	add.w	r3, r3, #5664	@ 0x1620
 80019c8:	331e      	adds	r3, #30
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	440b      	add	r3, r1
 80019ce:	edc3 7a00 	vstr	s15, [r3]
	for (int k = 0; k < MFCC_OUT_SIZE; k++) {
 80019d2:	f8d7 3ce8 	ldr.w	r3, [r7, #3304]	@ 0xce8
 80019d6:	3301      	adds	r3, #1
 80019d8:	f8c7 3ce8 	str.w	r3, [r7, #3304]	@ 0xce8
 80019dc:	f8d7 3ce8 	ldr.w	r3, [r7, #3304]	@ 0xce8
 80019e0:	2b09      	cmp	r3, #9
 80019e2:	ddd7      	ble.n	8001994 <_Z16extract_featuresv+0x78>
	}
	if (feature_counter >= 47) break;
 80019e4:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 80019e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80019ea:	dc11      	bgt.n	8001a10 <_Z16extract_featuresv+0xf4>
	for (int i = 0; i <= 16000-800; i+=MFCC_STEP_SIZE, // problem !!!!!
 80019ec:	f8d7 3cf0 	ldr.w	r3, [r7, #3312]	@ 0xcf0
 80019f0:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80019f4:	f8c7 3cf0 	str.w	r3, [r7, #3312]	@ 0xcf0
 80019f8:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 80019fc:	3301      	adds	r3, #1
 80019fe:	f8c7 3cf4 	str.w	r3, [r7, #3316]	@ 0xcf4
 8001a02:	f8d7 3cf0 	ldr.w	r3, [r7, #3312]	@ 0xcf0
 8001a06:	f643 3260 	movw	r2, #15200	@ 0x3b60
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	dd91      	ble.n	8001932 <_Z16extract_featuresv+0x16>
 8001a0e:	e000      	b.n	8001a12 <_Z16extract_featuresv+0xf6>
	if (feature_counter >= 47) break;
 8001a10:	bf00      	nop
	}


	//neural network

	int wordIndex=kws->runInference(1);
 8001a12:	4b1e      	ldr	r3, [pc, #120]	@ (8001a8c <_Z16extract_featuresv+0x170>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	2101      	movs	r1, #1
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff fd31 	bl	8001480 <_ZN3KWS12runInferenceEi>
 8001a1e:	f8c7 0ce4 	str.w	r0, [r7, #3300]	@ 0xce4
	std::string Word=kws->indexToWord(wordIndex);
 8001a22:	4b1a      	ldr	r3, [pc, #104]	@ (8001a8c <_Z16extract_featuresv+0x170>)
 8001a24:	6819      	ldr	r1, [r3, #0]
 8001a26:	f607 43f8 	addw	r3, r7, #3320	@ 0xcf8
 8001a2a:	f6a3 43f8 	subw	r3, r3, #3320	@ 0xcf8
 8001a2e:	f8d7 2ce4 	ldr.w	r2, [r7, #3300]	@ 0xce4
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff fd90 	bl	8001558 <_ZN3KWS11indexToWordB5cxx11Ei>
//	printf("Ergebnis wort: %s \r\n",Word.c_str()); //cant use normal cpp strings in c so (to_cstr)
	snprintf(msg, sizeof(msg), "Ergebnis: %s\r\n", Word.c_str());
 8001a38:	463b      	mov	r3, r7
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f00a ffd2 	bl	800c9e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001a40:	4603      	mov	r3, r0
 8001a42:	f607 40a4 	addw	r0, r7, #3236	@ 0xca4
 8001a46:	4a12      	ldr	r2, [pc, #72]	@ (8001a90 <_Z16extract_featuresv+0x174>)
 8001a48:	2140      	movs	r1, #64	@ 0x40
 8001a4a:	f00d fd23 	bl	800f494 <sniprintf>

	HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001a4e:	f607 43a4 	addw	r3, r7, #3236	@ 0xca4
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7fe fc7c 	bl	8000350 <strlen>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	b29a      	uxth	r2, r3
 8001a5c:	f607 41a4 	addw	r1, r7, #3236	@ 0xca4
 8001a60:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a64:	480b      	ldr	r0, [pc, #44]	@ (8001a94 <_Z16extract_featuresv+0x178>)
 8001a66:	f005 fb01 	bl	800706c <HAL_UART_Transmit>


	return wordIndex;
 8001a6a:	f8d7 4ce4 	ldr.w	r4, [r7, #3300]	@ 0xce4
}
 8001a6e:	463b      	mov	r3, r7
 8001a70:	4618      	mov	r0, r3
 8001a72:	f00a ffb1 	bl	800c9d8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	return wordIndex;
 8001a76:	4623      	mov	r3, r4
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f607 47fc 	addw	r7, r7, #3324	@ 0xcfc
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd90      	pop	{r4, r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20001d28 	.word	0x20001d28
 8001a88:	200155e4 	.word	0x200155e4
 8001a8c:	200155e8 	.word	0x200155e8
 8001a90:	08010768 	.word	0x08010768
 8001a94:	2001594c 	.word	0x2001594c

08001a98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b09c      	sub	sp, #112	@ 0x70
 8001a9c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a9e:	f001 fd29 	bl	80034f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aa2:	f000 f95d 	bl	8001d60 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001aa6:	f000 fb8b 	bl	80021c0 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001aaa:	f000 fb69 	bl	8002180 <_ZL11MX_DMA_Initv>
  MX_ETH_Init();
 8001aae:	f000 fa27 	bl	8001f00 <_ZL11MX_ETH_Initv>
  MX_USART3_UART_Init();
 8001ab2:	f000 fb05 	bl	80020c0 <_ZL19MX_USART3_UART_Initv>
  MX_USB_OTG_FS_PCD_Init();
 8001ab6:	f000 fb31 	bl	800211c <_ZL22MX_USB_OTG_FS_PCD_Initv>
  MX_ADC1_Init();
 8001aba:	f000 f9c5 	bl	8001e48 <_ZL12MX_ADC1_Initv>
  MX_TIM2_Init();
 8001abe:	f000 faa3 	bl	8002008 <_ZL12MX_TIM2_Initv>
  MX_I2S2_Init();
 8001ac2:	f000 fa6f 	bl	8001fa4 <_ZL12MX_I2S2_Initv>




	  //SteckdoseAus();
	  HAL_I2S_Receive_DMA(&hi2s2, &inputBuffer[0], I2S_BUF_SIZE);
 8001ac6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001aca:	4991      	ldr	r1, [pc, #580]	@ (8001d10 <main+0x278>)
 8001acc:	4891      	ldr	r0, [pc, #580]	@ (8001d14 <main+0x27c>)
 8001ace:	f003 faf1 	bl	80050b4 <HAL_I2S_Receive_DMA>
	  while (!audioReady) {
 8001ad2:	bf00      	nop
 8001ad4:	4b90      	ldr	r3, [pc, #576]	@ (8001d18 <main+0x280>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	bf0c      	ite	eq
 8001ade:	2301      	moveq	r3, #1
 8001ae0:	2300      	movne	r3, #0
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d1f5      	bne.n	8001ad4 <main+0x3c>

	  }
	  int16_t minVal = 32767;
 8001ae8:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001aec:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
	  int16_t maxVal = -32768;
 8001af0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001af4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

	  for (int i = 0; i < I2S_BUF_SIZE; ++i) {
 8001af8:	2300      	movs	r3, #0
 8001afa:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001afc:	e020      	b.n	8001b40 <main+0xa8>
	      if (inputBuffer[i] < minVal) minVal = inputBuffer[i];
 8001afe:	4a84      	ldr	r2, [pc, #528]	@ (8001d10 <main+0x278>)
 8001b00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001b02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b06:	461a      	mov	r2, r3
 8001b08:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	da05      	bge.n	8001b1c <main+0x84>
 8001b10:	4a7f      	ldr	r2, [pc, #508]	@ (8001d10 <main+0x278>)
 8001b12:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001b14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b18:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
	      if (inputBuffer[i] > maxVal) maxVal = inputBuffer[i];
 8001b1c:	4a7c      	ldr	r2, [pc, #496]	@ (8001d10 <main+0x278>)
 8001b1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001b20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b24:	461a      	mov	r2, r3
 8001b26:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	dd05      	ble.n	8001b3a <main+0xa2>
 8001b2e:	4a78      	ldr	r2, [pc, #480]	@ (8001d10 <main+0x278>)
 8001b30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001b32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b36:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
	  for (int i = 0; i < I2S_BUF_SIZE; ++i) {
 8001b3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001b40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001b42:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b46:	dbda      	blt.n	8001afe <main+0x66>
  while (1)
  {

	  char msg[64];

	  int32_t minVal =  std::numeric_limits<int>::max();
 8001b48:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8001b4c:	667b      	str	r3, [r7, #100]	@ 0x64
	  int32_t maxVal = std::numeric_limits<int>::min();
 8001b4e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001b52:	663b      	str	r3, [r7, #96]	@ 0x60
	  int32_t peak;
	  for (int i = 0; i < I2S_BUF_SIZE/4; ++i)
 8001b54:	2300      	movs	r3, #0
 8001b56:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001b58:	e013      	b.n	8001b82 <main+0xea>
	  {
	      int32_t v = mergedFrame[i];
 8001b5a:	4a70      	ldr	r2, [pc, #448]	@ (8001d1c <main+0x284>)
 8001b5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b62:	647b      	str	r3, [r7, #68]	@ 0x44
	      if (v < minVal) minVal = v;
 8001b64:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001b66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	da01      	bge.n	8001b70 <main+0xd8>
 8001b6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b6e:	667b      	str	r3, [r7, #100]	@ 0x64
	      if (v > maxVal) maxVal = v;
 8001b70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001b72:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001b74:	429a      	cmp	r2, r3
 8001b76:	dd01      	ble.n	8001b7c <main+0xe4>
 8001b78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b7a:	663b      	str	r3, [r7, #96]	@ 0x60
	  for (int i = 0; i < I2S_BUF_SIZE/4; ++i)
 8001b7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b7e:	3301      	adds	r3, #1
 8001b80:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001b82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b84:	2bf9      	cmp	r3, #249	@ 0xf9
 8001b86:	dde8      	ble.n	8001b5a <main+0xc2>

	  }

	  peak = maxVal - minVal; //amplitude
 8001b88:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001b8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	65fb      	str	r3, [r7, #92]	@ 0x5c


	  if (peak < 0) peak = 0;
 8001b90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	da01      	bge.n	8001b9a <main+0x102>
 8001b96:	2300      	movs	r3, #0
 8001b98:	65fb      	str	r3, [r7, #92]	@ 0x5c
//
//
//	  } //can be optimized


	  int leds = round( peak / 5000);             // 010 LEDs   1500
 8001b9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b9c:	4a60      	ldr	r2, [pc, #384]	@ (8001d20 <main+0x288>)
 8001b9e:	fb82 1203 	smull	r1, r2, r2, r3
 8001ba2:	12d2      	asrs	r2, r2, #11
 8001ba4:	17db      	asrs	r3, r3, #31
 8001ba6:	1ad3      	subs	r3, r2, r3
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f000 fbcf 	bl	800234c <_ZSt5roundIlEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001bae:	ec53 2b10 	vmov	r2, r3, d0
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f7ff f83f 	bl	8000c38 <__aeabi_d2iz>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	64fb      	str	r3, [r7, #76]	@ 0x4c

	  bar.setnleds(leds);
 8001bbe:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001bc0:	4858      	ldr	r0, [pc, #352]	@ (8001d24 <main+0x28c>)
 8001bc2:	f7ff fa75 	bl	80010b0 <_ZN8LEDArray8setnledsEi>

	  //aufnahme test

if(!isRecording && peak >15000){
 8001bc6:	4b58      	ldr	r3, [pc, #352]	@ (8001d28 <main+0x290>)
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d106      	bne.n	8001bde <main+0x146>
 8001bd0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001bd2:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	dd01      	ble.n	8001bde <main+0x146>
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e000      	b.n	8001be0 <main+0x148>
 8001bde:	2300      	movs	r3, #0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d045      	beq.n	8001c70 <main+0x1d8>
		  recordStart = HAL_GetTick(); //start time
 8001be4:	f001 fcec 	bl	80035c0 <HAL_GetTick>
 8001be8:	4603      	mov	r3, r0
 8001bea:	461a      	mov	r2, r3
 8001bec:	4b4f      	ldr	r3, [pc, #316]	@ (8001d2c <main+0x294>)
 8001bee:	601a      	str	r2, [r3, #0]
		  snprintf(msg, sizeof(msg), "aufnahme begiinnt...%d",1);
 8001bf0:	1d38      	adds	r0, r7, #4
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	4a4e      	ldr	r2, [pc, #312]	@ (8001d30 <main+0x298>)
 8001bf6:	2140      	movs	r1, #64	@ 0x40
 8001bf8:	f00d fc4c 	bl	800f494 <sniprintf>

		 	  HAL_UART_Transmit(&huart3,(uint8_t*)msg , strlen(msg), HAL_MAX_DELAY);
 8001bfc:	1d3b      	adds	r3, r7, #4
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7fe fba6 	bl	8000350 <strlen>
 8001c04:	4603      	mov	r3, r0
 8001c06:	b29a      	uxth	r2, r3
 8001c08:	1d39      	adds	r1, r7, #4
 8001c0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c0e:	4849      	ldr	r0, [pc, #292]	@ (8001d34 <main+0x29c>)
 8001c10:	f005 fa2c 	bl	800706c <HAL_UART_Transmit>
		 	  uint16_t lastSample=preBufferIndex; //3998,3999,0,1,2....3997 (last 4000)
 8001c14:	4b48      	ldr	r3, [pc, #288]	@ (8001d38 <main+0x2a0>)
 8001c16:	881b      	ldrh	r3, [r3, #0]
 8001c18:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
		 	  for(int i=0; i<PRERECORD;i++){
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8001c20:	e018      	b.n	8001c54 <main+0x1bc>
		 		  testbuffer[i]=preBuffer[lastSample];
 8001c22:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001c26:	4a45      	ldr	r2, [pc, #276]	@ (8001d3c <main+0x2a4>)
 8001c28:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001c2c:	4944      	ldr	r1, [pc, #272]	@ (8001d40 <main+0x2a8>)
 8001c2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		 		  lastSample++;
 8001c34:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001c38:	3301      	adds	r3, #1
 8001c3a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
		 		  if(lastSample>=PRERECORD){
 8001c3e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001c42:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001c46:	d302      	bcc.n	8001c4e <main+0x1b6>
		 			  lastSample=0;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
		 	  for(int i=0; i<PRERECORD;i++){
 8001c4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c50:	3301      	adds	r3, #1
 8001c52:	653b      	str	r3, [r7, #80]	@ 0x50
 8001c54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c56:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001c5a:	dbe2      	blt.n	8001c22 <main+0x18a>
		 		  }
		 	  }
		 	  recordIndex=PRERECORD;
 8001c5c:	4b39      	ldr	r3, [pc, #228]	@ (8001d44 <main+0x2ac>)
 8001c5e:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8001c62:	801a      	strh	r2, [r3, #0]
		 	    isFinished  = 0;
 8001c64:	4b38      	ldr	r3, [pc, #224]	@ (8001d48 <main+0x2b0>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	701a      	strb	r2, [r3, #0]
		 	    isRecording = 1;
 8001c6a:	4b2f      	ldr	r3, [pc, #188]	@ (8001d28 <main+0x290>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	701a      	strb	r2, [r3, #0]
}

//hrrhrhhr
	  if(isFinished){
 8001c70:	4b35      	ldr	r3, [pc, #212]	@ (8001d48 <main+0x2b0>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	bf14      	ite	ne
 8001c7a:	2301      	movne	r3, #1
 8001c7c:	2300      	moveq	r3, #0
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	f43f af61 	beq.w	8001b48 <main+0xb0>
		  isFinished=0;
 8001c86:	4b30      	ldr	r3, [pc, #192]	@ (8001d48 <main+0x2b0>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	701a      	strb	r2, [r3, #0]
		   duration = HAL_GetTick()-recordStart;
 8001c8c:	f001 fc98 	bl	80035c0 <HAL_GetTick>
 8001c90:	4603      	mov	r3, r0
 8001c92:	4a26      	ldr	r2, [pc, #152]	@ (8001d2c <main+0x294>)
 8001c94:	6812      	ldr	r2, [r2, #0]
 8001c96:	1a9b      	subs	r3, r3, r2
 8001c98:	461a      	mov	r2, r3
 8001c9a:	4b2c      	ldr	r3, [pc, #176]	@ (8001d4c <main+0x2b4>)
 8001c9c:	601a      	str	r2, [r3, #0]
		   snprintf(msg, sizeof(msg), "duration: %ld \r\n", duration);
 8001c9e:	4b2b      	ldr	r3, [pc, #172]	@ (8001d4c <main+0x2b4>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	1d38      	adds	r0, r7, #4
 8001ca4:	4a2a      	ldr	r2, [pc, #168]	@ (8001d50 <main+0x2b8>)
 8001ca6:	2140      	movs	r1, #64	@ 0x40
 8001ca8:	f00d fbf4 	bl	800f494 <sniprintf>
		   	  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001cac:	1d3b      	adds	r3, r7, #4
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7fe fb4e 	bl	8000350 <strlen>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	b29a      	uxth	r2, r3
 8001cb8:	1d39      	adds	r1, r7, #4
 8001cba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cbe:	481d      	ldr	r0, [pc, #116]	@ (8001d34 <main+0x29c>)
 8001cc0:	f005 f9d4 	bl	800706c <HAL_UART_Transmit>

		   	HAL_UART_Transmit(&huart3, (uint8_t*)("Feature extraction started\r\n"), strlen("Feature extraction started\r\n"), HAL_MAX_DELAY);
 8001cc4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cc8:	221c      	movs	r2, #28
 8001cca:	4922      	ldr	r1, [pc, #136]	@ (8001d54 <main+0x2bc>)
 8001ccc:	4819      	ldr	r0, [pc, #100]	@ (8001d34 <main+0x29c>)
 8001cce:	f005 f9cd 	bl	800706c <HAL_UART_Transmit>
		   	  int wordIdx=extract_features();
 8001cd2:	f7ff fe23 	bl	800191c <_Z16extract_featuresv>
 8001cd6:	64b8      	str	r0, [r7, #72]	@ 0x48

		   HAL_UART_Transmit(&huart3, (uint8_t*)("Feature extraction ended\r\n"), strlen("Feature extraction ended\r\n"), HAL_MAX_DELAY);
 8001cd8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cdc:	221a      	movs	r2, #26
 8001cde:	491e      	ldr	r1, [pc, #120]	@ (8001d58 <main+0x2c0>)
 8001ce0:	4814      	ldr	r0, [pc, #80]	@ (8001d34 <main+0x29c>)
 8001ce2:	f005 f9c3 	bl	800706c <HAL_UART_Transmit>
		   	  if(wordIdx ==2){
 8001ce6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d109      	bne.n	8001d00 <main+0x268>
				   HAL_UART_Transmit(&huart3, (uint8_t*)("your mom gay"), strlen("your mom gay"), HAL_MAX_DELAY);
 8001cec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cf0:	220c      	movs	r2, #12
 8001cf2:	491a      	ldr	r1, [pc, #104]	@ (8001d5c <main+0x2c4>)
 8001cf4:	480f      	ldr	r0, [pc, #60]	@ (8001d34 <main+0x29c>)
 8001cf6:	f005 f9b9 	bl	800706c <HAL_UART_Transmit>

		   		SteckdoseEin();
 8001cfa:	f7ff fcfd 	bl	80016f8 <_Z12SteckdoseEinv>
 8001cfe:	e723      	b.n	8001b48 <main+0xb0>
		   	  }
		   	  else if(wordIdx==3){
 8001d00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d02:	2b03      	cmp	r3, #3
 8001d04:	f47f af20 	bne.w	8001b48 <main+0xb0>
		   		  SteckdoseAus();
 8001d08:	f7ff fd24 	bl	8001754 <_Z12SteckdoseAusv>


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8001d0c:	e71c      	b.n	8001b48 <main+0xb0>
 8001d0e:	bf00      	nop
 8001d10:	200009a0 	.word	0x200009a0
 8001d14:	2001585c 	.word	0x2001585c
 8001d18:	20000998 	.word	0x20000998
 8001d1c:	20001940 	.word	0x20001940
 8001d20:	68db8bad 	.word	0x68db8bad
 8001d24:	200155b0 	.word	0x200155b0
 8001d28:	2000099a 	.word	0x2000099a
 8001d2c:	200155a8 	.word	0x200155a8
 8001d30:	08010778 	.word	0x08010778
 8001d34:	2001594c 	.word	0x2001594c
 8001d38:	2000099e 	.word	0x2000099e
 8001d3c:	20011728 	.word	0x20011728
 8001d40:	20001d28 	.word	0x20001d28
 8001d44:	2000099c 	.word	0x2000099c
 8001d48:	2000099b 	.word	0x2000099b
 8001d4c:	200155ac 	.word	0x200155ac
 8001d50:	08010790 	.word	0x08010790
 8001d54:	080107a4 	.word	0x080107a4
 8001d58:	080107c4 	.word	0x080107c4
 8001d5c:	080107e0 	.word	0x080107e0

08001d60 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b094      	sub	sp, #80	@ 0x50
 8001d64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d66:	f107 0320 	add.w	r3, r7, #32
 8001d6a:	2230      	movs	r2, #48	@ 0x30
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f00d fcb8 	bl	800f6e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d74:	f107 030c 	add.w	r3, r7, #12
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]
 8001d82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d84:	2300      	movs	r3, #0
 8001d86:	60bb      	str	r3, [r7, #8]
 8001d88:	4b2d      	ldr	r3, [pc, #180]	@ (8001e40 <_Z18SystemClock_Configv+0xe0>)
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8c:	4a2c      	ldr	r2, [pc, #176]	@ (8001e40 <_Z18SystemClock_Configv+0xe0>)
 8001d8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d92:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d94:	4b2a      	ldr	r3, [pc, #168]	@ (8001e40 <_Z18SystemClock_Configv+0xe0>)
 8001d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d9c:	60bb      	str	r3, [r7, #8]
 8001d9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001da0:	2300      	movs	r3, #0
 8001da2:	607b      	str	r3, [r7, #4]
 8001da4:	4b27      	ldr	r3, [pc, #156]	@ (8001e44 <_Z18SystemClock_Configv+0xe4>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a26      	ldr	r2, [pc, #152]	@ (8001e44 <_Z18SystemClock_Configv+0xe4>)
 8001daa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001dae:	6013      	str	r3, [r2, #0]
 8001db0:	4b24      	ldr	r3, [pc, #144]	@ (8001e44 <_Z18SystemClock_Configv+0xe4>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001db8:	607b      	str	r3, [r7, #4]
 8001dba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001dc0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001dc4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001dca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001dd0:	2304      	movs	r3, #4
 8001dd2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001dd4:	23a8      	movs	r3, #168	@ 0xa8
 8001dd6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001dd8:	2302      	movs	r3, #2
 8001dda:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ddc:	2307      	movs	r3, #7
 8001dde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001de0:	f107 0320 	add.w	r3, r7, #32
 8001de4:	4618      	mov	r0, r3
 8001de6:	f003 fed7 	bl	8005b98 <HAL_RCC_OscConfig>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	bf14      	ite	ne
 8001df0:	2301      	movne	r3, #1
 8001df2:	2300      	moveq	r3, #0
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 8001dfa:	f000 faa1 	bl	8002340 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dfe:	230f      	movs	r3, #15
 8001e00:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e02:	2302      	movs	r3, #2
 8001e04:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e0a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001e0e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e14:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e16:	f107 030c 	add.w	r3, r7, #12
 8001e1a:	2105      	movs	r1, #5
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f004 f933 	bl	8006088 <HAL_RCC_ClockConfig>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	bf14      	ite	ne
 8001e28:	2301      	movne	r3, #1
 8001e2a:	2300      	moveq	r3, #0
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <_Z18SystemClock_Configv+0xd6>
  {
    Error_Handler();
 8001e32:	f000 fa85 	bl	8002340 <Error_Handler>
  }
}
 8001e36:	bf00      	nop
 8001e38:	3750      	adds	r7, #80	@ 0x50
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40023800 	.word	0x40023800
 8001e44:	40007000 	.word	0x40007000

08001e48 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e4e:	463b      	mov	r3, r7
 8001e50:	2200      	movs	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]
 8001e54:	605a      	str	r2, [r3, #4]
 8001e56:	609a      	str	r2, [r3, #8]
 8001e58:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001e5a:	4b26      	ldr	r3, [pc, #152]	@ (8001ef4 <_ZL12MX_ADC1_Initv+0xac>)
 8001e5c:	4a26      	ldr	r2, [pc, #152]	@ (8001ef8 <_ZL12MX_ADC1_Initv+0xb0>)
 8001e5e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001e60:	4b24      	ldr	r3, [pc, #144]	@ (8001ef4 <_ZL12MX_ADC1_Initv+0xac>)
 8001e62:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001e66:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e68:	4b22      	ldr	r3, [pc, #136]	@ (8001ef4 <_ZL12MX_ADC1_Initv+0xac>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001e6e:	4b21      	ldr	r3, [pc, #132]	@ (8001ef4 <_ZL12MX_ADC1_Initv+0xac>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001e74:	4b1f      	ldr	r3, [pc, #124]	@ (8001ef4 <_ZL12MX_ADC1_Initv+0xac>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef4 <_ZL12MX_ADC1_Initv+0xac>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e82:	4b1c      	ldr	r3, [pc, #112]	@ (8001ef4 <_ZL12MX_ADC1_Initv+0xac>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e88:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef4 <_ZL12MX_ADC1_Initv+0xac>)
 8001e8a:	4a1c      	ldr	r2, [pc, #112]	@ (8001efc <_ZL12MX_ADC1_Initv+0xb4>)
 8001e8c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e8e:	4b19      	ldr	r3, [pc, #100]	@ (8001ef4 <_ZL12MX_ADC1_Initv+0xac>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001e94:	4b17      	ldr	r3, [pc, #92]	@ (8001ef4 <_ZL12MX_ADC1_Initv+0xac>)
 8001e96:	2201      	movs	r2, #1
 8001e98:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001e9a:	4b16      	ldr	r3, [pc, #88]	@ (8001ef4 <_ZL12MX_ADC1_Initv+0xac>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ea2:	4b14      	ldr	r3, [pc, #80]	@ (8001ef4 <_ZL12MX_ADC1_Initv+0xac>)
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ea8:	4812      	ldr	r0, [pc, #72]	@ (8001ef4 <_ZL12MX_ADC1_Initv+0xac>)
 8001eaa:	f001 fbb9 	bl	8003620 <HAL_ADC_Init>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	bf14      	ite	ne
 8001eb4:	2301      	movne	r3, #1
 8001eb6:	2300      	moveq	r3, #0
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <_ZL12MX_ADC1_Initv+0x7a>
  {
    Error_Handler();
 8001ebe:	f000 fa3f 	bl	8002340 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ece:	463b      	mov	r3, r7
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4808      	ldr	r0, [pc, #32]	@ (8001ef4 <_ZL12MX_ADC1_Initv+0xac>)
 8001ed4:	f001 fbe8 	bl	80036a8 <HAL_ADC_ConfigChannel>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	bf14      	ite	ne
 8001ede:	2301      	movne	r3, #1
 8001ee0:	2300      	moveq	r3, #0
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <_ZL12MX_ADC1_Initv+0xa4>
  {
    Error_Handler();
 8001ee8:	f000 fa2a 	bl	8002340 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001eec:	bf00      	nop
 8001eee:	3710      	adds	r7, #16
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	20015764 	.word	0x20015764
 8001ef8:	40012000 	.word	0x40012000
 8001efc:	0f000001 	.word	0x0f000001

08001f00 <_ZL11MX_ETH_Initv>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001f04:	4b21      	ldr	r3, [pc, #132]	@ (8001f8c <_ZL11MX_ETH_Initv+0x8c>)
 8001f06:	4a22      	ldr	r2, [pc, #136]	@ (8001f90 <_ZL11MX_ETH_Initv+0x90>)
 8001f08:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001f0a:	4b22      	ldr	r3, [pc, #136]	@ (8001f94 <_ZL11MX_ETH_Initv+0x94>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001f10:	4b20      	ldr	r3, [pc, #128]	@ (8001f94 <_ZL11MX_ETH_Initv+0x94>)
 8001f12:	2280      	movs	r2, #128	@ 0x80
 8001f14:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001f16:	4b1f      	ldr	r3, [pc, #124]	@ (8001f94 <_ZL11MX_ETH_Initv+0x94>)
 8001f18:	22e1      	movs	r2, #225	@ 0xe1
 8001f1a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001f1c:	4b1d      	ldr	r3, [pc, #116]	@ (8001f94 <_ZL11MX_ETH_Initv+0x94>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001f22:	4b1c      	ldr	r3, [pc, #112]	@ (8001f94 <_ZL11MX_ETH_Initv+0x94>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001f28:	4b1a      	ldr	r3, [pc, #104]	@ (8001f94 <_ZL11MX_ETH_Initv+0x94>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001f2e:	4b17      	ldr	r3, [pc, #92]	@ (8001f8c <_ZL11MX_ETH_Initv+0x8c>)
 8001f30:	4a18      	ldr	r2, [pc, #96]	@ (8001f94 <_ZL11MX_ETH_Initv+0x94>)
 8001f32:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001f34:	4b15      	ldr	r3, [pc, #84]	@ (8001f8c <_ZL11MX_ETH_Initv+0x8c>)
 8001f36:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001f3a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001f3c:	4b13      	ldr	r3, [pc, #76]	@ (8001f8c <_ZL11MX_ETH_Initv+0x8c>)
 8001f3e:	4a16      	ldr	r2, [pc, #88]	@ (8001f98 <_ZL11MX_ETH_Initv+0x98>)
 8001f40:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001f42:	4b12      	ldr	r3, [pc, #72]	@ (8001f8c <_ZL11MX_ETH_Initv+0x8c>)
 8001f44:	4a15      	ldr	r2, [pc, #84]	@ (8001f9c <_ZL11MX_ETH_Initv+0x9c>)
 8001f46:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001f48:	4b10      	ldr	r3, [pc, #64]	@ (8001f8c <_ZL11MX_ETH_Initv+0x8c>)
 8001f4a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8001f4e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001f50:	480e      	ldr	r0, [pc, #56]	@ (8001f8c <_ZL11MX_ETH_Initv+0x8c>)
 8001f52:	f002 fa59 	bl	8004408 <HAL_ETH_Init>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	bf14      	ite	ne
 8001f5c:	2301      	movne	r3, #1
 8001f5e:	2300      	moveq	r3, #0
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <_ZL11MX_ETH_Initv+0x6a>
  {
    Error_Handler();
 8001f66:	f000 f9eb 	bl	8002340 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001f6a:	2238      	movs	r2, #56	@ 0x38
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	480c      	ldr	r0, [pc, #48]	@ (8001fa0 <_ZL11MX_ETH_Initv+0xa0>)
 8001f70:	f00d fbb8 	bl	800f6e4 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001f74:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa0 <_ZL11MX_ETH_Initv+0xa0>)
 8001f76:	2221      	movs	r2, #33	@ 0x21
 8001f78:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001f7a:	4b09      	ldr	r3, [pc, #36]	@ (8001fa0 <_ZL11MX_ETH_Initv+0xa0>)
 8001f7c:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001f80:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001f82:	4b07      	ldr	r3, [pc, #28]	@ (8001fa0 <_ZL11MX_ETH_Initv+0xa0>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001f88:	bf00      	nop
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	200157ac 	.word	0x200157ac
 8001f90:	40028000 	.word	0x40028000
 8001f94:	20015e78 	.word	0x20015e78
 8001f98:	200156c4 	.word	0x200156c4
 8001f9c:	20015624 	.word	0x20015624
 8001fa0:	200155ec 	.word	0x200155ec

08001fa4 <_ZL12MX_I2S2_Initv>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001fa8:	4b15      	ldr	r3, [pc, #84]	@ (8002000 <_ZL12MX_I2S2_Initv+0x5c>)
 8001faa:	4a16      	ldr	r2, [pc, #88]	@ (8002004 <_ZL12MX_I2S2_Initv+0x60>)
 8001fac:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8001fae:	4b14      	ldr	r3, [pc, #80]	@ (8002000 <_ZL12MX_I2S2_Initv+0x5c>)
 8001fb0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001fb4:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001fb6:	4b12      	ldr	r3, [pc, #72]	@ (8002000 <_ZL12MX_I2S2_Initv+0x5c>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8001fbc:	4b10      	ldr	r3, [pc, #64]	@ (8002000 <_ZL12MX_I2S2_Initv+0x5c>)
 8001fbe:	2203      	movs	r2, #3
 8001fc0:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001fc2:	4b0f      	ldr	r3, [pc, #60]	@ (8002000 <_ZL12MX_I2S2_Initv+0x5c>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8001fc8:	4b0d      	ldr	r3, [pc, #52]	@ (8002000 <_ZL12MX_I2S2_Initv+0x5c>)
 8001fca:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8001fce:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	@ (8002000 <_ZL12MX_I2S2_Initv+0x5c>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002000 <_ZL12MX_I2S2_Initv+0x5c>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001fdc:	4b08      	ldr	r3, [pc, #32]	@ (8002000 <_ZL12MX_I2S2_Initv+0x5c>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001fe2:	4807      	ldr	r0, [pc, #28]	@ (8002000 <_ZL12MX_I2S2_Initv+0x5c>)
 8001fe4:	f002 ff26 	bl	8004e34 <HAL_I2S_Init>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	bf14      	ite	ne
 8001fee:	2301      	movne	r3, #1
 8001ff0:	2300      	moveq	r3, #0
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <_ZL12MX_I2S2_Initv+0x58>
  {
    Error_Handler();
 8001ff8:	f000 f9a2 	bl	8002340 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	2001585c 	.word	0x2001585c
 8002004:	40003800 	.word	0x40003800

08002008 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b086      	sub	sp, #24
 800200c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800200e:	f107 0308 	add.w	r3, r7, #8
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]
 8002016:	605a      	str	r2, [r3, #4]
 8002018:	609a      	str	r2, [r3, #8]
 800201a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800201c:	463b      	mov	r3, r7
 800201e:	2200      	movs	r2, #0
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002024:	4b25      	ldr	r3, [pc, #148]	@ (80020bc <_ZL12MX_TIM2_Initv+0xb4>)
 8002026:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800202a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 800202c:	4b23      	ldr	r3, [pc, #140]	@ (80020bc <_ZL12MX_TIM2_Initv+0xb4>)
 800202e:	2253      	movs	r2, #83	@ 0x53
 8002030:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002032:	4b22      	ldr	r3, [pc, #136]	@ (80020bc <_ZL12MX_TIM2_Initv+0xb4>)
 8002034:	2200      	movs	r2, #0
 8002036:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002038:	4b20      	ldr	r3, [pc, #128]	@ (80020bc <_ZL12MX_TIM2_Initv+0xb4>)
 800203a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800203e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002040:	4b1e      	ldr	r3, [pc, #120]	@ (80020bc <_ZL12MX_TIM2_Initv+0xb4>)
 8002042:	2200      	movs	r2, #0
 8002044:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002046:	4b1d      	ldr	r3, [pc, #116]	@ (80020bc <_ZL12MX_TIM2_Initv+0xb4>)
 8002048:	2200      	movs	r2, #0
 800204a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800204c:	481b      	ldr	r0, [pc, #108]	@ (80020bc <_ZL12MX_TIM2_Initv+0xb4>)
 800204e:	f004 fc5b 	bl	8006908 <HAL_TIM_Base_Init>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	bf14      	ite	ne
 8002058:	2301      	movne	r3, #1
 800205a:	2300      	moveq	r3, #0
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8002062:	f000 f96d 	bl	8002340 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002066:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800206a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800206c:	f107 0308 	add.w	r3, r7, #8
 8002070:	4619      	mov	r1, r3
 8002072:	4812      	ldr	r0, [pc, #72]	@ (80020bc <_ZL12MX_TIM2_Initv+0xb4>)
 8002074:	f004 fd27 	bl	8006ac6 <HAL_TIM_ConfigClockSource>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	bf14      	ite	ne
 800207e:	2301      	movne	r3, #1
 8002080:	2300      	moveq	r3, #0
 8002082:	b2db      	uxtb	r3, r3
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8002088:	f000 f95a 	bl	8002340 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800208c:	2300      	movs	r3, #0
 800208e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002090:	2300      	movs	r3, #0
 8002092:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002094:	463b      	mov	r3, r7
 8002096:	4619      	mov	r1, r3
 8002098:	4808      	ldr	r0, [pc, #32]	@ (80020bc <_ZL12MX_TIM2_Initv+0xb4>)
 800209a:	f004 ff1b 	bl	8006ed4 <HAL_TIMEx_MasterConfigSynchronization>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	bf14      	ite	ne
 80020a4:	2301      	movne	r3, #1
 80020a6:	2300      	moveq	r3, #0
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 80020ae:	f000 f947 	bl	8002340 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80020b2:	bf00      	nop
 80020b4:	3718      	adds	r7, #24
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	20015904 	.word	0x20015904

080020c0 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80020c4:	4b13      	ldr	r3, [pc, #76]	@ (8002114 <_ZL19MX_USART3_UART_Initv+0x54>)
 80020c6:	4a14      	ldr	r2, [pc, #80]	@ (8002118 <_ZL19MX_USART3_UART_Initv+0x58>)
 80020c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80020ca:	4b12      	ldr	r3, [pc, #72]	@ (8002114 <_ZL19MX_USART3_UART_Initv+0x54>)
 80020cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80020d2:	4b10      	ldr	r3, [pc, #64]	@ (8002114 <_ZL19MX_USART3_UART_Initv+0x54>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80020d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002114 <_ZL19MX_USART3_UART_Initv+0x54>)
 80020da:	2200      	movs	r2, #0
 80020dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80020de:	4b0d      	ldr	r3, [pc, #52]	@ (8002114 <_ZL19MX_USART3_UART_Initv+0x54>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80020e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002114 <_ZL19MX_USART3_UART_Initv+0x54>)
 80020e6:	220c      	movs	r2, #12
 80020e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002114 <_ZL19MX_USART3_UART_Initv+0x54>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80020f0:	4b08      	ldr	r3, [pc, #32]	@ (8002114 <_ZL19MX_USART3_UART_Initv+0x54>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80020f6:	4807      	ldr	r0, [pc, #28]	@ (8002114 <_ZL19MX_USART3_UART_Initv+0x54>)
 80020f8:	f004 ff68 	bl	8006fcc <HAL_UART_Init>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	bf14      	ite	ne
 8002102:	2301      	movne	r3, #1
 8002104:	2300      	moveq	r3, #0
 8002106:	b2db      	uxtb	r3, r3
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 800210c:	f000 f918 	bl	8002340 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002110:	bf00      	nop
 8002112:	bd80      	pop	{r7, pc}
 8002114:	2001594c 	.word	0x2001594c
 8002118:	40004800 	.word	0x40004800

0800211c <_ZL22MX_USB_OTG_FS_PCD_Initv>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002120:	4b16      	ldr	r3, [pc, #88]	@ (800217c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002122:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002126:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8002128:	4b14      	ldr	r3, [pc, #80]	@ (800217c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800212a:	2204      	movs	r2, #4
 800212c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800212e:	4b13      	ldr	r3, [pc, #76]	@ (800217c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002130:	2202      	movs	r2, #2
 8002132:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002134:	4b11      	ldr	r3, [pc, #68]	@ (800217c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002136:	2200      	movs	r2, #0
 8002138:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800213a:	4b10      	ldr	r3, [pc, #64]	@ (800217c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800213c:	2202      	movs	r2, #2
 800213e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002140:	4b0e      	ldr	r3, [pc, #56]	@ (800217c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002142:	2201      	movs	r2, #1
 8002144:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002146:	4b0d      	ldr	r3, [pc, #52]	@ (800217c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002148:	2200      	movs	r2, #0
 800214a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800214c:	4b0b      	ldr	r3, [pc, #44]	@ (800217c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800214e:	2200      	movs	r2, #0
 8002150:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002152:	4b0a      	ldr	r3, [pc, #40]	@ (800217c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002154:	2201      	movs	r2, #1
 8002156:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002158:	4b08      	ldr	r3, [pc, #32]	@ (800217c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800215a:	2200      	movs	r2, #0
 800215c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800215e:	4807      	ldr	r0, [pc, #28]	@ (800217c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002160:	f003 fc0a 	bl	8005978 <HAL_PCD_Init>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	bf14      	ite	ne
 800216a:	2301      	movne	r3, #1
 800216c:	2300      	moveq	r3, #0
 800216e:	b2db      	uxtb	r3, r3
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x5c>
  {
    Error_Handler();
 8002174:	f000 f8e4 	bl	8002340 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002178:	bf00      	nop
 800217a:	bd80      	pop	{r7, pc}
 800217c:	20015994 	.word	0x20015994

08002180 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	607b      	str	r3, [r7, #4]
 800218a:	4b0c      	ldr	r3, [pc, #48]	@ (80021bc <_ZL11MX_DMA_Initv+0x3c>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218e:	4a0b      	ldr	r2, [pc, #44]	@ (80021bc <_ZL11MX_DMA_Initv+0x3c>)
 8002190:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002194:	6313      	str	r3, [r2, #48]	@ 0x30
 8002196:	4b09      	ldr	r3, [pc, #36]	@ (80021bc <_ZL11MX_DMA_Initv+0x3c>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800219e:	607b      	str	r3, [r7, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80021a2:	2200      	movs	r2, #0
 80021a4:	2100      	movs	r1, #0
 80021a6:	200e      	movs	r0, #14
 80021a8:	f001 fd87 	bl	8003cba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80021ac:	200e      	movs	r0, #14
 80021ae:	f001 fda0 	bl	8003cf2 <HAL_NVIC_EnableIRQ>

}
 80021b2:	bf00      	nop
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40023800 	.word	0x40023800

080021c0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b08c      	sub	sp, #48	@ 0x30
 80021c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c6:	f107 031c 	add.w	r3, r7, #28
 80021ca:	2200      	movs	r2, #0
 80021cc:	601a      	str	r2, [r3, #0]
 80021ce:	605a      	str	r2, [r3, #4]
 80021d0:	609a      	str	r2, [r3, #8]
 80021d2:	60da      	str	r2, [r3, #12]
 80021d4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	61bb      	str	r3, [r7, #24]
 80021da:	4b55      	ldr	r3, [pc, #340]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	4a54      	ldr	r2, [pc, #336]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 80021e0:	f043 0304 	orr.w	r3, r3, #4
 80021e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021e6:	4b52      	ldr	r3, [pc, #328]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ea:	f003 0304 	and.w	r3, r3, #4
 80021ee:	61bb      	str	r3, [r7, #24]
 80021f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021f2:	2300      	movs	r3, #0
 80021f4:	617b      	str	r3, [r7, #20]
 80021f6:	4b4e      	ldr	r3, [pc, #312]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fa:	4a4d      	ldr	r2, [pc, #308]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 80021fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002200:	6313      	str	r3, [r2, #48]	@ 0x30
 8002202:	4b4b      	ldr	r3, [pc, #300]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002206:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800220a:	617b      	str	r3, [r7, #20]
 800220c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800220e:	2300      	movs	r3, #0
 8002210:	613b      	str	r3, [r7, #16]
 8002212:	4b47      	ldr	r3, [pc, #284]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002216:	4a46      	ldr	r2, [pc, #280]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 8002218:	f043 0301 	orr.w	r3, r3, #1
 800221c:	6313      	str	r3, [r2, #48]	@ 0x30
 800221e:	4b44      	ldr	r3, [pc, #272]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	613b      	str	r3, [r7, #16]
 8002228:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	4b40      	ldr	r3, [pc, #256]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 8002230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002232:	4a3f      	ldr	r2, [pc, #252]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 8002234:	f043 0302 	orr.w	r3, r3, #2
 8002238:	6313      	str	r3, [r2, #48]	@ 0x30
 800223a:	4b3d      	ldr	r3, [pc, #244]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 800223c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223e:	f003 0302 	and.w	r3, r3, #2
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002246:	2300      	movs	r3, #0
 8002248:	60bb      	str	r3, [r7, #8]
 800224a:	4b39      	ldr	r3, [pc, #228]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224e:	4a38      	ldr	r2, [pc, #224]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 8002250:	f043 0308 	orr.w	r3, r3, #8
 8002254:	6313      	str	r3, [r2, #48]	@ 0x30
 8002256:	4b36      	ldr	r3, [pc, #216]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225a:	f003 0308 	and.w	r3, r3, #8
 800225e:	60bb      	str	r3, [r7, #8]
 8002260:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002262:	2300      	movs	r3, #0
 8002264:	607b      	str	r3, [r7, #4]
 8002266:	4b32      	ldr	r3, [pc, #200]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226a:	4a31      	ldr	r2, [pc, #196]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 800226c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002270:	6313      	str	r3, [r2, #48]	@ 0x30
 8002272:	4b2f      	ldr	r3, [pc, #188]	@ (8002330 <_ZL12MX_GPIO_Initv+0x170>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800227a:	607b      	str	r3, [r7, #4]
 800227c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800227e:	2200      	movs	r2, #0
 8002280:	2101      	movs	r1, #1
 8002282:	482c      	ldr	r0, [pc, #176]	@ (8002334 <_ZL12MX_GPIO_Initv+0x174>)
 8002284:	f002 fdbc 	bl	8004e00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8002288:	2200      	movs	r2, #0
 800228a:	f64c 71fb 	movw	r1, #53243	@ 0xcffb
 800228e:	482a      	ldr	r0, [pc, #168]	@ (8002338 <_ZL12MX_GPIO_Initv+0x178>)
 8002290:	f002 fdb6 	bl	8004e00 <HAL_GPIO_WritePin>
                          |LD3_Pin|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|LD2_Pin|GPIO_PIN_8
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002294:	2200      	movs	r2, #0
 8002296:	2140      	movs	r1, #64	@ 0x40
 8002298:	4828      	ldr	r0, [pc, #160]	@ (800233c <_ZL12MX_GPIO_Initv+0x17c>)
 800229a:	f002 fdb1 	bl	8004e00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800229e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80022a4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80022a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022aa:	2300      	movs	r3, #0
 80022ac:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80022ae:	f107 031c 	add.w	r3, r7, #28
 80022b2:	4619      	mov	r1, r3
 80022b4:	481f      	ldr	r0, [pc, #124]	@ (8002334 <_ZL12MX_GPIO_Initv+0x174>)
 80022b6:	f002 fbf7 	bl	8004aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022ba:	2301      	movs	r3, #1
 80022bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022be:	2301      	movs	r3, #1
 80022c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c2:	2300      	movs	r3, #0
 80022c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c6:	2300      	movs	r3, #0
 80022c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022ca:	f107 031c 	add.w	r3, r7, #28
 80022ce:	4619      	mov	r1, r3
 80022d0:	4818      	ldr	r0, [pc, #96]	@ (8002334 <_ZL12MX_GPIO_Initv+0x174>)
 80022d2:	f002 fbe9 	bl	8004aa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB1 PB10 PB11
                           LD3_Pin PB15 PB3 PB4
                           PB5 PB6 LD2_Pin PB8
                           PB9 */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 80022d6:	f64c 73fb 	movw	r3, #53243	@ 0xcffb
 80022da:	61fb      	str	r3, [r7, #28]
                          |LD3_Pin|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|LD2_Pin|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022dc:	2301      	movs	r3, #1
 80022de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e0:	2300      	movs	r3, #0
 80022e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e4:	2300      	movs	r3, #0
 80022e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e8:	f107 031c 	add.w	r3, r7, #28
 80022ec:	4619      	mov	r1, r3
 80022ee:	4812      	ldr	r0, [pc, #72]	@ (8002338 <_ZL12MX_GPIO_Initv+0x178>)
 80022f0:	f002 fbda 	bl	8004aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80022f4:	2340      	movs	r3, #64	@ 0x40
 80022f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022f8:	2301      	movs	r3, #1
 80022fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fc:	2300      	movs	r3, #0
 80022fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002300:	2300      	movs	r3, #0
 8002302:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002304:	f107 031c 	add.w	r3, r7, #28
 8002308:	4619      	mov	r1, r3
 800230a:	480c      	ldr	r0, [pc, #48]	@ (800233c <_ZL12MX_GPIO_Initv+0x17c>)
 800230c:	f002 fbcc 	bl	8004aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002310:	2380      	movs	r3, #128	@ 0x80
 8002312:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002314:	2300      	movs	r3, #0
 8002316:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002318:	2300      	movs	r3, #0
 800231a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800231c:	f107 031c 	add.w	r3, r7, #28
 8002320:	4619      	mov	r1, r3
 8002322:	4806      	ldr	r0, [pc, #24]	@ (800233c <_ZL12MX_GPIO_Initv+0x17c>)
 8002324:	f002 fbc0 	bl	8004aa8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002328:	bf00      	nop
 800232a:	3730      	adds	r7, #48	@ 0x30
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	40023800 	.word	0x40023800
 8002334:	40020800 	.word	0x40020800
 8002338:	40020400 	.word	0x40020400
 800233c:	40021800 	.word	0x40021800

08002340 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002344:	b672      	cpsid	i
}
 8002346:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002348:	bf00      	nop
 800234a:	e7fd      	b.n	8002348 <Error_Handler+0x8>

0800234c <_ZSt5roundIlEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_INT
  template<typename _Tp>
    constexpr typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                              double>::__type
    round(_Tp __x)
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
    { return __builtin_round(__x); }
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	f7fe f955 	bl	8000604 <__aeabi_i2d>
 800235a:	4602      	mov	r2, r0
 800235c:	460b      	mov	r3, r1
 800235e:	ec43 2b17 	vmov	d7, r2, r3
 8002362:	eeb0 0a47 	vmov.f32	s0, s14
 8002366:	eef0 0a67 	vmov.f32	s1, s15
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002370:	b598      	push	{r3, r4, r7, lr}
 8002372:	af00      	add	r7, sp, #0
LEDArray bar(GPIOB,pins,10);
 8002374:	230a      	movs	r3, #10
 8002376:	4a10      	ldr	r2, [pc, #64]	@ (80023b8 <_Z41__static_initialization_and_destruction_0v+0x48>)
 8002378:	4910      	ldr	r1, [pc, #64]	@ (80023bc <_Z41__static_initialization_and_destruction_0v+0x4c>)
 800237a:	4811      	ldr	r0, [pc, #68]	@ (80023c0 <_Z41__static_initialization_and_destruction_0v+0x50>)
 800237c:	f7fe fe6a 	bl	8001054 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth>
MFCC* mfcc = new MFCC(MFCC_OUT_SIZE, MFCC_IN_SIZE, 2);
 8002380:	2034      	movs	r0, #52	@ 0x34
 8002382:	f00a fac7 	bl	800c914 <_Znwj>
 8002386:	4603      	mov	r3, r0
 8002388:	461c      	mov	r4, r3
 800238a:	2302      	movs	r3, #2
 800238c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8002390:	210a      	movs	r1, #10
 8002392:	4620      	mov	r0, r4
 8002394:	f000 f860 	bl	8002458 <_ZN4MFCCC1Eiii>
 8002398:	4b0a      	ldr	r3, [pc, #40]	@ (80023c4 <_Z41__static_initialization_and_destruction_0v+0x54>)
 800239a:	601c      	str	r4, [r3, #0]
KWS* kws=new KWS();
 800239c:	f246 0078 	movw	r0, #24696	@ 0x6078
 80023a0:	f00a fab8 	bl	800c914 <_Znwj>
 80023a4:	4603      	mov	r3, r0
 80023a6:	461c      	mov	r4, r3
 80023a8:	4620      	mov	r0, r4
 80023aa:	f7fe ffcf 	bl	800134c <_ZN3KWSC1Ev>
 80023ae:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <_Z41__static_initialization_and_destruction_0v+0x58>)
 80023b0:	601c      	str	r4, [r3, #0]
}
 80023b2:	bf00      	nop
 80023b4:	bd98      	pop	{r3, r4, r7, pc}
 80023b6:	bf00      	nop
 80023b8:	20000000 	.word	0x20000000
 80023bc:	40020400 	.word	0x40020400
 80023c0:	200155b0 	.word	0x200155b0
 80023c4:	200155e4 	.word	0x200155e4
 80023c8:	200155e8 	.word	0x200155e8

080023cc <_Z41__static_initialization_and_destruction_1v>:
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
LEDArray bar(GPIOB,pins,10);
 80023d0:	4802      	ldr	r0, [pc, #8]	@ (80023dc <_Z41__static_initialization_and_destruction_1v+0x10>)
 80023d2:	f7fe fead 	bl	8001130 <_ZN8LEDArrayD1Ev>
}
 80023d6:	bf00      	nop
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	200155b0 	.word	0x200155b0

080023e0 <_GLOBAL__sub_I_audioReady>:
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	f7ff ffc4 	bl	8002370 <_Z41__static_initialization_and_destruction_0v>
 80023e8:	bd80      	pop	{r7, pc}

080023ea <_GLOBAL__sub_D_audioReady>:
 80023ea:	b580      	push	{r7, lr}
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	f7ff ffed 	bl	80023cc <_Z41__static_initialization_and_destruction_1v>
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <_ZSt5roundf>:
  { return __builtin_roundf(__x); }
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	ed87 0a01 	vstr	s0, [r7, #4]
 80023fe:	ed97 0a01 	vldr	s0, [r7, #4]
 8002402:	f00a fd61 	bl	800cec8 <roundf>
 8002406:	eef0 7a40 	vmov.f32	s15, s0
 800240a:	eeb0 0a67 	vmov.f32	s0, s15
 800240e:	3708      	adds	r7, #8
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <_ZN4MFCC8MelScaleEf>:

	    static inline float InverseMelScale(float mel_freq) {
	          return 700.0f * (expf (mel_freq / 1127.0f) - 1.0f);
	        }

	        static inline float MelScale(float freq) {
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	ed87 0a01 	vstr	s0, [r7, #4]
	          return 1127.0f * logf (1.0f + freq / 700.0f);
 800241e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002422:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8002450 <_ZN4MFCC8MelScaleEf+0x3c>
 8002426:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800242a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800242e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002432:	eeb0 0a67 	vmov.f32	s0, s15
 8002436:	f00a fc23 	bl	800cc80 <logf>
 800243a:	eef0 7a40 	vmov.f32	s15, s0
 800243e:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002454 <_ZN4MFCC8MelScaleEf+0x40>
 8002442:	ee67 7a87 	vmul.f32	s15, s15, s14
	        }
 8002446:	eeb0 0a67 	vmov.f32	s0, s15
 800244a:	3708      	adds	r7, #8
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	442f0000 	.word	0x442f0000
 8002454:	448ce000 	.word	0x448ce000

08002458 <_ZN4MFCCC1Eiii>:
#include <string.h>

#include "mfcc.h"
#include "float.h"

MFCC::MFCC(int num_mfcc_features, int frame_len, int mfcc_dec_bits)
 8002458:	b5b0      	push	{r4, r5, r7, lr}
 800245a:	b086      	sub	sp, #24
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
 8002464:	603b      	str	r3, [r7, #0]
	:num_mfcc_features(num_mfcc_features),
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	68ba      	ldr	r2, [r7, #8]
 800246a:	601a      	str	r2, [r3, #0]
	 frame_len(frame_len),
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	605a      	str	r2, [r3, #4]
	 mfcc_dec_bits(mfcc_dec_bits)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	683a      	ldr	r2, [r7, #0]
 8002476:	60da      	str	r2, [r3, #12]
{

	// Round-up to nearest power of 2.
	frame_len_padded = pow(2,ceil((log(frame_len)/log(2))));
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f000 fc91 	bl	8002da0 <_ZSt3logIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 800247e:	ec55 4b10 	vmov	r4, r5, d0
 8002482:	2002      	movs	r0, #2
 8002484:	f000 fc8c 	bl	8002da0 <_ZSt3logIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8002488:	ec53 2b10 	vmov	r2, r3, d0
 800248c:	4620      	mov	r0, r4
 800248e:	4629      	mov	r1, r5
 8002490:	f7fe fa4c 	bl	800092c <__aeabi_ddiv>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	ec43 2b17 	vmov	d7, r2, r3
 800249c:	eeb0 0a47 	vmov.f32	s0, s14
 80024a0:	eef0 0a67 	vmov.f32	s1, s15
 80024a4:	f00a fc94 	bl	800cdd0 <ceil>
 80024a8:	eeb0 7a40 	vmov.f32	s14, s0
 80024ac:	eef0 7a60 	vmov.f32	s15, s1
 80024b0:	eeb0 0a47 	vmov.f32	s0, s14
 80024b4:	eef0 0a67 	vmov.f32	s1, s15
 80024b8:	2002      	movs	r0, #2
 80024ba:	f000 fc89 	bl	8002dd0 <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80024be:	ec53 2b10 	vmov	r2, r3, d0
 80024c2:	4610      	mov	r0, r2
 80024c4:	4619      	mov	r1, r3
 80024c6:	f7fe fbb7 	bl	8000c38 <__aeabi_d2iz>
 80024ca:	4602      	mov	r2, r0
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	609a      	str	r2, [r3, #8]

	frame = new float[frame_len_padded];
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80024d8:	4293      	cmp	r3, r2
 80024da:	d201      	bcs.n	80024e0 <_ZN4MFCCC1Eiii+0x88>
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	e001      	b.n	80024e4 <_ZN4MFCCC1Eiii+0x8c>
 80024e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80024e4:	4618      	mov	r0, r3
 80024e6:	f00a fa26 	bl	800c936 <_Znaj>
 80024ea:	4603      	mov	r3, r0
 80024ec:	461a      	mov	r2, r3
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	611a      	str	r2, [r3, #16]
	buffer = new float[frame_len_padded];
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d201      	bcs.n	8002502 <_ZN4MFCCC1Eiii+0xaa>
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	e001      	b.n	8002506 <_ZN4MFCCC1Eiii+0xae>
 8002502:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002506:	4618      	mov	r0, r3
 8002508:	f00a fa15 	bl	800c936 <_Znaj>
 800250c:	4603      	mov	r3, r0
 800250e:	461a      	mov	r2, r3
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	615a      	str	r2, [r3, #20]
	mel_energies = new float[NUM_FBANK_BINS];
 8002514:	20a0      	movs	r0, #160	@ 0xa0
 8002516:	f00a fa0e 	bl	800c936 <_Znaj>
 800251a:	4603      	mov	r3, r0
 800251c:	461a      	mov	r2, r3
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	619a      	str	r2, [r3, #24]

	//create window function
	window_func = new float[frame_len];
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8002528:	4293      	cmp	r3, r2
 800252a:	d201      	bcs.n	8002530 <_ZN4MFCCC1Eiii+0xd8>
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	e001      	b.n	8002534 <_ZN4MFCCC1Eiii+0xdc>
 8002530:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002534:	4618      	mov	r0, r3
 8002536:	f00a f9fe 	bl	800c936 <_Znaj>
 800253a:	4603      	mov	r3, r0
 800253c:	461a      	mov	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	61da      	str	r2, [r3, #28]
	for (int i = 0; i < frame_len; i++)
 8002542:	2300      	movs	r3, #0
 8002544:	617b      	str	r3, [r7, #20]
 8002546:	e042      	b.n	80025ce <_ZN4MFCCC1Eiii+0x176>
		window_func[i] = 0.5 - 0.5*cos(M_2PI * ((float)i) / (frame_len));
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	ee07 3a90 	vmov	s15, r3
 800254e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002552:	ee17 0a90 	vmov	r0, s15
 8002556:	f7fe f867 	bl	8000628 <__aeabi_f2d>
 800255a:	a338      	add	r3, pc, #224	@ (adr r3, 800263c <_ZN4MFCCC1Eiii+0x1e4>)
 800255c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002560:	f7fe f8ba 	bl	80006d8 <__aeabi_dmul>
 8002564:	4602      	mov	r2, r0
 8002566:	460b      	mov	r3, r1
 8002568:	4614      	mov	r4, r2
 800256a:	461d      	mov	r5, r3
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f7fe f849 	bl	8000604 <__aeabi_i2d>
 8002572:	4602      	mov	r2, r0
 8002574:	460b      	mov	r3, r1
 8002576:	4620      	mov	r0, r4
 8002578:	4629      	mov	r1, r5
 800257a:	f7fe f9d7 	bl	800092c <__aeabi_ddiv>
 800257e:	4602      	mov	r2, r0
 8002580:	460b      	mov	r3, r1
 8002582:	ec43 2b17 	vmov	d7, r2, r3
 8002586:	eeb0 0a47 	vmov.f32	s0, s14
 800258a:	eef0 0a67 	vmov.f32	s1, s15
 800258e:	f00a fb23 	bl	800cbd8 <cos>
 8002592:	ec51 0b10 	vmov	r0, r1, d0
 8002596:	f04f 0200 	mov.w	r2, #0
 800259a:	4b27      	ldr	r3, [pc, #156]	@ (8002638 <_ZN4MFCCC1Eiii+0x1e0>)
 800259c:	f7fe f89c 	bl	80006d8 <__aeabi_dmul>
 80025a0:	4602      	mov	r2, r0
 80025a2:	460b      	mov	r3, r1
 80025a4:	f04f 0000 	mov.w	r0, #0
 80025a8:	4923      	ldr	r1, [pc, #140]	@ (8002638 <_ZN4MFCCC1Eiii+0x1e0>)
 80025aa:	f7fd fedd 	bl	8000368 <__aeabi_dsub>
 80025ae:	4602      	mov	r2, r0
 80025b0:	460b      	mov	r3, r1
 80025b2:	4610      	mov	r0, r2
 80025b4:	4619      	mov	r1, r3
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	69da      	ldr	r2, [r3, #28]
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	18d4      	adds	r4, r2, r3
 80025c0:	f7fe fb62 	bl	8000c88 <__aeabi_d2f>
 80025c4:	4603      	mov	r3, r0
 80025c6:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < frame_len; i++)
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	3301      	adds	r3, #1
 80025cc:	617b      	str	r3, [r7, #20]
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	dbb8      	blt.n	8002548 <_ZN4MFCCC1Eiii+0xf0>

	//create mel filterbank
	fbank_filter_first = new int32_t[NUM_FBANK_BINS];
 80025d6:	20a0      	movs	r0, #160	@ 0xa0
 80025d8:	f00a f9ad 	bl	800c936 <_Znaj>
 80025dc:	4603      	mov	r3, r0
 80025de:	461a      	mov	r2, r3
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	621a      	str	r2, [r3, #32]
	fbank_filter_last = new int32_t[NUM_FBANK_BINS];;
 80025e4:	20a0      	movs	r0, #160	@ 0xa0
 80025e6:	f00a f9a6 	bl	800c936 <_Znaj>
 80025ea:	4603      	mov	r3, r0
 80025ec:	461a      	mov	r2, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	625a      	str	r2, [r3, #36]	@ 0x24
	mel_fbank = create_mel_fbank();
 80025f2:	68f8      	ldr	r0, [r7, #12]
 80025f4:	f000 f8d6 	bl	80027a4 <_ZN4MFCC16create_mel_fbankEv>
 80025f8:	4602      	mov	r2, r0
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	629a      	str	r2, [r3, #40]	@ 0x28

	//create DCT matrix
	dct_matrix = create_dct_matrix(NUM_FBANK_BINS, num_mfcc_features);
 80025fe:	68ba      	ldr	r2, [r7, #8]
 8002600:	2128      	movs	r1, #40	@ 0x28
 8002602:	68f8      	ldr	r0, [r7, #12]
 8002604:	f000 f820 	bl	8002648 <_ZN4MFCC17create_dct_matrixEll>
 8002608:	4602      	mov	r2, r0
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	62da      	str	r2, [r3, #44]	@ 0x2c

	//initialize FFT
	rfft = new arm_rfft_fast_instance_f32;
 800260e:	2018      	movs	r0, #24
 8002610:	f00a f980 	bl	800c914 <_Znwj>
 8002614:	4603      	mov	r3, r0
 8002616:	461a      	mov	r2, r3
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	631a      	str	r2, [r3, #48]	@ 0x30
	arm_rfft_fast_init_f32(rfft, frame_len_padded);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	b29b      	uxth	r3, r3
 8002626:	4619      	mov	r1, r3
 8002628:	4610      	mov	r0, r2
 800262a:	f009 f98f 	bl	800b94c <arm_rfft_fast_init_f32>

}
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	4618      	mov	r0, r3
 8002632:	3718      	adds	r7, #24
 8002634:	46bd      	mov	sp, r7
 8002636:	bdb0      	pop	{r4, r5, r7, pc}
 8002638:	3fe00000 	.word	0x3fe00000
 800263c:	54442d18 	.word	0x54442d18
 8002640:	401921fb 	.word	0x401921fb
 8002644:	00000000 	.word	0x00000000

08002648 <_ZN4MFCC17create_dct_matrixEll>:
	for(int i=0;i<NUM_FBANK_BINS;i++)
		delete mel_fbank[i];
	delete mel_fbank;
}

float * MFCC::create_dct_matrix(int32_t input_length, int32_t coefficient_count) {
 8002648:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800264c:	b08a      	sub	sp, #40	@ 0x28
 800264e:	af00      	add	r7, sp, #0
 8002650:	60f8      	str	r0, [r7, #12]
 8002652:	60b9      	str	r1, [r7, #8]
 8002654:	607a      	str	r2, [r7, #4]
	int32_t k, n;
	float * M = new float[input_length*coefficient_count];
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	fb02 f303 	mul.w	r3, r2, r3
 800265e:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8002662:	4293      	cmp	r3, r2
 8002664:	d201      	bcs.n	800266a <_ZN4MFCC17create_dct_matrixEll+0x22>
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	e001      	b.n	800266e <_ZN4MFCC17create_dct_matrixEll+0x26>
 800266a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800266e:	4618      	mov	r0, r3
 8002670:	f00a f961 	bl	800c936 <_Znaj>
 8002674:	4603      	mov	r3, r0
 8002676:	61fb      	str	r3, [r7, #28]
	float normalizer;
	arm_sqrt_f32(2.0/(float)input_length,&normalizer);
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	ee07 3a90 	vmov	s15, r3
 800267e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002682:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002686:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800268a:	edc7 7a06 	vstr	s15, [r7, #24]
 800268e:	f107 0310 	add.w	r3, r7, #16
 8002692:	617b      	str	r3, [r7, #20]
   */
  CMSIS_INLINE __STATIC_INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8002694:	edd7 7a06 	vldr	s15, [r7, #24]
 8002698:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800269c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026a0:	db09      	blt.n	80026b6 <_ZN4MFCC17create_dct_matrixEll+0x6e>
#if   (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
      *pOut = __builtin_sqrtf(in);
#elif (__FPU_USED == 1) && defined(__GNUC__)
      *pOut = __builtin_sqrtf(in);
 80026a2:	ed97 0a06 	vldr	s0, [r7, #24]
 80026a6:	f00a fb19 	bl	800ccdc <sqrtf>
 80026aa:	eef0 7a40 	vmov.f32	s15, s0
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	edc3 7a00 	vstr	s15, [r3]
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
#else
      *pOut = sqrtf(in);
#endif

      return (ARM_MATH_SUCCESS);
 80026b4:	e004      	b.n	80026c0 <_ZN4MFCC17create_dct_matrixEll+0x78>
    }
    else
    {
      *pOut = 0.0f;
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	f04f 0200 	mov.w	r2, #0
 80026bc:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 80026be:	bf00      	nop
	for (k = 0; k < coefficient_count; k++) {
 80026c0:	2300      	movs	r3, #0
 80026c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80026c4:	e05c      	b.n	8002780 <_ZN4MFCC17create_dct_matrixEll+0x138>
		for (n = 0; n < input_length; n++) {
 80026c6:	2300      	movs	r3, #0
 80026c8:	623b      	str	r3, [r7, #32]
 80026ca:	e052      	b.n	8002772 <_ZN4MFCC17create_dct_matrixEll+0x12a>
			M[k*input_length+n] = normalizer * cos( ((double)M_PI)/input_length * (n + 0.5) * k );
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7fd ffaa 	bl	8000628 <__aeabi_f2d>
 80026d4:	4604      	mov	r4, r0
 80026d6:	460d      	mov	r5, r1
 80026d8:	68b8      	ldr	r0, [r7, #8]
 80026da:	f7fd ff93 	bl	8000604 <__aeabi_i2d>
 80026de:	4602      	mov	r2, r0
 80026e0:	460b      	mov	r3, r1
 80026e2:	a12e      	add	r1, pc, #184	@ (adr r1, 800279c <_ZN4MFCC17create_dct_matrixEll+0x154>)
 80026e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80026e8:	f7fe f920 	bl	800092c <__aeabi_ddiv>
 80026ec:	4602      	mov	r2, r0
 80026ee:	460b      	mov	r3, r1
 80026f0:	4690      	mov	r8, r2
 80026f2:	4699      	mov	r9, r3
 80026f4:	6a38      	ldr	r0, [r7, #32]
 80026f6:	f7fd ff85 	bl	8000604 <__aeabi_i2d>
 80026fa:	f04f 0200 	mov.w	r2, #0
 80026fe:	4b26      	ldr	r3, [pc, #152]	@ (8002798 <_ZN4MFCC17create_dct_matrixEll+0x150>)
 8002700:	f7fd fe34 	bl	800036c <__adddf3>
 8002704:	4602      	mov	r2, r0
 8002706:	460b      	mov	r3, r1
 8002708:	4640      	mov	r0, r8
 800270a:	4649      	mov	r1, r9
 800270c:	f7fd ffe4 	bl	80006d8 <__aeabi_dmul>
 8002710:	4602      	mov	r2, r0
 8002712:	460b      	mov	r3, r1
 8002714:	4690      	mov	r8, r2
 8002716:	4699      	mov	r9, r3
 8002718:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800271a:	f7fd ff73 	bl	8000604 <__aeabi_i2d>
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	4640      	mov	r0, r8
 8002724:	4649      	mov	r1, r9
 8002726:	f7fd ffd7 	bl	80006d8 <__aeabi_dmul>
 800272a:	4602      	mov	r2, r0
 800272c:	460b      	mov	r3, r1
 800272e:	ec43 2b17 	vmov	d7, r2, r3
 8002732:	eeb0 0a47 	vmov.f32	s0, s14
 8002736:	eef0 0a67 	vmov.f32	s1, s15
 800273a:	f00a fa4d 	bl	800cbd8 <cos>
 800273e:	ec53 2b10 	vmov	r2, r3, d0
 8002742:	4620      	mov	r0, r4
 8002744:	4629      	mov	r1, r5
 8002746:	f7fd ffc7 	bl	80006d8 <__aeabi_dmul>
 800274a:	4602      	mov	r2, r0
 800274c:	460b      	mov	r3, r1
 800274e:	4610      	mov	r0, r2
 8002750:	4619      	mov	r1, r3
 8002752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002754:	68ba      	ldr	r2, [r7, #8]
 8002756:	fb03 f202 	mul.w	r2, r3, r2
 800275a:	6a3b      	ldr	r3, [r7, #32]
 800275c:	4413      	add	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	69fa      	ldr	r2, [r7, #28]
 8002762:	18d4      	adds	r4, r2, r3
 8002764:	f7fe fa90 	bl	8000c88 <__aeabi_d2f>
 8002768:	4603      	mov	r3, r0
 800276a:	6023      	str	r3, [r4, #0]
		for (n = 0; n < input_length; n++) {
 800276c:	6a3b      	ldr	r3, [r7, #32]
 800276e:	3301      	adds	r3, #1
 8002770:	623b      	str	r3, [r7, #32]
 8002772:	6a3a      	ldr	r2, [r7, #32]
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	429a      	cmp	r2, r3
 8002778:	dba8      	blt.n	80026cc <_ZN4MFCC17create_dct_matrixEll+0x84>
	for (k = 0; k < coefficient_count; k++) {
 800277a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277c:	3301      	adds	r3, #1
 800277e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002780:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	429a      	cmp	r2, r3
 8002786:	db9e      	blt.n	80026c6 <_ZN4MFCC17create_dct_matrixEll+0x7e>
		}
	}
	return M;
 8002788:	69fb      	ldr	r3, [r7, #28]
}
 800278a:	4618      	mov	r0, r3
 800278c:	3728      	adds	r7, #40	@ 0x28
 800278e:	46bd      	mov	sp, r7
 8002790:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002794:	f3af 8000 	nop.w
 8002798:	3fe00000 	.word	0x3fe00000
 800279c:	54442d18 	.word	0x54442d18
 80027a0:	400921fb 	.word	0x400921fb

080027a4 <_ZN4MFCC16create_mel_fbankEv>:

float ** MFCC::create_mel_fbank() {
 80027a4:	b590      	push	{r4, r7, lr}
 80027a6:	b095      	sub	sp, #84	@ 0x54
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]

	int32_t bin, i;

	int32_t num_fft_bins = frame_len_padded/2;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	0fda      	lsrs	r2, r3, #31
 80027b2:	4413      	add	r3, r2
 80027b4:	105b      	asrs	r3, r3, #1
 80027b6:	637b      	str	r3, [r7, #52]	@ 0x34
	float fft_bin_width = ((float)SAMP_FREQ) / frame_len_padded;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	ee07 3a90 	vmov	s15, r3
 80027c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027c4:	eddf 6a92 	vldr	s13, [pc, #584]	@ 8002a10 <_ZN4MFCC16create_mel_fbankEv+0x26c>
 80027c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027cc:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	float mel_low_freq = MelScale(MEL_LOW_FREQ);
 80027d0:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 80027d4:	f7ff fe1e 	bl	8002414 <_ZN4MFCC8MelScaleEf>
 80027d8:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
	float mel_high_freq = MelScale(MEL_HIGH_FREQ);
 80027dc:	ed9f 0a8d 	vldr	s0, [pc, #564]	@ 8002a14 <_ZN4MFCC16create_mel_fbankEv+0x270>
 80027e0:	f7ff fe18 	bl	8002414 <_ZN4MFCC8MelScaleEf>
 80027e4:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
	float mel_freq_delta = (mel_high_freq - mel_low_freq) / (NUM_FBANK_BINS+1);
 80027e8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80027ec:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80027f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027f4:	eddf 6a88 	vldr	s13, [pc, #544]	@ 8002a18 <_ZN4MFCC16create_mel_fbankEv+0x274>
 80027f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027fc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	float *this_bin = new float[num_fft_bins];
 8002800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002802:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8002806:	4293      	cmp	r3, r2
 8002808:	d201      	bcs.n	800280e <_ZN4MFCC16create_mel_fbankEv+0x6a>
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	e001      	b.n	8002812 <_ZN4MFCC16create_mel_fbankEv+0x6e>
 800280e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002812:	4618      	mov	r0, r3
 8002814:	f00a f88f 	bl	800c936 <_Znaj>
 8002818:	4603      	mov	r3, r0
 800281a:	623b      	str	r3, [r7, #32]

	float ** mel_fbank =  new float*[NUM_FBANK_BINS];
 800281c:	20a0      	movs	r0, #160	@ 0xa0
 800281e:	f00a f88a 	bl	800c936 <_Znaj>
 8002822:	4603      	mov	r3, r0
 8002824:	61fb      	str	r3, [r7, #28]

	for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 8002826:	2300      	movs	r3, #0
 8002828:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800282a:	e0e2      	b.n	80029f2 <_ZN4MFCC16create_mel_fbankEv+0x24e>

		float left_mel = mel_low_freq + bin * mel_freq_delta;
 800282c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800282e:	ee07 3a90 	vmov	s15, r3
 8002832:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002836:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800283a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800283e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002842:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002846:	edc7 7a06 	vstr	s15, [r7, #24]
		float center_mel = mel_low_freq + (bin + 1) * mel_freq_delta;
 800284a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800284c:	3301      	adds	r3, #1
 800284e:	ee07 3a90 	vmov	s15, r3
 8002852:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002856:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800285a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800285e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002862:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002866:	edc7 7a05 	vstr	s15, [r7, #20]
		float right_mel = mel_low_freq + (bin + 2) * mel_freq_delta;
 800286a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800286c:	3302      	adds	r3, #2
 800286e:	ee07 3a90 	vmov	s15, r3
 8002872:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002876:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800287a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800287e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002882:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002886:	edc7 7a04 	vstr	s15, [r7, #16]

		int32_t first_index = -1, last_index = -1;
 800288a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800288e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002890:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002894:	643b      	str	r3, [r7, #64]	@ 0x40

		for (i = 0; i < num_fft_bins; i++) {
 8002896:	2300      	movs	r3, #0
 8002898:	64bb      	str	r3, [r7, #72]	@ 0x48
 800289a:	e064      	b.n	8002966 <_ZN4MFCC16create_mel_fbankEv+0x1c2>

			float freq = (fft_bin_width * i);  // center freq of this fft bin.
 800289c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800289e:	ee07 3a90 	vmov	s15, r3
 80028a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028a6:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80028aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028ae:	edc7 7a03 	vstr	s15, [r7, #12]
			float mel = MelScale(freq);
 80028b2:	ed97 0a03 	vldr	s0, [r7, #12]
 80028b6:	f7ff fdad 	bl	8002414 <_ZN4MFCC8MelScaleEf>
 80028ba:	ed87 0a02 	vstr	s0, [r7, #8]
			this_bin[i] = 0.0;
 80028be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	6a3a      	ldr	r2, [r7, #32]
 80028c4:	4413      	add	r3, r2
 80028c6:	f04f 0200 	mov.w	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]

			if (mel > left_mel && mel < right_mel) {
 80028cc:	ed97 7a02 	vldr	s14, [r7, #8]
 80028d0:	edd7 7a06 	vldr	s15, [r7, #24]
 80028d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028dc:	dd40      	ble.n	8002960 <_ZN4MFCC16create_mel_fbankEv+0x1bc>
 80028de:	ed97 7a02 	vldr	s14, [r7, #8]
 80028e2:	edd7 7a04 	vldr	s15, [r7, #16]
 80028e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ee:	d537      	bpl.n	8002960 <_ZN4MFCC16create_mel_fbankEv+0x1bc>
				float weight;
				if (mel <= center_mel) {
 80028f0:	ed97 7a02 	vldr	s14, [r7, #8]
 80028f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80028f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002900:	d810      	bhi.n	8002924 <_ZN4MFCC16create_mel_fbankEv+0x180>
					weight = (mel - left_mel) / (center_mel - left_mel);
 8002902:	ed97 7a02 	vldr	s14, [r7, #8]
 8002906:	edd7 7a06 	vldr	s15, [r7, #24]
 800290a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800290e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002912:	edd7 7a06 	vldr	s15, [r7, #24]
 8002916:	ee37 7a67 	vsub.f32	s14, s14, s15
 800291a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800291e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 8002922:	e00f      	b.n	8002944 <_ZN4MFCC16create_mel_fbankEv+0x1a0>
				} else {
					weight = (right_mel-mel) / (right_mel-center_mel);
 8002924:	ed97 7a04 	vldr	s14, [r7, #16]
 8002928:	edd7 7a02 	vldr	s15, [r7, #8]
 800292c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002930:	ed97 7a04 	vldr	s14, [r7, #16]
 8002934:	edd7 7a05 	vldr	s15, [r7, #20]
 8002938:	ee37 7a67 	vsub.f32	s14, s14, s15
 800293c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002940:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
				}
				this_bin[i] = weight;
 8002944:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	6a3a      	ldr	r2, [r7, #32]
 800294a:	4413      	add	r3, r2
 800294c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800294e:	601a      	str	r2, [r3, #0]
				if (first_index == -1)
 8002950:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002952:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002956:	d101      	bne.n	800295c <_ZN4MFCC16create_mel_fbankEv+0x1b8>
					first_index = i;
 8002958:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800295a:	647b      	str	r3, [r7, #68]	@ 0x44
				last_index = i;
 800295c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800295e:	643b      	str	r3, [r7, #64]	@ 0x40
		for (i = 0; i < num_fft_bins; i++) {
 8002960:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002962:	3301      	adds	r3, #1
 8002964:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002966:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800296a:	429a      	cmp	r2, r3
 800296c:	db96      	blt.n	800289c <_ZN4MFCC16create_mel_fbankEv+0xf8>
			}
		}

		fbank_filter_first[bin] = first_index;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a1a      	ldr	r2, [r3, #32]
 8002972:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	4413      	add	r3, r2
 8002978:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800297a:	601a      	str	r2, [r3, #0]
		fbank_filter_last[bin] = last_index;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002980:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	4413      	add	r3, r2
 8002986:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002988:	601a      	str	r2, [r3, #0]
		mel_fbank[bin] = new float[last_index-first_index+1];
 800298a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800298c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	3301      	adds	r3, #1
 8002992:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8002996:	4293      	cmp	r3, r2
 8002998:	d201      	bcs.n	800299e <_ZN4MFCC16create_mel_fbankEv+0x1fa>
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	e001      	b.n	80029a2 <_ZN4MFCC16create_mel_fbankEv+0x1fe>
 800299e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80029a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80029a4:	0092      	lsls	r2, r2, #2
 80029a6:	69f9      	ldr	r1, [r7, #28]
 80029a8:	188c      	adds	r4, r1, r2
 80029aa:	4618      	mov	r0, r3
 80029ac:	f009 ffc3 	bl	800c936 <_Znaj>
 80029b0:	4603      	mov	r3, r0
 80029b2:	6023      	str	r3, [r4, #0]

		int32_t j = 0;
 80029b4:	2300      	movs	r3, #0
 80029b6:	63bb      	str	r3, [r7, #56]	@ 0x38
		//copy the part we care about
		for (i = first_index; i <= last_index; i++) {
 80029b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029bc:	e012      	b.n	80029e4 <_ZN4MFCC16create_mel_fbankEv+0x240>
			mel_fbank[bin][j++] = this_bin[i];
 80029be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	6a3a      	ldr	r2, [r7, #32]
 80029c4:	441a      	add	r2, r3
 80029c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	69f9      	ldr	r1, [r7, #28]
 80029cc:	440b      	add	r3, r1
 80029ce:	6819      	ldr	r1, [r3, #0]
 80029d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029d2:	1c58      	adds	r0, r3, #1
 80029d4:	63b8      	str	r0, [r7, #56]	@ 0x38
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	440b      	add	r3, r1
 80029da:	6812      	ldr	r2, [r2, #0]
 80029dc:	601a      	str	r2, [r3, #0]
		for (i = first_index; i <= last_index; i++) {
 80029de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029e0:	3301      	adds	r3, #1
 80029e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80029e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029e8:	429a      	cmp	r2, r3
 80029ea:	dde8      	ble.n	80029be <_ZN4MFCC16create_mel_fbankEv+0x21a>
	for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 80029ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029ee:	3301      	adds	r3, #1
 80029f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029f4:	2b27      	cmp	r3, #39	@ 0x27
 80029f6:	f77f af19 	ble.w	800282c <_ZN4MFCC16create_mel_fbankEv+0x88>
		}
	}
	delete []this_bin;
 80029fa:	6a3b      	ldr	r3, [r7, #32]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d002      	beq.n	8002a06 <_ZN4MFCC16create_mel_fbankEv+0x262>
 8002a00:	6a38      	ldr	r0, [r7, #32]
 8002a02:	f009 ff85 	bl	800c910 <_ZdaPv>
	return mel_fbank;
 8002a06:	69fb      	ldr	r3, [r7, #28]
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3754      	adds	r7, #84	@ 0x54
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd90      	pop	{r4, r7, pc}
 8002a10:	467a0000 	.word	0x467a0000
 8002a14:	457a0000 	.word	0x457a0000
 8002a18:	42240000 	.word	0x42240000

08002a1c <_ZN4MFCC12mfcc_computeEPKfPa>:

void MFCC::mfcc_compute(const float* audio_data, q7_t* mfcc_out) {
 8002a1c:	b590      	push	{r4, r7, lr}
 8002a1e:	b095      	sub	sp, #84	@ 0x54
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]

	int32_t i, j, bin;

	//TensorFlow way of normalizing .wav data to (-1,1)
	for (i = 0; i < frame_len; i++) {
 8002a28:	2300      	movs	r3, #0
 8002a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a2c:	e013      	b.n	8002a56 <_ZN4MFCC12mfcc_computeEPKfPa+0x3a>
		frame[i] = (float)audio_data[i]/(1<<15);
 8002a2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	4413      	add	r3, r2
 8002a36:	ed93 7a00 	vldr	s14, [r3]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	691a      	ldr	r2, [r3, #16]
 8002a3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	4413      	add	r3, r2
 8002a44:	eddf 6a9b 	vldr	s13, [pc, #620]	@ 8002cb4 <_ZN4MFCC12mfcc_computeEPKfPa+0x298>
 8002a48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a4c:	edc3 7a00 	vstr	s15, [r3]
	for (i = 0; i < frame_len; i++) {
 8002a50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a52:	3301      	adds	r3, #1
 8002a54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	dbe6      	blt.n	8002a2e <_ZN4MFCC12mfcc_computeEPKfPa+0x12>
	}
	//Fill up remaining with zeros
	memset(&frame[frame_len], 0, sizeof(float) * (frame_len_padded-frame_len));
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	691a      	ldr	r2, [r3, #16]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	18d0      	adds	r0, r2, r3
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	461a      	mov	r2, r3
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	f00c fe32 	bl	800f6e4 <memset>

	for (i = 0; i < frame_len; i++) {
 8002a80:	2300      	movs	r3, #0
 8002a82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a84:	e019      	b.n	8002aba <_ZN4MFCC12mfcc_computeEPKfPa+0x9e>
		frame[i] *= window_func[i];
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	691a      	ldr	r2, [r3, #16]
 8002a8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	4413      	add	r3, r2
 8002a90:	ed93 7a00 	vldr	s14, [r3]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	69da      	ldr	r2, [r3, #28]
 8002a98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	4413      	add	r3, r2
 8002a9e:	edd3 7a00 	vldr	s15, [r3]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	691a      	ldr	r2, [r3, #16]
 8002aa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	4413      	add	r3, r2
 8002aac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ab0:	edc3 7a00 	vstr	s15, [r3]
	for (i = 0; i < frame_len; i++) {
 8002ab4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	dbe0      	blt.n	8002a86 <_ZN4MFCC12mfcc_computeEPKfPa+0x6a>
	}

	//Compute FFT
	arm_rfft_fast_f32(rfft, frame, buffer, 0);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6919      	ldr	r1, [r3, #16]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	695a      	ldr	r2, [r3, #20]
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	f008 ffbd 	bl	800ba50 <arm_rfft_fast_f32>

	//Convert to power spectrum
	//frame is stored as [real0, realN/2-1, real1, im1, real2, im2, ...]
	int32_t half_dim = frame_len_padded/2;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	0fda      	lsrs	r2, r3, #31
 8002adc:	4413      	add	r3, r2
 8002ade:	105b      	asrs	r3, r3, #1
 8002ae0:	63bb      	str	r3, [r7, #56]	@ 0x38
	float first_energy = buffer[0] * buffer[0],
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	ed93 7a00 	vldr	s14, [r3]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	695b      	ldr	r3, [r3, #20]
 8002aee:	edd3 7a00 	vldr	s15, [r3]
 8002af2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002af6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
			last_energy =  buffer[1] * buffer[1];  // handle this special case
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	3304      	adds	r3, #4
 8002b00:	ed93 7a00 	vldr	s14, [r3]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	695b      	ldr	r3, [r3, #20]
 8002b08:	3304      	adds	r3, #4
 8002b0a:	edd3 7a00 	vldr	s15, [r3]
 8002b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b12:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	for (i = 1; i < half_dim; i++) {
 8002b16:	2301      	movs	r3, #1
 8002b18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b1a:	e022      	b.n	8002b62 <_ZN4MFCC12mfcc_computeEPKfPa+0x146>
		float real = buffer[i*2], im = buffer[i*2 + 1];
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	695a      	ldr	r2, [r3, #20]
 8002b20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b22:	00db      	lsls	r3, r3, #3
 8002b24:	4413      	add	r3, r2
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	695a      	ldr	r2, [r3, #20]
 8002b2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b30:	00db      	lsls	r3, r3, #3
 8002b32:	3304      	adds	r3, #4
 8002b34:	4413      	add	r3, r2
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	623b      	str	r3, [r7, #32]
		buffer[i] = real*real + im*im;
 8002b3a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002b3e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002b42:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b46:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	695a      	ldr	r2, [r3, #20]
 8002b4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	4413      	add	r3, r2
 8002b54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b58:	edc3 7a00 	vstr	s15, [r3]
	for (i = 1; i < half_dim; i++) {
 8002b5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b5e:	3301      	adds	r3, #1
 8002b60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b62:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b66:	429a      	cmp	r2, r3
 8002b68:	dbd8      	blt.n	8002b1c <_ZN4MFCC12mfcc_computeEPKfPa+0x100>
	}
	buffer[0] = first_energy;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002b70:	601a      	str	r2, [r3, #0]
	buffer[half_dim] = last_energy;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	695a      	ldr	r2, [r3, #20]
 8002b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	4413      	add	r3, r2
 8002b7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b7e:	601a      	str	r2, [r3, #0]

	float sqrt_data;
	//Apply mel filterbanks
	for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 8002b80:	2300      	movs	r3, #0
 8002b82:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b84:	e06c      	b.n	8002c60 <_ZN4MFCC12mfcc_computeEPKfPa+0x244>
		j = 0;
 8002b86:	2300      	movs	r3, #0
 8002b88:	64bb      	str	r3, [r7, #72]	@ 0x48
		float mel_energy = 0;
 8002b8a:	f04f 0300 	mov.w	r3, #0
 8002b8e:	643b      	str	r3, [r7, #64]	@ 0x40
		int32_t first_index = fbank_filter_first[bin];
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6a1a      	ldr	r2, [r3, #32]
 8002b94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	4413      	add	r3, r2
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		int32_t last_index = fbank_filter_last[bin];
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ba2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	4413      	add	r3, r2
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	62bb      	str	r3, [r7, #40]	@ 0x28
		for (i = first_index; i <= last_index; i++) {
 8002bac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bb0:	e039      	b.n	8002c26 <_ZN4MFCC12mfcc_computeEPKfPa+0x20a>
			arm_sqrt_f32(buffer[i],&sqrt_data);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	695a      	ldr	r2, [r3, #20]
 8002bb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	4413      	add	r3, r2
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	61fb      	str	r3, [r7, #28]
 8002bc0:	f107 0314 	add.w	r3, r7, #20
 8002bc4:	61bb      	str	r3, [r7, #24]
    if (in >= 0.0f)
 8002bc6:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd2:	db09      	blt.n	8002be8 <_ZN4MFCC12mfcc_computeEPKfPa+0x1cc>
      *pOut = __builtin_sqrtf(in);
 8002bd4:	ed97 0a07 	vldr	s0, [r7, #28]
 8002bd8:	f00a f880 	bl	800ccdc <sqrtf>
 8002bdc:	eef0 7a40 	vmov.f32	s15, s0
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 8002be6:	e004      	b.n	8002bf2 <_ZN4MFCC12mfcc_computeEPKfPa+0x1d6>
      *pOut = 0.0f;
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	f04f 0200 	mov.w	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8002bf0:	bf00      	nop
			mel_energy += (sqrt_data) * mel_fbank[bin][j++];
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002bf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	4413      	add	r3, r2
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c00:	1c59      	adds	r1, r3, #1
 8002c02:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	4413      	add	r3, r2
 8002c08:	ed93 7a00 	vldr	s14, [r3]
 8002c0c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c14:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002c18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c1c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		for (i = first_index; i <= last_index; i++) {
 8002c20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c22:	3301      	adds	r3, #1
 8002c24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c26:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	ddc1      	ble.n	8002bb2 <_ZN4MFCC12mfcc_computeEPKfPa+0x196>
		}
		mel_energies[bin] = mel_energy;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	699a      	ldr	r2, [r3, #24]
 8002c32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	4413      	add	r3, r2
 8002c38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002c3a:	601a      	str	r2, [r3, #0]

		//avoid log of zero
		if (mel_energy == 0.0)
 8002c3c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002c40:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c48:	d107      	bne.n	8002c5a <_ZN4MFCC12mfcc_computeEPKfPa+0x23e>
			mel_energies[bin] = FLT_MIN;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	699a      	ldr	r2, [r3, #24]
 8002c4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	4413      	add	r3, r2
 8002c54:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002c58:	601a      	str	r2, [r3, #0]
	for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 8002c5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c62:	2b27      	cmp	r3, #39	@ 0x27
 8002c64:	dd8f      	ble.n	8002b86 <_ZN4MFCC12mfcc_computeEPKfPa+0x16a>
	}

	//Take log
	for (bin = 0; bin < NUM_FBANK_BINS; bin++)
 8002c66:	2300      	movs	r3, #0
 8002c68:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c6a:	e016      	b.n	8002c9a <_ZN4MFCC12mfcc_computeEPKfPa+0x27e>
		mel_energies[bin] = logf(mel_energies[bin]);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	699a      	ldr	r2, [r3, #24]
 8002c70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	4413      	add	r3, r2
 8002c76:	edd3 7a00 	vldr	s15, [r3]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	699a      	ldr	r2, [r3, #24]
 8002c7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	18d4      	adds	r4, r2, r3
 8002c84:	eeb0 0a67 	vmov.f32	s0, s15
 8002c88:	f009 fffa 	bl	800cc80 <logf>
 8002c8c:	eef0 7a40 	vmov.f32	s15, s0
 8002c90:	edc4 7a00 	vstr	s15, [r4]
	for (bin = 0; bin < NUM_FBANK_BINS; bin++)
 8002c94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c96:	3301      	adds	r3, #1
 8002c98:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c9c:	2b27      	cmp	r3, #39	@ 0x27
 8002c9e:	dde5      	ble.n	8002c6c <_ZN4MFCC12mfcc_computeEPKfPa+0x250>

	//Take DCT. Uses matrix mul.
	for (i = 0; i < num_mfcc_features; i++) {
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ca4:	e071      	b.n	8002d8a <_ZN4MFCC12mfcc_computeEPKfPa+0x36e>
		float sum = 0.0;
 8002ca6:	f04f 0300 	mov.w	r3, #0
 8002caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		for (j = 0; j < NUM_FBANK_BINS; j++) {
 8002cac:	2300      	movs	r3, #0
 8002cae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002cb0:	e026      	b.n	8002d00 <_ZN4MFCC12mfcc_computeEPKfPa+0x2e4>
 8002cb2:	bf00      	nop
 8002cb4:	47000000 	.word	0x47000000
 8002cb8:	42fe0000 	.word	0x42fe0000
 8002cbc:	c3000000 	.word	0xc3000000
			sum += dct_matrix[i*NUM_FBANK_BINS+j] * mel_energies[j];
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002cc4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	4413      	add	r3, r2
 8002ccc:	00db      	lsls	r3, r3, #3
 8002cce:	461a      	mov	r2, r3
 8002cd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cd2:	4413      	add	r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	440b      	add	r3, r1
 8002cd8:	ed93 7a00 	vldr	s14, [r3]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	699a      	ldr	r2, [r3, #24]
 8002ce0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	4413      	add	r3, r2
 8002ce6:	edd3 7a00 	vldr	s15, [r3]
 8002cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cee:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002cf2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cf6:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		for (j = 0; j < NUM_FBANK_BINS; j++) {
 8002cfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d02:	2b27      	cmp	r3, #39	@ 0x27
 8002d04:	dddc      	ble.n	8002cc0 <_ZN4MFCC12mfcc_computeEPKfPa+0x2a4>
		}

		//Input is Qx.mfcc_dec_bits (from quantization step)
		sum *= (0x1<<mfcc_dec_bits);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	ee07 3a90 	vmov	s15, r3
 8002d14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d18:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002d1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d20:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		sum = round(sum);
 8002d24:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8002d28:	f7ff fb64 	bl	80023f4 <_ZSt5roundf>
 8002d2c:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
		if(sum >= 127)
 8002d30:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002d34:	ed1f 7a20 	vldr	s14, [pc, #-128]	@ 8002cb8 <_ZN4MFCC12mfcc_computeEPKfPa+0x29c>
 8002d38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d40:	db05      	blt.n	8002d4e <_ZN4MFCC12mfcc_computeEPKfPa+0x332>
			mfcc_out[i] = 127;
 8002d42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	4413      	add	r3, r2
 8002d48:	227f      	movs	r2, #127	@ 0x7f
 8002d4a:	701a      	strb	r2, [r3, #0]
 8002d4c:	e01a      	b.n	8002d84 <_ZN4MFCC12mfcc_computeEPKfPa+0x368>
		else if(sum <= -128)
 8002d4e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002d52:	ed1f 7a26 	vldr	s14, [pc, #-152]	@ 8002cbc <_ZN4MFCC12mfcc_computeEPKfPa+0x2a0>
 8002d56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d5e:	d805      	bhi.n	8002d6c <_ZN4MFCC12mfcc_computeEPKfPa+0x350>
			mfcc_out[i] = -128;
 8002d60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	4413      	add	r3, r2
 8002d66:	2280      	movs	r2, #128	@ 0x80
 8002d68:	701a      	strb	r2, [r3, #0]
 8002d6a:	e00b      	b.n	8002d84 <_ZN4MFCC12mfcc_computeEPKfPa+0x368>
		else
			mfcc_out[i] = sum;
 8002d6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	4413      	add	r3, r2
 8002d72:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002d76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d7a:	edc7 7a00 	vstr	s15, [r7]
 8002d7e:	783a      	ldrb	r2, [r7, #0]
 8002d80:	b252      	sxtb	r2, r2
 8002d82:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < num_mfcc_features; i++) {
 8002d84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d86:	3301      	adds	r3, #1
 8002d88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d90:	429a      	cmp	r2, r3
 8002d92:	db88      	blt.n	8002ca6 <_ZN4MFCC12mfcc_computeEPKfPa+0x28a>
	}

 8002d94:	bf00      	nop
 8002d96:	bf00      	nop
 8002d98:	3754      	adds	r7, #84	@ 0x54
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd90      	pop	{r4, r7, pc}
 8002d9e:	bf00      	nop

08002da0 <_ZSt3logIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:
    log(_Tp __x)
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
    { return __builtin_log(__x); }
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f7fd fc2b 	bl	8000604 <__aeabi_i2d>
 8002dae:	4602      	mov	r2, r0
 8002db0:	460b      	mov	r3, r1
 8002db2:	ec43 2b10 	vmov	d0, r2, r3
 8002db6:	f009 fe5f 	bl	800ca78 <log>
 8002dba:	eeb0 7a40 	vmov.f32	s14, s0
 8002dbe:	eef0 7a60 	vmov.f32	s15, s1
 8002dc2:	eeb0 0a47 	vmov.f32	s0, s14
 8002dc6:	eef0 0a67 	vmov.f32	s1, s15
 8002dca:	3708      	adds	r7, #8
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b084      	sub	sp, #16
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	ed87 0b00 	vstr	d0, [r7]
      return pow(__type(__x), __type(__y));
 8002ddc:	68f8      	ldr	r0, [r7, #12]
 8002dde:	f7fd fc11 	bl	8000604 <__aeabi_i2d>
 8002de2:	4602      	mov	r2, r0
 8002de4:	460b      	mov	r3, r1
 8002de6:	ed97 1b00 	vldr	d1, [r7]
 8002dea:	ec43 2b10 	vmov	d0, r2, r3
 8002dee:	f009 fe81 	bl	800caf4 <pow>
 8002df2:	eeb0 7a40 	vmov.f32	s14, s0
 8002df6:	eef0 7a60 	vmov.f32	s15, s1
    }
 8002dfa:	eeb0 0a47 	vmov.f32	s0, s14
 8002dfe:	eef0 0a67 	vmov.f32	s1, s15
 8002e02:	3710      	adds	r7, #16
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	607b      	str	r3, [r7, #4]
 8002e12:	4b10      	ldr	r3, [pc, #64]	@ (8002e54 <HAL_MspInit+0x4c>)
 8002e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e16:	4a0f      	ldr	r2, [pc, #60]	@ (8002e54 <HAL_MspInit+0x4c>)
 8002e18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e54 <HAL_MspInit+0x4c>)
 8002e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e26:	607b      	str	r3, [r7, #4]
 8002e28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	603b      	str	r3, [r7, #0]
 8002e2e:	4b09      	ldr	r3, [pc, #36]	@ (8002e54 <HAL_MspInit+0x4c>)
 8002e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e32:	4a08      	ldr	r2, [pc, #32]	@ (8002e54 <HAL_MspInit+0x4c>)
 8002e34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e38:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e3a:	4b06      	ldr	r3, [pc, #24]	@ (8002e54 <HAL_MspInit+0x4c>)
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e42:	603b      	str	r3, [r7, #0]
 8002e44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	40023800 	.word	0x40023800

08002e58 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b08a      	sub	sp, #40	@ 0x28
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e60:	f107 0314 	add.w	r3, r7, #20
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	609a      	str	r2, [r3, #8]
 8002e6c:	60da      	str	r2, [r3, #12]
 8002e6e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a17      	ldr	r2, [pc, #92]	@ (8002ed4 <HAL_ADC_MspInit+0x7c>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d127      	bne.n	8002eca <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	613b      	str	r3, [r7, #16]
 8002e7e:	4b16      	ldr	r3, [pc, #88]	@ (8002ed8 <HAL_ADC_MspInit+0x80>)
 8002e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e82:	4a15      	ldr	r2, [pc, #84]	@ (8002ed8 <HAL_ADC_MspInit+0x80>)
 8002e84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e88:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e8a:	4b13      	ldr	r3, [pc, #76]	@ (8002ed8 <HAL_ADC_MspInit+0x80>)
 8002e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e92:	613b      	str	r3, [r7, #16]
 8002e94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e96:	2300      	movs	r3, #0
 8002e98:	60fb      	str	r3, [r7, #12]
 8002e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ed8 <HAL_ADC_MspInit+0x80>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9e:	4a0e      	ldr	r2, [pc, #56]	@ (8002ed8 <HAL_ADC_MspInit+0x80>)
 8002ea0:	f043 0301 	orr.w	r3, r3, #1
 8002ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8002ed8 <HAL_ADC_MspInit+0x80>)
 8002ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eaa:	f003 0301 	and.w	r3, r3, #1
 8002eae:	60fb      	str	r3, [r7, #12]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002eb2:	2308      	movs	r3, #8
 8002eb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ebe:	f107 0314 	add.w	r3, r7, #20
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	4805      	ldr	r0, [pc, #20]	@ (8002edc <HAL_ADC_MspInit+0x84>)
 8002ec6:	f001 fdef 	bl	8004aa8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002eca:	bf00      	nop
 8002ecc:	3728      	adds	r7, #40	@ 0x28
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	40012000 	.word	0x40012000
 8002ed8:	40023800 	.word	0x40023800
 8002edc:	40020000 	.word	0x40020000

08002ee0 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b08e      	sub	sp, #56	@ 0x38
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002eec:	2200      	movs	r2, #0
 8002eee:	601a      	str	r2, [r3, #0]
 8002ef0:	605a      	str	r2, [r3, #4]
 8002ef2:	609a      	str	r2, [r3, #8]
 8002ef4:	60da      	str	r2, [r3, #12]
 8002ef6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a55      	ldr	r2, [pc, #340]	@ (8003054 <HAL_ETH_MspInit+0x174>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	f040 80a4 	bne.w	800304c <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002f04:	2300      	movs	r3, #0
 8002f06:	623b      	str	r3, [r7, #32]
 8002f08:	4b53      	ldr	r3, [pc, #332]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0c:	4a52      	ldr	r2, [pc, #328]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f0e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002f12:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f14:	4b50      	ldr	r3, [pc, #320]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f1c:	623b      	str	r3, [r7, #32]
 8002f1e:	6a3b      	ldr	r3, [r7, #32]
 8002f20:	2300      	movs	r3, #0
 8002f22:	61fb      	str	r3, [r7, #28]
 8002f24:	4b4c      	ldr	r3, [pc, #304]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f28:	4a4b      	ldr	r2, [pc, #300]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f2a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002f2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f30:	4b49      	ldr	r3, [pc, #292]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f38:	61fb      	str	r3, [r7, #28]
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	61bb      	str	r3, [r7, #24]
 8002f40:	4b45      	ldr	r3, [pc, #276]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f44:	4a44      	ldr	r2, [pc, #272]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f46:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002f4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f4c:	4b42      	ldr	r3, [pc, #264]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f54:	61bb      	str	r3, [r7, #24]
 8002f56:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f58:	2300      	movs	r3, #0
 8002f5a:	617b      	str	r3, [r7, #20]
 8002f5c:	4b3e      	ldr	r3, [pc, #248]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f60:	4a3d      	ldr	r2, [pc, #244]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f62:	f043 0304 	orr.w	r3, r3, #4
 8002f66:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f68:	4b3b      	ldr	r3, [pc, #236]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	617b      	str	r3, [r7, #20]
 8002f72:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f74:	2300      	movs	r3, #0
 8002f76:	613b      	str	r3, [r7, #16]
 8002f78:	4b37      	ldr	r3, [pc, #220]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7c:	4a36      	ldr	r2, [pc, #216]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f7e:	f043 0301 	orr.w	r3, r3, #1
 8002f82:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f84:	4b34      	ldr	r3, [pc, #208]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	613b      	str	r3, [r7, #16]
 8002f8e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f90:	2300      	movs	r3, #0
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	4b30      	ldr	r3, [pc, #192]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f98:	4a2f      	ldr	r2, [pc, #188]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002f9a:	f043 0302 	orr.w	r3, r3, #2
 8002f9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fa0:	4b2d      	ldr	r3, [pc, #180]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	60fb      	str	r3, [r7, #12]
 8002faa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002fac:	2300      	movs	r3, #0
 8002fae:	60bb      	str	r3, [r7, #8]
 8002fb0:	4b29      	ldr	r3, [pc, #164]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb4:	4a28      	ldr	r2, [pc, #160]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002fb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fba:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fbc:	4b26      	ldr	r3, [pc, #152]	@ (8003058 <HAL_ETH_MspInit+0x178>)
 8002fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fc4:	60bb      	str	r3, [r7, #8]
 8002fc6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002fc8:	2332      	movs	r3, #50	@ 0x32
 8002fca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fcc:	2302      	movs	r3, #2
 8002fce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002fd8:	230b      	movs	r3, #11
 8002fda:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	481e      	ldr	r0, [pc, #120]	@ (800305c <HAL_ETH_MspInit+0x17c>)
 8002fe4:	f001 fd60 	bl	8004aa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002fe8:	2386      	movs	r3, #134	@ 0x86
 8002fea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fec:	2302      	movs	r3, #2
 8002fee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002ff8:	230b      	movs	r3, #11
 8002ffa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ffc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003000:	4619      	mov	r1, r3
 8003002:	4817      	ldr	r0, [pc, #92]	@ (8003060 <HAL_ETH_MspInit+0x180>)
 8003004:	f001 fd50 	bl	8004aa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8003008:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800300c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800300e:	2302      	movs	r3, #2
 8003010:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003012:	2300      	movs	r3, #0
 8003014:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003016:	2303      	movs	r3, #3
 8003018:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800301a:	230b      	movs	r3, #11
 800301c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800301e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003022:	4619      	mov	r1, r3
 8003024:	480f      	ldr	r0, [pc, #60]	@ (8003064 <HAL_ETH_MspInit+0x184>)
 8003026:	f001 fd3f 	bl	8004aa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800302a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800302e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003030:	2302      	movs	r3, #2
 8003032:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003034:	2300      	movs	r3, #0
 8003036:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003038:	2303      	movs	r3, #3
 800303a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800303c:	230b      	movs	r3, #11
 800303e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003040:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003044:	4619      	mov	r1, r3
 8003046:	4808      	ldr	r0, [pc, #32]	@ (8003068 <HAL_ETH_MspInit+0x188>)
 8003048:	f001 fd2e 	bl	8004aa8 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 800304c:	bf00      	nop
 800304e:	3738      	adds	r7, #56	@ 0x38
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}
 8003054:	40028000 	.word	0x40028000
 8003058:	40023800 	.word	0x40023800
 800305c:	40020800 	.word	0x40020800
 8003060:	40020000 	.word	0x40020000
 8003064:	40020400 	.word	0x40020400
 8003068:	40021800 	.word	0x40021800

0800306c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b098      	sub	sp, #96	@ 0x60
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003074:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]
 800307c:	605a      	str	r2, [r3, #4]
 800307e:	609a      	str	r2, [r3, #8]
 8003080:	60da      	str	r2, [r3, #12]
 8003082:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003084:	f107 031c 	add.w	r3, r7, #28
 8003088:	2230      	movs	r2, #48	@ 0x30
 800308a:	2100      	movs	r1, #0
 800308c:	4618      	mov	r0, r3
 800308e:	f00c fb29 	bl	800f6e4 <memset>
  if(hi2s->Instance==SPI2)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a59      	ldr	r2, [pc, #356]	@ (80031fc <HAL_I2S_MspInit+0x190>)
 8003098:	4293      	cmp	r3, r2
 800309a:	f040 80aa 	bne.w	80031f2 <HAL_I2S_MspInit+0x186>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800309e:	2301      	movs	r3, #1
 80030a0:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80030a2:	23c0      	movs	r3, #192	@ 0xc0
 80030a4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80030a6:	2302      	movs	r3, #2
 80030a8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030aa:	f107 031c 	add.w	r3, r7, #28
 80030ae:	4618      	mov	r0, r3
 80030b0:	f003 fa0a 	bl	80064c8 <HAL_RCCEx_PeriphCLKConfig>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 80030ba:	f7ff f941 	bl	8002340 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80030be:	2300      	movs	r3, #0
 80030c0:	61bb      	str	r3, [r7, #24]
 80030c2:	4b4f      	ldr	r3, [pc, #316]	@ (8003200 <HAL_I2S_MspInit+0x194>)
 80030c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c6:	4a4e      	ldr	r2, [pc, #312]	@ (8003200 <HAL_I2S_MspInit+0x194>)
 80030c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80030ce:	4b4c      	ldr	r3, [pc, #304]	@ (8003200 <HAL_I2S_MspInit+0x194>)
 80030d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030d6:	61bb      	str	r3, [r7, #24]
 80030d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030da:	2300      	movs	r3, #0
 80030dc:	617b      	str	r3, [r7, #20]
 80030de:	4b48      	ldr	r3, [pc, #288]	@ (8003200 <HAL_I2S_MspInit+0x194>)
 80030e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e2:	4a47      	ldr	r2, [pc, #284]	@ (8003200 <HAL_I2S_MspInit+0x194>)
 80030e4:	f043 0304 	orr.w	r3, r3, #4
 80030e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80030ea:	4b45      	ldr	r3, [pc, #276]	@ (8003200 <HAL_I2S_MspInit+0x194>)
 80030ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ee:	f003 0304 	and.w	r3, r3, #4
 80030f2:	617b      	str	r3, [r7, #20]
 80030f4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030f6:	2300      	movs	r3, #0
 80030f8:	613b      	str	r3, [r7, #16]
 80030fa:	4b41      	ldr	r3, [pc, #260]	@ (8003200 <HAL_I2S_MspInit+0x194>)
 80030fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fe:	4a40      	ldr	r2, [pc, #256]	@ (8003200 <HAL_I2S_MspInit+0x194>)
 8003100:	f043 0302 	orr.w	r3, r3, #2
 8003104:	6313      	str	r3, [r2, #48]	@ 0x30
 8003106:	4b3e      	ldr	r3, [pc, #248]	@ (8003200 <HAL_I2S_MspInit+0x194>)
 8003108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310a:	f003 0302 	and.w	r3, r3, #2
 800310e:	613b      	str	r3, [r7, #16]
 8003110:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003112:	2300      	movs	r3, #0
 8003114:	60fb      	str	r3, [r7, #12]
 8003116:	4b3a      	ldr	r3, [pc, #232]	@ (8003200 <HAL_I2S_MspInit+0x194>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311a:	4a39      	ldr	r2, [pc, #228]	@ (8003200 <HAL_I2S_MspInit+0x194>)
 800311c:	f043 0308 	orr.w	r3, r3, #8
 8003120:	6313      	str	r3, [r2, #48]	@ 0x30
 8003122:	4b37      	ldr	r3, [pc, #220]	@ (8003200 <HAL_I2S_MspInit+0x194>)
 8003124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003126:	f003 0308 	and.w	r3, r3, #8
 800312a:	60fb      	str	r3, [r7, #12]
 800312c:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB12     ------> I2S2_WS
    PD3     ------> I2S2_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800312e:	2308      	movs	r3, #8
 8003130:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003132:	2302      	movs	r3, #2
 8003134:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003136:	2300      	movs	r3, #0
 8003138:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800313a:	2300      	movs	r3, #0
 800313c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800313e:	2305      	movs	r3, #5
 8003140:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003142:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003146:	4619      	mov	r1, r3
 8003148:	482e      	ldr	r0, [pc, #184]	@ (8003204 <HAL_I2S_MspInit+0x198>)
 800314a:	f001 fcad 	bl	8004aa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800314e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003152:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003154:	2302      	movs	r3, #2
 8003156:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003158:	2300      	movs	r3, #0
 800315a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800315c:	2300      	movs	r3, #0
 800315e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003160:	2305      	movs	r3, #5
 8003162:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003164:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003168:	4619      	mov	r1, r3
 800316a:	4827      	ldr	r0, [pc, #156]	@ (8003208 <HAL_I2S_MspInit+0x19c>)
 800316c:	f001 fc9c 	bl	8004aa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003170:	2308      	movs	r3, #8
 8003172:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003174:	2302      	movs	r3, #2
 8003176:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003178:	2300      	movs	r3, #0
 800317a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800317c:	2300      	movs	r3, #0
 800317e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003180:	2305      	movs	r3, #5
 8003182:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003184:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003188:	4619      	mov	r1, r3
 800318a:	4820      	ldr	r0, [pc, #128]	@ (800320c <HAL_I2S_MspInit+0x1a0>)
 800318c:	f001 fc8c 	bl	8004aa8 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8003190:	4b1f      	ldr	r3, [pc, #124]	@ (8003210 <HAL_I2S_MspInit+0x1a4>)
 8003192:	4a20      	ldr	r2, [pc, #128]	@ (8003214 <HAL_I2S_MspInit+0x1a8>)
 8003194:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8003196:	4b1e      	ldr	r3, [pc, #120]	@ (8003210 <HAL_I2S_MspInit+0x1a4>)
 8003198:	2200      	movs	r2, #0
 800319a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800319c:	4b1c      	ldr	r3, [pc, #112]	@ (8003210 <HAL_I2S_MspInit+0x1a4>)
 800319e:	2200      	movs	r2, #0
 80031a0:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031a2:	4b1b      	ldr	r3, [pc, #108]	@ (8003210 <HAL_I2S_MspInit+0x1a4>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80031a8:	4b19      	ldr	r3, [pc, #100]	@ (8003210 <HAL_I2S_MspInit+0x1a4>)
 80031aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80031ae:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80031b0:	4b17      	ldr	r3, [pc, #92]	@ (8003210 <HAL_I2S_MspInit+0x1a4>)
 80031b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80031b6:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80031b8:	4b15      	ldr	r3, [pc, #84]	@ (8003210 <HAL_I2S_MspInit+0x1a4>)
 80031ba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031be:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 80031c0:	4b13      	ldr	r3, [pc, #76]	@ (8003210 <HAL_I2S_MspInit+0x1a4>)
 80031c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80031c6:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80031c8:	4b11      	ldr	r3, [pc, #68]	@ (8003210 <HAL_I2S_MspInit+0x1a4>)
 80031ca:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80031ce:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003210 <HAL_I2S_MspInit+0x1a4>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80031d6:	480e      	ldr	r0, [pc, #56]	@ (8003210 <HAL_I2S_MspInit+0x1a4>)
 80031d8:	f000 fda6 	bl	8003d28 <HAL_DMA_Init>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <HAL_I2S_MspInit+0x17a>
    {
      Error_Handler();
 80031e2:	f7ff f8ad 	bl	8002340 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a09      	ldr	r2, [pc, #36]	@ (8003210 <HAL_I2S_MspInit+0x1a4>)
 80031ea:	63da      	str	r2, [r3, #60]	@ 0x3c
 80031ec:	4a08      	ldr	r2, [pc, #32]	@ (8003210 <HAL_I2S_MspInit+0x1a4>)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80031f2:	bf00      	nop
 80031f4:	3760      	adds	r7, #96	@ 0x60
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	40003800 	.word	0x40003800
 8003200:	40023800 	.word	0x40023800
 8003204:	40020800 	.word	0x40020800
 8003208:	40020400 	.word	0x40020400
 800320c:	40020c00 	.word	0x40020c00
 8003210:	200158a4 	.word	0x200158a4
 8003214:	40026058 	.word	0x40026058

08003218 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003228:	d10d      	bne.n	8003246 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800322a:	2300      	movs	r3, #0
 800322c:	60fb      	str	r3, [r7, #12]
 800322e:	4b09      	ldr	r3, [pc, #36]	@ (8003254 <HAL_TIM_Base_MspInit+0x3c>)
 8003230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003232:	4a08      	ldr	r2, [pc, #32]	@ (8003254 <HAL_TIM_Base_MspInit+0x3c>)
 8003234:	f043 0301 	orr.w	r3, r3, #1
 8003238:	6413      	str	r3, [r2, #64]	@ 0x40
 800323a:	4b06      	ldr	r3, [pc, #24]	@ (8003254 <HAL_TIM_Base_MspInit+0x3c>)
 800323c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	60fb      	str	r3, [r7, #12]
 8003244:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003246:	bf00      	nop
 8003248:	3714      	adds	r7, #20
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	40023800 	.word	0x40023800

08003258 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b08a      	sub	sp, #40	@ 0x28
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003260:	f107 0314 	add.w	r3, r7, #20
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	605a      	str	r2, [r3, #4]
 800326a:	609a      	str	r2, [r3, #8]
 800326c:	60da      	str	r2, [r3, #12]
 800326e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a19      	ldr	r2, [pc, #100]	@ (80032dc <HAL_UART_MspInit+0x84>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d12c      	bne.n	80032d4 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800327a:	2300      	movs	r3, #0
 800327c:	613b      	str	r3, [r7, #16]
 800327e:	4b18      	ldr	r3, [pc, #96]	@ (80032e0 <HAL_UART_MspInit+0x88>)
 8003280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003282:	4a17      	ldr	r2, [pc, #92]	@ (80032e0 <HAL_UART_MspInit+0x88>)
 8003284:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003288:	6413      	str	r3, [r2, #64]	@ 0x40
 800328a:	4b15      	ldr	r3, [pc, #84]	@ (80032e0 <HAL_UART_MspInit+0x88>)
 800328c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003292:	613b      	str	r3, [r7, #16]
 8003294:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003296:	2300      	movs	r3, #0
 8003298:	60fb      	str	r3, [r7, #12]
 800329a:	4b11      	ldr	r3, [pc, #68]	@ (80032e0 <HAL_UART_MspInit+0x88>)
 800329c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329e:	4a10      	ldr	r2, [pc, #64]	@ (80032e0 <HAL_UART_MspInit+0x88>)
 80032a0:	f043 0308 	orr.w	r3, r3, #8
 80032a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80032a6:	4b0e      	ldr	r3, [pc, #56]	@ (80032e0 <HAL_UART_MspInit+0x88>)
 80032a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032aa:	f003 0308 	and.w	r3, r3, #8
 80032ae:	60fb      	str	r3, [r7, #12]
 80032b0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80032b2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80032b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032b8:	2302      	movs	r3, #2
 80032ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032bc:	2300      	movs	r3, #0
 80032be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032c0:	2303      	movs	r3, #3
 80032c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80032c4:	2307      	movs	r3, #7
 80032c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80032c8:	f107 0314 	add.w	r3, r7, #20
 80032cc:	4619      	mov	r1, r3
 80032ce:	4805      	ldr	r0, [pc, #20]	@ (80032e4 <HAL_UART_MspInit+0x8c>)
 80032d0:	f001 fbea 	bl	8004aa8 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80032d4:	bf00      	nop
 80032d6:	3728      	adds	r7, #40	@ 0x28
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	40004800 	.word	0x40004800
 80032e0:	40023800 	.word	0x40023800
 80032e4:	40020c00 	.word	0x40020c00

080032e8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b08a      	sub	sp, #40	@ 0x28
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f0:	f107 0314 	add.w	r3, r7, #20
 80032f4:	2200      	movs	r2, #0
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	605a      	str	r2, [r3, #4]
 80032fa:	609a      	str	r2, [r3, #8]
 80032fc:	60da      	str	r2, [r3, #12]
 80032fe:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003308:	d13f      	bne.n	800338a <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800330a:	2300      	movs	r3, #0
 800330c:	613b      	str	r3, [r7, #16]
 800330e:	4b21      	ldr	r3, [pc, #132]	@ (8003394 <HAL_PCD_MspInit+0xac>)
 8003310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003312:	4a20      	ldr	r2, [pc, #128]	@ (8003394 <HAL_PCD_MspInit+0xac>)
 8003314:	f043 0301 	orr.w	r3, r3, #1
 8003318:	6313      	str	r3, [r2, #48]	@ 0x30
 800331a:	4b1e      	ldr	r3, [pc, #120]	@ (8003394 <HAL_PCD_MspInit+0xac>)
 800331c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	613b      	str	r3, [r7, #16]
 8003324:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8003326:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800332a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800332c:	2302      	movs	r3, #2
 800332e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003330:	2300      	movs	r3, #0
 8003332:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003334:	2303      	movs	r3, #3
 8003336:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003338:	230a      	movs	r3, #10
 800333a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800333c:	f107 0314 	add.w	r3, r7, #20
 8003340:	4619      	mov	r1, r3
 8003342:	4815      	ldr	r0, [pc, #84]	@ (8003398 <HAL_PCD_MspInit+0xb0>)
 8003344:	f001 fbb0 	bl	8004aa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003348:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800334c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800334e:	2300      	movs	r3, #0
 8003350:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003352:	2300      	movs	r3, #0
 8003354:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003356:	f107 0314 	add.w	r3, r7, #20
 800335a:	4619      	mov	r1, r3
 800335c:	480e      	ldr	r0, [pc, #56]	@ (8003398 <HAL_PCD_MspInit+0xb0>)
 800335e:	f001 fba3 	bl	8004aa8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003362:	4b0c      	ldr	r3, [pc, #48]	@ (8003394 <HAL_PCD_MspInit+0xac>)
 8003364:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003366:	4a0b      	ldr	r2, [pc, #44]	@ (8003394 <HAL_PCD_MspInit+0xac>)
 8003368:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800336c:	6353      	str	r3, [r2, #52]	@ 0x34
 800336e:	2300      	movs	r3, #0
 8003370:	60fb      	str	r3, [r7, #12]
 8003372:	4b08      	ldr	r3, [pc, #32]	@ (8003394 <HAL_PCD_MspInit+0xac>)
 8003374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003376:	4a07      	ldr	r2, [pc, #28]	@ (8003394 <HAL_PCD_MspInit+0xac>)
 8003378:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800337c:	6453      	str	r3, [r2, #68]	@ 0x44
 800337e:	4b05      	ldr	r3, [pc, #20]	@ (8003394 <HAL_PCD_MspInit+0xac>)
 8003380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003382:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003386:	60fb      	str	r3, [r7, #12]
 8003388:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800338a:	bf00      	nop
 800338c:	3728      	adds	r7, #40	@ 0x28
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	40023800 	.word	0x40023800
 8003398:	40020000 	.word	0x40020000

0800339c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80033a0:	bf00      	nop
 80033a2:	e7fd      	b.n	80033a0 <NMI_Handler+0x4>

080033a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033a8:	bf00      	nop
 80033aa:	e7fd      	b.n	80033a8 <HardFault_Handler+0x4>

080033ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033b0:	bf00      	nop
 80033b2:	e7fd      	b.n	80033b0 <MemManage_Handler+0x4>

080033b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033b4:	b480      	push	{r7}
 80033b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033b8:	bf00      	nop
 80033ba:	e7fd      	b.n	80033b8 <BusFault_Handler+0x4>

080033bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033c0:	bf00      	nop
 80033c2:	e7fd      	b.n	80033c0 <UsageFault_Handler+0x4>

080033c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033c8:	bf00      	nop
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr

080033d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033d2:	b480      	push	{r7}
 80033d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033d6:	bf00      	nop
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033e0:	b480      	push	{r7}
 80033e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033e4:	bf00      	nop
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr

080033ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033ee:	b580      	push	{r7, lr}
 80033f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033f2:	f000 f8d1 	bl	8003598 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033f6:	bf00      	nop
 80033f8:	bd80      	pop	{r7, pc}
	...

080033fc <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8003400:	4802      	ldr	r0, [pc, #8]	@ (800340c <DMA1_Stream3_IRQHandler+0x10>)
 8003402:	f000 fd97 	bl	8003f34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003406:	bf00      	nop
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	200158a4 	.word	0x200158a4

08003410 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b086      	sub	sp, #24
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003418:	4a14      	ldr	r2, [pc, #80]	@ (800346c <_sbrk+0x5c>)
 800341a:	4b15      	ldr	r3, [pc, #84]	@ (8003470 <_sbrk+0x60>)
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003424:	4b13      	ldr	r3, [pc, #76]	@ (8003474 <_sbrk+0x64>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d102      	bne.n	8003432 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800342c:	4b11      	ldr	r3, [pc, #68]	@ (8003474 <_sbrk+0x64>)
 800342e:	4a12      	ldr	r2, [pc, #72]	@ (8003478 <_sbrk+0x68>)
 8003430:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003432:	4b10      	ldr	r3, [pc, #64]	@ (8003474 <_sbrk+0x64>)
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4413      	add	r3, r2
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	429a      	cmp	r2, r3
 800343e:	d207      	bcs.n	8003450 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003440:	f00c f9f2 	bl	800f828 <__errno>
 8003444:	4603      	mov	r3, r0
 8003446:	220c      	movs	r2, #12
 8003448:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800344a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800344e:	e009      	b.n	8003464 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003450:	4b08      	ldr	r3, [pc, #32]	@ (8003474 <_sbrk+0x64>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003456:	4b07      	ldr	r3, [pc, #28]	@ (8003474 <_sbrk+0x64>)
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4413      	add	r3, r2
 800345e:	4a05      	ldr	r2, [pc, #20]	@ (8003474 <_sbrk+0x64>)
 8003460:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003462:	68fb      	ldr	r3, [r7, #12]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3718      	adds	r7, #24
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	20030000 	.word	0x20030000
 8003470:	00000800 	.word	0x00000800
 8003474:	20015e80 	.word	0x20015e80
 8003478:	20016098 	.word	0x20016098

0800347c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800347c:	b480      	push	{r7}
 800347e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003480:	4b06      	ldr	r3, [pc, #24]	@ (800349c <SystemInit+0x20>)
 8003482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003486:	4a05      	ldr	r2, [pc, #20]	@ (800349c <SystemInit+0x20>)
 8003488:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800348c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003490:	bf00      	nop
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	e000ed00 	.word	0xe000ed00

080034a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80034a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80034d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80034a4:	f7ff ffea 	bl	800347c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80034a8:	480c      	ldr	r0, [pc, #48]	@ (80034dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80034aa:	490d      	ldr	r1, [pc, #52]	@ (80034e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80034ac:	4a0d      	ldr	r2, [pc, #52]	@ (80034e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80034ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034b0:	e002      	b.n	80034b8 <LoopCopyDataInit>

080034b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034b6:	3304      	adds	r3, #4

080034b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034bc:	d3f9      	bcc.n	80034b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034be:	4a0a      	ldr	r2, [pc, #40]	@ (80034e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80034c0:	4c0a      	ldr	r4, [pc, #40]	@ (80034ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80034c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034c4:	e001      	b.n	80034ca <LoopFillZerobss>

080034c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034c8:	3204      	adds	r2, #4

080034ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034cc:	d3fb      	bcc.n	80034c6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80034ce:	f00c f9b1 	bl	800f834 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034d2:	f7fe fae1 	bl	8001a98 <main>
  bx  lr    
 80034d6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80034d8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80034dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034e0:	2000097c 	.word	0x2000097c
  ldr r2, =_sidata
 80034e4:	08029d00 	.word	0x08029d00
  ldr r2, =_sbss
 80034e8:	2000097c 	.word	0x2000097c
  ldr r4, =_ebss
 80034ec:	20016098 	.word	0x20016098

080034f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034f0:	e7fe      	b.n	80034f0 <ADC_IRQHandler>
	...

080034f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80034f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003534 <HAL_Init+0x40>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003534 <HAL_Init+0x40>)
 80034fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003502:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003504:	4b0b      	ldr	r3, [pc, #44]	@ (8003534 <HAL_Init+0x40>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a0a      	ldr	r2, [pc, #40]	@ (8003534 <HAL_Init+0x40>)
 800350a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800350e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003510:	4b08      	ldr	r3, [pc, #32]	@ (8003534 <HAL_Init+0x40>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a07      	ldr	r2, [pc, #28]	@ (8003534 <HAL_Init+0x40>)
 8003516:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800351a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800351c:	2003      	movs	r0, #3
 800351e:	f000 fbc1 	bl	8003ca4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003522:	2000      	movs	r0, #0
 8003524:	f000 f808 	bl	8003538 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003528:	f7ff fc6e 	bl	8002e08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	40023c00 	.word	0x40023c00

08003538 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003540:	4b12      	ldr	r3, [pc, #72]	@ (800358c <HAL_InitTick+0x54>)
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	4b12      	ldr	r3, [pc, #72]	@ (8003590 <HAL_InitTick+0x58>)
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	4619      	mov	r1, r3
 800354a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800354e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003552:	fbb2 f3f3 	udiv	r3, r2, r3
 8003556:	4618      	mov	r0, r3
 8003558:	f000 fbd9 	bl	8003d0e <HAL_SYSTICK_Config>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e00e      	b.n	8003584 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2b0f      	cmp	r3, #15
 800356a:	d80a      	bhi.n	8003582 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800356c:	2200      	movs	r2, #0
 800356e:	6879      	ldr	r1, [r7, #4]
 8003570:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003574:	f000 fba1 	bl	8003cba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003578:	4a06      	ldr	r2, [pc, #24]	@ (8003594 <HAL_InitTick+0x5c>)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800357e:	2300      	movs	r3, #0
 8003580:	e000      	b.n	8003584 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
}
 8003584:	4618      	mov	r0, r3
 8003586:	3708      	adds	r7, #8
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	20000014 	.word	0x20000014
 8003590:	2000001c 	.word	0x2000001c
 8003594:	20000018 	.word	0x20000018

08003598 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003598:	b480      	push	{r7}
 800359a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800359c:	4b06      	ldr	r3, [pc, #24]	@ (80035b8 <HAL_IncTick+0x20>)
 800359e:	781b      	ldrb	r3, [r3, #0]
 80035a0:	461a      	mov	r2, r3
 80035a2:	4b06      	ldr	r3, [pc, #24]	@ (80035bc <HAL_IncTick+0x24>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4413      	add	r3, r2
 80035a8:	4a04      	ldr	r2, [pc, #16]	@ (80035bc <HAL_IncTick+0x24>)
 80035aa:	6013      	str	r3, [r2, #0]
}
 80035ac:	bf00      	nop
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	2000001c 	.word	0x2000001c
 80035bc:	20015e84 	.word	0x20015e84

080035c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035c0:	b480      	push	{r7}
 80035c2:	af00      	add	r7, sp, #0
  return uwTick;
 80035c4:	4b03      	ldr	r3, [pc, #12]	@ (80035d4 <HAL_GetTick+0x14>)
 80035c6:	681b      	ldr	r3, [r3, #0]
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	20015e84 	.word	0x20015e84

080035d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b084      	sub	sp, #16
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035e0:	f7ff ffee 	bl	80035c0 <HAL_GetTick>
 80035e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80035f0:	d005      	beq.n	80035fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035f2:	4b0a      	ldr	r3, [pc, #40]	@ (800361c <HAL_Delay+0x44>)
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	461a      	mov	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	4413      	add	r3, r2
 80035fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80035fe:	bf00      	nop
 8003600:	f7ff ffde 	bl	80035c0 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	429a      	cmp	r2, r3
 800360e:	d8f7      	bhi.n	8003600 <HAL_Delay+0x28>
  {
  }
}
 8003610:	bf00      	nop
 8003612:	bf00      	nop
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	2000001c 	.word	0x2000001c

08003620 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003628:	2300      	movs	r3, #0
 800362a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d101      	bne.n	8003636 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e033      	b.n	800369e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363a:	2b00      	cmp	r3, #0
 800363c:	d109      	bne.n	8003652 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f7ff fc0a 	bl	8002e58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2200      	movs	r2, #0
 8003648:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003656:	f003 0310 	and.w	r3, r3, #16
 800365a:	2b00      	cmp	r3, #0
 800365c:	d118      	bne.n	8003690 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003662:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003666:	f023 0302 	bic.w	r3, r3, #2
 800366a:	f043 0202 	orr.w	r2, r3, #2
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f000 f94a 	bl	800390c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003682:	f023 0303 	bic.w	r3, r3, #3
 8003686:	f043 0201 	orr.w	r2, r3, #1
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	641a      	str	r2, [r3, #64]	@ 0x40
 800368e:	e001      	b.n	8003694 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2200      	movs	r2, #0
 8003698:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800369c:	7bfb      	ldrb	r3, [r7, #15]
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3710      	adds	r7, #16
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
	...

080036a8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b085      	sub	sp, #20
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80036b2:	2300      	movs	r3, #0
 80036b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d101      	bne.n	80036c4 <HAL_ADC_ConfigChannel+0x1c>
 80036c0:	2302      	movs	r3, #2
 80036c2:	e113      	b.n	80038ec <HAL_ADC_ConfigChannel+0x244>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2b09      	cmp	r3, #9
 80036d2:	d925      	bls.n	8003720 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68d9      	ldr	r1, [r3, #12]
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	b29b      	uxth	r3, r3
 80036e0:	461a      	mov	r2, r3
 80036e2:	4613      	mov	r3, r2
 80036e4:	005b      	lsls	r3, r3, #1
 80036e6:	4413      	add	r3, r2
 80036e8:	3b1e      	subs	r3, #30
 80036ea:	2207      	movs	r2, #7
 80036ec:	fa02 f303 	lsl.w	r3, r2, r3
 80036f0:	43da      	mvns	r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	400a      	ands	r2, r1
 80036f8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68d9      	ldr	r1, [r3, #12]
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	689a      	ldr	r2, [r3, #8]
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	b29b      	uxth	r3, r3
 800370a:	4618      	mov	r0, r3
 800370c:	4603      	mov	r3, r0
 800370e:	005b      	lsls	r3, r3, #1
 8003710:	4403      	add	r3, r0
 8003712:	3b1e      	subs	r3, #30
 8003714:	409a      	lsls	r2, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	430a      	orrs	r2, r1
 800371c:	60da      	str	r2, [r3, #12]
 800371e:	e022      	b.n	8003766 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	6919      	ldr	r1, [r3, #16]
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	b29b      	uxth	r3, r3
 800372c:	461a      	mov	r2, r3
 800372e:	4613      	mov	r3, r2
 8003730:	005b      	lsls	r3, r3, #1
 8003732:	4413      	add	r3, r2
 8003734:	2207      	movs	r2, #7
 8003736:	fa02 f303 	lsl.w	r3, r2, r3
 800373a:	43da      	mvns	r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	400a      	ands	r2, r1
 8003742:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	6919      	ldr	r1, [r3, #16]
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	b29b      	uxth	r3, r3
 8003754:	4618      	mov	r0, r3
 8003756:	4603      	mov	r3, r0
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	4403      	add	r3, r0
 800375c:	409a      	lsls	r2, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	430a      	orrs	r2, r1
 8003764:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	2b06      	cmp	r3, #6
 800376c:	d824      	bhi.n	80037b8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	685a      	ldr	r2, [r3, #4]
 8003778:	4613      	mov	r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	4413      	add	r3, r2
 800377e:	3b05      	subs	r3, #5
 8003780:	221f      	movs	r2, #31
 8003782:	fa02 f303 	lsl.w	r3, r2, r3
 8003786:	43da      	mvns	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	400a      	ands	r2, r1
 800378e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	b29b      	uxth	r3, r3
 800379c:	4618      	mov	r0, r3
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	685a      	ldr	r2, [r3, #4]
 80037a2:	4613      	mov	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	4413      	add	r3, r2
 80037a8:	3b05      	subs	r3, #5
 80037aa:	fa00 f203 	lsl.w	r2, r0, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	430a      	orrs	r2, r1
 80037b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80037b6:	e04c      	b.n	8003852 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	2b0c      	cmp	r3, #12
 80037be:	d824      	bhi.n	800380a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	685a      	ldr	r2, [r3, #4]
 80037ca:	4613      	mov	r3, r2
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	4413      	add	r3, r2
 80037d0:	3b23      	subs	r3, #35	@ 0x23
 80037d2:	221f      	movs	r2, #31
 80037d4:	fa02 f303 	lsl.w	r3, r2, r3
 80037d8:	43da      	mvns	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	400a      	ands	r2, r1
 80037e0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	4618      	mov	r0, r3
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685a      	ldr	r2, [r3, #4]
 80037f4:	4613      	mov	r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	4413      	add	r3, r2
 80037fa:	3b23      	subs	r3, #35	@ 0x23
 80037fc:	fa00 f203 	lsl.w	r2, r0, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	430a      	orrs	r2, r1
 8003806:	631a      	str	r2, [r3, #48]	@ 0x30
 8003808:	e023      	b.n	8003852 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	685a      	ldr	r2, [r3, #4]
 8003814:	4613      	mov	r3, r2
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	4413      	add	r3, r2
 800381a:	3b41      	subs	r3, #65	@ 0x41
 800381c:	221f      	movs	r2, #31
 800381e:	fa02 f303 	lsl.w	r3, r2, r3
 8003822:	43da      	mvns	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	400a      	ands	r2, r1
 800382a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	b29b      	uxth	r3, r3
 8003838:	4618      	mov	r0, r3
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	685a      	ldr	r2, [r3, #4]
 800383e:	4613      	mov	r3, r2
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	4413      	add	r3, r2
 8003844:	3b41      	subs	r3, #65	@ 0x41
 8003846:	fa00 f203 	lsl.w	r2, r0, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003852:	4b29      	ldr	r3, [pc, #164]	@ (80038f8 <HAL_ADC_ConfigChannel+0x250>)
 8003854:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a28      	ldr	r2, [pc, #160]	@ (80038fc <HAL_ADC_ConfigChannel+0x254>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d10f      	bne.n	8003880 <HAL_ADC_ConfigChannel+0x1d8>
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2b12      	cmp	r3, #18
 8003866:	d10b      	bne.n	8003880 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a1d      	ldr	r2, [pc, #116]	@ (80038fc <HAL_ADC_ConfigChannel+0x254>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d12b      	bne.n	80038e2 <HAL_ADC_ConfigChannel+0x23a>
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a1c      	ldr	r2, [pc, #112]	@ (8003900 <HAL_ADC_ConfigChannel+0x258>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d003      	beq.n	800389c <HAL_ADC_ConfigChannel+0x1f4>
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2b11      	cmp	r3, #17
 800389a:	d122      	bne.n	80038e2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a11      	ldr	r2, [pc, #68]	@ (8003900 <HAL_ADC_ConfigChannel+0x258>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d111      	bne.n	80038e2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80038be:	4b11      	ldr	r3, [pc, #68]	@ (8003904 <HAL_ADC_ConfigChannel+0x25c>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a11      	ldr	r2, [pc, #68]	@ (8003908 <HAL_ADC_ConfigChannel+0x260>)
 80038c4:	fba2 2303 	umull	r2, r3, r2, r3
 80038c8:	0c9a      	lsrs	r2, r3, #18
 80038ca:	4613      	mov	r3, r2
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	4413      	add	r3, r2
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80038d4:	e002      	b.n	80038dc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	3b01      	subs	r3, #1
 80038da:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d1f9      	bne.n	80038d6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3714      	adds	r7, #20
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr
 80038f8:	40012300 	.word	0x40012300
 80038fc:	40012000 	.word	0x40012000
 8003900:	10000012 	.word	0x10000012
 8003904:	20000014 	.word	0x20000014
 8003908:	431bde83 	.word	0x431bde83

0800390c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800390c:	b480      	push	{r7}
 800390e:	b085      	sub	sp, #20
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003914:	4b79      	ldr	r3, [pc, #484]	@ (8003afc <ADC_Init+0x1f0>)
 8003916:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	685a      	ldr	r2, [r3, #4]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	431a      	orrs	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	685a      	ldr	r2, [r3, #4]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003940:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	6859      	ldr	r1, [r3, #4]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	691b      	ldr	r3, [r3, #16]
 800394c:	021a      	lsls	r2, r3, #8
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	430a      	orrs	r2, r1
 8003954:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	685a      	ldr	r2, [r3, #4]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003964:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6859      	ldr	r1, [r3, #4]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689a      	ldr	r2, [r3, #8]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	430a      	orrs	r2, r1
 8003976:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	689a      	ldr	r2, [r3, #8]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003986:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	6899      	ldr	r1, [r3, #8]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68da      	ldr	r2, [r3, #12]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	430a      	orrs	r2, r1
 8003998:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399e:	4a58      	ldr	r2, [pc, #352]	@ (8003b00 <ADC_Init+0x1f4>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d022      	beq.n	80039ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	689a      	ldr	r2, [r3, #8]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80039b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	6899      	ldr	r1, [r3, #8]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	430a      	orrs	r2, r1
 80039c4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689a      	ldr	r2, [r3, #8]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80039d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6899      	ldr	r1, [r3, #8]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	430a      	orrs	r2, r1
 80039e6:	609a      	str	r2, [r3, #8]
 80039e8:	e00f      	b.n	8003a0a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689a      	ldr	r2, [r3, #8]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80039f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	689a      	ldr	r2, [r3, #8]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003a08:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	689a      	ldr	r2, [r3, #8]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f022 0202 	bic.w	r2, r2, #2
 8003a18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	6899      	ldr	r1, [r3, #8]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	7e1b      	ldrb	r3, [r3, #24]
 8003a24:	005a      	lsls	r2, r3, #1
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d01b      	beq.n	8003a70 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	685a      	ldr	r2, [r3, #4]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a46:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685a      	ldr	r2, [r3, #4]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003a56:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	6859      	ldr	r1, [r3, #4]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a62:	3b01      	subs	r3, #1
 8003a64:	035a      	lsls	r2, r3, #13
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	605a      	str	r2, [r3, #4]
 8003a6e:	e007      	b.n	8003a80 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	685a      	ldr	r2, [r3, #4]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a7e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003a8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	69db      	ldr	r3, [r3, #28]
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	051a      	lsls	r2, r3, #20
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	689a      	ldr	r2, [r3, #8]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003ab4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	6899      	ldr	r1, [r3, #8]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003ac2:	025a      	lsls	r2, r3, #9
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	689a      	ldr	r2, [r3, #8]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ada:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	6899      	ldr	r1, [r3, #8]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	029a      	lsls	r2, r3, #10
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	430a      	orrs	r2, r1
 8003aee:	609a      	str	r2, [r3, #8]
}
 8003af0:	bf00      	nop
 8003af2:	3714      	adds	r7, #20
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	40012300 	.word	0x40012300
 8003b00:	0f000001 	.word	0x0f000001

08003b04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b085      	sub	sp, #20
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	f003 0307 	and.w	r3, r3, #7
 8003b12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b14:	4b0c      	ldr	r3, [pc, #48]	@ (8003b48 <__NVIC_SetPriorityGrouping+0x44>)
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b1a:	68ba      	ldr	r2, [r7, #8]
 8003b1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b20:	4013      	ands	r3, r2
 8003b22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b36:	4a04      	ldr	r2, [pc, #16]	@ (8003b48 <__NVIC_SetPriorityGrouping+0x44>)
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	60d3      	str	r3, [r2, #12]
}
 8003b3c:	bf00      	nop
 8003b3e:	3714      	adds	r7, #20
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr
 8003b48:	e000ed00 	.word	0xe000ed00

08003b4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b50:	4b04      	ldr	r3, [pc, #16]	@ (8003b64 <__NVIC_GetPriorityGrouping+0x18>)
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	0a1b      	lsrs	r3, r3, #8
 8003b56:	f003 0307 	and.w	r3, r3, #7
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr
 8003b64:	e000ed00 	.word	0xe000ed00

08003b68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	4603      	mov	r3, r0
 8003b70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	db0b      	blt.n	8003b92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b7a:	79fb      	ldrb	r3, [r7, #7]
 8003b7c:	f003 021f 	and.w	r2, r3, #31
 8003b80:	4907      	ldr	r1, [pc, #28]	@ (8003ba0 <__NVIC_EnableIRQ+0x38>)
 8003b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b86:	095b      	lsrs	r3, r3, #5
 8003b88:	2001      	movs	r0, #1
 8003b8a:	fa00 f202 	lsl.w	r2, r0, r2
 8003b8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b92:	bf00      	nop
 8003b94:	370c      	adds	r7, #12
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop
 8003ba0:	e000e100 	.word	0xe000e100

08003ba4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	4603      	mov	r3, r0
 8003bac:	6039      	str	r1, [r7, #0]
 8003bae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	db0a      	blt.n	8003bce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	b2da      	uxtb	r2, r3
 8003bbc:	490c      	ldr	r1, [pc, #48]	@ (8003bf0 <__NVIC_SetPriority+0x4c>)
 8003bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bc2:	0112      	lsls	r2, r2, #4
 8003bc4:	b2d2      	uxtb	r2, r2
 8003bc6:	440b      	add	r3, r1
 8003bc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003bcc:	e00a      	b.n	8003be4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	b2da      	uxtb	r2, r3
 8003bd2:	4908      	ldr	r1, [pc, #32]	@ (8003bf4 <__NVIC_SetPriority+0x50>)
 8003bd4:	79fb      	ldrb	r3, [r7, #7]
 8003bd6:	f003 030f 	and.w	r3, r3, #15
 8003bda:	3b04      	subs	r3, #4
 8003bdc:	0112      	lsls	r2, r2, #4
 8003bde:	b2d2      	uxtb	r2, r2
 8003be0:	440b      	add	r3, r1
 8003be2:	761a      	strb	r2, [r3, #24]
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr
 8003bf0:	e000e100 	.word	0xe000e100
 8003bf4:	e000ed00 	.word	0xe000ed00

08003bf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b089      	sub	sp, #36	@ 0x24
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	60b9      	str	r1, [r7, #8]
 8003c02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f003 0307 	and.w	r3, r3, #7
 8003c0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	f1c3 0307 	rsb	r3, r3, #7
 8003c12:	2b04      	cmp	r3, #4
 8003c14:	bf28      	it	cs
 8003c16:	2304      	movcs	r3, #4
 8003c18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	3304      	adds	r3, #4
 8003c1e:	2b06      	cmp	r3, #6
 8003c20:	d902      	bls.n	8003c28 <NVIC_EncodePriority+0x30>
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	3b03      	subs	r3, #3
 8003c26:	e000      	b.n	8003c2a <NVIC_EncodePriority+0x32>
 8003c28:	2300      	movs	r3, #0
 8003c2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	fa02 f303 	lsl.w	r3, r2, r3
 8003c36:	43da      	mvns	r2, r3
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	401a      	ands	r2, r3
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c40:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	fa01 f303 	lsl.w	r3, r1, r3
 8003c4a:	43d9      	mvns	r1, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c50:	4313      	orrs	r3, r2
         );
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3724      	adds	r7, #36	@ 0x24
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
	...

08003c60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c70:	d301      	bcc.n	8003c76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c72:	2301      	movs	r3, #1
 8003c74:	e00f      	b.n	8003c96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c76:	4a0a      	ldr	r2, [pc, #40]	@ (8003ca0 <SysTick_Config+0x40>)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c7e:	210f      	movs	r1, #15
 8003c80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003c84:	f7ff ff8e 	bl	8003ba4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c88:	4b05      	ldr	r3, [pc, #20]	@ (8003ca0 <SysTick_Config+0x40>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c8e:	4b04      	ldr	r3, [pc, #16]	@ (8003ca0 <SysTick_Config+0x40>)
 8003c90:	2207      	movs	r2, #7
 8003c92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c94:	2300      	movs	r3, #0
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3708      	adds	r7, #8
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	e000e010 	.word	0xe000e010

08003ca4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f7ff ff29 	bl	8003b04 <__NVIC_SetPriorityGrouping>
}
 8003cb2:	bf00      	nop
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b086      	sub	sp, #24
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	60b9      	str	r1, [r7, #8]
 8003cc4:	607a      	str	r2, [r7, #4]
 8003cc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ccc:	f7ff ff3e 	bl	8003b4c <__NVIC_GetPriorityGrouping>
 8003cd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cd2:	687a      	ldr	r2, [r7, #4]
 8003cd4:	68b9      	ldr	r1, [r7, #8]
 8003cd6:	6978      	ldr	r0, [r7, #20]
 8003cd8:	f7ff ff8e 	bl	8003bf8 <NVIC_EncodePriority>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ce2:	4611      	mov	r1, r2
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f7ff ff5d 	bl	8003ba4 <__NVIC_SetPriority>
}
 8003cea:	bf00      	nop
 8003cec:	3718      	adds	r7, #24
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}

08003cf2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cf2:	b580      	push	{r7, lr}
 8003cf4:	b082      	sub	sp, #8
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7ff ff31 	bl	8003b68 <__NVIC_EnableIRQ>
}
 8003d06:	bf00      	nop
 8003d08:	3708      	adds	r7, #8
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}

08003d0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d0e:	b580      	push	{r7, lr}
 8003d10:	b082      	sub	sp, #8
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7ff ffa2 	bl	8003c60 <SysTick_Config>
 8003d1c:	4603      	mov	r3, r0
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3708      	adds	r7, #8
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
	...

08003d28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b086      	sub	sp, #24
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003d30:	2300      	movs	r3, #0
 8003d32:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003d34:	f7ff fc44 	bl	80035c0 <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d101      	bne.n	8003d44 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e099      	b.n	8003e78 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2202      	movs	r2, #2
 8003d48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f022 0201 	bic.w	r2, r2, #1
 8003d62:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d64:	e00f      	b.n	8003d86 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d66:	f7ff fc2b 	bl	80035c0 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	2b05      	cmp	r3, #5
 8003d72:	d908      	bls.n	8003d86 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2220      	movs	r2, #32
 8003d78:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2203      	movs	r2, #3
 8003d7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e078      	b.n	8003e78 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d1e8      	bne.n	8003d66 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003d9c:	697a      	ldr	r2, [r7, #20]
 8003d9e:	4b38      	ldr	r3, [pc, #224]	@ (8003e80 <HAL_DMA_Init+0x158>)
 8003da0:	4013      	ands	r3, r2
 8003da2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003db2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	691b      	ldr	r3, [r3, #16]
 8003db8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	699b      	ldr	r3, [r3, #24]
 8003dc4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a1b      	ldr	r3, [r3, #32]
 8003dd0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dd2:	697a      	ldr	r2, [r7, #20]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ddc:	2b04      	cmp	r3, #4
 8003dde:	d107      	bne.n	8003df0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de8:	4313      	orrs	r3, r2
 8003dea:	697a      	ldr	r2, [r7, #20]
 8003dec:	4313      	orrs	r3, r2
 8003dee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	697a      	ldr	r2, [r7, #20]
 8003df6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	f023 0307 	bic.w	r3, r3, #7
 8003e06:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0c:	697a      	ldr	r2, [r7, #20]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e16:	2b04      	cmp	r3, #4
 8003e18:	d117      	bne.n	8003e4a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1e:	697a      	ldr	r2, [r7, #20]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d00e      	beq.n	8003e4a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f000 fa6f 	bl	8004310 <DMA_CheckFifoParam>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d008      	beq.n	8003e4a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2240      	movs	r2, #64	@ 0x40
 8003e3c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2201      	movs	r2, #1
 8003e42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003e46:	2301      	movs	r3, #1
 8003e48:	e016      	b.n	8003e78 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	697a      	ldr	r2, [r7, #20]
 8003e50:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f000 fa26 	bl	80042a4 <DMA_CalcBaseAndBitshift>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e60:	223f      	movs	r2, #63	@ 0x3f
 8003e62:	409a      	lsls	r2, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2201      	movs	r2, #1
 8003e72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3718      	adds	r7, #24
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	f010803f 	.word	0xf010803f

08003e84 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b086      	sub	sp, #24
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
 8003e90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e92:	2300      	movs	r3, #0
 8003e94:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e9a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d101      	bne.n	8003eaa <HAL_DMA_Start_IT+0x26>
 8003ea6:	2302      	movs	r3, #2
 8003ea8:	e040      	b.n	8003f2c <HAL_DMA_Start_IT+0xa8>
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2201      	movs	r2, #1
 8003eae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d12f      	bne.n	8003f1e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2202      	movs	r2, #2
 8003ec2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	68b9      	ldr	r1, [r7, #8]
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f000 f9b8 	bl	8004248 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003edc:	223f      	movs	r2, #63	@ 0x3f
 8003ede:	409a      	lsls	r2, r3
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f042 0216 	orr.w	r2, r2, #22
 8003ef2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d007      	beq.n	8003f0c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f042 0208 	orr.w	r2, r2, #8
 8003f0a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f042 0201 	orr.w	r2, r2, #1
 8003f1a:	601a      	str	r2, [r3, #0]
 8003f1c:	e005      	b.n	8003f2a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003f26:	2302      	movs	r3, #2
 8003f28:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003f2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3718      	adds	r7, #24
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b086      	sub	sp, #24
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f40:	4b8e      	ldr	r3, [pc, #568]	@ (800417c <HAL_DMA_IRQHandler+0x248>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a8e      	ldr	r2, [pc, #568]	@ (8004180 <HAL_DMA_IRQHandler+0x24c>)
 8003f46:	fba2 2303 	umull	r2, r3, r2, r3
 8003f4a:	0a9b      	lsrs	r3, r3, #10
 8003f4c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f52:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f5e:	2208      	movs	r2, #8
 8003f60:	409a      	lsls	r2, r3
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	4013      	ands	r3, r2
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d01a      	beq.n	8003fa0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0304 	and.w	r3, r3, #4
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d013      	beq.n	8003fa0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f022 0204 	bic.w	r2, r2, #4
 8003f86:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f8c:	2208      	movs	r2, #8
 8003f8e:	409a      	lsls	r2, r3
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f98:	f043 0201 	orr.w	r2, r3, #1
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	409a      	lsls	r2, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	4013      	ands	r3, r2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d012      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	695b      	ldr	r3, [r3, #20]
 8003fb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d00b      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	409a      	lsls	r2, r3
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fce:	f043 0202 	orr.w	r2, r3, #2
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fda:	2204      	movs	r2, #4
 8003fdc:	409a      	lsls	r2, r3
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d012      	beq.n	800400c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d00b      	beq.n	800400c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ff8:	2204      	movs	r2, #4
 8003ffa:	409a      	lsls	r2, r3
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004004:	f043 0204 	orr.w	r2, r3, #4
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004010:	2210      	movs	r2, #16
 8004012:	409a      	lsls	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	4013      	ands	r3, r2
 8004018:	2b00      	cmp	r3, #0
 800401a:	d043      	beq.n	80040a4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0308 	and.w	r3, r3, #8
 8004026:	2b00      	cmp	r3, #0
 8004028:	d03c      	beq.n	80040a4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800402e:	2210      	movs	r2, #16
 8004030:	409a      	lsls	r2, r3
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004040:	2b00      	cmp	r3, #0
 8004042:	d018      	beq.n	8004076 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d108      	bne.n	8004064 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004056:	2b00      	cmp	r3, #0
 8004058:	d024      	beq.n	80040a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	4798      	blx	r3
 8004062:	e01f      	b.n	80040a4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004068:	2b00      	cmp	r3, #0
 800406a:	d01b      	beq.n	80040a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	4798      	blx	r3
 8004074:	e016      	b.n	80040a4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004080:	2b00      	cmp	r3, #0
 8004082:	d107      	bne.n	8004094 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f022 0208 	bic.w	r2, r2, #8
 8004092:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004098:	2b00      	cmp	r3, #0
 800409a:	d003      	beq.n	80040a4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040a8:	2220      	movs	r2, #32
 80040aa:	409a      	lsls	r2, r3
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	4013      	ands	r3, r2
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	f000 808f 	beq.w	80041d4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0310 	and.w	r3, r3, #16
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	f000 8087 	beq.w	80041d4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ca:	2220      	movs	r2, #32
 80040cc:	409a      	lsls	r2, r3
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	2b05      	cmp	r3, #5
 80040dc:	d136      	bne.n	800414c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 0216 	bic.w	r2, r2, #22
 80040ec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	695a      	ldr	r2, [r3, #20]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80040fc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004102:	2b00      	cmp	r3, #0
 8004104:	d103      	bne.n	800410e <HAL_DMA_IRQHandler+0x1da>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800410a:	2b00      	cmp	r3, #0
 800410c:	d007      	beq.n	800411e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f022 0208 	bic.w	r2, r2, #8
 800411c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004122:	223f      	movs	r2, #63	@ 0x3f
 8004124:	409a      	lsls	r2, r3
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2201      	movs	r2, #1
 800412e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800413e:	2b00      	cmp	r3, #0
 8004140:	d07e      	beq.n	8004240 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	4798      	blx	r3
        }
        return;
 800414a:	e079      	b.n	8004240 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d01d      	beq.n	8004196 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d10d      	bne.n	8004184 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800416c:	2b00      	cmp	r3, #0
 800416e:	d031      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	4798      	blx	r3
 8004178:	e02c      	b.n	80041d4 <HAL_DMA_IRQHandler+0x2a0>
 800417a:	bf00      	nop
 800417c:	20000014 	.word	0x20000014
 8004180:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004188:	2b00      	cmp	r3, #0
 800418a:	d023      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	4798      	blx	r3
 8004194:	e01e      	b.n	80041d4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d10f      	bne.n	80041c4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f022 0210 	bic.w	r2, r2, #16
 80041b2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d003      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d032      	beq.n	8004242 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d022      	beq.n	800422e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2205      	movs	r2, #5
 80041ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f022 0201 	bic.w	r2, r2, #1
 80041fe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	3301      	adds	r3, #1
 8004204:	60bb      	str	r3, [r7, #8]
 8004206:	697a      	ldr	r2, [r7, #20]
 8004208:	429a      	cmp	r2, r3
 800420a:	d307      	bcc.n	800421c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0301 	and.w	r3, r3, #1
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1f2      	bne.n	8004200 <HAL_DMA_IRQHandler+0x2cc>
 800421a:	e000      	b.n	800421e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800421c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2201      	movs	r2, #1
 8004222:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004232:	2b00      	cmp	r3, #0
 8004234:	d005      	beq.n	8004242 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	4798      	blx	r3
 800423e:	e000      	b.n	8004242 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004240:	bf00      	nop
    }
  }
}
 8004242:	3718      	adds	r7, #24
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004248:	b480      	push	{r7}
 800424a:	b085      	sub	sp, #20
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	607a      	str	r2, [r7, #4]
 8004254:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004264:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	2b40      	cmp	r3, #64	@ 0x40
 8004274:	d108      	bne.n	8004288 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68ba      	ldr	r2, [r7, #8]
 8004284:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004286:	e007      	b.n	8004298 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68ba      	ldr	r2, [r7, #8]
 800428e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	60da      	str	r2, [r3, #12]
}
 8004298:	bf00      	nop
 800429a:	3714      	adds	r7, #20
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr

080042a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	3b10      	subs	r3, #16
 80042b4:	4a14      	ldr	r2, [pc, #80]	@ (8004308 <DMA_CalcBaseAndBitshift+0x64>)
 80042b6:	fba2 2303 	umull	r2, r3, r2, r3
 80042ba:	091b      	lsrs	r3, r3, #4
 80042bc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80042be:	4a13      	ldr	r2, [pc, #76]	@ (800430c <DMA_CalcBaseAndBitshift+0x68>)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	4413      	add	r3, r2
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	461a      	mov	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2b03      	cmp	r3, #3
 80042d0:	d909      	bls.n	80042e6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80042da:	f023 0303 	bic.w	r3, r3, #3
 80042de:	1d1a      	adds	r2, r3, #4
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	659a      	str	r2, [r3, #88]	@ 0x58
 80042e4:	e007      	b.n	80042f6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80042ee:	f023 0303 	bic.w	r3, r3, #3
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3714      	adds	r7, #20
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	aaaaaaab 	.word	0xaaaaaaab
 800430c:	08010858 	.word	0x08010858

08004310 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004318:	2300      	movs	r3, #0
 800431a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004320:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	699b      	ldr	r3, [r3, #24]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d11f      	bne.n	800436a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	2b03      	cmp	r3, #3
 800432e:	d856      	bhi.n	80043de <DMA_CheckFifoParam+0xce>
 8004330:	a201      	add	r2, pc, #4	@ (adr r2, 8004338 <DMA_CheckFifoParam+0x28>)
 8004332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004336:	bf00      	nop
 8004338:	08004349 	.word	0x08004349
 800433c:	0800435b 	.word	0x0800435b
 8004340:	08004349 	.word	0x08004349
 8004344:	080043df 	.word	0x080043df
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800434c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d046      	beq.n	80043e2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004358:	e043      	b.n	80043e2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800435e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004362:	d140      	bne.n	80043e6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004368:	e03d      	b.n	80043e6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	699b      	ldr	r3, [r3, #24]
 800436e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004372:	d121      	bne.n	80043b8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	2b03      	cmp	r3, #3
 8004378:	d837      	bhi.n	80043ea <DMA_CheckFifoParam+0xda>
 800437a:	a201      	add	r2, pc, #4	@ (adr r2, 8004380 <DMA_CheckFifoParam+0x70>)
 800437c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004380:	08004391 	.word	0x08004391
 8004384:	08004397 	.word	0x08004397
 8004388:	08004391 	.word	0x08004391
 800438c:	080043a9 	.word	0x080043a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	73fb      	strb	r3, [r7, #15]
      break;
 8004394:	e030      	b.n	80043f8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800439a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d025      	beq.n	80043ee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043a6:	e022      	b.n	80043ee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80043b0:	d11f      	bne.n	80043f2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80043b6:	e01c      	b.n	80043f2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d903      	bls.n	80043c6 <DMA_CheckFifoParam+0xb6>
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	2b03      	cmp	r3, #3
 80043c2:	d003      	beq.n	80043cc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80043c4:	e018      	b.n	80043f8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	73fb      	strb	r3, [r7, #15]
      break;
 80043ca:	e015      	b.n	80043f8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d00e      	beq.n	80043f6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	73fb      	strb	r3, [r7, #15]
      break;
 80043dc:	e00b      	b.n	80043f6 <DMA_CheckFifoParam+0xe6>
      break;
 80043de:	bf00      	nop
 80043e0:	e00a      	b.n	80043f8 <DMA_CheckFifoParam+0xe8>
      break;
 80043e2:	bf00      	nop
 80043e4:	e008      	b.n	80043f8 <DMA_CheckFifoParam+0xe8>
      break;
 80043e6:	bf00      	nop
 80043e8:	e006      	b.n	80043f8 <DMA_CheckFifoParam+0xe8>
      break;
 80043ea:	bf00      	nop
 80043ec:	e004      	b.n	80043f8 <DMA_CheckFifoParam+0xe8>
      break;
 80043ee:	bf00      	nop
 80043f0:	e002      	b.n	80043f8 <DMA_CheckFifoParam+0xe8>
      break;   
 80043f2:	bf00      	nop
 80043f4:	e000      	b.n	80043f8 <DMA_CheckFifoParam+0xe8>
      break;
 80043f6:	bf00      	nop
    }
  } 
  
  return status; 
 80043f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3714      	adds	r7, #20
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop

08004408 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d101      	bne.n	800441a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e08a      	b.n	8004530 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004420:	2b00      	cmp	r3, #0
 8004422:	d106      	bne.n	8004432 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2220      	movs	r2, #32
 8004428:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f7fe fd57 	bl	8002ee0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004432:	2300      	movs	r3, #0
 8004434:	60bb      	str	r3, [r7, #8]
 8004436:	4b40      	ldr	r3, [pc, #256]	@ (8004538 <HAL_ETH_Init+0x130>)
 8004438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800443a:	4a3f      	ldr	r2, [pc, #252]	@ (8004538 <HAL_ETH_Init+0x130>)
 800443c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004440:	6453      	str	r3, [r2, #68]	@ 0x44
 8004442:	4b3d      	ldr	r3, [pc, #244]	@ (8004538 <HAL_ETH_Init+0x130>)
 8004444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004446:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800444a:	60bb      	str	r3, [r7, #8]
 800444c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800444e:	4b3b      	ldr	r3, [pc, #236]	@ (800453c <HAL_ETH_Init+0x134>)
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	4a3a      	ldr	r2, [pc, #232]	@ (800453c <HAL_ETH_Init+0x134>)
 8004454:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004458:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800445a:	4b38      	ldr	r3, [pc, #224]	@ (800453c <HAL_ETH_Init+0x134>)
 800445c:	685a      	ldr	r2, [r3, #4]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	4936      	ldr	r1, [pc, #216]	@ (800453c <HAL_ETH_Init+0x134>)
 8004464:	4313      	orrs	r3, r2
 8004466:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8004468:	4b34      	ldr	r3, [pc, #208]	@ (800453c <HAL_ETH_Init+0x134>)
 800446a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	6812      	ldr	r2, [r2, #0]
 800447a:	f043 0301 	orr.w	r3, r3, #1
 800447e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004482:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004484:	f7ff f89c 	bl	80035c0 <HAL_GetTick>
 8004488:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800448a:	e011      	b.n	80044b0 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800448c:	f7ff f898 	bl	80035c0 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800449a:	d909      	bls.n	80044b0 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2204      	movs	r2, #4
 80044a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	22e0      	movs	r2, #224	@ 0xe0
 80044a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e03f      	b.n	8004530 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0301 	and.w	r3, r3, #1
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d1e4      	bne.n	800448c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f000 f97a 	bl	80047bc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 fa25 	bl	8004918 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 fa7b 	bl	80049ca <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	461a      	mov	r2, r3
 80044da:	2100      	movs	r1, #0
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f000 f9e3 	bl	80048a8 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80044f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	6812      	ldr	r2, [r2, #0]
 80044fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004502:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004506:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800451a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2210      	movs	r2, #16
 800452a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800452e:	2300      	movs	r3, #0
}
 8004530:	4618      	mov	r0, r3
 8004532:	3710      	adds	r7, #16
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	40023800 	.word	0x40023800
 800453c:	40013800 	.word	0x40013800

08004540 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b084      	sub	sp, #16
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	4b53      	ldr	r3, [pc, #332]	@ (80046a4 <ETH_SetMACConfig+0x164>)
 8004556:	4013      	ands	r3, r2
 8004558:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	7b9b      	ldrb	r3, [r3, #14]
 800455e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004560:	683a      	ldr	r2, [r7, #0]
 8004562:	7c12      	ldrb	r2, [r2, #16]
 8004564:	2a00      	cmp	r2, #0
 8004566:	d102      	bne.n	800456e <ETH_SetMACConfig+0x2e>
 8004568:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800456c:	e000      	b.n	8004570 <ETH_SetMACConfig+0x30>
 800456e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004570:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004572:	683a      	ldr	r2, [r7, #0]
 8004574:	7c52      	ldrb	r2, [r2, #17]
 8004576:	2a00      	cmp	r2, #0
 8004578:	d102      	bne.n	8004580 <ETH_SetMACConfig+0x40>
 800457a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800457e:	e000      	b.n	8004582 <ETH_SetMACConfig+0x42>
 8004580:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004582:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004588:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	7fdb      	ldrb	r3, [r3, #31]
 800458e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004590:	431a      	orrs	r2, r3
                        macconf->Speed |
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004596:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004598:	683a      	ldr	r2, [r7, #0]
 800459a:	7f92      	ldrb	r2, [r2, #30]
 800459c:	2a00      	cmp	r2, #0
 800459e:	d102      	bne.n	80045a6 <ETH_SetMACConfig+0x66>
 80045a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80045a4:	e000      	b.n	80045a8 <ETH_SetMACConfig+0x68>
 80045a6:	2200      	movs	r2, #0
                        macconf->Speed |
 80045a8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	7f1b      	ldrb	r3, [r3, #28]
 80045ae:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80045b0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80045b6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	791b      	ldrb	r3, [r3, #4]
 80045bc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80045be:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80045c0:	683a      	ldr	r2, [r7, #0]
 80045c2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80045c6:	2a00      	cmp	r2, #0
 80045c8:	d102      	bne.n	80045d0 <ETH_SetMACConfig+0x90>
 80045ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045ce:	e000      	b.n	80045d2 <ETH_SetMACConfig+0x92>
 80045d0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80045d2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	7bdb      	ldrb	r3, [r3, #15]
 80045d8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80045da:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80045e0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80045e8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80045ea:	4313      	orrs	r3, r2
 80045ec:	68fa      	ldr	r2, [r7, #12]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004602:	2001      	movs	r0, #1
 8004604:	f7fe ffe8 	bl	80035d8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68fa      	ldr	r2, [r7, #12]
 800460e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800461e:	4013      	ands	r3, r2
 8004620:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004626:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004628:	683a      	ldr	r2, [r7, #0]
 800462a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800462e:	2a00      	cmp	r2, #0
 8004630:	d101      	bne.n	8004636 <ETH_SetMACConfig+0xf6>
 8004632:	2280      	movs	r2, #128	@ 0x80
 8004634:	e000      	b.n	8004638 <ETH_SetMACConfig+0xf8>
 8004636:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004638:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800463e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004640:	683a      	ldr	r2, [r7, #0]
 8004642:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8004646:	2a01      	cmp	r2, #1
 8004648:	d101      	bne.n	800464e <ETH_SetMACConfig+0x10e>
 800464a:	2208      	movs	r2, #8
 800464c:	e000      	b.n	8004650 <ETH_SetMACConfig+0x110>
 800464e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8004650:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8004652:	683a      	ldr	r2, [r7, #0]
 8004654:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8004658:	2a01      	cmp	r2, #1
 800465a:	d101      	bne.n	8004660 <ETH_SetMACConfig+0x120>
 800465c:	2204      	movs	r2, #4
 800465e:	e000      	b.n	8004662 <ETH_SetMACConfig+0x122>
 8004660:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004662:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8004664:	683a      	ldr	r2, [r7, #0]
 8004666:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800466a:	2a01      	cmp	r2, #1
 800466c:	d101      	bne.n	8004672 <ETH_SetMACConfig+0x132>
 800466e:	2202      	movs	r2, #2
 8004670:	e000      	b.n	8004674 <ETH_SetMACConfig+0x134>
 8004672:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004674:	4313      	orrs	r3, r2
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	4313      	orrs	r3, r2
 800467a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68fa      	ldr	r2, [r7, #12]
 8004682:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800468c:	2001      	movs	r0, #1
 800468e:	f7fe ffa3 	bl	80035d8 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	68fa      	ldr	r2, [r7, #12]
 8004698:	619a      	str	r2, [r3, #24]
}
 800469a:	bf00      	nop
 800469c:	3710      	adds	r7, #16
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	fd20810f 	.word	0xfd20810f

080046a8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b084      	sub	sp, #16
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046ba:	699b      	ldr	r3, [r3, #24]
 80046bc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80046be:	68fa      	ldr	r2, [r7, #12]
 80046c0:	4b3d      	ldr	r3, [pc, #244]	@ (80047b8 <ETH_SetDMAConfig+0x110>)
 80046c2:	4013      	ands	r3, r2
 80046c4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	7b1b      	ldrb	r3, [r3, #12]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d102      	bne.n	80046d4 <ETH_SetDMAConfig+0x2c>
 80046ce:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80046d2:	e000      	b.n	80046d6 <ETH_SetDMAConfig+0x2e>
 80046d4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	7b5b      	ldrb	r3, [r3, #13]
 80046da:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80046dc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80046de:	683a      	ldr	r2, [r7, #0]
 80046e0:	7f52      	ldrb	r2, [r2, #29]
 80046e2:	2a00      	cmp	r2, #0
 80046e4:	d102      	bne.n	80046ec <ETH_SetDMAConfig+0x44>
 80046e6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80046ea:	e000      	b.n	80046ee <ETH_SetDMAConfig+0x46>
 80046ec:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80046ee:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	7b9b      	ldrb	r3, [r3, #14]
 80046f4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80046f6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80046fc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	7f1b      	ldrb	r3, [r3, #28]
 8004702:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8004704:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	7f9b      	ldrb	r3, [r3, #30]
 800470a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800470c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004712:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800471a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800471c:	4313      	orrs	r3, r2
 800471e:	68fa      	ldr	r2, [r7, #12]
 8004720:	4313      	orrs	r3, r2
 8004722:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800472c:	461a      	mov	r2, r3
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800473a:	699b      	ldr	r3, [r3, #24]
 800473c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800473e:	2001      	movs	r0, #1
 8004740:	f7fe ff4a 	bl	80035d8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800474c:	461a      	mov	r2, r3
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	791b      	ldrb	r3, [r3, #4]
 8004756:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800475c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8004762:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004768:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004770:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8004772:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004778:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800477a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004780:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	6812      	ldr	r2, [r2, #0]
 8004786:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800478a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800478e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800479c:	2001      	movs	r0, #1
 800479e:	f7fe ff1b 	bl	80035d8 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047aa:	461a      	mov	r2, r3
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6013      	str	r3, [r2, #0]
}
 80047b0:	bf00      	nop
 80047b2:	3710      	adds	r7, #16
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	f8de3f23 	.word	0xf8de3f23

080047bc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b0a6      	sub	sp, #152	@ 0x98
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80047c4:	2301      	movs	r3, #1
 80047c6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80047ca:	2301      	movs	r3, #1
 80047cc:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80047d0:	2300      	movs	r3, #0
 80047d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80047d4:	2300      	movs	r3, #0
 80047d6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80047da:	2301      	movs	r3, #1
 80047dc:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80047e0:	2300      	movs	r3, #0
 80047e2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80047e6:	2301      	movs	r3, #1
 80047e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80047ec:	2301      	movs	r3, #1
 80047ee:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80047f2:	2300      	movs	r3, #0
 80047f4:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80047f8:	2300      	movs	r3, #0
 80047fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80047fe:	2300      	movs	r3, #0
 8004800:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8004802:	2300      	movs	r3, #0
 8004804:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8004808:	2300      	movs	r3, #0
 800480a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800480c:	2300      	movs	r3, #0
 800480e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8004812:	2300      	movs	r3, #0
 8004814:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004818:	2300      	movs	r3, #0
 800481a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800481e:	2300      	movs	r3, #0
 8004820:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004824:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004828:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800482a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800482e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004830:	2300      	movs	r3, #0
 8004832:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004836:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800483a:	4619      	mov	r1, r3
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f7ff fe7f 	bl	8004540 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8004842:	2301      	movs	r3, #1
 8004844:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8004846:	2301      	movs	r3, #1
 8004848:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800484a:	2301      	movs	r3, #1
 800484c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8004850:	2301      	movs	r3, #1
 8004852:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8004854:	2300      	movs	r3, #0
 8004856:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8004858:	2300      	movs	r3, #0
 800485a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800485e:	2300      	movs	r3, #0
 8004860:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8004864:	2300      	movs	r3, #0
 8004866:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8004868:	2301      	movs	r3, #1
 800486a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800486e:	2301      	movs	r3, #1
 8004870:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004872:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004876:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004878:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800487c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800487e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004882:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8004884:	2301      	movs	r3, #1
 8004886:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800488a:	2300      	movs	r3, #0
 800488c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800488e:	2300      	movs	r3, #0
 8004890:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004892:	f107 0308 	add.w	r3, r7, #8
 8004896:	4619      	mov	r1, r3
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f7ff ff05 	bl	80046a8 <ETH_SetDMAConfig>
}
 800489e:	bf00      	nop
 80048a0:	3798      	adds	r7, #152	@ 0x98
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
	...

080048a8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b087      	sub	sp, #28
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	3305      	adds	r3, #5
 80048b8:	781b      	ldrb	r3, [r3, #0]
 80048ba:	021b      	lsls	r3, r3, #8
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	3204      	adds	r2, #4
 80048c0:	7812      	ldrb	r2, [r2, #0]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80048c6:	68ba      	ldr	r2, [r7, #8]
 80048c8:	4b11      	ldr	r3, [pc, #68]	@ (8004910 <ETH_MACAddressConfig+0x68>)
 80048ca:	4413      	add	r3, r2
 80048cc:	461a      	mov	r2, r3
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	3303      	adds	r3, #3
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	061a      	lsls	r2, r3, #24
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	3302      	adds	r3, #2
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	041b      	lsls	r3, r3, #16
 80048e2:	431a      	orrs	r2, r3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	3301      	adds	r3, #1
 80048e8:	781b      	ldrb	r3, [r3, #0]
 80048ea:	021b      	lsls	r3, r3, #8
 80048ec:	4313      	orrs	r3, r2
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	7812      	ldrb	r2, [r2, #0]
 80048f2:	4313      	orrs	r3, r2
 80048f4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80048f6:	68ba      	ldr	r2, [r7, #8]
 80048f8:	4b06      	ldr	r3, [pc, #24]	@ (8004914 <ETH_MACAddressConfig+0x6c>)
 80048fa:	4413      	add	r3, r2
 80048fc:	461a      	mov	r2, r3
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	6013      	str	r3, [r2, #0]
}
 8004902:	bf00      	nop
 8004904:	371c      	adds	r7, #28
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	40028040 	.word	0x40028040
 8004914:	40028044 	.word	0x40028044

08004918 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004920:	2300      	movs	r3, #0
 8004922:	60fb      	str	r3, [r7, #12]
 8004924:	e03e      	b.n	80049a4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	68d9      	ldr	r1, [r3, #12]
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	4613      	mov	r3, r2
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	4413      	add	r3, r2
 8004932:	00db      	lsls	r3, r3, #3
 8004934:	440b      	add	r3, r1
 8004936:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	2200      	movs	r2, #0
 800493c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	2200      	movs	r2, #0
 8004942:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	2200      	movs	r2, #0
 8004948:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	2200      	movs	r2, #0
 800494e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004950:	68b9      	ldr	r1, [r7, #8]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	3206      	adds	r2, #6
 8004958:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2b02      	cmp	r3, #2
 800496c:	d80c      	bhi.n	8004988 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	68d9      	ldr	r1, [r3, #12]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	1c5a      	adds	r2, r3, #1
 8004976:	4613      	mov	r3, r2
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	4413      	add	r3, r2
 800497c:	00db      	lsls	r3, r3, #3
 800497e:	440b      	add	r3, r1
 8004980:	461a      	mov	r2, r3
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	60da      	str	r2, [r3, #12]
 8004986:	e004      	b.n	8004992 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	461a      	mov	r2, r3
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	3301      	adds	r3, #1
 80049a2:	60fb      	str	r3, [r7, #12]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2b03      	cmp	r3, #3
 80049a8:	d9bd      	bls.n	8004926 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	68da      	ldr	r2, [r3, #12]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049bc:	611a      	str	r2, [r3, #16]
}
 80049be:	bf00      	nop
 80049c0:	3714      	adds	r7, #20
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr

080049ca <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80049ca:	b480      	push	{r7}
 80049cc:	b085      	sub	sp, #20
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80049d2:	2300      	movs	r3, #0
 80049d4:	60fb      	str	r3, [r7, #12]
 80049d6:	e048      	b.n	8004a6a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6919      	ldr	r1, [r3, #16]
 80049dc:	68fa      	ldr	r2, [r7, #12]
 80049de:	4613      	mov	r3, r2
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	4413      	add	r3, r2
 80049e4:	00db      	lsls	r3, r3, #3
 80049e6:	440b      	add	r3, r1
 80049e8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	2200      	movs	r2, #0
 80049ee:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	2200      	movs	r2, #0
 80049f4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	2200      	movs	r2, #0
 80049fa:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	2200      	movs	r2, #0
 8004a00:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	2200      	movs	r2, #0
 8004a06:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004a14:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004a2e:	68b9      	ldr	r1, [r7, #8]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	68fa      	ldr	r2, [r7, #12]
 8004a34:	3212      	adds	r2, #18
 8004a36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2b02      	cmp	r3, #2
 8004a3e:	d80c      	bhi.n	8004a5a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6919      	ldr	r1, [r3, #16]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	1c5a      	adds	r2, r3, #1
 8004a48:	4613      	mov	r3, r2
 8004a4a:	009b      	lsls	r3, r3, #2
 8004a4c:	4413      	add	r3, r2
 8004a4e:	00db      	lsls	r3, r3, #3
 8004a50:	440b      	add	r3, r1
 8004a52:	461a      	mov	r2, r3
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	60da      	str	r2, [r3, #12]
 8004a58:	e004      	b.n	8004a64 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	461a      	mov	r2, r3
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	3301      	adds	r3, #1
 8004a68:	60fb      	str	r3, [r7, #12]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2b03      	cmp	r3, #3
 8004a6e:	d9b3      	bls.n	80049d8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	691a      	ldr	r2, [r3, #16]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a9a:	60da      	str	r2, [r3, #12]
}
 8004a9c:	bf00      	nop
 8004a9e:	3714      	adds	r7, #20
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b089      	sub	sp, #36	@ 0x24
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004aba:	2300      	movs	r3, #0
 8004abc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004abe:	2300      	movs	r3, #0
 8004ac0:	61fb      	str	r3, [r7, #28]
 8004ac2:	e177      	b.n	8004db4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8004acc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	697a      	ldr	r2, [r7, #20]
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	429a      	cmp	r2, r3
 8004ade:	f040 8166 	bne.w	8004dae <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	f003 0303 	and.w	r3, r3, #3
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d005      	beq.n	8004afa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d130      	bne.n	8004b5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	005b      	lsls	r3, r3, #1
 8004b04:	2203      	movs	r2, #3
 8004b06:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0a:	43db      	mvns	r3, r3
 8004b0c:	69ba      	ldr	r2, [r7, #24]
 8004b0e:	4013      	ands	r3, r2
 8004b10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	68da      	ldr	r2, [r3, #12]
 8004b16:	69fb      	ldr	r3, [r7, #28]
 8004b18:	005b      	lsls	r3, r3, #1
 8004b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1e:	69ba      	ldr	r2, [r7, #24]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	69ba      	ldr	r2, [r7, #24]
 8004b28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b30:	2201      	movs	r2, #1
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	fa02 f303 	lsl.w	r3, r2, r3
 8004b38:	43db      	mvns	r3, r3
 8004b3a:	69ba      	ldr	r2, [r7, #24]
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	091b      	lsrs	r3, r3, #4
 8004b46:	f003 0201 	and.w	r2, r3, #1
 8004b4a:	69fb      	ldr	r3, [r7, #28]
 8004b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b50:	69ba      	ldr	r2, [r7, #24]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	69ba      	ldr	r2, [r7, #24]
 8004b5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	f003 0303 	and.w	r3, r3, #3
 8004b64:	2b03      	cmp	r3, #3
 8004b66:	d017      	beq.n	8004b98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	005b      	lsls	r3, r3, #1
 8004b72:	2203      	movs	r2, #3
 8004b74:	fa02 f303 	lsl.w	r3, r2, r3
 8004b78:	43db      	mvns	r3, r3
 8004b7a:	69ba      	ldr	r2, [r7, #24]
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	689a      	ldr	r2, [r3, #8]
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	005b      	lsls	r3, r3, #1
 8004b88:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8c:	69ba      	ldr	r2, [r7, #24]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	69ba      	ldr	r2, [r7, #24]
 8004b96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	f003 0303 	and.w	r3, r3, #3
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d123      	bne.n	8004bec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	08da      	lsrs	r2, r3, #3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	3208      	adds	r2, #8
 8004bac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	f003 0307 	and.w	r3, r3, #7
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	220f      	movs	r2, #15
 8004bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc0:	43db      	mvns	r3, r3
 8004bc2:	69ba      	ldr	r2, [r7, #24]
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	691a      	ldr	r2, [r3, #16]
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	f003 0307 	and.w	r3, r3, #7
 8004bd2:	009b      	lsls	r3, r3, #2
 8004bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd8:	69ba      	ldr	r2, [r7, #24]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004bde:	69fb      	ldr	r3, [r7, #28]
 8004be0:	08da      	lsrs	r2, r3, #3
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	3208      	adds	r2, #8
 8004be6:	69b9      	ldr	r1, [r7, #24]
 8004be8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004bf2:	69fb      	ldr	r3, [r7, #28]
 8004bf4:	005b      	lsls	r3, r3, #1
 8004bf6:	2203      	movs	r2, #3
 8004bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfc:	43db      	mvns	r3, r3
 8004bfe:	69ba      	ldr	r2, [r7, #24]
 8004c00:	4013      	ands	r3, r2
 8004c02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	f003 0203 	and.w	r2, r3, #3
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	005b      	lsls	r3, r3, #1
 8004c10:	fa02 f303 	lsl.w	r3, r2, r3
 8004c14:	69ba      	ldr	r2, [r7, #24]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	69ba      	ldr	r2, [r7, #24]
 8004c1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	f000 80c0 	beq.w	8004dae <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c2e:	2300      	movs	r3, #0
 8004c30:	60fb      	str	r3, [r7, #12]
 8004c32:	4b66      	ldr	r3, [pc, #408]	@ (8004dcc <HAL_GPIO_Init+0x324>)
 8004c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c36:	4a65      	ldr	r2, [pc, #404]	@ (8004dcc <HAL_GPIO_Init+0x324>)
 8004c38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c3e:	4b63      	ldr	r3, [pc, #396]	@ (8004dcc <HAL_GPIO_Init+0x324>)
 8004c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c46:	60fb      	str	r3, [r7, #12]
 8004c48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c4a:	4a61      	ldr	r2, [pc, #388]	@ (8004dd0 <HAL_GPIO_Init+0x328>)
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	089b      	lsrs	r3, r3, #2
 8004c50:	3302      	adds	r3, #2
 8004c52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	f003 0303 	and.w	r3, r3, #3
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	220f      	movs	r2, #15
 8004c62:	fa02 f303 	lsl.w	r3, r2, r3
 8004c66:	43db      	mvns	r3, r3
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a58      	ldr	r2, [pc, #352]	@ (8004dd4 <HAL_GPIO_Init+0x32c>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d037      	beq.n	8004ce6 <HAL_GPIO_Init+0x23e>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a57      	ldr	r2, [pc, #348]	@ (8004dd8 <HAL_GPIO_Init+0x330>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d031      	beq.n	8004ce2 <HAL_GPIO_Init+0x23a>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a56      	ldr	r2, [pc, #344]	@ (8004ddc <HAL_GPIO_Init+0x334>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d02b      	beq.n	8004cde <HAL_GPIO_Init+0x236>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a55      	ldr	r2, [pc, #340]	@ (8004de0 <HAL_GPIO_Init+0x338>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d025      	beq.n	8004cda <HAL_GPIO_Init+0x232>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a54      	ldr	r2, [pc, #336]	@ (8004de4 <HAL_GPIO_Init+0x33c>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d01f      	beq.n	8004cd6 <HAL_GPIO_Init+0x22e>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a53      	ldr	r2, [pc, #332]	@ (8004de8 <HAL_GPIO_Init+0x340>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d019      	beq.n	8004cd2 <HAL_GPIO_Init+0x22a>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a52      	ldr	r2, [pc, #328]	@ (8004dec <HAL_GPIO_Init+0x344>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d013      	beq.n	8004cce <HAL_GPIO_Init+0x226>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a51      	ldr	r2, [pc, #324]	@ (8004df0 <HAL_GPIO_Init+0x348>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d00d      	beq.n	8004cca <HAL_GPIO_Init+0x222>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a50      	ldr	r2, [pc, #320]	@ (8004df4 <HAL_GPIO_Init+0x34c>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d007      	beq.n	8004cc6 <HAL_GPIO_Init+0x21e>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a4f      	ldr	r2, [pc, #316]	@ (8004df8 <HAL_GPIO_Init+0x350>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d101      	bne.n	8004cc2 <HAL_GPIO_Init+0x21a>
 8004cbe:	2309      	movs	r3, #9
 8004cc0:	e012      	b.n	8004ce8 <HAL_GPIO_Init+0x240>
 8004cc2:	230a      	movs	r3, #10
 8004cc4:	e010      	b.n	8004ce8 <HAL_GPIO_Init+0x240>
 8004cc6:	2308      	movs	r3, #8
 8004cc8:	e00e      	b.n	8004ce8 <HAL_GPIO_Init+0x240>
 8004cca:	2307      	movs	r3, #7
 8004ccc:	e00c      	b.n	8004ce8 <HAL_GPIO_Init+0x240>
 8004cce:	2306      	movs	r3, #6
 8004cd0:	e00a      	b.n	8004ce8 <HAL_GPIO_Init+0x240>
 8004cd2:	2305      	movs	r3, #5
 8004cd4:	e008      	b.n	8004ce8 <HAL_GPIO_Init+0x240>
 8004cd6:	2304      	movs	r3, #4
 8004cd8:	e006      	b.n	8004ce8 <HAL_GPIO_Init+0x240>
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e004      	b.n	8004ce8 <HAL_GPIO_Init+0x240>
 8004cde:	2302      	movs	r3, #2
 8004ce0:	e002      	b.n	8004ce8 <HAL_GPIO_Init+0x240>
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e000      	b.n	8004ce8 <HAL_GPIO_Init+0x240>
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	69fa      	ldr	r2, [r7, #28]
 8004cea:	f002 0203 	and.w	r2, r2, #3
 8004cee:	0092      	lsls	r2, r2, #2
 8004cf0:	4093      	lsls	r3, r2
 8004cf2:	69ba      	ldr	r2, [r7, #24]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004cf8:	4935      	ldr	r1, [pc, #212]	@ (8004dd0 <HAL_GPIO_Init+0x328>)
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	089b      	lsrs	r3, r3, #2
 8004cfe:	3302      	adds	r3, #2
 8004d00:	69ba      	ldr	r2, [r7, #24]
 8004d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d06:	4b3d      	ldr	r3, [pc, #244]	@ (8004dfc <HAL_GPIO_Init+0x354>)
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	43db      	mvns	r3, r3
 8004d10:	69ba      	ldr	r2, [r7, #24]
 8004d12:	4013      	ands	r3, r2
 8004d14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d003      	beq.n	8004d2a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004d22:	69ba      	ldr	r2, [r7, #24]
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d2a:	4a34      	ldr	r2, [pc, #208]	@ (8004dfc <HAL_GPIO_Init+0x354>)
 8004d2c:	69bb      	ldr	r3, [r7, #24]
 8004d2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d30:	4b32      	ldr	r3, [pc, #200]	@ (8004dfc <HAL_GPIO_Init+0x354>)
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	43db      	mvns	r3, r3
 8004d3a:	69ba      	ldr	r2, [r7, #24]
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d003      	beq.n	8004d54 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004d4c:	69ba      	ldr	r2, [r7, #24]
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004d54:	4a29      	ldr	r2, [pc, #164]	@ (8004dfc <HAL_GPIO_Init+0x354>)
 8004d56:	69bb      	ldr	r3, [r7, #24]
 8004d58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004d5a:	4b28      	ldr	r3, [pc, #160]	@ (8004dfc <HAL_GPIO_Init+0x354>)
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	43db      	mvns	r3, r3
 8004d64:	69ba      	ldr	r2, [r7, #24]
 8004d66:	4013      	ands	r3, r2
 8004d68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d003      	beq.n	8004d7e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004d76:	69ba      	ldr	r2, [r7, #24]
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d7e:	4a1f      	ldr	r2, [pc, #124]	@ (8004dfc <HAL_GPIO_Init+0x354>)
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d84:	4b1d      	ldr	r3, [pc, #116]	@ (8004dfc <HAL_GPIO_Init+0x354>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	43db      	mvns	r3, r3
 8004d8e:	69ba      	ldr	r2, [r7, #24]
 8004d90:	4013      	ands	r3, r2
 8004d92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d003      	beq.n	8004da8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004da0:	69ba      	ldr	r2, [r7, #24]
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004da8:	4a14      	ldr	r2, [pc, #80]	@ (8004dfc <HAL_GPIO_Init+0x354>)
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	3301      	adds	r3, #1
 8004db2:	61fb      	str	r3, [r7, #28]
 8004db4:	69fb      	ldr	r3, [r7, #28]
 8004db6:	2b0f      	cmp	r3, #15
 8004db8:	f67f ae84 	bls.w	8004ac4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004dbc:	bf00      	nop
 8004dbe:	bf00      	nop
 8004dc0:	3724      	adds	r7, #36	@ 0x24
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	40023800 	.word	0x40023800
 8004dd0:	40013800 	.word	0x40013800
 8004dd4:	40020000 	.word	0x40020000
 8004dd8:	40020400 	.word	0x40020400
 8004ddc:	40020800 	.word	0x40020800
 8004de0:	40020c00 	.word	0x40020c00
 8004de4:	40021000 	.word	0x40021000
 8004de8:	40021400 	.word	0x40021400
 8004dec:	40021800 	.word	0x40021800
 8004df0:	40021c00 	.word	0x40021c00
 8004df4:	40022000 	.word	0x40022000
 8004df8:	40022400 	.word	0x40022400
 8004dfc:	40013c00 	.word	0x40013c00

08004e00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	460b      	mov	r3, r1
 8004e0a:	807b      	strh	r3, [r7, #2]
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e10:	787b      	ldrb	r3, [r7, #1]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d003      	beq.n	8004e1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e16:	887a      	ldrh	r2, [r7, #2]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004e1c:	e003      	b.n	8004e26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004e1e:	887b      	ldrh	r3, [r7, #2]
 8004e20:	041a      	lsls	r2, r3, #16
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	619a      	str	r2, [r3, #24]
}
 8004e26:	bf00      	nop
 8004e28:	370c      	adds	r7, #12
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr
	...

08004e34 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b088      	sub	sp, #32
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d101      	bne.n	8004e46 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e128      	b.n	8005098 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d109      	bne.n	8004e66 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a90      	ldr	r2, [pc, #576]	@ (80050a0 <HAL_I2S_Init+0x26c>)
 8004e5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f7fe f903 	bl	800306c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2202      	movs	r2, #2
 8004e6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	69db      	ldr	r3, [r3, #28]
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	6812      	ldr	r2, [r2, #0]
 8004e78:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004e7c:	f023 030f 	bic.w	r3, r3, #15
 8004e80:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	2202      	movs	r2, #2
 8004e88:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d060      	beq.n	8004f54 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d102      	bne.n	8004ea0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004e9a:	2310      	movs	r3, #16
 8004e9c:	617b      	str	r3, [r7, #20]
 8004e9e:	e001      	b.n	8004ea4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004ea0:	2320      	movs	r3, #32
 8004ea2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	2b20      	cmp	r3, #32
 8004eaa:	d802      	bhi.n	8004eb2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	005b      	lsls	r3, r3, #1
 8004eb0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004eb2:	2001      	movs	r0, #1
 8004eb4:	f001 fcc8 	bl	8006848 <HAL_RCCEx_GetPeriphCLKFreq>
 8004eb8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ec2:	d125      	bne.n	8004f10 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d010      	beq.n	8004eee <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ed6:	4613      	mov	r3, r2
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	4413      	add	r3, r2
 8004edc:	005b      	lsls	r3, r3, #1
 8004ede:	461a      	mov	r2, r3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	695b      	ldr	r3, [r3, #20]
 8004ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ee8:	3305      	adds	r3, #5
 8004eea:	613b      	str	r3, [r7, #16]
 8004eec:	e01f      	b.n	8004f2e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	00db      	lsls	r3, r3, #3
 8004ef2:	68fa      	ldr	r2, [r7, #12]
 8004ef4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ef8:	4613      	mov	r3, r2
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	4413      	add	r3, r2
 8004efe:	005b      	lsls	r3, r3, #1
 8004f00:	461a      	mov	r2, r3
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	695b      	ldr	r3, [r3, #20]
 8004f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f0a:	3305      	adds	r3, #5
 8004f0c:	613b      	str	r3, [r7, #16]
 8004f0e:	e00e      	b.n	8004f2e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004f10:	68fa      	ldr	r2, [r7, #12]
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f18:	4613      	mov	r3, r2
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	4413      	add	r3, r2
 8004f1e:	005b      	lsls	r3, r3, #1
 8004f20:	461a      	mov	r2, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f2a:	3305      	adds	r3, #5
 8004f2c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	4a5c      	ldr	r2, [pc, #368]	@ (80050a4 <HAL_I2S_Init+0x270>)
 8004f32:	fba2 2303 	umull	r2, r3, r2, r3
 8004f36:	08db      	lsrs	r3, r3, #3
 8004f38:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	f003 0301 	and.w	r3, r3, #1
 8004f40:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004f42:	693a      	ldr	r2, [r7, #16]
 8004f44:	69bb      	ldr	r3, [r7, #24]
 8004f46:	1ad3      	subs	r3, r2, r3
 8004f48:	085b      	lsrs	r3, r3, #1
 8004f4a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	021b      	lsls	r3, r3, #8
 8004f50:	61bb      	str	r3, [r7, #24]
 8004f52:	e003      	b.n	8004f5c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004f54:	2302      	movs	r3, #2
 8004f56:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004f5c:	69fb      	ldr	r3, [r7, #28]
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d902      	bls.n	8004f68 <HAL_I2S_Init+0x134>
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	2bff      	cmp	r3, #255	@ 0xff
 8004f66:	d907      	bls.n	8004f78 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f6c:	f043 0210 	orr.w	r2, r3, #16
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e08f      	b.n	8005098 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	691a      	ldr	r2, [r3, #16]
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	ea42 0103 	orr.w	r1, r2, r3
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	69fa      	ldr	r2, [r7, #28]
 8004f88:	430a      	orrs	r2, r1
 8004f8a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	69db      	ldr	r3, [r3, #28]
 8004f92:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004f96:	f023 030f 	bic.w	r3, r3, #15
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	6851      	ldr	r1, [r2, #4]
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	6892      	ldr	r2, [r2, #8]
 8004fa2:	4311      	orrs	r1, r2
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	68d2      	ldr	r2, [r2, #12]
 8004fa8:	4311      	orrs	r1, r2
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	6992      	ldr	r2, [r2, #24]
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	431a      	orrs	r2, r3
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fba:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6a1b      	ldr	r3, [r3, #32]
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d161      	bne.n	8005088 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a38      	ldr	r2, [pc, #224]	@ (80050a8 <HAL_I2S_Init+0x274>)
 8004fc8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a37      	ldr	r2, [pc, #220]	@ (80050ac <HAL_I2S_Init+0x278>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d101      	bne.n	8004fd8 <HAL_I2S_Init+0x1a4>
 8004fd4:	4b36      	ldr	r3, [pc, #216]	@ (80050b0 <HAL_I2S_Init+0x27c>)
 8004fd6:	e001      	b.n	8004fdc <HAL_I2S_Init+0x1a8>
 8004fd8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004fdc:	69db      	ldr	r3, [r3, #28]
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	6812      	ldr	r2, [r2, #0]
 8004fe2:	4932      	ldr	r1, [pc, #200]	@ (80050ac <HAL_I2S_Init+0x278>)
 8004fe4:	428a      	cmp	r2, r1
 8004fe6:	d101      	bne.n	8004fec <HAL_I2S_Init+0x1b8>
 8004fe8:	4a31      	ldr	r2, [pc, #196]	@ (80050b0 <HAL_I2S_Init+0x27c>)
 8004fea:	e001      	b.n	8004ff0 <HAL_I2S_Init+0x1bc>
 8004fec:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004ff0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004ff4:	f023 030f 	bic.w	r3, r3, #15
 8004ff8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a2b      	ldr	r2, [pc, #172]	@ (80050ac <HAL_I2S_Init+0x278>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d101      	bne.n	8005008 <HAL_I2S_Init+0x1d4>
 8005004:	4b2a      	ldr	r3, [pc, #168]	@ (80050b0 <HAL_I2S_Init+0x27c>)
 8005006:	e001      	b.n	800500c <HAL_I2S_Init+0x1d8>
 8005008:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800500c:	2202      	movs	r2, #2
 800500e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a25      	ldr	r2, [pc, #148]	@ (80050ac <HAL_I2S_Init+0x278>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d101      	bne.n	800501e <HAL_I2S_Init+0x1ea>
 800501a:	4b25      	ldr	r3, [pc, #148]	@ (80050b0 <HAL_I2S_Init+0x27c>)
 800501c:	e001      	b.n	8005022 <HAL_I2S_Init+0x1ee>
 800501e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005022:	69db      	ldr	r3, [r3, #28]
 8005024:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800502e:	d003      	beq.n	8005038 <HAL_I2S_Init+0x204>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d103      	bne.n	8005040 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005038:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800503c:	613b      	str	r3, [r7, #16]
 800503e:	e001      	b.n	8005044 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005040:	2300      	movs	r3, #0
 8005042:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800504e:	4313      	orrs	r3, r2
 8005050:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	68db      	ldr	r3, [r3, #12]
 8005056:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005058:	4313      	orrs	r3, r2
 800505a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	699b      	ldr	r3, [r3, #24]
 8005060:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005062:	4313      	orrs	r3, r2
 8005064:	b29a      	uxth	r2, r3
 8005066:	897b      	ldrh	r3, [r7, #10]
 8005068:	4313      	orrs	r3, r2
 800506a:	b29b      	uxth	r3, r3
 800506c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005070:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a0d      	ldr	r2, [pc, #52]	@ (80050ac <HAL_I2S_Init+0x278>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d101      	bne.n	8005080 <HAL_I2S_Init+0x24c>
 800507c:	4b0c      	ldr	r3, [pc, #48]	@ (80050b0 <HAL_I2S_Init+0x27c>)
 800507e:	e001      	b.n	8005084 <HAL_I2S_Init+0x250>
 8005080:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005084:	897a      	ldrh	r2, [r7, #10]
 8005086:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2201      	movs	r2, #1
 8005092:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005096:	2300      	movs	r3, #0
}
 8005098:	4618      	mov	r0, r3
 800509a:	3720      	adds	r7, #32
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	080053b1 	.word	0x080053b1
 80050a4:	cccccccd 	.word	0xcccccccd
 80050a8:	080054c5 	.word	0x080054c5
 80050ac:	40003800 	.word	0x40003800
 80050b0:	40003400 	.word	0x40003400

080050b4 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b086      	sub	sp, #24
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	4613      	mov	r3, r2
 80050c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d002      	beq.n	80050ce <HAL_I2S_Receive_DMA+0x1a>
 80050c8:	88fb      	ldrh	r3, [r7, #6]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d101      	bne.n	80050d2 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e09d      	b.n	800520e <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d001      	beq.n	80050e2 <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 80050de:	2302      	movs	r3, #2
 80050e0:	e095      	b.n	800520e <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d101      	bne.n	80050f2 <HAL_I2S_Receive_DMA+0x3e>
 80050ee:	2302      	movs	r3, #2
 80050f0:	e08d      	b.n	800520e <HAL_I2S_Receive_DMA+0x15a>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2204      	movs	r2, #4
 80050fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2200      	movs	r2, #0
 8005106:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	68ba      	ldr	r2, [r7, #8]
 800510c:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	69db      	ldr	r3, [r3, #28]
 8005114:	f003 0307 	and.w	r3, r3, #7
 8005118:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	2b03      	cmp	r3, #3
 800511e:	d002      	beq.n	8005126 <HAL_I2S_Receive_DMA+0x72>
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	2b05      	cmp	r3, #5
 8005124:	d10a      	bne.n	800513c <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 8005126:	88fb      	ldrh	r3, [r7, #6]
 8005128:	005b      	lsls	r3, r3, #1
 800512a:	b29a      	uxth	r2, r3
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8005130:	88fb      	ldrh	r3, [r7, #6]
 8005132:	005b      	lsls	r3, r3, #1
 8005134:	b29a      	uxth	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	865a      	strh	r2, [r3, #50]	@ 0x32
 800513a:	e005      	b.n	8005148 <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	88fa      	ldrh	r2, [r7, #6]
 8005140:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	88fa      	ldrh	r2, [r7, #6]
 8005146:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800514c:	4a32      	ldr	r2, [pc, #200]	@ (8005218 <HAL_I2S_Receive_DMA+0x164>)
 800514e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005154:	4a31      	ldr	r2, [pc, #196]	@ (800521c <HAL_I2S_Receive_DMA+0x168>)
 8005156:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800515c:	4a30      	ldr	r2, [pc, #192]	@ (8005220 <HAL_I2S_Receive_DMA+0x16c>)
 800515e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	69db      	ldr	r3, [r3, #28]
 8005166:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800516a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800516e:	d10a      	bne.n	8005186 <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005170:	2300      	movs	r3, #0
 8005172:	613b      	str	r3, [r7, #16]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	613b      	str	r3, [r7, #16]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	613b      	str	r3, [r7, #16]
 8005184:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	330c      	adds	r3, #12
 8005190:	4619      	mov	r1, r3
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005196:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800519c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800519e:	f7fe fe71 	bl	8003e84 <HAL_DMA_Start_IT>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00f      	beq.n	80051c8 <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ac:	f043 0208 	orr.w	r2, r3, #8
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2200      	movs	r2, #0
 80051c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e022      	b.n	800520e <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2200      	movs	r2, #0
 80051cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	f003 0301 	and.w	r3, r3, #1
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d107      	bne.n	80051ee <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	685a      	ldr	r2, [r3, #4]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f042 0201 	orr.w	r2, r2, #1
 80051ec:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	69db      	ldr	r3, [r3, #28]
 80051f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d107      	bne.n	800520c <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	69da      	ldr	r2, [r3, #28]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800520a:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 800520c:	2300      	movs	r3, #0
}
 800520e:	4618      	mov	r0, r3
 8005210:	3718      	adds	r7, #24
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	0800528f 	.word	0x0800528f
 800521c:	0800524d 	.word	0x0800524d
 8005220:	080052ab 	.word	0x080052ab

08005224 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800522c:	bf00      	nop
 800522e:	370c      	adds	r7, #12
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b084      	sub	sp, #16
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005258:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	69db      	ldr	r3, [r3, #28]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d10e      	bne.n	8005280 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	685a      	ldr	r2, [r3, #4]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f022 0201 	bic.w	r2, r2, #1
 8005270:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2200      	movs	r2, #0
 8005276:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8005280:	68f8      	ldr	r0, [r7, #12]
 8005282:	f7fc fb31 	bl	80018e8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005286:	bf00      	nop
 8005288:	3710      	adds	r7, #16
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}

0800528e <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800528e:	b580      	push	{r7, lr}
 8005290:	b084      	sub	sp, #16
 8005292:	af00      	add	r7, sp, #0
 8005294:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800529a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 800529c:	68f8      	ldr	r0, [r7, #12]
 800529e:	f7fc fb09 	bl	80018b4 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80052a2:	bf00      	nop
 80052a4:	3710      	adds	r7, #16
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b084      	sub	sp, #16
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052b6:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	685a      	ldr	r2, [r3, #4]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f022 0203 	bic.w	r2, r2, #3
 80052c6:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052e0:	f043 0208 	orr.w	r2, r3, #8
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f7ff ffa5 	bl	8005238 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80052ee:	bf00      	nop
 80052f0:	3710      	adds	r7, #16
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}

080052f6 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80052f6:	b580      	push	{r7, lr}
 80052f8:	b082      	sub	sp, #8
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005302:	881a      	ldrh	r2, [r3, #0]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530e:	1c9a      	adds	r2, r3, #2
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005318:	b29b      	uxth	r3, r3
 800531a:	3b01      	subs	r3, #1
 800531c:	b29a      	uxth	r2, r3
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005326:	b29b      	uxth	r3, r3
 8005328:	2b00      	cmp	r3, #0
 800532a:	d10e      	bne.n	800534a <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	685a      	ldr	r2, [r3, #4]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800533a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f7ff ff6d 	bl	8005224 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800534a:	bf00      	nop
 800534c:	3708      	adds	r7, #8
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}

08005352 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005352:	b580      	push	{r7, lr}
 8005354:	b082      	sub	sp, #8
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68da      	ldr	r2, [r3, #12]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005364:	b292      	uxth	r2, r2
 8005366:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800536c:	1c9a      	adds	r2, r3, #2
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005376:	b29b      	uxth	r3, r3
 8005378:	3b01      	subs	r3, #1
 800537a:	b29a      	uxth	r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005384:	b29b      	uxth	r3, r3
 8005386:	2b00      	cmp	r3, #0
 8005388:	d10e      	bne.n	80053a8 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	685a      	ldr	r2, [r3, #4]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005398:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2201      	movs	r2, #1
 800539e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f7fc faa0 	bl	80018e8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80053a8:	bf00      	nop
 80053aa:	3708      	adds	r7, #8
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}

080053b0 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b086      	sub	sp, #24
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	2b04      	cmp	r3, #4
 80053ca:	d13a      	bne.n	8005442 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	f003 0301 	and.w	r3, r3, #1
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d109      	bne.n	80053ea <I2S_IRQHandler+0x3a>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053e0:	2b40      	cmp	r3, #64	@ 0x40
 80053e2:	d102      	bne.n	80053ea <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f7ff ffb4 	bl	8005352 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053f0:	2b40      	cmp	r3, #64	@ 0x40
 80053f2:	d126      	bne.n	8005442 <I2S_IRQHandler+0x92>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f003 0320 	and.w	r3, r3, #32
 80053fe:	2b20      	cmp	r3, #32
 8005400:	d11f      	bne.n	8005442 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	685a      	ldr	r2, [r3, #4]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005410:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005412:	2300      	movs	r3, #0
 8005414:	613b      	str	r3, [r7, #16]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	613b      	str	r3, [r7, #16]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	613b      	str	r3, [r7, #16]
 8005426:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005434:	f043 0202 	orr.w	r2, r3, #2
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f7ff fefb 	bl	8005238 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005448:	b2db      	uxtb	r3, r3
 800544a:	2b03      	cmp	r3, #3
 800544c:	d136      	bne.n	80054bc <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	f003 0302 	and.w	r3, r3, #2
 8005454:	2b02      	cmp	r3, #2
 8005456:	d109      	bne.n	800546c <I2S_IRQHandler+0xbc>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005462:	2b80      	cmp	r3, #128	@ 0x80
 8005464:	d102      	bne.n	800546c <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f7ff ff45 	bl	80052f6 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	f003 0308 	and.w	r3, r3, #8
 8005472:	2b08      	cmp	r3, #8
 8005474:	d122      	bne.n	80054bc <I2S_IRQHandler+0x10c>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	f003 0320 	and.w	r3, r3, #32
 8005480:	2b20      	cmp	r3, #32
 8005482:	d11b      	bne.n	80054bc <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	685a      	ldr	r2, [r3, #4]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005492:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005494:	2300      	movs	r3, #0
 8005496:	60fb      	str	r3, [r7, #12]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	60fb      	str	r3, [r7, #12]
 80054a0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2201      	movs	r2, #1
 80054a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ae:	f043 0204 	orr.w	r2, r3, #4
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f7ff febe 	bl	8005238 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80054bc:	bf00      	nop
 80054be:	3718      	adds	r7, #24
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b088      	sub	sp, #32
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a92      	ldr	r2, [pc, #584]	@ (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d101      	bne.n	80054e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80054de:	4b92      	ldr	r3, [pc, #584]	@ (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80054e0:	e001      	b.n	80054e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80054e2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a8b      	ldr	r2, [pc, #556]	@ (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d101      	bne.n	8005500 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80054fc:	4b8a      	ldr	r3, [pc, #552]	@ (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80054fe:	e001      	b.n	8005504 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005500:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005510:	d004      	beq.n	800551c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	2b00      	cmp	r3, #0
 8005518:	f040 8099 	bne.w	800564e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800551c:	69fb      	ldr	r3, [r7, #28]
 800551e:	f003 0302 	and.w	r3, r3, #2
 8005522:	2b02      	cmp	r3, #2
 8005524:	d107      	bne.n	8005536 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800552c:	2b00      	cmp	r3, #0
 800552e:	d002      	beq.n	8005536 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f000 f925 	bl	8005780 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8005536:	69bb      	ldr	r3, [r7, #24]
 8005538:	f003 0301 	and.w	r3, r3, #1
 800553c:	2b01      	cmp	r3, #1
 800553e:	d107      	bne.n	8005550 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005546:	2b00      	cmp	r3, #0
 8005548:	d002      	beq.n	8005550 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 f9c8 	bl	80058e0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005556:	2b40      	cmp	r3, #64	@ 0x40
 8005558:	d13a      	bne.n	80055d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	f003 0320 	and.w	r3, r3, #32
 8005560:	2b00      	cmp	r3, #0
 8005562:	d035      	beq.n	80055d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a6e      	ldr	r2, [pc, #440]	@ (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d101      	bne.n	8005572 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800556e:	4b6e      	ldr	r3, [pc, #440]	@ (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005570:	e001      	b.n	8005576 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005572:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005576:	685a      	ldr	r2, [r3, #4]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4969      	ldr	r1, [pc, #420]	@ (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800557e:	428b      	cmp	r3, r1
 8005580:	d101      	bne.n	8005586 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005582:	4b69      	ldr	r3, [pc, #420]	@ (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005584:	e001      	b.n	800558a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005586:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800558a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800558e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	685a      	ldr	r2, [r3, #4]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800559e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80055a0:	2300      	movs	r3, #0
 80055a2:	60fb      	str	r3, [r7, #12]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	60fb      	str	r3, [r7, #12]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	60fb      	str	r3, [r7, #12]
 80055b4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2201      	movs	r2, #1
 80055ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055c2:	f043 0202 	orr.w	r2, r3, #2
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f7ff fe34 	bl	8005238 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	f003 0308 	and.w	r3, r3, #8
 80055d6:	2b08      	cmp	r3, #8
 80055d8:	f040 80c3 	bne.w	8005762 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	f003 0320 	and.w	r3, r3, #32
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	f000 80bd 	beq.w	8005762 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	685a      	ldr	r2, [r3, #4]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80055f6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a49      	ldr	r2, [pc, #292]	@ (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d101      	bne.n	8005606 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8005602:	4b49      	ldr	r3, [pc, #292]	@ (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005604:	e001      	b.n	800560a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8005606:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800560a:	685a      	ldr	r2, [r3, #4]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4944      	ldr	r1, [pc, #272]	@ (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005612:	428b      	cmp	r3, r1
 8005614:	d101      	bne.n	800561a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8005616:	4b44      	ldr	r3, [pc, #272]	@ (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005618:	e001      	b.n	800561e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800561a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800561e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005622:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005624:	2300      	movs	r3, #0
 8005626:	60bb      	str	r3, [r7, #8]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	60bb      	str	r3, [r7, #8]
 8005630:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2201      	movs	r2, #1
 8005636:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800563e:	f043 0204 	orr.w	r2, r3, #4
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f7ff fdf6 	bl	8005238 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800564c:	e089      	b.n	8005762 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	f003 0302 	and.w	r3, r3, #2
 8005654:	2b02      	cmp	r3, #2
 8005656:	d107      	bne.n	8005668 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800565e:	2b00      	cmp	r3, #0
 8005660:	d002      	beq.n	8005668 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f000 f8be 	bl	80057e4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	f003 0301 	and.w	r3, r3, #1
 800566e:	2b01      	cmp	r3, #1
 8005670:	d107      	bne.n	8005682 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005678:	2b00      	cmp	r3, #0
 800567a:	d002      	beq.n	8005682 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f000 f8fd 	bl	800587c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005688:	2b40      	cmp	r3, #64	@ 0x40
 800568a:	d12f      	bne.n	80056ec <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	f003 0320 	and.w	r3, r3, #32
 8005692:	2b00      	cmp	r3, #0
 8005694:	d02a      	beq.n	80056ec <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	685a      	ldr	r2, [r3, #4]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80056a4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a1e      	ldr	r2, [pc, #120]	@ (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d101      	bne.n	80056b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80056b0:	4b1d      	ldr	r3, [pc, #116]	@ (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80056b2:	e001      	b.n	80056b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80056b4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80056b8:	685a      	ldr	r2, [r3, #4]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4919      	ldr	r1, [pc, #100]	@ (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80056c0:	428b      	cmp	r3, r1
 80056c2:	d101      	bne.n	80056c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80056c4:	4b18      	ldr	r3, [pc, #96]	@ (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80056c6:	e001      	b.n	80056cc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80056c8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80056cc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80056d0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2201      	movs	r2, #1
 80056d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056de:	f043 0202 	orr.w	r2, r3, #2
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f7ff fda6 	bl	8005238 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	f003 0308 	and.w	r3, r3, #8
 80056f2:	2b08      	cmp	r3, #8
 80056f4:	d136      	bne.n	8005764 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	f003 0320 	and.w	r3, r3, #32
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d031      	beq.n	8005764 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a07      	ldr	r2, [pc, #28]	@ (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d101      	bne.n	800570e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800570a:	4b07      	ldr	r3, [pc, #28]	@ (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800570c:	e001      	b.n	8005712 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800570e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005712:	685a      	ldr	r2, [r3, #4]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4902      	ldr	r1, [pc, #8]	@ (8005724 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800571a:	428b      	cmp	r3, r1
 800571c:	d106      	bne.n	800572c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800571e:	4b02      	ldr	r3, [pc, #8]	@ (8005728 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005720:	e006      	b.n	8005730 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8005722:	bf00      	nop
 8005724:	40003800 	.word	0x40003800
 8005728:	40003400 	.word	0x40003400
 800572c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005730:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005734:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	685a      	ldr	r2, [r3, #4]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005744:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2201      	movs	r2, #1
 800574a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005752:	f043 0204 	orr.w	r2, r3, #4
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f7ff fd6c 	bl	8005238 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005760:	e000      	b.n	8005764 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005762:	bf00      	nop
}
 8005764:	bf00      	nop
 8005766:	3720      	adds	r7, #32
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005774:	bf00      	nop
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b082      	sub	sp, #8
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800578c:	1c99      	adds	r1, r3, #2
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	6251      	str	r1, [r2, #36]	@ 0x24
 8005792:	881a      	ldrh	r2, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800579e:	b29b      	uxth	r3, r3
 80057a0:	3b01      	subs	r3, #1
 80057a2:	b29a      	uxth	r2, r3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d113      	bne.n	80057da <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	685a      	ldr	r2, [r3, #4]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80057c0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d106      	bne.n	80057da <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f7ff ffc9 	bl	800576c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80057da:	bf00      	nop
 80057dc:	3708      	adds	r7, #8
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
	...

080057e4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b082      	sub	sp, #8
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f0:	1c99      	adds	r1, r3, #2
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	6251      	str	r1, [r2, #36]	@ 0x24
 80057f6:	8819      	ldrh	r1, [r3, #0]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a1d      	ldr	r2, [pc, #116]	@ (8005874 <I2SEx_TxISR_I2SExt+0x90>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d101      	bne.n	8005806 <I2SEx_TxISR_I2SExt+0x22>
 8005802:	4b1d      	ldr	r3, [pc, #116]	@ (8005878 <I2SEx_TxISR_I2SExt+0x94>)
 8005804:	e001      	b.n	800580a <I2SEx_TxISR_I2SExt+0x26>
 8005806:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800580a:	460a      	mov	r2, r1
 800580c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005812:	b29b      	uxth	r3, r3
 8005814:	3b01      	subs	r3, #1
 8005816:	b29a      	uxth	r2, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005820:	b29b      	uxth	r3, r3
 8005822:	2b00      	cmp	r3, #0
 8005824:	d121      	bne.n	800586a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a12      	ldr	r2, [pc, #72]	@ (8005874 <I2SEx_TxISR_I2SExt+0x90>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d101      	bne.n	8005834 <I2SEx_TxISR_I2SExt+0x50>
 8005830:	4b11      	ldr	r3, [pc, #68]	@ (8005878 <I2SEx_TxISR_I2SExt+0x94>)
 8005832:	e001      	b.n	8005838 <I2SEx_TxISR_I2SExt+0x54>
 8005834:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005838:	685a      	ldr	r2, [r3, #4]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	490d      	ldr	r1, [pc, #52]	@ (8005874 <I2SEx_TxISR_I2SExt+0x90>)
 8005840:	428b      	cmp	r3, r1
 8005842:	d101      	bne.n	8005848 <I2SEx_TxISR_I2SExt+0x64>
 8005844:	4b0c      	ldr	r3, [pc, #48]	@ (8005878 <I2SEx_TxISR_I2SExt+0x94>)
 8005846:	e001      	b.n	800584c <I2SEx_TxISR_I2SExt+0x68>
 8005848:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800584c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005850:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005856:	b29b      	uxth	r3, r3
 8005858:	2b00      	cmp	r3, #0
 800585a:	d106      	bne.n	800586a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f7ff ff81 	bl	800576c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800586a:	bf00      	nop
 800586c:	3708      	adds	r7, #8
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
 8005872:	bf00      	nop
 8005874:	40003800 	.word	0x40003800
 8005878:	40003400 	.word	0x40003400

0800587c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b082      	sub	sp, #8
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	68d8      	ldr	r0, [r3, #12]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800588e:	1c99      	adds	r1, r3, #2
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005894:	b282      	uxth	r2, r0
 8005896:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800589c:	b29b      	uxth	r3, r3
 800589e:	3b01      	subs	r3, #1
 80058a0:	b29a      	uxth	r2, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d113      	bne.n	80058d8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80058be:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d106      	bne.n	80058d8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2201      	movs	r2, #1
 80058ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f7ff ff4a 	bl	800576c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80058d8:	bf00      	nop
 80058da:	3708      	adds	r7, #8
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}

080058e0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b082      	sub	sp, #8
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a20      	ldr	r2, [pc, #128]	@ (8005970 <I2SEx_RxISR_I2SExt+0x90>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d101      	bne.n	80058f6 <I2SEx_RxISR_I2SExt+0x16>
 80058f2:	4b20      	ldr	r3, [pc, #128]	@ (8005974 <I2SEx_RxISR_I2SExt+0x94>)
 80058f4:	e001      	b.n	80058fa <I2SEx_RxISR_I2SExt+0x1a>
 80058f6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058fa:	68d8      	ldr	r0, [r3, #12]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005900:	1c99      	adds	r1, r3, #2
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005906:	b282      	uxth	r2, r0
 8005908:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800590e:	b29b      	uxth	r3, r3
 8005910:	3b01      	subs	r3, #1
 8005912:	b29a      	uxth	r2, r3
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800591c:	b29b      	uxth	r3, r3
 800591e:	2b00      	cmp	r3, #0
 8005920:	d121      	bne.n	8005966 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a12      	ldr	r2, [pc, #72]	@ (8005970 <I2SEx_RxISR_I2SExt+0x90>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d101      	bne.n	8005930 <I2SEx_RxISR_I2SExt+0x50>
 800592c:	4b11      	ldr	r3, [pc, #68]	@ (8005974 <I2SEx_RxISR_I2SExt+0x94>)
 800592e:	e001      	b.n	8005934 <I2SEx_RxISR_I2SExt+0x54>
 8005930:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005934:	685a      	ldr	r2, [r3, #4]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	490d      	ldr	r1, [pc, #52]	@ (8005970 <I2SEx_RxISR_I2SExt+0x90>)
 800593c:	428b      	cmp	r3, r1
 800593e:	d101      	bne.n	8005944 <I2SEx_RxISR_I2SExt+0x64>
 8005940:	4b0c      	ldr	r3, [pc, #48]	@ (8005974 <I2SEx_RxISR_I2SExt+0x94>)
 8005942:	e001      	b.n	8005948 <I2SEx_RxISR_I2SExt+0x68>
 8005944:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005948:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800594c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005952:	b29b      	uxth	r3, r3
 8005954:	2b00      	cmp	r3, #0
 8005956:	d106      	bne.n	8005966 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f7ff ff03 	bl	800576c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005966:	bf00      	nop
 8005968:	3708      	adds	r7, #8
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	40003800 	.word	0x40003800
 8005974:	40003400 	.word	0x40003400

08005978 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b086      	sub	sp, #24
 800597c:	af02      	add	r7, sp, #8
 800597e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d101      	bne.n	800598a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e101      	b.n	8005b8e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005996:	b2db      	uxtb	r3, r3
 8005998:	2b00      	cmp	r3, #0
 800599a:	d106      	bne.n	80059aa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f7fd fc9f 	bl	80032e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2203      	movs	r2, #3
 80059ae:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80059b8:	d102      	bne.n	80059c0 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4618      	mov	r0, r3
 80059c6:	f001 ff71 	bl	80078ac <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6818      	ldr	r0, [r3, #0]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	7c1a      	ldrb	r2, [r3, #16]
 80059d2:	f88d 2000 	strb.w	r2, [sp]
 80059d6:	3304      	adds	r3, #4
 80059d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80059da:	f001 ff03 	bl	80077e4 <USB_CoreInit>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d005      	beq.n	80059f0 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2202      	movs	r2, #2
 80059e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e0ce      	b.n	8005b8e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	2100      	movs	r1, #0
 80059f6:	4618      	mov	r0, r3
 80059f8:	f001 ff69 	bl	80078ce <USB_SetCurrentMode>
 80059fc:	4603      	mov	r3, r0
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d005      	beq.n	8005a0e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2202      	movs	r2, #2
 8005a06:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e0bf      	b.n	8005b8e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a0e:	2300      	movs	r3, #0
 8005a10:	73fb      	strb	r3, [r7, #15]
 8005a12:	e04a      	b.n	8005aaa <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005a14:	7bfa      	ldrb	r2, [r7, #15]
 8005a16:	6879      	ldr	r1, [r7, #4]
 8005a18:	4613      	mov	r3, r2
 8005a1a:	00db      	lsls	r3, r3, #3
 8005a1c:	4413      	add	r3, r2
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	440b      	add	r3, r1
 8005a22:	3315      	adds	r3, #21
 8005a24:	2201      	movs	r2, #1
 8005a26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005a28:	7bfa      	ldrb	r2, [r7, #15]
 8005a2a:	6879      	ldr	r1, [r7, #4]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	00db      	lsls	r3, r3, #3
 8005a30:	4413      	add	r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	440b      	add	r3, r1
 8005a36:	3314      	adds	r3, #20
 8005a38:	7bfa      	ldrb	r2, [r7, #15]
 8005a3a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005a3c:	7bfa      	ldrb	r2, [r7, #15]
 8005a3e:	7bfb      	ldrb	r3, [r7, #15]
 8005a40:	b298      	uxth	r0, r3
 8005a42:	6879      	ldr	r1, [r7, #4]
 8005a44:	4613      	mov	r3, r2
 8005a46:	00db      	lsls	r3, r3, #3
 8005a48:	4413      	add	r3, r2
 8005a4a:	009b      	lsls	r3, r3, #2
 8005a4c:	440b      	add	r3, r1
 8005a4e:	332e      	adds	r3, #46	@ 0x2e
 8005a50:	4602      	mov	r2, r0
 8005a52:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005a54:	7bfa      	ldrb	r2, [r7, #15]
 8005a56:	6879      	ldr	r1, [r7, #4]
 8005a58:	4613      	mov	r3, r2
 8005a5a:	00db      	lsls	r3, r3, #3
 8005a5c:	4413      	add	r3, r2
 8005a5e:	009b      	lsls	r3, r3, #2
 8005a60:	440b      	add	r3, r1
 8005a62:	3318      	adds	r3, #24
 8005a64:	2200      	movs	r2, #0
 8005a66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005a68:	7bfa      	ldrb	r2, [r7, #15]
 8005a6a:	6879      	ldr	r1, [r7, #4]
 8005a6c:	4613      	mov	r3, r2
 8005a6e:	00db      	lsls	r3, r3, #3
 8005a70:	4413      	add	r3, r2
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	440b      	add	r3, r1
 8005a76:	331c      	adds	r3, #28
 8005a78:	2200      	movs	r2, #0
 8005a7a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005a7c:	7bfa      	ldrb	r2, [r7, #15]
 8005a7e:	6879      	ldr	r1, [r7, #4]
 8005a80:	4613      	mov	r3, r2
 8005a82:	00db      	lsls	r3, r3, #3
 8005a84:	4413      	add	r3, r2
 8005a86:	009b      	lsls	r3, r3, #2
 8005a88:	440b      	add	r3, r1
 8005a8a:	3320      	adds	r3, #32
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005a90:	7bfa      	ldrb	r2, [r7, #15]
 8005a92:	6879      	ldr	r1, [r7, #4]
 8005a94:	4613      	mov	r3, r2
 8005a96:	00db      	lsls	r3, r3, #3
 8005a98:	4413      	add	r3, r2
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	440b      	add	r3, r1
 8005a9e:	3324      	adds	r3, #36	@ 0x24
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005aa4:	7bfb      	ldrb	r3, [r7, #15]
 8005aa6:	3301      	adds	r3, #1
 8005aa8:	73fb      	strb	r3, [r7, #15]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	791b      	ldrb	r3, [r3, #4]
 8005aae:	7bfa      	ldrb	r2, [r7, #15]
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d3af      	bcc.n	8005a14 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	73fb      	strb	r3, [r7, #15]
 8005ab8:	e044      	b.n	8005b44 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005aba:	7bfa      	ldrb	r2, [r7, #15]
 8005abc:	6879      	ldr	r1, [r7, #4]
 8005abe:	4613      	mov	r3, r2
 8005ac0:	00db      	lsls	r3, r3, #3
 8005ac2:	4413      	add	r3, r2
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	440b      	add	r3, r1
 8005ac8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005acc:	2200      	movs	r2, #0
 8005ace:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005ad0:	7bfa      	ldrb	r2, [r7, #15]
 8005ad2:	6879      	ldr	r1, [r7, #4]
 8005ad4:	4613      	mov	r3, r2
 8005ad6:	00db      	lsls	r3, r3, #3
 8005ad8:	4413      	add	r3, r2
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	440b      	add	r3, r1
 8005ade:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005ae2:	7bfa      	ldrb	r2, [r7, #15]
 8005ae4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005ae6:	7bfa      	ldrb	r2, [r7, #15]
 8005ae8:	6879      	ldr	r1, [r7, #4]
 8005aea:	4613      	mov	r3, r2
 8005aec:	00db      	lsls	r3, r3, #3
 8005aee:	4413      	add	r3, r2
 8005af0:	009b      	lsls	r3, r3, #2
 8005af2:	440b      	add	r3, r1
 8005af4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005af8:	2200      	movs	r2, #0
 8005afa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005afc:	7bfa      	ldrb	r2, [r7, #15]
 8005afe:	6879      	ldr	r1, [r7, #4]
 8005b00:	4613      	mov	r3, r2
 8005b02:	00db      	lsls	r3, r3, #3
 8005b04:	4413      	add	r3, r2
 8005b06:	009b      	lsls	r3, r3, #2
 8005b08:	440b      	add	r3, r1
 8005b0a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005b0e:	2200      	movs	r2, #0
 8005b10:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005b12:	7bfa      	ldrb	r2, [r7, #15]
 8005b14:	6879      	ldr	r1, [r7, #4]
 8005b16:	4613      	mov	r3, r2
 8005b18:	00db      	lsls	r3, r3, #3
 8005b1a:	4413      	add	r3, r2
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	440b      	add	r3, r1
 8005b20:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005b24:	2200      	movs	r2, #0
 8005b26:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005b28:	7bfa      	ldrb	r2, [r7, #15]
 8005b2a:	6879      	ldr	r1, [r7, #4]
 8005b2c:	4613      	mov	r3, r2
 8005b2e:	00db      	lsls	r3, r3, #3
 8005b30:	4413      	add	r3, r2
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	440b      	add	r3, r1
 8005b36:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b3e:	7bfb      	ldrb	r3, [r7, #15]
 8005b40:	3301      	adds	r3, #1
 8005b42:	73fb      	strb	r3, [r7, #15]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	791b      	ldrb	r3, [r3, #4]
 8005b48:	7bfa      	ldrb	r2, [r7, #15]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d3b5      	bcc.n	8005aba <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6818      	ldr	r0, [r3, #0]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	7c1a      	ldrb	r2, [r3, #16]
 8005b56:	f88d 2000 	strb.w	r2, [sp]
 8005b5a:	3304      	adds	r3, #4
 8005b5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005b5e:	f001 ff03 	bl	8007968 <USB_DevInit>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d005      	beq.n	8005b74 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2202      	movs	r2, #2
 8005b6c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	e00c      	b.n	8005b8e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4618      	mov	r0, r3
 8005b88:	f002 f8cb 	bl	8007d22 <USB_DevDisconnect>

  return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3710      	adds	r7, #16
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
	...

08005b98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b086      	sub	sp, #24
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d101      	bne.n	8005baa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e267      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 0301 	and.w	r3, r3, #1
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d075      	beq.n	8005ca2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005bb6:	4b88      	ldr	r3, [pc, #544]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	f003 030c 	and.w	r3, r3, #12
 8005bbe:	2b04      	cmp	r3, #4
 8005bc0:	d00c      	beq.n	8005bdc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005bc2:	4b85      	ldr	r3, [pc, #532]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005bca:	2b08      	cmp	r3, #8
 8005bcc:	d112      	bne.n	8005bf4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005bce:	4b82      	ldr	r3, [pc, #520]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bd6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005bda:	d10b      	bne.n	8005bf4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bdc:	4b7e      	ldr	r3, [pc, #504]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d05b      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x108>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d157      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e242      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bfc:	d106      	bne.n	8005c0c <HAL_RCC_OscConfig+0x74>
 8005bfe:	4b76      	ldr	r3, [pc, #472]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a75      	ldr	r2, [pc, #468]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005c04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c08:	6013      	str	r3, [r2, #0]
 8005c0a:	e01d      	b.n	8005c48 <HAL_RCC_OscConfig+0xb0>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c14:	d10c      	bne.n	8005c30 <HAL_RCC_OscConfig+0x98>
 8005c16:	4b70      	ldr	r3, [pc, #448]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a6f      	ldr	r2, [pc, #444]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005c1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c20:	6013      	str	r3, [r2, #0]
 8005c22:	4b6d      	ldr	r3, [pc, #436]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a6c      	ldr	r2, [pc, #432]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c2c:	6013      	str	r3, [r2, #0]
 8005c2e:	e00b      	b.n	8005c48 <HAL_RCC_OscConfig+0xb0>
 8005c30:	4b69      	ldr	r3, [pc, #420]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a68      	ldr	r2, [pc, #416]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005c36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c3a:	6013      	str	r3, [r2, #0]
 8005c3c:	4b66      	ldr	r3, [pc, #408]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a65      	ldr	r2, [pc, #404]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005c42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d013      	beq.n	8005c78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c50:	f7fd fcb6 	bl	80035c0 <HAL_GetTick>
 8005c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c56:	e008      	b.n	8005c6a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c58:	f7fd fcb2 	bl	80035c0 <HAL_GetTick>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	1ad3      	subs	r3, r2, r3
 8005c62:	2b64      	cmp	r3, #100	@ 0x64
 8005c64:	d901      	bls.n	8005c6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005c66:	2303      	movs	r3, #3
 8005c68:	e207      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c6a:	4b5b      	ldr	r3, [pc, #364]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d0f0      	beq.n	8005c58 <HAL_RCC_OscConfig+0xc0>
 8005c76:	e014      	b.n	8005ca2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c78:	f7fd fca2 	bl	80035c0 <HAL_GetTick>
 8005c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c7e:	e008      	b.n	8005c92 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c80:	f7fd fc9e 	bl	80035c0 <HAL_GetTick>
 8005c84:	4602      	mov	r2, r0
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	2b64      	cmp	r3, #100	@ 0x64
 8005c8c:	d901      	bls.n	8005c92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e1f3      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c92:	4b51      	ldr	r3, [pc, #324]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d1f0      	bne.n	8005c80 <HAL_RCC_OscConfig+0xe8>
 8005c9e:	e000      	b.n	8005ca2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ca0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 0302 	and.w	r3, r3, #2
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d063      	beq.n	8005d76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005cae:	4b4a      	ldr	r3, [pc, #296]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	f003 030c 	and.w	r3, r3, #12
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00b      	beq.n	8005cd2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005cba:	4b47      	ldr	r3, [pc, #284]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005cc2:	2b08      	cmp	r3, #8
 8005cc4:	d11c      	bne.n	8005d00 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005cc6:	4b44      	ldr	r3, [pc, #272]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d116      	bne.n	8005d00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005cd2:	4b41      	ldr	r3, [pc, #260]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0302 	and.w	r3, r3, #2
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d005      	beq.n	8005cea <HAL_RCC_OscConfig+0x152>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	68db      	ldr	r3, [r3, #12]
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d001      	beq.n	8005cea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e1c7      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cea:	4b3b      	ldr	r3, [pc, #236]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	691b      	ldr	r3, [r3, #16]
 8005cf6:	00db      	lsls	r3, r3, #3
 8005cf8:	4937      	ldr	r1, [pc, #220]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005cfe:	e03a      	b.n	8005d76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d020      	beq.n	8005d4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d08:	4b34      	ldr	r3, [pc, #208]	@ (8005ddc <HAL_RCC_OscConfig+0x244>)
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d0e:	f7fd fc57 	bl	80035c0 <HAL_GetTick>
 8005d12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d14:	e008      	b.n	8005d28 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d16:	f7fd fc53 	bl	80035c0 <HAL_GetTick>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	1ad3      	subs	r3, r2, r3
 8005d20:	2b02      	cmp	r3, #2
 8005d22:	d901      	bls.n	8005d28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005d24:	2303      	movs	r3, #3
 8005d26:	e1a8      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d28:	4b2b      	ldr	r3, [pc, #172]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0302 	and.w	r3, r3, #2
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d0f0      	beq.n	8005d16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d34:	4b28      	ldr	r3, [pc, #160]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	691b      	ldr	r3, [r3, #16]
 8005d40:	00db      	lsls	r3, r3, #3
 8005d42:	4925      	ldr	r1, [pc, #148]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005d44:	4313      	orrs	r3, r2
 8005d46:	600b      	str	r3, [r1, #0]
 8005d48:	e015      	b.n	8005d76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d4a:	4b24      	ldr	r3, [pc, #144]	@ (8005ddc <HAL_RCC_OscConfig+0x244>)
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d50:	f7fd fc36 	bl	80035c0 <HAL_GetTick>
 8005d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d56:	e008      	b.n	8005d6a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d58:	f7fd fc32 	bl	80035c0 <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d901      	bls.n	8005d6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e187      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d6a:	4b1b      	ldr	r3, [pc, #108]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f003 0302 	and.w	r3, r3, #2
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d1f0      	bne.n	8005d58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f003 0308 	and.w	r3, r3, #8
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d036      	beq.n	8005df0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	695b      	ldr	r3, [r3, #20]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d016      	beq.n	8005db8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d8a:	4b15      	ldr	r3, [pc, #84]	@ (8005de0 <HAL_RCC_OscConfig+0x248>)
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d90:	f7fd fc16 	bl	80035c0 <HAL_GetTick>
 8005d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d96:	e008      	b.n	8005daa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d98:	f7fd fc12 	bl	80035c0 <HAL_GetTick>
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	1ad3      	subs	r3, r2, r3
 8005da2:	2b02      	cmp	r3, #2
 8005da4:	d901      	bls.n	8005daa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005da6:	2303      	movs	r3, #3
 8005da8:	e167      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005daa:	4b0b      	ldr	r3, [pc, #44]	@ (8005dd8 <HAL_RCC_OscConfig+0x240>)
 8005dac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dae:	f003 0302 	and.w	r3, r3, #2
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d0f0      	beq.n	8005d98 <HAL_RCC_OscConfig+0x200>
 8005db6:	e01b      	b.n	8005df0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005db8:	4b09      	ldr	r3, [pc, #36]	@ (8005de0 <HAL_RCC_OscConfig+0x248>)
 8005dba:	2200      	movs	r2, #0
 8005dbc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dbe:	f7fd fbff 	bl	80035c0 <HAL_GetTick>
 8005dc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005dc4:	e00e      	b.n	8005de4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005dc6:	f7fd fbfb 	bl	80035c0 <HAL_GetTick>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	1ad3      	subs	r3, r2, r3
 8005dd0:	2b02      	cmp	r3, #2
 8005dd2:	d907      	bls.n	8005de4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	e150      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
 8005dd8:	40023800 	.word	0x40023800
 8005ddc:	42470000 	.word	0x42470000
 8005de0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005de4:	4b88      	ldr	r3, [pc, #544]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005de6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005de8:	f003 0302 	and.w	r3, r3, #2
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d1ea      	bne.n	8005dc6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0304 	and.w	r3, r3, #4
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	f000 8097 	beq.w	8005f2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e02:	4b81      	ldr	r3, [pc, #516]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d10f      	bne.n	8005e2e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e0e:	2300      	movs	r3, #0
 8005e10:	60bb      	str	r3, [r7, #8]
 8005e12:	4b7d      	ldr	r3, [pc, #500]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e16:	4a7c      	ldr	r2, [pc, #496]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005e18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005e1e:	4b7a      	ldr	r3, [pc, #488]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e26:	60bb      	str	r3, [r7, #8]
 8005e28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e2e:	4b77      	ldr	r3, [pc, #476]	@ (800600c <HAL_RCC_OscConfig+0x474>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d118      	bne.n	8005e6c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e3a:	4b74      	ldr	r3, [pc, #464]	@ (800600c <HAL_RCC_OscConfig+0x474>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a73      	ldr	r2, [pc, #460]	@ (800600c <HAL_RCC_OscConfig+0x474>)
 8005e40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e46:	f7fd fbbb 	bl	80035c0 <HAL_GetTick>
 8005e4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e4c:	e008      	b.n	8005e60 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e4e:	f7fd fbb7 	bl	80035c0 <HAL_GetTick>
 8005e52:	4602      	mov	r2, r0
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	1ad3      	subs	r3, r2, r3
 8005e58:	2b02      	cmp	r3, #2
 8005e5a:	d901      	bls.n	8005e60 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005e5c:	2303      	movs	r3, #3
 8005e5e:	e10c      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e60:	4b6a      	ldr	r3, [pc, #424]	@ (800600c <HAL_RCC_OscConfig+0x474>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d0f0      	beq.n	8005e4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d106      	bne.n	8005e82 <HAL_RCC_OscConfig+0x2ea>
 8005e74:	4b64      	ldr	r3, [pc, #400]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e78:	4a63      	ldr	r2, [pc, #396]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005e7a:	f043 0301 	orr.w	r3, r3, #1
 8005e7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e80:	e01c      	b.n	8005ebc <HAL_RCC_OscConfig+0x324>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	2b05      	cmp	r3, #5
 8005e88:	d10c      	bne.n	8005ea4 <HAL_RCC_OscConfig+0x30c>
 8005e8a:	4b5f      	ldr	r3, [pc, #380]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005e8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e8e:	4a5e      	ldr	r2, [pc, #376]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005e90:	f043 0304 	orr.w	r3, r3, #4
 8005e94:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e96:	4b5c      	ldr	r3, [pc, #368]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005e98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e9a:	4a5b      	ldr	r2, [pc, #364]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005e9c:	f043 0301 	orr.w	r3, r3, #1
 8005ea0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ea2:	e00b      	b.n	8005ebc <HAL_RCC_OscConfig+0x324>
 8005ea4:	4b58      	ldr	r3, [pc, #352]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005ea6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ea8:	4a57      	ldr	r2, [pc, #348]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005eaa:	f023 0301 	bic.w	r3, r3, #1
 8005eae:	6713      	str	r3, [r2, #112]	@ 0x70
 8005eb0:	4b55      	ldr	r3, [pc, #340]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005eb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eb4:	4a54      	ldr	r2, [pc, #336]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005eb6:	f023 0304 	bic.w	r3, r3, #4
 8005eba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d015      	beq.n	8005ef0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ec4:	f7fd fb7c 	bl	80035c0 <HAL_GetTick>
 8005ec8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005eca:	e00a      	b.n	8005ee2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ecc:	f7fd fb78 	bl	80035c0 <HAL_GetTick>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	1ad3      	subs	r3, r2, r3
 8005ed6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d901      	bls.n	8005ee2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005ede:	2303      	movs	r3, #3
 8005ee0:	e0cb      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ee2:	4b49      	ldr	r3, [pc, #292]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005ee4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ee6:	f003 0302 	and.w	r3, r3, #2
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d0ee      	beq.n	8005ecc <HAL_RCC_OscConfig+0x334>
 8005eee:	e014      	b.n	8005f1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ef0:	f7fd fb66 	bl	80035c0 <HAL_GetTick>
 8005ef4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ef6:	e00a      	b.n	8005f0e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ef8:	f7fd fb62 	bl	80035c0 <HAL_GetTick>
 8005efc:	4602      	mov	r2, r0
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	1ad3      	subs	r3, r2, r3
 8005f02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d901      	bls.n	8005f0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005f0a:	2303      	movs	r3, #3
 8005f0c:	e0b5      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f0e:	4b3e      	ldr	r3, [pc, #248]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005f10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f12:	f003 0302 	and.w	r3, r3, #2
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d1ee      	bne.n	8005ef8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005f1a:	7dfb      	ldrb	r3, [r7, #23]
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d105      	bne.n	8005f2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f20:	4b39      	ldr	r3, [pc, #228]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f24:	4a38      	ldr	r2, [pc, #224]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005f26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f2a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	699b      	ldr	r3, [r3, #24]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	f000 80a1 	beq.w	8006078 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005f36:	4b34      	ldr	r3, [pc, #208]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	f003 030c 	and.w	r3, r3, #12
 8005f3e:	2b08      	cmp	r3, #8
 8005f40:	d05c      	beq.n	8005ffc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	699b      	ldr	r3, [r3, #24]
 8005f46:	2b02      	cmp	r3, #2
 8005f48:	d141      	bne.n	8005fce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f4a:	4b31      	ldr	r3, [pc, #196]	@ (8006010 <HAL_RCC_OscConfig+0x478>)
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f50:	f7fd fb36 	bl	80035c0 <HAL_GetTick>
 8005f54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f56:	e008      	b.n	8005f6a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f58:	f7fd fb32 	bl	80035c0 <HAL_GetTick>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	d901      	bls.n	8005f6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005f66:	2303      	movs	r3, #3
 8005f68:	e087      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f6a:	4b27      	ldr	r3, [pc, #156]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d1f0      	bne.n	8005f58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	69da      	ldr	r2, [r3, #28]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6a1b      	ldr	r3, [r3, #32]
 8005f7e:	431a      	orrs	r2, r3
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f84:	019b      	lsls	r3, r3, #6
 8005f86:	431a      	orrs	r2, r3
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f8c:	085b      	lsrs	r3, r3, #1
 8005f8e:	3b01      	subs	r3, #1
 8005f90:	041b      	lsls	r3, r3, #16
 8005f92:	431a      	orrs	r2, r3
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f98:	061b      	lsls	r3, r3, #24
 8005f9a:	491b      	ldr	r1, [pc, #108]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005fa0:	4b1b      	ldr	r3, [pc, #108]	@ (8006010 <HAL_RCC_OscConfig+0x478>)
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fa6:	f7fd fb0b 	bl	80035c0 <HAL_GetTick>
 8005faa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fac:	e008      	b.n	8005fc0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fae:	f7fd fb07 	bl	80035c0 <HAL_GetTick>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	1ad3      	subs	r3, r2, r3
 8005fb8:	2b02      	cmp	r3, #2
 8005fba:	d901      	bls.n	8005fc0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005fbc:	2303      	movs	r3, #3
 8005fbe:	e05c      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fc0:	4b11      	ldr	r3, [pc, #68]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d0f0      	beq.n	8005fae <HAL_RCC_OscConfig+0x416>
 8005fcc:	e054      	b.n	8006078 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fce:	4b10      	ldr	r3, [pc, #64]	@ (8006010 <HAL_RCC_OscConfig+0x478>)
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fd4:	f7fd faf4 	bl	80035c0 <HAL_GetTick>
 8005fd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fda:	e008      	b.n	8005fee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fdc:	f7fd faf0 	bl	80035c0 <HAL_GetTick>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	1ad3      	subs	r3, r2, r3
 8005fe6:	2b02      	cmp	r3, #2
 8005fe8:	d901      	bls.n	8005fee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005fea:	2303      	movs	r3, #3
 8005fec:	e045      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fee:	4b06      	ldr	r3, [pc, #24]	@ (8006008 <HAL_RCC_OscConfig+0x470>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1f0      	bne.n	8005fdc <HAL_RCC_OscConfig+0x444>
 8005ffa:	e03d      	b.n	8006078 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	699b      	ldr	r3, [r3, #24]
 8006000:	2b01      	cmp	r3, #1
 8006002:	d107      	bne.n	8006014 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e038      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
 8006008:	40023800 	.word	0x40023800
 800600c:	40007000 	.word	0x40007000
 8006010:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006014:	4b1b      	ldr	r3, [pc, #108]	@ (8006084 <HAL_RCC_OscConfig+0x4ec>)
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	2b01      	cmp	r3, #1
 8006020:	d028      	beq.n	8006074 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800602c:	429a      	cmp	r2, r3
 800602e:	d121      	bne.n	8006074 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800603a:	429a      	cmp	r2, r3
 800603c:	d11a      	bne.n	8006074 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800603e:	68fa      	ldr	r2, [r7, #12]
 8006040:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006044:	4013      	ands	r3, r2
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800604a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800604c:	4293      	cmp	r3, r2
 800604e:	d111      	bne.n	8006074 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800605a:	085b      	lsrs	r3, r3, #1
 800605c:	3b01      	subs	r3, #1
 800605e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006060:	429a      	cmp	r2, r3
 8006062:	d107      	bne.n	8006074 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800606e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006070:	429a      	cmp	r2, r3
 8006072:	d001      	beq.n	8006078 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e000      	b.n	800607a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006078:	2300      	movs	r3, #0
}
 800607a:	4618      	mov	r0, r3
 800607c:	3718      	adds	r7, #24
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}
 8006082:	bf00      	nop
 8006084:	40023800 	.word	0x40023800

08006088 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b084      	sub	sp, #16
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	e0cc      	b.n	8006236 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800609c:	4b68      	ldr	r3, [pc, #416]	@ (8006240 <HAL_RCC_ClockConfig+0x1b8>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f003 030f 	and.w	r3, r3, #15
 80060a4:	683a      	ldr	r2, [r7, #0]
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d90c      	bls.n	80060c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060aa:	4b65      	ldr	r3, [pc, #404]	@ (8006240 <HAL_RCC_ClockConfig+0x1b8>)
 80060ac:	683a      	ldr	r2, [r7, #0]
 80060ae:	b2d2      	uxtb	r2, r2
 80060b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060b2:	4b63      	ldr	r3, [pc, #396]	@ (8006240 <HAL_RCC_ClockConfig+0x1b8>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 030f 	and.w	r3, r3, #15
 80060ba:	683a      	ldr	r2, [r7, #0]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d001      	beq.n	80060c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e0b8      	b.n	8006236 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0302 	and.w	r3, r3, #2
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d020      	beq.n	8006112 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f003 0304 	and.w	r3, r3, #4
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d005      	beq.n	80060e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80060dc:	4b59      	ldr	r3, [pc, #356]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	4a58      	ldr	r2, [pc, #352]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 80060e2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80060e6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f003 0308 	and.w	r3, r3, #8
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d005      	beq.n	8006100 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80060f4:	4b53      	ldr	r3, [pc, #332]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 80060f6:	689b      	ldr	r3, [r3, #8]
 80060f8:	4a52      	ldr	r2, [pc, #328]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 80060fa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80060fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006100:	4b50      	ldr	r3, [pc, #320]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	494d      	ldr	r1, [pc, #308]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 800610e:	4313      	orrs	r3, r2
 8006110:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f003 0301 	and.w	r3, r3, #1
 800611a:	2b00      	cmp	r3, #0
 800611c:	d044      	beq.n	80061a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	2b01      	cmp	r3, #1
 8006124:	d107      	bne.n	8006136 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006126:	4b47      	ldr	r3, [pc, #284]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800612e:	2b00      	cmp	r3, #0
 8006130:	d119      	bne.n	8006166 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	e07f      	b.n	8006236 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	2b02      	cmp	r3, #2
 800613c:	d003      	beq.n	8006146 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006142:	2b03      	cmp	r3, #3
 8006144:	d107      	bne.n	8006156 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006146:	4b3f      	ldr	r3, [pc, #252]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800614e:	2b00      	cmp	r3, #0
 8006150:	d109      	bne.n	8006166 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e06f      	b.n	8006236 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006156:	4b3b      	ldr	r3, [pc, #236]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 0302 	and.w	r3, r3, #2
 800615e:	2b00      	cmp	r3, #0
 8006160:	d101      	bne.n	8006166 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	e067      	b.n	8006236 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006166:	4b37      	ldr	r3, [pc, #220]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	f023 0203 	bic.w	r2, r3, #3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	4934      	ldr	r1, [pc, #208]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 8006174:	4313      	orrs	r3, r2
 8006176:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006178:	f7fd fa22 	bl	80035c0 <HAL_GetTick>
 800617c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800617e:	e00a      	b.n	8006196 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006180:	f7fd fa1e 	bl	80035c0 <HAL_GetTick>
 8006184:	4602      	mov	r2, r0
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	1ad3      	subs	r3, r2, r3
 800618a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800618e:	4293      	cmp	r3, r2
 8006190:	d901      	bls.n	8006196 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006192:	2303      	movs	r3, #3
 8006194:	e04f      	b.n	8006236 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006196:	4b2b      	ldr	r3, [pc, #172]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	f003 020c 	and.w	r2, r3, #12
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	009b      	lsls	r3, r3, #2
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d1eb      	bne.n	8006180 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80061a8:	4b25      	ldr	r3, [pc, #148]	@ (8006240 <HAL_RCC_ClockConfig+0x1b8>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 030f 	and.w	r3, r3, #15
 80061b0:	683a      	ldr	r2, [r7, #0]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d20c      	bcs.n	80061d0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061b6:	4b22      	ldr	r3, [pc, #136]	@ (8006240 <HAL_RCC_ClockConfig+0x1b8>)
 80061b8:	683a      	ldr	r2, [r7, #0]
 80061ba:	b2d2      	uxtb	r2, r2
 80061bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061be:	4b20      	ldr	r3, [pc, #128]	@ (8006240 <HAL_RCC_ClockConfig+0x1b8>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 030f 	and.w	r3, r3, #15
 80061c6:	683a      	ldr	r2, [r7, #0]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d001      	beq.n	80061d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e032      	b.n	8006236 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f003 0304 	and.w	r3, r3, #4
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d008      	beq.n	80061ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80061dc:	4b19      	ldr	r3, [pc, #100]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	4916      	ldr	r1, [pc, #88]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 80061ea:	4313      	orrs	r3, r2
 80061ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f003 0308 	and.w	r3, r3, #8
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d009      	beq.n	800620e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80061fa:	4b12      	ldr	r3, [pc, #72]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	691b      	ldr	r3, [r3, #16]
 8006206:	00db      	lsls	r3, r3, #3
 8006208:	490e      	ldr	r1, [pc, #56]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 800620a:	4313      	orrs	r3, r2
 800620c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800620e:	f000 f821 	bl	8006254 <HAL_RCC_GetSysClockFreq>
 8006212:	4602      	mov	r2, r0
 8006214:	4b0b      	ldr	r3, [pc, #44]	@ (8006244 <HAL_RCC_ClockConfig+0x1bc>)
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	091b      	lsrs	r3, r3, #4
 800621a:	f003 030f 	and.w	r3, r3, #15
 800621e:	490a      	ldr	r1, [pc, #40]	@ (8006248 <HAL_RCC_ClockConfig+0x1c0>)
 8006220:	5ccb      	ldrb	r3, [r1, r3]
 8006222:	fa22 f303 	lsr.w	r3, r2, r3
 8006226:	4a09      	ldr	r2, [pc, #36]	@ (800624c <HAL_RCC_ClockConfig+0x1c4>)
 8006228:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800622a:	4b09      	ldr	r3, [pc, #36]	@ (8006250 <HAL_RCC_ClockConfig+0x1c8>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4618      	mov	r0, r3
 8006230:	f7fd f982 	bl	8003538 <HAL_InitTick>

  return HAL_OK;
 8006234:	2300      	movs	r3, #0
}
 8006236:	4618      	mov	r0, r3
 8006238:	3710      	adds	r7, #16
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	40023c00 	.word	0x40023c00
 8006244:	40023800 	.word	0x40023800
 8006248:	08010840 	.word	0x08010840
 800624c:	20000014 	.word	0x20000014
 8006250:	20000018 	.word	0x20000018

08006254 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006254:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006258:	b094      	sub	sp, #80	@ 0x50
 800625a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800625c:	2300      	movs	r3, #0
 800625e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006260:	2300      	movs	r3, #0
 8006262:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006264:	2300      	movs	r3, #0
 8006266:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006268:	2300      	movs	r3, #0
 800626a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800626c:	4b79      	ldr	r3, [pc, #484]	@ (8006454 <HAL_RCC_GetSysClockFreq+0x200>)
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	f003 030c 	and.w	r3, r3, #12
 8006274:	2b08      	cmp	r3, #8
 8006276:	d00d      	beq.n	8006294 <HAL_RCC_GetSysClockFreq+0x40>
 8006278:	2b08      	cmp	r3, #8
 800627a:	f200 80e1 	bhi.w	8006440 <HAL_RCC_GetSysClockFreq+0x1ec>
 800627e:	2b00      	cmp	r3, #0
 8006280:	d002      	beq.n	8006288 <HAL_RCC_GetSysClockFreq+0x34>
 8006282:	2b04      	cmp	r3, #4
 8006284:	d003      	beq.n	800628e <HAL_RCC_GetSysClockFreq+0x3a>
 8006286:	e0db      	b.n	8006440 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006288:	4b73      	ldr	r3, [pc, #460]	@ (8006458 <HAL_RCC_GetSysClockFreq+0x204>)
 800628a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800628c:	e0db      	b.n	8006446 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800628e:	4b73      	ldr	r3, [pc, #460]	@ (800645c <HAL_RCC_GetSysClockFreq+0x208>)
 8006290:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006292:	e0d8      	b.n	8006446 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006294:	4b6f      	ldr	r3, [pc, #444]	@ (8006454 <HAL_RCC_GetSysClockFreq+0x200>)
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800629c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800629e:	4b6d      	ldr	r3, [pc, #436]	@ (8006454 <HAL_RCC_GetSysClockFreq+0x200>)
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d063      	beq.n	8006372 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80062aa:	4b6a      	ldr	r3, [pc, #424]	@ (8006454 <HAL_RCC_GetSysClockFreq+0x200>)
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	099b      	lsrs	r3, r3, #6
 80062b0:	2200      	movs	r2, #0
 80062b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80062b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80062b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80062be:	2300      	movs	r3, #0
 80062c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80062c2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80062c6:	4622      	mov	r2, r4
 80062c8:	462b      	mov	r3, r5
 80062ca:	f04f 0000 	mov.w	r0, #0
 80062ce:	f04f 0100 	mov.w	r1, #0
 80062d2:	0159      	lsls	r1, r3, #5
 80062d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80062d8:	0150      	lsls	r0, r2, #5
 80062da:	4602      	mov	r2, r0
 80062dc:	460b      	mov	r3, r1
 80062de:	4621      	mov	r1, r4
 80062e0:	1a51      	subs	r1, r2, r1
 80062e2:	6139      	str	r1, [r7, #16]
 80062e4:	4629      	mov	r1, r5
 80062e6:	eb63 0301 	sbc.w	r3, r3, r1
 80062ea:	617b      	str	r3, [r7, #20]
 80062ec:	f04f 0200 	mov.w	r2, #0
 80062f0:	f04f 0300 	mov.w	r3, #0
 80062f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80062f8:	4659      	mov	r1, fp
 80062fa:	018b      	lsls	r3, r1, #6
 80062fc:	4651      	mov	r1, sl
 80062fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006302:	4651      	mov	r1, sl
 8006304:	018a      	lsls	r2, r1, #6
 8006306:	4651      	mov	r1, sl
 8006308:	ebb2 0801 	subs.w	r8, r2, r1
 800630c:	4659      	mov	r1, fp
 800630e:	eb63 0901 	sbc.w	r9, r3, r1
 8006312:	f04f 0200 	mov.w	r2, #0
 8006316:	f04f 0300 	mov.w	r3, #0
 800631a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800631e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006322:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006326:	4690      	mov	r8, r2
 8006328:	4699      	mov	r9, r3
 800632a:	4623      	mov	r3, r4
 800632c:	eb18 0303 	adds.w	r3, r8, r3
 8006330:	60bb      	str	r3, [r7, #8]
 8006332:	462b      	mov	r3, r5
 8006334:	eb49 0303 	adc.w	r3, r9, r3
 8006338:	60fb      	str	r3, [r7, #12]
 800633a:	f04f 0200 	mov.w	r2, #0
 800633e:	f04f 0300 	mov.w	r3, #0
 8006342:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006346:	4629      	mov	r1, r5
 8006348:	024b      	lsls	r3, r1, #9
 800634a:	4621      	mov	r1, r4
 800634c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006350:	4621      	mov	r1, r4
 8006352:	024a      	lsls	r2, r1, #9
 8006354:	4610      	mov	r0, r2
 8006356:	4619      	mov	r1, r3
 8006358:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800635a:	2200      	movs	r2, #0
 800635c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800635e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006360:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006364:	f7fa fce0 	bl	8000d28 <__aeabi_uldivmod>
 8006368:	4602      	mov	r2, r0
 800636a:	460b      	mov	r3, r1
 800636c:	4613      	mov	r3, r2
 800636e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006370:	e058      	b.n	8006424 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006372:	4b38      	ldr	r3, [pc, #224]	@ (8006454 <HAL_RCC_GetSysClockFreq+0x200>)
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	099b      	lsrs	r3, r3, #6
 8006378:	2200      	movs	r2, #0
 800637a:	4618      	mov	r0, r3
 800637c:	4611      	mov	r1, r2
 800637e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006382:	623b      	str	r3, [r7, #32]
 8006384:	2300      	movs	r3, #0
 8006386:	627b      	str	r3, [r7, #36]	@ 0x24
 8006388:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800638c:	4642      	mov	r2, r8
 800638e:	464b      	mov	r3, r9
 8006390:	f04f 0000 	mov.w	r0, #0
 8006394:	f04f 0100 	mov.w	r1, #0
 8006398:	0159      	lsls	r1, r3, #5
 800639a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800639e:	0150      	lsls	r0, r2, #5
 80063a0:	4602      	mov	r2, r0
 80063a2:	460b      	mov	r3, r1
 80063a4:	4641      	mov	r1, r8
 80063a6:	ebb2 0a01 	subs.w	sl, r2, r1
 80063aa:	4649      	mov	r1, r9
 80063ac:	eb63 0b01 	sbc.w	fp, r3, r1
 80063b0:	f04f 0200 	mov.w	r2, #0
 80063b4:	f04f 0300 	mov.w	r3, #0
 80063b8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80063bc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80063c0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80063c4:	ebb2 040a 	subs.w	r4, r2, sl
 80063c8:	eb63 050b 	sbc.w	r5, r3, fp
 80063cc:	f04f 0200 	mov.w	r2, #0
 80063d0:	f04f 0300 	mov.w	r3, #0
 80063d4:	00eb      	lsls	r3, r5, #3
 80063d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80063da:	00e2      	lsls	r2, r4, #3
 80063dc:	4614      	mov	r4, r2
 80063de:	461d      	mov	r5, r3
 80063e0:	4643      	mov	r3, r8
 80063e2:	18e3      	adds	r3, r4, r3
 80063e4:	603b      	str	r3, [r7, #0]
 80063e6:	464b      	mov	r3, r9
 80063e8:	eb45 0303 	adc.w	r3, r5, r3
 80063ec:	607b      	str	r3, [r7, #4]
 80063ee:	f04f 0200 	mov.w	r2, #0
 80063f2:	f04f 0300 	mov.w	r3, #0
 80063f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80063fa:	4629      	mov	r1, r5
 80063fc:	028b      	lsls	r3, r1, #10
 80063fe:	4621      	mov	r1, r4
 8006400:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006404:	4621      	mov	r1, r4
 8006406:	028a      	lsls	r2, r1, #10
 8006408:	4610      	mov	r0, r2
 800640a:	4619      	mov	r1, r3
 800640c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800640e:	2200      	movs	r2, #0
 8006410:	61bb      	str	r3, [r7, #24]
 8006412:	61fa      	str	r2, [r7, #28]
 8006414:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006418:	f7fa fc86 	bl	8000d28 <__aeabi_uldivmod>
 800641c:	4602      	mov	r2, r0
 800641e:	460b      	mov	r3, r1
 8006420:	4613      	mov	r3, r2
 8006422:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006424:	4b0b      	ldr	r3, [pc, #44]	@ (8006454 <HAL_RCC_GetSysClockFreq+0x200>)
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	0c1b      	lsrs	r3, r3, #16
 800642a:	f003 0303 	and.w	r3, r3, #3
 800642e:	3301      	adds	r3, #1
 8006430:	005b      	lsls	r3, r3, #1
 8006432:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006434:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006436:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006438:	fbb2 f3f3 	udiv	r3, r2, r3
 800643c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800643e:	e002      	b.n	8006446 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006440:	4b05      	ldr	r3, [pc, #20]	@ (8006458 <HAL_RCC_GetSysClockFreq+0x204>)
 8006442:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006444:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006446:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006448:	4618      	mov	r0, r3
 800644a:	3750      	adds	r7, #80	@ 0x50
 800644c:	46bd      	mov	sp, r7
 800644e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006452:	bf00      	nop
 8006454:	40023800 	.word	0x40023800
 8006458:	00f42400 	.word	0x00f42400
 800645c:	007a1200 	.word	0x007a1200

08006460 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006460:	b480      	push	{r7}
 8006462:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006464:	4b03      	ldr	r3, [pc, #12]	@ (8006474 <HAL_RCC_GetHCLKFreq+0x14>)
 8006466:	681b      	ldr	r3, [r3, #0]
}
 8006468:	4618      	mov	r0, r3
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr
 8006472:	bf00      	nop
 8006474:	20000014 	.word	0x20000014

08006478 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800647c:	f7ff fff0 	bl	8006460 <HAL_RCC_GetHCLKFreq>
 8006480:	4602      	mov	r2, r0
 8006482:	4b05      	ldr	r3, [pc, #20]	@ (8006498 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	0a9b      	lsrs	r3, r3, #10
 8006488:	f003 0307 	and.w	r3, r3, #7
 800648c:	4903      	ldr	r1, [pc, #12]	@ (800649c <HAL_RCC_GetPCLK1Freq+0x24>)
 800648e:	5ccb      	ldrb	r3, [r1, r3]
 8006490:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006494:	4618      	mov	r0, r3
 8006496:	bd80      	pop	{r7, pc}
 8006498:	40023800 	.word	0x40023800
 800649c:	08010850 	.word	0x08010850

080064a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80064a4:	f7ff ffdc 	bl	8006460 <HAL_RCC_GetHCLKFreq>
 80064a8:	4602      	mov	r2, r0
 80064aa:	4b05      	ldr	r3, [pc, #20]	@ (80064c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	0b5b      	lsrs	r3, r3, #13
 80064b0:	f003 0307 	and.w	r3, r3, #7
 80064b4:	4903      	ldr	r1, [pc, #12]	@ (80064c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80064b6:	5ccb      	ldrb	r3, [r1, r3]
 80064b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064bc:	4618      	mov	r0, r3
 80064be:	bd80      	pop	{r7, pc}
 80064c0:	40023800 	.word	0x40023800
 80064c4:	08010850 	.word	0x08010850

080064c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b086      	sub	sp, #24
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80064d0:	2300      	movs	r3, #0
 80064d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80064d4:	2300      	movs	r3, #0
 80064d6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0301 	and.w	r3, r3, #1
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d10b      	bne.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d105      	bne.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d075      	beq.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80064fc:	4b91      	ldr	r3, [pc, #580]	@ (8006744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80064fe:	2200      	movs	r2, #0
 8006500:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006502:	f7fd f85d 	bl	80035c0 <HAL_GetTick>
 8006506:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006508:	e008      	b.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800650a:	f7fd f859 	bl	80035c0 <HAL_GetTick>
 800650e:	4602      	mov	r2, r0
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	1ad3      	subs	r3, r2, r3
 8006514:	2b02      	cmp	r3, #2
 8006516:	d901      	bls.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006518:	2303      	movs	r3, #3
 800651a:	e189      	b.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800651c:	4b8a      	ldr	r3, [pc, #552]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006524:	2b00      	cmp	r3, #0
 8006526:	d1f0      	bne.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f003 0301 	and.w	r3, r3, #1
 8006530:	2b00      	cmp	r3, #0
 8006532:	d009      	beq.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	019a      	lsls	r2, r3, #6
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	689b      	ldr	r3, [r3, #8]
 800653e:	071b      	lsls	r3, r3, #28
 8006540:	4981      	ldr	r1, [pc, #516]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006542:	4313      	orrs	r3, r2
 8006544:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f003 0302 	and.w	r3, r3, #2
 8006550:	2b00      	cmp	r3, #0
 8006552:	d01f      	beq.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006554:	4b7c      	ldr	r3, [pc, #496]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006556:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800655a:	0f1b      	lsrs	r3, r3, #28
 800655c:	f003 0307 	and.w	r3, r3, #7
 8006560:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	019a      	lsls	r2, r3, #6
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	061b      	lsls	r3, r3, #24
 800656e:	431a      	orrs	r2, r3
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	071b      	lsls	r3, r3, #28
 8006574:	4974      	ldr	r1, [pc, #464]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006576:	4313      	orrs	r3, r2
 8006578:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800657c:	4b72      	ldr	r3, [pc, #456]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800657e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006582:	f023 021f 	bic.w	r2, r3, #31
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	69db      	ldr	r3, [r3, #28]
 800658a:	3b01      	subs	r3, #1
 800658c:	496e      	ldr	r1, [pc, #440]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800658e:	4313      	orrs	r3, r2
 8006590:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800659c:	2b00      	cmp	r3, #0
 800659e:	d00d      	beq.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	019a      	lsls	r2, r3, #6
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	061b      	lsls	r3, r3, #24
 80065ac:	431a      	orrs	r2, r3
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	071b      	lsls	r3, r3, #28
 80065b4:	4964      	ldr	r1, [pc, #400]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80065b6:	4313      	orrs	r3, r2
 80065b8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80065bc:	4b61      	ldr	r3, [pc, #388]	@ (8006744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80065be:	2201      	movs	r2, #1
 80065c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80065c2:	f7fc fffd 	bl	80035c0 <HAL_GetTick>
 80065c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80065c8:	e008      	b.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80065ca:	f7fc fff9 	bl	80035c0 <HAL_GetTick>
 80065ce:	4602      	mov	r2, r0
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	1ad3      	subs	r3, r2, r3
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d901      	bls.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80065d8:	2303      	movs	r3, #3
 80065da:	e129      	b.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80065dc:	4b5a      	ldr	r3, [pc, #360]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d0f0      	beq.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f003 0304 	and.w	r3, r3, #4
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d105      	bne.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d079      	beq.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006600:	4b52      	ldr	r3, [pc, #328]	@ (800674c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006602:	2200      	movs	r2, #0
 8006604:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006606:	f7fc ffdb 	bl	80035c0 <HAL_GetTick>
 800660a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800660c:	e008      	b.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800660e:	f7fc ffd7 	bl	80035c0 <HAL_GetTick>
 8006612:	4602      	mov	r2, r0
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	1ad3      	subs	r3, r2, r3
 8006618:	2b02      	cmp	r3, #2
 800661a:	d901      	bls.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800661c:	2303      	movs	r3, #3
 800661e:	e107      	b.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006620:	4b49      	ldr	r3, [pc, #292]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006628:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800662c:	d0ef      	beq.n	800660e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f003 0304 	and.w	r3, r3, #4
 8006636:	2b00      	cmp	r3, #0
 8006638:	d020      	beq.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800663a:	4b43      	ldr	r3, [pc, #268]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800663c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006640:	0f1b      	lsrs	r3, r3, #28
 8006642:	f003 0307 	and.w	r3, r3, #7
 8006646:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	019a      	lsls	r2, r3, #6
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	695b      	ldr	r3, [r3, #20]
 8006652:	061b      	lsls	r3, r3, #24
 8006654:	431a      	orrs	r2, r3
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	071b      	lsls	r3, r3, #28
 800665a:	493b      	ldr	r1, [pc, #236]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800665c:	4313      	orrs	r3, r2
 800665e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006662:	4b39      	ldr	r3, [pc, #228]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006664:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006668:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a1b      	ldr	r3, [r3, #32]
 8006670:	3b01      	subs	r3, #1
 8006672:	021b      	lsls	r3, r3, #8
 8006674:	4934      	ldr	r1, [pc, #208]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006676:	4313      	orrs	r3, r2
 8006678:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f003 0308 	and.w	r3, r3, #8
 8006684:	2b00      	cmp	r3, #0
 8006686:	d01e      	beq.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006688:	4b2f      	ldr	r3, [pc, #188]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800668a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800668e:	0e1b      	lsrs	r3, r3, #24
 8006690:	f003 030f 	and.w	r3, r3, #15
 8006694:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	691b      	ldr	r3, [r3, #16]
 800669a:	019a      	lsls	r2, r3, #6
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	061b      	lsls	r3, r3, #24
 80066a0:	431a      	orrs	r2, r3
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	699b      	ldr	r3, [r3, #24]
 80066a6:	071b      	lsls	r3, r3, #28
 80066a8:	4927      	ldr	r1, [pc, #156]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066aa:	4313      	orrs	r3, r2
 80066ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80066b0:	4b25      	ldr	r3, [pc, #148]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066b6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066be:	4922      	ldr	r1, [pc, #136]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066c0:	4313      	orrs	r3, r2
 80066c2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80066c6:	4b21      	ldr	r3, [pc, #132]	@ (800674c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80066c8:	2201      	movs	r2, #1
 80066ca:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80066cc:	f7fc ff78 	bl	80035c0 <HAL_GetTick>
 80066d0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80066d2:	e008      	b.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80066d4:	f7fc ff74 	bl	80035c0 <HAL_GetTick>
 80066d8:	4602      	mov	r2, r0
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	1ad3      	subs	r3, r2, r3
 80066de:	2b02      	cmp	r3, #2
 80066e0:	d901      	bls.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066e2:	2303      	movs	r3, #3
 80066e4:	e0a4      	b.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80066e6:	4b18      	ldr	r3, [pc, #96]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80066ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066f2:	d1ef      	bne.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 0320 	and.w	r3, r3, #32
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	f000 808b 	beq.w	8006818 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006702:	2300      	movs	r3, #0
 8006704:	60fb      	str	r3, [r7, #12]
 8006706:	4b10      	ldr	r3, [pc, #64]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800670a:	4a0f      	ldr	r2, [pc, #60]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800670c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006710:	6413      	str	r3, [r2, #64]	@ 0x40
 8006712:	4b0d      	ldr	r3, [pc, #52]	@ (8006748 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006716:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800671a:	60fb      	str	r3, [r7, #12]
 800671c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800671e:	4b0c      	ldr	r3, [pc, #48]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a0b      	ldr	r2, [pc, #44]	@ (8006750 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006728:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800672a:	f7fc ff49 	bl	80035c0 <HAL_GetTick>
 800672e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006730:	e010      	b.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006732:	f7fc ff45 	bl	80035c0 <HAL_GetTick>
 8006736:	4602      	mov	r2, r0
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	1ad3      	subs	r3, r2, r3
 800673c:	2b02      	cmp	r3, #2
 800673e:	d909      	bls.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006740:	2303      	movs	r3, #3
 8006742:	e075      	b.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006744:	42470068 	.word	0x42470068
 8006748:	40023800 	.word	0x40023800
 800674c:	42470070 	.word	0x42470070
 8006750:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006754:	4b38      	ldr	r3, [pc, #224]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800675c:	2b00      	cmp	r3, #0
 800675e:	d0e8      	beq.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006760:	4b36      	ldr	r3, [pc, #216]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006762:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006764:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006768:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d02f      	beq.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006774:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006778:	693a      	ldr	r2, [r7, #16]
 800677a:	429a      	cmp	r2, r3
 800677c:	d028      	beq.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800677e:	4b2f      	ldr	r3, [pc, #188]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006782:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006786:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006788:	4b2d      	ldr	r3, [pc, #180]	@ (8006840 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800678a:	2201      	movs	r2, #1
 800678c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800678e:	4b2c      	ldr	r3, [pc, #176]	@ (8006840 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006790:	2200      	movs	r2, #0
 8006792:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006794:	4a29      	ldr	r2, [pc, #164]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800679a:	4b28      	ldr	r3, [pc, #160]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800679c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800679e:	f003 0301 	and.w	r3, r3, #1
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d114      	bne.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80067a6:	f7fc ff0b 	bl	80035c0 <HAL_GetTick>
 80067aa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067ac:	e00a      	b.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067ae:	f7fc ff07 	bl	80035c0 <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067bc:	4293      	cmp	r3, r2
 80067be:	d901      	bls.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80067c0:	2303      	movs	r3, #3
 80067c2:	e035      	b.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067c4:	4b1d      	ldr	r3, [pc, #116]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80067c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067c8:	f003 0302 	and.w	r3, r3, #2
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d0ee      	beq.n	80067ae <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067dc:	d10d      	bne.n	80067fa <HAL_RCCEx_PeriphCLKConfig+0x332>
 80067de:	4b17      	ldr	r3, [pc, #92]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ea:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80067ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067f2:	4912      	ldr	r1, [pc, #72]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80067f4:	4313      	orrs	r3, r2
 80067f6:	608b      	str	r3, [r1, #8]
 80067f8:	e005      	b.n	8006806 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80067fa:	4b10      	ldr	r3, [pc, #64]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	4a0f      	ldr	r2, [pc, #60]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006800:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006804:	6093      	str	r3, [r2, #8]
 8006806:	4b0d      	ldr	r3, [pc, #52]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006808:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800680e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006812:	490a      	ldr	r1, [pc, #40]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006814:	4313      	orrs	r3, r2
 8006816:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f003 0310 	and.w	r3, r3, #16
 8006820:	2b00      	cmp	r3, #0
 8006822:	d004      	beq.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 800682a:	4b06      	ldr	r3, [pc, #24]	@ (8006844 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 800682c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800682e:	2300      	movs	r3, #0
}
 8006830:	4618      	mov	r0, r3
 8006832:	3718      	adds	r7, #24
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}
 8006838:	40007000 	.word	0x40007000
 800683c:	40023800 	.word	0x40023800
 8006840:	42470e40 	.word	0x42470e40
 8006844:	424711e0 	.word	0x424711e0

08006848 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006848:	b480      	push	{r7}
 800684a:	b087      	sub	sp, #28
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006850:	2300      	movs	r3, #0
 8006852:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006854:	2300      	movs	r3, #0
 8006856:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006858:	2300      	movs	r3, #0
 800685a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800685c:	2300      	movs	r3, #0
 800685e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2b01      	cmp	r3, #1
 8006864:	d13f      	bne.n	80068e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006866:	4b24      	ldr	r3, [pc, #144]	@ (80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800686e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d006      	beq.n	8006884 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800687c:	d12f      	bne.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800687e:	4b1f      	ldr	r3, [pc, #124]	@ (80068fc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006880:	617b      	str	r3, [r7, #20]
          break;
 8006882:	e02f      	b.n	80068e4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006884:	4b1c      	ldr	r3, [pc, #112]	@ (80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800688c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006890:	d108      	bne.n	80068a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006892:	4b19      	ldr	r3, [pc, #100]	@ (80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800689a:	4a19      	ldr	r2, [pc, #100]	@ (8006900 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800689c:	fbb2 f3f3 	udiv	r3, r2, r3
 80068a0:	613b      	str	r3, [r7, #16]
 80068a2:	e007      	b.n	80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80068a4:	4b14      	ldr	r3, [pc, #80]	@ (80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80068ac:	4a15      	ldr	r2, [pc, #84]	@ (8006904 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80068ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80068b2:	613b      	str	r3, [r7, #16]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80068b4:	4b10      	ldr	r3, [pc, #64]	@ (80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80068b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068ba:	099b      	lsrs	r3, r3, #6
 80068bc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	fb02 f303 	mul.w	r3, r2, r3
 80068c6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80068c8:	4b0b      	ldr	r3, [pc, #44]	@ (80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80068ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068ce:	0f1b      	lsrs	r3, r3, #28
 80068d0:	f003 0307 	and.w	r3, r3, #7
 80068d4:	68ba      	ldr	r2, [r7, #8]
 80068d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80068da:	617b      	str	r3, [r7, #20]
          break;
 80068dc:	e002      	b.n	80068e4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80068de:	2300      	movs	r3, #0
 80068e0:	617b      	str	r3, [r7, #20]
          break;
 80068e2:	bf00      	nop
        }
      }
      break;
 80068e4:	e000      	b.n	80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80068e6:	bf00      	nop
    }
  }
  return frequency;
 80068e8:	697b      	ldr	r3, [r7, #20]
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	371c      	adds	r7, #28
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop
 80068f8:	40023800 	.word	0x40023800
 80068fc:	00bb8000 	.word	0x00bb8000
 8006900:	007a1200 	.word	0x007a1200
 8006904:	00f42400 	.word	0x00f42400

08006908 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b082      	sub	sp, #8
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d101      	bne.n	800691a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	e041      	b.n	800699e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006920:	b2db      	uxtb	r3, r3
 8006922:	2b00      	cmp	r3, #0
 8006924:	d106      	bne.n	8006934 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2200      	movs	r2, #0
 800692a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f7fc fc72 	bl	8003218 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2202      	movs	r2, #2
 8006938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	3304      	adds	r3, #4
 8006944:	4619      	mov	r1, r3
 8006946:	4610      	mov	r0, r2
 8006948:	f000 f984 	bl	8006c54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2201      	movs	r2, #1
 8006950:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2201      	movs	r2, #1
 8006958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2201      	movs	r2, #1
 8006968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2201      	movs	r2, #1
 8006978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2201      	movs	r2, #1
 8006988:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2201      	movs	r2, #1
 8006990:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2201      	movs	r2, #1
 8006998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800699c:	2300      	movs	r3, #0
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3708      	adds	r7, #8
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
	...

080069a8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b085      	sub	sp, #20
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069b6:	b2db      	uxtb	r3, r3
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d001      	beq.n	80069c0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80069bc:	2301      	movs	r3, #1
 80069be:	e046      	b.n	8006a4e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2202      	movs	r2, #2
 80069c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a23      	ldr	r2, [pc, #140]	@ (8006a5c <HAL_TIM_Base_Start+0xb4>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d022      	beq.n	8006a18 <HAL_TIM_Base_Start+0x70>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069da:	d01d      	beq.n	8006a18 <HAL_TIM_Base_Start+0x70>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a1f      	ldr	r2, [pc, #124]	@ (8006a60 <HAL_TIM_Base_Start+0xb8>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d018      	beq.n	8006a18 <HAL_TIM_Base_Start+0x70>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a1e      	ldr	r2, [pc, #120]	@ (8006a64 <HAL_TIM_Base_Start+0xbc>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d013      	beq.n	8006a18 <HAL_TIM_Base_Start+0x70>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a1c      	ldr	r2, [pc, #112]	@ (8006a68 <HAL_TIM_Base_Start+0xc0>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d00e      	beq.n	8006a18 <HAL_TIM_Base_Start+0x70>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a1b      	ldr	r2, [pc, #108]	@ (8006a6c <HAL_TIM_Base_Start+0xc4>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d009      	beq.n	8006a18 <HAL_TIM_Base_Start+0x70>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a19      	ldr	r2, [pc, #100]	@ (8006a70 <HAL_TIM_Base_Start+0xc8>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d004      	beq.n	8006a18 <HAL_TIM_Base_Start+0x70>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a18      	ldr	r2, [pc, #96]	@ (8006a74 <HAL_TIM_Base_Start+0xcc>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d111      	bne.n	8006a3c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	f003 0307 	and.w	r3, r3, #7
 8006a22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2b06      	cmp	r3, #6
 8006a28:	d010      	beq.n	8006a4c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	681a      	ldr	r2, [r3, #0]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f042 0201 	orr.w	r2, r2, #1
 8006a38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a3a:	e007      	b.n	8006a4c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f042 0201 	orr.w	r2, r2, #1
 8006a4a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a4c:	2300      	movs	r3, #0
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3714      	adds	r7, #20
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr
 8006a5a:	bf00      	nop
 8006a5c:	40010000 	.word	0x40010000
 8006a60:	40000400 	.word	0x40000400
 8006a64:	40000800 	.word	0x40000800
 8006a68:	40000c00 	.word	0x40000c00
 8006a6c:	40010400 	.word	0x40010400
 8006a70:	40014000 	.word	0x40014000
 8006a74:	40001800 	.word	0x40001800

08006a78 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b083      	sub	sp, #12
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	6a1a      	ldr	r2, [r3, #32]
 8006a86:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006a8a:	4013      	ands	r3, r2
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d10f      	bne.n	8006ab0 <HAL_TIM_Base_Stop+0x38>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	6a1a      	ldr	r2, [r3, #32]
 8006a96:	f240 4344 	movw	r3, #1092	@ 0x444
 8006a9a:	4013      	ands	r3, r2
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d107      	bne.n	8006ab0 <HAL_TIM_Base_Stop+0x38>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f022 0201 	bic.w	r2, r2, #1
 8006aae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006ab8:	2300      	movs	r3, #0
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	370c      	adds	r7, #12
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr

08006ac6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006ac6:	b580      	push	{r7, lr}
 8006ac8:	b084      	sub	sp, #16
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	6078      	str	r0, [r7, #4]
 8006ace:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d101      	bne.n	8006ae2 <HAL_TIM_ConfigClockSource+0x1c>
 8006ade:	2302      	movs	r3, #2
 8006ae0:	e0b4      	b.n	8006c4c <HAL_TIM_ConfigClockSource+0x186>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2202      	movs	r2, #2
 8006aee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006b00:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006b08:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	68ba      	ldr	r2, [r7, #8]
 8006b10:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b1a:	d03e      	beq.n	8006b9a <HAL_TIM_ConfigClockSource+0xd4>
 8006b1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b20:	f200 8087 	bhi.w	8006c32 <HAL_TIM_ConfigClockSource+0x16c>
 8006b24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b28:	f000 8086 	beq.w	8006c38 <HAL_TIM_ConfigClockSource+0x172>
 8006b2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b30:	d87f      	bhi.n	8006c32 <HAL_TIM_ConfigClockSource+0x16c>
 8006b32:	2b70      	cmp	r3, #112	@ 0x70
 8006b34:	d01a      	beq.n	8006b6c <HAL_TIM_ConfigClockSource+0xa6>
 8006b36:	2b70      	cmp	r3, #112	@ 0x70
 8006b38:	d87b      	bhi.n	8006c32 <HAL_TIM_ConfigClockSource+0x16c>
 8006b3a:	2b60      	cmp	r3, #96	@ 0x60
 8006b3c:	d050      	beq.n	8006be0 <HAL_TIM_ConfigClockSource+0x11a>
 8006b3e:	2b60      	cmp	r3, #96	@ 0x60
 8006b40:	d877      	bhi.n	8006c32 <HAL_TIM_ConfigClockSource+0x16c>
 8006b42:	2b50      	cmp	r3, #80	@ 0x50
 8006b44:	d03c      	beq.n	8006bc0 <HAL_TIM_ConfigClockSource+0xfa>
 8006b46:	2b50      	cmp	r3, #80	@ 0x50
 8006b48:	d873      	bhi.n	8006c32 <HAL_TIM_ConfigClockSource+0x16c>
 8006b4a:	2b40      	cmp	r3, #64	@ 0x40
 8006b4c:	d058      	beq.n	8006c00 <HAL_TIM_ConfigClockSource+0x13a>
 8006b4e:	2b40      	cmp	r3, #64	@ 0x40
 8006b50:	d86f      	bhi.n	8006c32 <HAL_TIM_ConfigClockSource+0x16c>
 8006b52:	2b30      	cmp	r3, #48	@ 0x30
 8006b54:	d064      	beq.n	8006c20 <HAL_TIM_ConfigClockSource+0x15a>
 8006b56:	2b30      	cmp	r3, #48	@ 0x30
 8006b58:	d86b      	bhi.n	8006c32 <HAL_TIM_ConfigClockSource+0x16c>
 8006b5a:	2b20      	cmp	r3, #32
 8006b5c:	d060      	beq.n	8006c20 <HAL_TIM_ConfigClockSource+0x15a>
 8006b5e:	2b20      	cmp	r3, #32
 8006b60:	d867      	bhi.n	8006c32 <HAL_TIM_ConfigClockSource+0x16c>
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d05c      	beq.n	8006c20 <HAL_TIM_ConfigClockSource+0x15a>
 8006b66:	2b10      	cmp	r3, #16
 8006b68:	d05a      	beq.n	8006c20 <HAL_TIM_ConfigClockSource+0x15a>
 8006b6a:	e062      	b.n	8006c32 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b7c:	f000 f98a 	bl	8006e94 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006b8e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68ba      	ldr	r2, [r7, #8]
 8006b96:	609a      	str	r2, [r3, #8]
      break;
 8006b98:	e04f      	b.n	8006c3a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006baa:	f000 f973 	bl	8006e94 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	689a      	ldr	r2, [r3, #8]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006bbc:	609a      	str	r2, [r3, #8]
      break;
 8006bbe:	e03c      	b.n	8006c3a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bcc:	461a      	mov	r2, r3
 8006bce:	f000 f8e7 	bl	8006da0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	2150      	movs	r1, #80	@ 0x50
 8006bd8:	4618      	mov	r0, r3
 8006bda:	f000 f940 	bl	8006e5e <TIM_ITRx_SetConfig>
      break;
 8006bde:	e02c      	b.n	8006c3a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006bec:	461a      	mov	r2, r3
 8006bee:	f000 f906 	bl	8006dfe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	2160      	movs	r1, #96	@ 0x60
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f000 f930 	bl	8006e5e <TIM_ITRx_SetConfig>
      break;
 8006bfe:	e01c      	b.n	8006c3a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	f000 f8c7 	bl	8006da0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2140      	movs	r1, #64	@ 0x40
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f000 f920 	bl	8006e5e <TIM_ITRx_SetConfig>
      break;
 8006c1e:	e00c      	b.n	8006c3a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681a      	ldr	r2, [r3, #0]
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4619      	mov	r1, r3
 8006c2a:	4610      	mov	r0, r2
 8006c2c:	f000 f917 	bl	8006e5e <TIM_ITRx_SetConfig>
      break;
 8006c30:	e003      	b.n	8006c3a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006c32:	2301      	movs	r3, #1
 8006c34:	73fb      	strb	r3, [r7, #15]
      break;
 8006c36:	e000      	b.n	8006c3a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006c38:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2200      	movs	r2, #0
 8006c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006c4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	3710      	adds	r7, #16
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}

08006c54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b085      	sub	sp, #20
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a43      	ldr	r2, [pc, #268]	@ (8006d74 <TIM_Base_SetConfig+0x120>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d013      	beq.n	8006c94 <TIM_Base_SetConfig+0x40>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c72:	d00f      	beq.n	8006c94 <TIM_Base_SetConfig+0x40>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a40      	ldr	r2, [pc, #256]	@ (8006d78 <TIM_Base_SetConfig+0x124>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d00b      	beq.n	8006c94 <TIM_Base_SetConfig+0x40>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a3f      	ldr	r2, [pc, #252]	@ (8006d7c <TIM_Base_SetConfig+0x128>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d007      	beq.n	8006c94 <TIM_Base_SetConfig+0x40>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a3e      	ldr	r2, [pc, #248]	@ (8006d80 <TIM_Base_SetConfig+0x12c>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d003      	beq.n	8006c94 <TIM_Base_SetConfig+0x40>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a3d      	ldr	r2, [pc, #244]	@ (8006d84 <TIM_Base_SetConfig+0x130>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d108      	bne.n	8006ca6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	68fa      	ldr	r2, [r7, #12]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a32      	ldr	r2, [pc, #200]	@ (8006d74 <TIM_Base_SetConfig+0x120>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d02b      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cb4:	d027      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a2f      	ldr	r2, [pc, #188]	@ (8006d78 <TIM_Base_SetConfig+0x124>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d023      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a2e      	ldr	r2, [pc, #184]	@ (8006d7c <TIM_Base_SetConfig+0x128>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d01f      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	4a2d      	ldr	r2, [pc, #180]	@ (8006d80 <TIM_Base_SetConfig+0x12c>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d01b      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	4a2c      	ldr	r2, [pc, #176]	@ (8006d84 <TIM_Base_SetConfig+0x130>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d017      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	4a2b      	ldr	r2, [pc, #172]	@ (8006d88 <TIM_Base_SetConfig+0x134>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d013      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	4a2a      	ldr	r2, [pc, #168]	@ (8006d8c <TIM_Base_SetConfig+0x138>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d00f      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a29      	ldr	r2, [pc, #164]	@ (8006d90 <TIM_Base_SetConfig+0x13c>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d00b      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	4a28      	ldr	r2, [pc, #160]	@ (8006d94 <TIM_Base_SetConfig+0x140>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d007      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a27      	ldr	r2, [pc, #156]	@ (8006d98 <TIM_Base_SetConfig+0x144>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d003      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	4a26      	ldr	r2, [pc, #152]	@ (8006d9c <TIM_Base_SetConfig+0x148>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d108      	bne.n	8006d18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	68db      	ldr	r3, [r3, #12]
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	695b      	ldr	r3, [r3, #20]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	689a      	ldr	r2, [r3, #8]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a0e      	ldr	r2, [pc, #56]	@ (8006d74 <TIM_Base_SetConfig+0x120>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d003      	beq.n	8006d46 <TIM_Base_SetConfig+0xf2>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a10      	ldr	r2, [pc, #64]	@ (8006d84 <TIM_Base_SetConfig+0x130>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d103      	bne.n	8006d4e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	691a      	ldr	r2, [r3, #16]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f043 0204 	orr.w	r2, r3, #4
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2201      	movs	r2, #1
 8006d5e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	68fa      	ldr	r2, [r7, #12]
 8006d64:	601a      	str	r2, [r3, #0]
}
 8006d66:	bf00      	nop
 8006d68:	3714      	adds	r7, #20
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr
 8006d72:	bf00      	nop
 8006d74:	40010000 	.word	0x40010000
 8006d78:	40000400 	.word	0x40000400
 8006d7c:	40000800 	.word	0x40000800
 8006d80:	40000c00 	.word	0x40000c00
 8006d84:	40010400 	.word	0x40010400
 8006d88:	40014000 	.word	0x40014000
 8006d8c:	40014400 	.word	0x40014400
 8006d90:	40014800 	.word	0x40014800
 8006d94:	40001800 	.word	0x40001800
 8006d98:	40001c00 	.word	0x40001c00
 8006d9c:	40002000 	.word	0x40002000

08006da0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b087      	sub	sp, #28
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	60f8      	str	r0, [r7, #12]
 8006da8:	60b9      	str	r1, [r7, #8]
 8006daa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	6a1b      	ldr	r3, [r3, #32]
 8006db0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	6a1b      	ldr	r3, [r3, #32]
 8006db6:	f023 0201 	bic.w	r2, r3, #1
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	699b      	ldr	r3, [r3, #24]
 8006dc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006dca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	011b      	lsls	r3, r3, #4
 8006dd0:	693a      	ldr	r2, [r7, #16]
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	f023 030a 	bic.w	r3, r3, #10
 8006ddc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006dde:	697a      	ldr	r2, [r7, #20]
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	4313      	orrs	r3, r2
 8006de4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	693a      	ldr	r2, [r7, #16]
 8006dea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	697a      	ldr	r2, [r7, #20]
 8006df0:	621a      	str	r2, [r3, #32]
}
 8006df2:	bf00      	nop
 8006df4:	371c      	adds	r7, #28
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr

08006dfe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dfe:	b480      	push	{r7}
 8006e00:	b087      	sub	sp, #28
 8006e02:	af00      	add	r7, sp, #0
 8006e04:	60f8      	str	r0, [r7, #12]
 8006e06:	60b9      	str	r1, [r7, #8]
 8006e08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	6a1b      	ldr	r3, [r3, #32]
 8006e0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6a1b      	ldr	r3, [r3, #32]
 8006e14:	f023 0210 	bic.w	r2, r3, #16
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	699b      	ldr	r3, [r3, #24]
 8006e20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	031b      	lsls	r3, r3, #12
 8006e2e:	693a      	ldr	r2, [r7, #16]
 8006e30:	4313      	orrs	r3, r2
 8006e32:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e3a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	011b      	lsls	r3, r3, #4
 8006e40:	697a      	ldr	r2, [r7, #20]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	693a      	ldr	r2, [r7, #16]
 8006e4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	697a      	ldr	r2, [r7, #20]
 8006e50:	621a      	str	r2, [r3, #32]
}
 8006e52:	bf00      	nop
 8006e54:	371c      	adds	r7, #28
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr

08006e5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e5e:	b480      	push	{r7}
 8006e60:	b085      	sub	sp, #20
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
 8006e66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e76:	683a      	ldr	r2, [r7, #0]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	f043 0307 	orr.w	r3, r3, #7
 8006e80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	68fa      	ldr	r2, [r7, #12]
 8006e86:	609a      	str	r2, [r3, #8]
}
 8006e88:	bf00      	nop
 8006e8a:	3714      	adds	r7, #20
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e92:	4770      	bx	lr

08006e94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b087      	sub	sp, #28
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	60f8      	str	r0, [r7, #12]
 8006e9c:	60b9      	str	r1, [r7, #8]
 8006e9e:	607a      	str	r2, [r7, #4]
 8006ea0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006eae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	021a      	lsls	r2, r3, #8
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	431a      	orrs	r2, r3
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	697a      	ldr	r2, [r7, #20]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	697a      	ldr	r2, [r7, #20]
 8006ec6:	609a      	str	r2, [r3, #8]
}
 8006ec8:	bf00      	nop
 8006eca:	371c      	adds	r7, #28
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed2:	4770      	bx	lr

08006ed4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b085      	sub	sp, #20
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d101      	bne.n	8006eec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ee8:	2302      	movs	r3, #2
 8006eea:	e05a      	b.n	8006fa2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2202      	movs	r2, #2
 8006ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	68fa      	ldr	r2, [r7, #12]
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	68fa      	ldr	r2, [r7, #12]
 8006f24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a21      	ldr	r2, [pc, #132]	@ (8006fb0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d022      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f38:	d01d      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a1d      	ldr	r2, [pc, #116]	@ (8006fb4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d018      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a1b      	ldr	r2, [pc, #108]	@ (8006fb8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d013      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a1a      	ldr	r2, [pc, #104]	@ (8006fbc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d00e      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a18      	ldr	r2, [pc, #96]	@ (8006fc0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d009      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a17      	ldr	r2, [pc, #92]	@ (8006fc4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d004      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a15      	ldr	r2, [pc, #84]	@ (8006fc8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d10c      	bne.n	8006f90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	68ba      	ldr	r2, [r7, #8]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	68ba      	ldr	r2, [r7, #8]
 8006f8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006fa0:	2300      	movs	r3, #0
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3714      	adds	r7, #20
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr
 8006fae:	bf00      	nop
 8006fb0:	40010000 	.word	0x40010000
 8006fb4:	40000400 	.word	0x40000400
 8006fb8:	40000800 	.word	0x40000800
 8006fbc:	40000c00 	.word	0x40000c00
 8006fc0:	40010400 	.word	0x40010400
 8006fc4:	40014000 	.word	0x40014000
 8006fc8:	40001800 	.word	0x40001800

08006fcc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b082      	sub	sp, #8
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d101      	bne.n	8006fde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e042      	b.n	8007064 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d106      	bne.n	8006ff8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f7fc f930 	bl	8003258 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2224      	movs	r2, #36	@ 0x24
 8006ffc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	68da      	ldr	r2, [r3, #12]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800700e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 f973 	bl	80072fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	691a      	ldr	r2, [r3, #16]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007024:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	695a      	ldr	r2, [r3, #20]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007034:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	68da      	ldr	r2, [r3, #12]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007044:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2200      	movs	r2, #0
 800704a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2220      	movs	r2, #32
 8007050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2220      	movs	r2, #32
 8007058:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007062:	2300      	movs	r3, #0
}
 8007064:	4618      	mov	r0, r3
 8007066:	3708      	adds	r7, #8
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}

0800706c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b08a      	sub	sp, #40	@ 0x28
 8007070:	af02      	add	r7, sp, #8
 8007072:	60f8      	str	r0, [r7, #12]
 8007074:	60b9      	str	r1, [r7, #8]
 8007076:	603b      	str	r3, [r7, #0]
 8007078:	4613      	mov	r3, r2
 800707a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800707c:	2300      	movs	r3, #0
 800707e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007086:	b2db      	uxtb	r3, r3
 8007088:	2b20      	cmp	r3, #32
 800708a:	d175      	bne.n	8007178 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d002      	beq.n	8007098 <HAL_UART_Transmit+0x2c>
 8007092:	88fb      	ldrh	r3, [r7, #6]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d101      	bne.n	800709c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007098:	2301      	movs	r3, #1
 800709a:	e06e      	b.n	800717a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2200      	movs	r2, #0
 80070a0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2221      	movs	r2, #33	@ 0x21
 80070a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80070aa:	f7fc fa89 	bl	80035c0 <HAL_GetTick>
 80070ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	88fa      	ldrh	r2, [r7, #6]
 80070b4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	88fa      	ldrh	r2, [r7, #6]
 80070ba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	689b      	ldr	r3, [r3, #8]
 80070c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070c4:	d108      	bne.n	80070d8 <HAL_UART_Transmit+0x6c>
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	691b      	ldr	r3, [r3, #16]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d104      	bne.n	80070d8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80070ce:	2300      	movs	r3, #0
 80070d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	61bb      	str	r3, [r7, #24]
 80070d6:	e003      	b.n	80070e0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80070dc:	2300      	movs	r3, #0
 80070de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80070e0:	e02e      	b.n	8007140 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	9300      	str	r3, [sp, #0]
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	2200      	movs	r2, #0
 80070ea:	2180      	movs	r1, #128	@ 0x80
 80070ec:	68f8      	ldr	r0, [r7, #12]
 80070ee:	f000 f848 	bl	8007182 <UART_WaitOnFlagUntilTimeout>
 80070f2:	4603      	mov	r3, r0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d005      	beq.n	8007104 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2220      	movs	r2, #32
 80070fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007100:	2303      	movs	r3, #3
 8007102:	e03a      	b.n	800717a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007104:	69fb      	ldr	r3, [r7, #28]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d10b      	bne.n	8007122 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	881b      	ldrh	r3, [r3, #0]
 800710e:	461a      	mov	r2, r3
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007118:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800711a:	69bb      	ldr	r3, [r7, #24]
 800711c:	3302      	adds	r3, #2
 800711e:	61bb      	str	r3, [r7, #24]
 8007120:	e007      	b.n	8007132 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007122:	69fb      	ldr	r3, [r7, #28]
 8007124:	781a      	ldrb	r2, [r3, #0]
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	3301      	adds	r3, #1
 8007130:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007136:	b29b      	uxth	r3, r3
 8007138:	3b01      	subs	r3, #1
 800713a:	b29a      	uxth	r2, r3
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007144:	b29b      	uxth	r3, r3
 8007146:	2b00      	cmp	r3, #0
 8007148:	d1cb      	bne.n	80070e2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	9300      	str	r3, [sp, #0]
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	2200      	movs	r2, #0
 8007152:	2140      	movs	r1, #64	@ 0x40
 8007154:	68f8      	ldr	r0, [r7, #12]
 8007156:	f000 f814 	bl	8007182 <UART_WaitOnFlagUntilTimeout>
 800715a:	4603      	mov	r3, r0
 800715c:	2b00      	cmp	r3, #0
 800715e:	d005      	beq.n	800716c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2220      	movs	r2, #32
 8007164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007168:	2303      	movs	r3, #3
 800716a:	e006      	b.n	800717a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2220      	movs	r2, #32
 8007170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007174:	2300      	movs	r3, #0
 8007176:	e000      	b.n	800717a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007178:	2302      	movs	r3, #2
  }
}
 800717a:	4618      	mov	r0, r3
 800717c:	3720      	adds	r7, #32
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}

08007182 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007182:	b580      	push	{r7, lr}
 8007184:	b086      	sub	sp, #24
 8007186:	af00      	add	r7, sp, #0
 8007188:	60f8      	str	r0, [r7, #12]
 800718a:	60b9      	str	r1, [r7, #8]
 800718c:	603b      	str	r3, [r7, #0]
 800718e:	4613      	mov	r3, r2
 8007190:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007192:	e03b      	b.n	800720c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007194:	6a3b      	ldr	r3, [r7, #32]
 8007196:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800719a:	d037      	beq.n	800720c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800719c:	f7fc fa10 	bl	80035c0 <HAL_GetTick>
 80071a0:	4602      	mov	r2, r0
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	1ad3      	subs	r3, r2, r3
 80071a6:	6a3a      	ldr	r2, [r7, #32]
 80071a8:	429a      	cmp	r2, r3
 80071aa:	d302      	bcc.n	80071b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80071ac:	6a3b      	ldr	r3, [r7, #32]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d101      	bne.n	80071b6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80071b2:	2303      	movs	r3, #3
 80071b4:	e03a      	b.n	800722c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	68db      	ldr	r3, [r3, #12]
 80071bc:	f003 0304 	and.w	r3, r3, #4
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d023      	beq.n	800720c <UART_WaitOnFlagUntilTimeout+0x8a>
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	2b80      	cmp	r3, #128	@ 0x80
 80071c8:	d020      	beq.n	800720c <UART_WaitOnFlagUntilTimeout+0x8a>
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	2b40      	cmp	r3, #64	@ 0x40
 80071ce:	d01d      	beq.n	800720c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f003 0308 	and.w	r3, r3, #8
 80071da:	2b08      	cmp	r3, #8
 80071dc:	d116      	bne.n	800720c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80071de:	2300      	movs	r3, #0
 80071e0:	617b      	str	r3, [r7, #20]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	617b      	str	r3, [r7, #20]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	617b      	str	r3, [r7, #20]
 80071f2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80071f4:	68f8      	ldr	r0, [r7, #12]
 80071f6:	f000 f81d 	bl	8007234 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2208      	movs	r2, #8
 80071fe:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2200      	movs	r2, #0
 8007204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	e00f      	b.n	800722c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	681a      	ldr	r2, [r3, #0]
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	4013      	ands	r3, r2
 8007216:	68ba      	ldr	r2, [r7, #8]
 8007218:	429a      	cmp	r2, r3
 800721a:	bf0c      	ite	eq
 800721c:	2301      	moveq	r3, #1
 800721e:	2300      	movne	r3, #0
 8007220:	b2db      	uxtb	r3, r3
 8007222:	461a      	mov	r2, r3
 8007224:	79fb      	ldrb	r3, [r7, #7]
 8007226:	429a      	cmp	r2, r3
 8007228:	d0b4      	beq.n	8007194 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800722a:	2300      	movs	r3, #0
}
 800722c:	4618      	mov	r0, r3
 800722e:	3718      	adds	r7, #24
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}

08007234 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007234:	b480      	push	{r7}
 8007236:	b095      	sub	sp, #84	@ 0x54
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	330c      	adds	r3, #12
 8007242:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007246:	e853 3f00 	ldrex	r3, [r3]
 800724a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800724c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800724e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007252:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	330c      	adds	r3, #12
 800725a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800725c:	643a      	str	r2, [r7, #64]	@ 0x40
 800725e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007260:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007262:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007264:	e841 2300 	strex	r3, r2, [r1]
 8007268:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800726a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800726c:	2b00      	cmp	r3, #0
 800726e:	d1e5      	bne.n	800723c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	3314      	adds	r3, #20
 8007276:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007278:	6a3b      	ldr	r3, [r7, #32]
 800727a:	e853 3f00 	ldrex	r3, [r3]
 800727e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007280:	69fb      	ldr	r3, [r7, #28]
 8007282:	f023 0301 	bic.w	r3, r3, #1
 8007286:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	3314      	adds	r3, #20
 800728e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007290:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007292:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007294:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007296:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007298:	e841 2300 	strex	r3, r2, [r1]
 800729c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800729e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d1e5      	bne.n	8007270 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	d119      	bne.n	80072e0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	330c      	adds	r3, #12
 80072b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	e853 3f00 	ldrex	r3, [r3]
 80072ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	f023 0310 	bic.w	r3, r3, #16
 80072c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	330c      	adds	r3, #12
 80072ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072cc:	61ba      	str	r2, [r7, #24]
 80072ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d0:	6979      	ldr	r1, [r7, #20]
 80072d2:	69ba      	ldr	r2, [r7, #24]
 80072d4:	e841 2300 	strex	r3, r2, [r1]
 80072d8:	613b      	str	r3, [r7, #16]
   return(result);
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d1e5      	bne.n	80072ac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2220      	movs	r2, #32
 80072e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2200      	movs	r2, #0
 80072ec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80072ee:	bf00      	nop
 80072f0:	3754      	adds	r7, #84	@ 0x54
 80072f2:	46bd      	mov	sp, r7
 80072f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f8:	4770      	bx	lr
	...

080072fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007300:	b0c0      	sub	sp, #256	@ 0x100
 8007302:	af00      	add	r7, sp, #0
 8007304:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007318:	68d9      	ldr	r1, [r3, #12]
 800731a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800731e:	681a      	ldr	r2, [r3, #0]
 8007320:	ea40 0301 	orr.w	r3, r0, r1
 8007324:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007326:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800732a:	689a      	ldr	r2, [r3, #8]
 800732c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007330:	691b      	ldr	r3, [r3, #16]
 8007332:	431a      	orrs	r2, r3
 8007334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007338:	695b      	ldr	r3, [r3, #20]
 800733a:	431a      	orrs	r2, r3
 800733c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007340:	69db      	ldr	r3, [r3, #28]
 8007342:	4313      	orrs	r3, r2
 8007344:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	68db      	ldr	r3, [r3, #12]
 8007350:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007354:	f021 010c 	bic.w	r1, r1, #12
 8007358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007362:	430b      	orrs	r3, r1
 8007364:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007366:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	695b      	ldr	r3, [r3, #20]
 800736e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007376:	6999      	ldr	r1, [r3, #24]
 8007378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	ea40 0301 	orr.w	r3, r0, r1
 8007382:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	4b8f      	ldr	r3, [pc, #572]	@ (80075c8 <UART_SetConfig+0x2cc>)
 800738c:	429a      	cmp	r2, r3
 800738e:	d005      	beq.n	800739c <UART_SetConfig+0xa0>
 8007390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007394:	681a      	ldr	r2, [r3, #0]
 8007396:	4b8d      	ldr	r3, [pc, #564]	@ (80075cc <UART_SetConfig+0x2d0>)
 8007398:	429a      	cmp	r2, r3
 800739a:	d104      	bne.n	80073a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800739c:	f7ff f880 	bl	80064a0 <HAL_RCC_GetPCLK2Freq>
 80073a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80073a4:	e003      	b.n	80073ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80073a6:	f7ff f867 	bl	8006478 <HAL_RCC_GetPCLK1Freq>
 80073aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073b2:	69db      	ldr	r3, [r3, #28]
 80073b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073b8:	f040 810c 	bne.w	80075d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80073bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073c0:	2200      	movs	r2, #0
 80073c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80073c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80073ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80073ce:	4622      	mov	r2, r4
 80073d0:	462b      	mov	r3, r5
 80073d2:	1891      	adds	r1, r2, r2
 80073d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80073d6:	415b      	adcs	r3, r3
 80073d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80073da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80073de:	4621      	mov	r1, r4
 80073e0:	eb12 0801 	adds.w	r8, r2, r1
 80073e4:	4629      	mov	r1, r5
 80073e6:	eb43 0901 	adc.w	r9, r3, r1
 80073ea:	f04f 0200 	mov.w	r2, #0
 80073ee:	f04f 0300 	mov.w	r3, #0
 80073f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80073f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80073fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80073fe:	4690      	mov	r8, r2
 8007400:	4699      	mov	r9, r3
 8007402:	4623      	mov	r3, r4
 8007404:	eb18 0303 	adds.w	r3, r8, r3
 8007408:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800740c:	462b      	mov	r3, r5
 800740e:	eb49 0303 	adc.w	r3, r9, r3
 8007412:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	2200      	movs	r2, #0
 800741e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007422:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007426:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800742a:	460b      	mov	r3, r1
 800742c:	18db      	adds	r3, r3, r3
 800742e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007430:	4613      	mov	r3, r2
 8007432:	eb42 0303 	adc.w	r3, r2, r3
 8007436:	657b      	str	r3, [r7, #84]	@ 0x54
 8007438:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800743c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007440:	f7f9 fc72 	bl	8000d28 <__aeabi_uldivmod>
 8007444:	4602      	mov	r2, r0
 8007446:	460b      	mov	r3, r1
 8007448:	4b61      	ldr	r3, [pc, #388]	@ (80075d0 <UART_SetConfig+0x2d4>)
 800744a:	fba3 2302 	umull	r2, r3, r3, r2
 800744e:	095b      	lsrs	r3, r3, #5
 8007450:	011c      	lsls	r4, r3, #4
 8007452:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007456:	2200      	movs	r2, #0
 8007458:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800745c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007460:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007464:	4642      	mov	r2, r8
 8007466:	464b      	mov	r3, r9
 8007468:	1891      	adds	r1, r2, r2
 800746a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800746c:	415b      	adcs	r3, r3
 800746e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007470:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007474:	4641      	mov	r1, r8
 8007476:	eb12 0a01 	adds.w	sl, r2, r1
 800747a:	4649      	mov	r1, r9
 800747c:	eb43 0b01 	adc.w	fp, r3, r1
 8007480:	f04f 0200 	mov.w	r2, #0
 8007484:	f04f 0300 	mov.w	r3, #0
 8007488:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800748c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007490:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007494:	4692      	mov	sl, r2
 8007496:	469b      	mov	fp, r3
 8007498:	4643      	mov	r3, r8
 800749a:	eb1a 0303 	adds.w	r3, sl, r3
 800749e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80074a2:	464b      	mov	r3, r9
 80074a4:	eb4b 0303 	adc.w	r3, fp, r3
 80074a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80074ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80074b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80074bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80074c0:	460b      	mov	r3, r1
 80074c2:	18db      	adds	r3, r3, r3
 80074c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80074c6:	4613      	mov	r3, r2
 80074c8:	eb42 0303 	adc.w	r3, r2, r3
 80074cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80074ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80074d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80074d6:	f7f9 fc27 	bl	8000d28 <__aeabi_uldivmod>
 80074da:	4602      	mov	r2, r0
 80074dc:	460b      	mov	r3, r1
 80074de:	4611      	mov	r1, r2
 80074e0:	4b3b      	ldr	r3, [pc, #236]	@ (80075d0 <UART_SetConfig+0x2d4>)
 80074e2:	fba3 2301 	umull	r2, r3, r3, r1
 80074e6:	095b      	lsrs	r3, r3, #5
 80074e8:	2264      	movs	r2, #100	@ 0x64
 80074ea:	fb02 f303 	mul.w	r3, r2, r3
 80074ee:	1acb      	subs	r3, r1, r3
 80074f0:	00db      	lsls	r3, r3, #3
 80074f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80074f6:	4b36      	ldr	r3, [pc, #216]	@ (80075d0 <UART_SetConfig+0x2d4>)
 80074f8:	fba3 2302 	umull	r2, r3, r3, r2
 80074fc:	095b      	lsrs	r3, r3, #5
 80074fe:	005b      	lsls	r3, r3, #1
 8007500:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007504:	441c      	add	r4, r3
 8007506:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800750a:	2200      	movs	r2, #0
 800750c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007510:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007514:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007518:	4642      	mov	r2, r8
 800751a:	464b      	mov	r3, r9
 800751c:	1891      	adds	r1, r2, r2
 800751e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007520:	415b      	adcs	r3, r3
 8007522:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007524:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007528:	4641      	mov	r1, r8
 800752a:	1851      	adds	r1, r2, r1
 800752c:	6339      	str	r1, [r7, #48]	@ 0x30
 800752e:	4649      	mov	r1, r9
 8007530:	414b      	adcs	r3, r1
 8007532:	637b      	str	r3, [r7, #52]	@ 0x34
 8007534:	f04f 0200 	mov.w	r2, #0
 8007538:	f04f 0300 	mov.w	r3, #0
 800753c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007540:	4659      	mov	r1, fp
 8007542:	00cb      	lsls	r3, r1, #3
 8007544:	4651      	mov	r1, sl
 8007546:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800754a:	4651      	mov	r1, sl
 800754c:	00ca      	lsls	r2, r1, #3
 800754e:	4610      	mov	r0, r2
 8007550:	4619      	mov	r1, r3
 8007552:	4603      	mov	r3, r0
 8007554:	4642      	mov	r2, r8
 8007556:	189b      	adds	r3, r3, r2
 8007558:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800755c:	464b      	mov	r3, r9
 800755e:	460a      	mov	r2, r1
 8007560:	eb42 0303 	adc.w	r3, r2, r3
 8007564:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007574:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007578:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800757c:	460b      	mov	r3, r1
 800757e:	18db      	adds	r3, r3, r3
 8007580:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007582:	4613      	mov	r3, r2
 8007584:	eb42 0303 	adc.w	r3, r2, r3
 8007588:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800758a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800758e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007592:	f7f9 fbc9 	bl	8000d28 <__aeabi_uldivmod>
 8007596:	4602      	mov	r2, r0
 8007598:	460b      	mov	r3, r1
 800759a:	4b0d      	ldr	r3, [pc, #52]	@ (80075d0 <UART_SetConfig+0x2d4>)
 800759c:	fba3 1302 	umull	r1, r3, r3, r2
 80075a0:	095b      	lsrs	r3, r3, #5
 80075a2:	2164      	movs	r1, #100	@ 0x64
 80075a4:	fb01 f303 	mul.w	r3, r1, r3
 80075a8:	1ad3      	subs	r3, r2, r3
 80075aa:	00db      	lsls	r3, r3, #3
 80075ac:	3332      	adds	r3, #50	@ 0x32
 80075ae:	4a08      	ldr	r2, [pc, #32]	@ (80075d0 <UART_SetConfig+0x2d4>)
 80075b0:	fba2 2303 	umull	r2, r3, r2, r3
 80075b4:	095b      	lsrs	r3, r3, #5
 80075b6:	f003 0207 	and.w	r2, r3, #7
 80075ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4422      	add	r2, r4
 80075c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80075c4:	e106      	b.n	80077d4 <UART_SetConfig+0x4d8>
 80075c6:	bf00      	nop
 80075c8:	40011000 	.word	0x40011000
 80075cc:	40011400 	.word	0x40011400
 80075d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80075d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80075d8:	2200      	movs	r2, #0
 80075da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80075de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80075e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80075e6:	4642      	mov	r2, r8
 80075e8:	464b      	mov	r3, r9
 80075ea:	1891      	adds	r1, r2, r2
 80075ec:	6239      	str	r1, [r7, #32]
 80075ee:	415b      	adcs	r3, r3
 80075f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80075f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80075f6:	4641      	mov	r1, r8
 80075f8:	1854      	adds	r4, r2, r1
 80075fa:	4649      	mov	r1, r9
 80075fc:	eb43 0501 	adc.w	r5, r3, r1
 8007600:	f04f 0200 	mov.w	r2, #0
 8007604:	f04f 0300 	mov.w	r3, #0
 8007608:	00eb      	lsls	r3, r5, #3
 800760a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800760e:	00e2      	lsls	r2, r4, #3
 8007610:	4614      	mov	r4, r2
 8007612:	461d      	mov	r5, r3
 8007614:	4643      	mov	r3, r8
 8007616:	18e3      	adds	r3, r4, r3
 8007618:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800761c:	464b      	mov	r3, r9
 800761e:	eb45 0303 	adc.w	r3, r5, r3
 8007622:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	2200      	movs	r2, #0
 800762e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007632:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007636:	f04f 0200 	mov.w	r2, #0
 800763a:	f04f 0300 	mov.w	r3, #0
 800763e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007642:	4629      	mov	r1, r5
 8007644:	008b      	lsls	r3, r1, #2
 8007646:	4621      	mov	r1, r4
 8007648:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800764c:	4621      	mov	r1, r4
 800764e:	008a      	lsls	r2, r1, #2
 8007650:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007654:	f7f9 fb68 	bl	8000d28 <__aeabi_uldivmod>
 8007658:	4602      	mov	r2, r0
 800765a:	460b      	mov	r3, r1
 800765c:	4b60      	ldr	r3, [pc, #384]	@ (80077e0 <UART_SetConfig+0x4e4>)
 800765e:	fba3 2302 	umull	r2, r3, r3, r2
 8007662:	095b      	lsrs	r3, r3, #5
 8007664:	011c      	lsls	r4, r3, #4
 8007666:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800766a:	2200      	movs	r2, #0
 800766c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007670:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007674:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007678:	4642      	mov	r2, r8
 800767a:	464b      	mov	r3, r9
 800767c:	1891      	adds	r1, r2, r2
 800767e:	61b9      	str	r1, [r7, #24]
 8007680:	415b      	adcs	r3, r3
 8007682:	61fb      	str	r3, [r7, #28]
 8007684:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007688:	4641      	mov	r1, r8
 800768a:	1851      	adds	r1, r2, r1
 800768c:	6139      	str	r1, [r7, #16]
 800768e:	4649      	mov	r1, r9
 8007690:	414b      	adcs	r3, r1
 8007692:	617b      	str	r3, [r7, #20]
 8007694:	f04f 0200 	mov.w	r2, #0
 8007698:	f04f 0300 	mov.w	r3, #0
 800769c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80076a0:	4659      	mov	r1, fp
 80076a2:	00cb      	lsls	r3, r1, #3
 80076a4:	4651      	mov	r1, sl
 80076a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80076aa:	4651      	mov	r1, sl
 80076ac:	00ca      	lsls	r2, r1, #3
 80076ae:	4610      	mov	r0, r2
 80076b0:	4619      	mov	r1, r3
 80076b2:	4603      	mov	r3, r0
 80076b4:	4642      	mov	r2, r8
 80076b6:	189b      	adds	r3, r3, r2
 80076b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80076bc:	464b      	mov	r3, r9
 80076be:	460a      	mov	r2, r1
 80076c0:	eb42 0303 	adc.w	r3, r2, r3
 80076c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80076c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	2200      	movs	r2, #0
 80076d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80076d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80076d4:	f04f 0200 	mov.w	r2, #0
 80076d8:	f04f 0300 	mov.w	r3, #0
 80076dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80076e0:	4649      	mov	r1, r9
 80076e2:	008b      	lsls	r3, r1, #2
 80076e4:	4641      	mov	r1, r8
 80076e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80076ea:	4641      	mov	r1, r8
 80076ec:	008a      	lsls	r2, r1, #2
 80076ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80076f2:	f7f9 fb19 	bl	8000d28 <__aeabi_uldivmod>
 80076f6:	4602      	mov	r2, r0
 80076f8:	460b      	mov	r3, r1
 80076fa:	4611      	mov	r1, r2
 80076fc:	4b38      	ldr	r3, [pc, #224]	@ (80077e0 <UART_SetConfig+0x4e4>)
 80076fe:	fba3 2301 	umull	r2, r3, r3, r1
 8007702:	095b      	lsrs	r3, r3, #5
 8007704:	2264      	movs	r2, #100	@ 0x64
 8007706:	fb02 f303 	mul.w	r3, r2, r3
 800770a:	1acb      	subs	r3, r1, r3
 800770c:	011b      	lsls	r3, r3, #4
 800770e:	3332      	adds	r3, #50	@ 0x32
 8007710:	4a33      	ldr	r2, [pc, #204]	@ (80077e0 <UART_SetConfig+0x4e4>)
 8007712:	fba2 2303 	umull	r2, r3, r2, r3
 8007716:	095b      	lsrs	r3, r3, #5
 8007718:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800771c:	441c      	add	r4, r3
 800771e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007722:	2200      	movs	r2, #0
 8007724:	673b      	str	r3, [r7, #112]	@ 0x70
 8007726:	677a      	str	r2, [r7, #116]	@ 0x74
 8007728:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800772c:	4642      	mov	r2, r8
 800772e:	464b      	mov	r3, r9
 8007730:	1891      	adds	r1, r2, r2
 8007732:	60b9      	str	r1, [r7, #8]
 8007734:	415b      	adcs	r3, r3
 8007736:	60fb      	str	r3, [r7, #12]
 8007738:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800773c:	4641      	mov	r1, r8
 800773e:	1851      	adds	r1, r2, r1
 8007740:	6039      	str	r1, [r7, #0]
 8007742:	4649      	mov	r1, r9
 8007744:	414b      	adcs	r3, r1
 8007746:	607b      	str	r3, [r7, #4]
 8007748:	f04f 0200 	mov.w	r2, #0
 800774c:	f04f 0300 	mov.w	r3, #0
 8007750:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007754:	4659      	mov	r1, fp
 8007756:	00cb      	lsls	r3, r1, #3
 8007758:	4651      	mov	r1, sl
 800775a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800775e:	4651      	mov	r1, sl
 8007760:	00ca      	lsls	r2, r1, #3
 8007762:	4610      	mov	r0, r2
 8007764:	4619      	mov	r1, r3
 8007766:	4603      	mov	r3, r0
 8007768:	4642      	mov	r2, r8
 800776a:	189b      	adds	r3, r3, r2
 800776c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800776e:	464b      	mov	r3, r9
 8007770:	460a      	mov	r2, r1
 8007772:	eb42 0303 	adc.w	r3, r2, r3
 8007776:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	2200      	movs	r2, #0
 8007780:	663b      	str	r3, [r7, #96]	@ 0x60
 8007782:	667a      	str	r2, [r7, #100]	@ 0x64
 8007784:	f04f 0200 	mov.w	r2, #0
 8007788:	f04f 0300 	mov.w	r3, #0
 800778c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007790:	4649      	mov	r1, r9
 8007792:	008b      	lsls	r3, r1, #2
 8007794:	4641      	mov	r1, r8
 8007796:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800779a:	4641      	mov	r1, r8
 800779c:	008a      	lsls	r2, r1, #2
 800779e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80077a2:	f7f9 fac1 	bl	8000d28 <__aeabi_uldivmod>
 80077a6:	4602      	mov	r2, r0
 80077a8:	460b      	mov	r3, r1
 80077aa:	4b0d      	ldr	r3, [pc, #52]	@ (80077e0 <UART_SetConfig+0x4e4>)
 80077ac:	fba3 1302 	umull	r1, r3, r3, r2
 80077b0:	095b      	lsrs	r3, r3, #5
 80077b2:	2164      	movs	r1, #100	@ 0x64
 80077b4:	fb01 f303 	mul.w	r3, r1, r3
 80077b8:	1ad3      	subs	r3, r2, r3
 80077ba:	011b      	lsls	r3, r3, #4
 80077bc:	3332      	adds	r3, #50	@ 0x32
 80077be:	4a08      	ldr	r2, [pc, #32]	@ (80077e0 <UART_SetConfig+0x4e4>)
 80077c0:	fba2 2303 	umull	r2, r3, r2, r3
 80077c4:	095b      	lsrs	r3, r3, #5
 80077c6:	f003 020f 	and.w	r2, r3, #15
 80077ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4422      	add	r2, r4
 80077d2:	609a      	str	r2, [r3, #8]
}
 80077d4:	bf00      	nop
 80077d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80077da:	46bd      	mov	sp, r7
 80077dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80077e0:	51eb851f 	.word	0x51eb851f

080077e4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80077e4:	b084      	sub	sp, #16
 80077e6:	b580      	push	{r7, lr}
 80077e8:	b084      	sub	sp, #16
 80077ea:	af00      	add	r7, sp, #0
 80077ec:	6078      	str	r0, [r7, #4]
 80077ee:	f107 001c 	add.w	r0, r7, #28
 80077f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80077f6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80077fa:	2b01      	cmp	r3, #1
 80077fc:	d123      	bne.n	8007846 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007802:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007812:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	68db      	ldr	r3, [r3, #12]
 800781e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007826:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800782a:	2b01      	cmp	r3, #1
 800782c:	d105      	bne.n	800783a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	68db      	ldr	r3, [r3, #12]
 8007832:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f000 faa0 	bl	8007d80 <USB_CoreReset>
 8007840:	4603      	mov	r3, r0
 8007842:	73fb      	strb	r3, [r7, #15]
 8007844:	e01b      	b.n	800787e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	68db      	ldr	r3, [r3, #12]
 800784a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f000 fa94 	bl	8007d80 <USB_CoreReset>
 8007858:	4603      	mov	r3, r0
 800785a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800785c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007860:	2b00      	cmp	r3, #0
 8007862:	d106      	bne.n	8007872 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007868:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	639a      	str	r2, [r3, #56]	@ 0x38
 8007870:	e005      	b.n	800787e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007876:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800787e:	7fbb      	ldrb	r3, [r7, #30]
 8007880:	2b01      	cmp	r3, #1
 8007882:	d10b      	bne.n	800789c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	f043 0206 	orr.w	r2, r3, #6
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	f043 0220 	orr.w	r2, r3, #32
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800789c:	7bfb      	ldrb	r3, [r7, #15]
}
 800789e:	4618      	mov	r0, r3
 80078a0:	3710      	adds	r7, #16
 80078a2:	46bd      	mov	sp, r7
 80078a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80078a8:	b004      	add	sp, #16
 80078aa:	4770      	bx	lr

080078ac <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	f023 0201 	bic.w	r2, r3, #1
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80078c0:	2300      	movs	r3, #0
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	370c      	adds	r7, #12
 80078c6:	46bd      	mov	sp, r7
 80078c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078cc:	4770      	bx	lr

080078ce <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80078ce:	b580      	push	{r7, lr}
 80078d0:	b084      	sub	sp, #16
 80078d2:	af00      	add	r7, sp, #0
 80078d4:	6078      	str	r0, [r7, #4]
 80078d6:	460b      	mov	r3, r1
 80078d8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80078da:	2300      	movs	r3, #0
 80078dc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	68db      	ldr	r3, [r3, #12]
 80078e2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80078ea:	78fb      	ldrb	r3, [r7, #3]
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	d115      	bne.n	800791c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	68db      	ldr	r3, [r3, #12]
 80078f4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80078fc:	200a      	movs	r0, #10
 80078fe:	f7fb fe6b 	bl	80035d8 <HAL_Delay>
      ms += 10U;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	330a      	adds	r3, #10
 8007906:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f000 fa2b 	bl	8007d64 <USB_GetMode>
 800790e:	4603      	mov	r3, r0
 8007910:	2b01      	cmp	r3, #1
 8007912:	d01e      	beq.n	8007952 <USB_SetCurrentMode+0x84>
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	2bc7      	cmp	r3, #199	@ 0xc7
 8007918:	d9f0      	bls.n	80078fc <USB_SetCurrentMode+0x2e>
 800791a:	e01a      	b.n	8007952 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800791c:	78fb      	ldrb	r3, [r7, #3]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d115      	bne.n	800794e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800792e:	200a      	movs	r0, #10
 8007930:	f7fb fe52 	bl	80035d8 <HAL_Delay>
      ms += 10U;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	330a      	adds	r3, #10
 8007938:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f000 fa12 	bl	8007d64 <USB_GetMode>
 8007940:	4603      	mov	r3, r0
 8007942:	2b00      	cmp	r3, #0
 8007944:	d005      	beq.n	8007952 <USB_SetCurrentMode+0x84>
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	2bc7      	cmp	r3, #199	@ 0xc7
 800794a:	d9f0      	bls.n	800792e <USB_SetCurrentMode+0x60>
 800794c:	e001      	b.n	8007952 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800794e:	2301      	movs	r3, #1
 8007950:	e005      	b.n	800795e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2bc8      	cmp	r3, #200	@ 0xc8
 8007956:	d101      	bne.n	800795c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007958:	2301      	movs	r3, #1
 800795a:	e000      	b.n	800795e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800795c:	2300      	movs	r3, #0
}
 800795e:	4618      	mov	r0, r3
 8007960:	3710      	adds	r7, #16
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
	...

08007968 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007968:	b084      	sub	sp, #16
 800796a:	b580      	push	{r7, lr}
 800796c:	b086      	sub	sp, #24
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
 8007972:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007976:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800797a:	2300      	movs	r3, #0
 800797c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007982:	2300      	movs	r3, #0
 8007984:	613b      	str	r3, [r7, #16]
 8007986:	e009      	b.n	800799c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	693b      	ldr	r3, [r7, #16]
 800798c:	3340      	adds	r3, #64	@ 0x40
 800798e:	009b      	lsls	r3, r3, #2
 8007990:	4413      	add	r3, r2
 8007992:	2200      	movs	r2, #0
 8007994:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	3301      	adds	r3, #1
 800799a:	613b      	str	r3, [r7, #16]
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	2b0e      	cmp	r3, #14
 80079a0:	d9f2      	bls.n	8007988 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80079a2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d11c      	bne.n	80079e4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	68fa      	ldr	r2, [r7, #12]
 80079b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80079b8:	f043 0302 	orr.w	r3, r3, #2
 80079bc:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079c2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ce:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079da:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	639a      	str	r2, [r3, #56]	@ 0x38
 80079e2:	e00b      	b.n	80079fc <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079e8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079f4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007a02:	461a      	mov	r2, r3
 8007a04:	2300      	movs	r3, #0
 8007a06:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007a08:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d10d      	bne.n	8007a2c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007a10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d104      	bne.n	8007a22 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007a18:	2100      	movs	r1, #0
 8007a1a:	6878      	ldr	r0, [r7, #4]
 8007a1c:	f000 f968 	bl	8007cf0 <USB_SetDevSpeed>
 8007a20:	e008      	b.n	8007a34 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007a22:	2101      	movs	r1, #1
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f000 f963 	bl	8007cf0 <USB_SetDevSpeed>
 8007a2a:	e003      	b.n	8007a34 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007a2c:	2103      	movs	r1, #3
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f000 f95e 	bl	8007cf0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007a34:	2110      	movs	r1, #16
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f000 f8fa 	bl	8007c30 <USB_FlushTxFifo>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d001      	beq.n	8007a46 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007a42:	2301      	movs	r3, #1
 8007a44:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007a46:	6878      	ldr	r0, [r7, #4]
 8007a48:	f000 f924 	bl	8007c94 <USB_FlushRxFifo>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d001      	beq.n	8007a56 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a5c:	461a      	mov	r2, r3
 8007a5e:	2300      	movs	r3, #0
 8007a60:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a68:	461a      	mov	r2, r3
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a74:	461a      	mov	r2, r3
 8007a76:	2300      	movs	r3, #0
 8007a78:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	613b      	str	r3, [r7, #16]
 8007a7e:	e043      	b.n	8007b08 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	015a      	lsls	r2, r3, #5
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	4413      	add	r3, r2
 8007a88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a96:	d118      	bne.n	8007aca <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007a98:	693b      	ldr	r3, [r7, #16]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d10a      	bne.n	8007ab4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	015a      	lsls	r2, r3, #5
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	4413      	add	r3, r2
 8007aa6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aaa:	461a      	mov	r2, r3
 8007aac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007ab0:	6013      	str	r3, [r2, #0]
 8007ab2:	e013      	b.n	8007adc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	015a      	lsls	r2, r3, #5
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	4413      	add	r3, r2
 8007abc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ac0:	461a      	mov	r2, r3
 8007ac2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007ac6:	6013      	str	r3, [r2, #0]
 8007ac8:	e008      	b.n	8007adc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007aca:	693b      	ldr	r3, [r7, #16]
 8007acc:	015a      	lsls	r2, r3, #5
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	4413      	add	r3, r2
 8007ad2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ad6:	461a      	mov	r2, r3
 8007ad8:	2300      	movs	r3, #0
 8007ada:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	015a      	lsls	r2, r3, #5
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	4413      	add	r3, r2
 8007ae4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ae8:	461a      	mov	r2, r3
 8007aea:	2300      	movs	r3, #0
 8007aec:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	015a      	lsls	r2, r3, #5
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	4413      	add	r3, r2
 8007af6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007afa:	461a      	mov	r2, r3
 8007afc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007b00:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	3301      	adds	r3, #1
 8007b06:	613b      	str	r3, [r7, #16]
 8007b08:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007b0c:	461a      	mov	r2, r3
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d3b5      	bcc.n	8007a80 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b14:	2300      	movs	r3, #0
 8007b16:	613b      	str	r3, [r7, #16]
 8007b18:	e043      	b.n	8007ba2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	015a      	lsls	r2, r3, #5
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	4413      	add	r3, r2
 8007b22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b30:	d118      	bne.n	8007b64 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d10a      	bne.n	8007b4e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007b38:	693b      	ldr	r3, [r7, #16]
 8007b3a:	015a      	lsls	r2, r3, #5
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	4413      	add	r3, r2
 8007b40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b44:	461a      	mov	r2, r3
 8007b46:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007b4a:	6013      	str	r3, [r2, #0]
 8007b4c:	e013      	b.n	8007b76 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	015a      	lsls	r2, r3, #5
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	4413      	add	r3, r2
 8007b56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b5a:	461a      	mov	r2, r3
 8007b5c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007b60:	6013      	str	r3, [r2, #0]
 8007b62:	e008      	b.n	8007b76 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	015a      	lsls	r2, r3, #5
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	4413      	add	r3, r2
 8007b6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b70:	461a      	mov	r2, r3
 8007b72:	2300      	movs	r3, #0
 8007b74:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	015a      	lsls	r2, r3, #5
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	4413      	add	r3, r2
 8007b7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b82:	461a      	mov	r2, r3
 8007b84:	2300      	movs	r3, #0
 8007b86:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	015a      	lsls	r2, r3, #5
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	4413      	add	r3, r2
 8007b90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b94:	461a      	mov	r2, r3
 8007b96:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007b9a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	3301      	adds	r3, #1
 8007ba0:	613b      	str	r3, [r7, #16]
 8007ba2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007ba6:	461a      	mov	r2, r3
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d3b5      	bcc.n	8007b1a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bb4:	691b      	ldr	r3, [r3, #16]
 8007bb6:	68fa      	ldr	r2, [r7, #12]
 8007bb8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007bbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007bc0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007bce:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007bd0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d105      	bne.n	8007be4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	699b      	ldr	r3, [r3, #24]
 8007bdc:	f043 0210 	orr.w	r2, r3, #16
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	699a      	ldr	r2, [r3, #24]
 8007be8:	4b10      	ldr	r3, [pc, #64]	@ (8007c2c <USB_DevInit+0x2c4>)
 8007bea:	4313      	orrs	r3, r2
 8007bec:	687a      	ldr	r2, [r7, #4]
 8007bee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007bf0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d005      	beq.n	8007c04 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	699b      	ldr	r3, [r3, #24]
 8007bfc:	f043 0208 	orr.w	r2, r3, #8
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007c04:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007c08:	2b01      	cmp	r3, #1
 8007c0a:	d107      	bne.n	8007c1c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	699b      	ldr	r3, [r3, #24]
 8007c10:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c14:	f043 0304 	orr.w	r3, r3, #4
 8007c18:	687a      	ldr	r2, [r7, #4]
 8007c1a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007c1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3718      	adds	r7, #24
 8007c22:	46bd      	mov	sp, r7
 8007c24:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007c28:	b004      	add	sp, #16
 8007c2a:	4770      	bx	lr
 8007c2c:	803c3800 	.word	0x803c3800

08007c30 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b085      	sub	sp, #20
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
 8007c38:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	3301      	adds	r3, #1
 8007c42:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c4a:	d901      	bls.n	8007c50 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007c4c:	2303      	movs	r3, #3
 8007c4e:	e01b      	b.n	8007c88 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	691b      	ldr	r3, [r3, #16]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	daf2      	bge.n	8007c3e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	019b      	lsls	r3, r3, #6
 8007c60:	f043 0220 	orr.w	r2, r3, #32
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	3301      	adds	r3, #1
 8007c6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c74:	d901      	bls.n	8007c7a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007c76:	2303      	movs	r3, #3
 8007c78:	e006      	b.n	8007c88 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	691b      	ldr	r3, [r3, #16]
 8007c7e:	f003 0320 	and.w	r3, r3, #32
 8007c82:	2b20      	cmp	r3, #32
 8007c84:	d0f0      	beq.n	8007c68 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007c86:	2300      	movs	r3, #0
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3714      	adds	r7, #20
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr

08007c94 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b085      	sub	sp, #20
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	3301      	adds	r3, #1
 8007ca4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007cac:	d901      	bls.n	8007cb2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007cae:	2303      	movs	r3, #3
 8007cb0:	e018      	b.n	8007ce4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	691b      	ldr	r3, [r3, #16]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	daf2      	bge.n	8007ca0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2210      	movs	r2, #16
 8007cc2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007cd0:	d901      	bls.n	8007cd6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007cd2:	2303      	movs	r3, #3
 8007cd4:	e006      	b.n	8007ce4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	691b      	ldr	r3, [r3, #16]
 8007cda:	f003 0310 	and.w	r3, r3, #16
 8007cde:	2b10      	cmp	r3, #16
 8007ce0:	d0f0      	beq.n	8007cc4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007ce2:	2300      	movs	r3, #0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3714      	adds	r7, #20
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr

08007cf0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b085      	sub	sp, #20
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	78fb      	ldrb	r3, [r7, #3]
 8007d0a:	68f9      	ldr	r1, [r7, #12]
 8007d0c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007d10:	4313      	orrs	r3, r2
 8007d12:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007d14:	2300      	movs	r3, #0
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3714      	adds	r7, #20
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d20:	4770      	bx	lr

08007d22 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007d22:	b480      	push	{r7}
 8007d24:	b085      	sub	sp, #20
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	68fa      	ldr	r2, [r7, #12]
 8007d38:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007d3c:	f023 0303 	bic.w	r3, r3, #3
 8007d40:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007d50:	f043 0302 	orr.w	r3, r3, #2
 8007d54:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007d56:	2300      	movs	r3, #0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3714      	adds	r7, #20
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b083      	sub	sp, #12
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	695b      	ldr	r3, [r3, #20]
 8007d70:	f003 0301 	and.w	r3, r3, #1
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	370c      	adds	r7, #12
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr

08007d80 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b085      	sub	sp, #20
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	3301      	adds	r3, #1
 8007d90:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007d98:	d901      	bls.n	8007d9e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007d9a:	2303      	movs	r3, #3
 8007d9c:	e022      	b.n	8007de4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	691b      	ldr	r3, [r3, #16]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	daf2      	bge.n	8007d8c <USB_CoreReset+0xc>

  count = 10U;
 8007da6:	230a      	movs	r3, #10
 8007da8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007daa:	e002      	b.n	8007db2 <USB_CoreReset+0x32>
  {
    count--;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	3b01      	subs	r3, #1
 8007db0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d1f9      	bne.n	8007dac <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	691b      	ldr	r3, [r3, #16]
 8007dbc:	f043 0201 	orr.w	r2, r3, #1
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	3301      	adds	r3, #1
 8007dc8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007dd0:	d901      	bls.n	8007dd6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007dd2:	2303      	movs	r3, #3
 8007dd4:	e006      	b.n	8007de4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	691b      	ldr	r3, [r3, #16]
 8007dda:	f003 0301 	and.w	r3, r3, #1
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d0f0      	beq.n	8007dc4 <USB_CoreReset+0x44>

  return HAL_OK;
 8007de2:	2300      	movs	r3, #0
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3714      	adds	r7, #20
 8007de8:	46bd      	mov	sp, r7
 8007dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dee:	4770      	bx	lr

08007df0 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b082      	sub	sp, #8
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 8007dfa:	683a      	ldr	r2, [r7, #0]
 8007dfc:	2101      	movs	r1, #1
 8007dfe:	4839      	ldr	r0, [pc, #228]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007e00:	f000 fae2 	bl	80083c8 <ai_platform_get_activations_map>
 8007e04:	4603      	mov	r3, r0
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d061      	beq.n	8007ece <network_configure_activations+0xde>
    /* Updating activations (byte) offsets */
    
    serving_default_input_10_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8007e0a:	4b36      	ldr	r3, [pc, #216]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4a36      	ldr	r2, [pc, #216]	@ (8007ee8 <network_configure_activations+0xf8>)
 8007e10:	6093      	str	r3, [r2, #8]
    serving_default_input_10_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8007e12:	4b34      	ldr	r3, [pc, #208]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a34      	ldr	r2, [pc, #208]	@ (8007ee8 <network_configure_activations+0xf8>)
 8007e18:	60d3      	str	r3, [r2, #12]
    conv2d_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 1920);
 8007e1a:	4b32      	ldr	r3, [pc, #200]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f503 63f0 	add.w	r3, r3, #1920	@ 0x780
 8007e22:	4a32      	ldr	r2, [pc, #200]	@ (8007eec <network_configure_activations+0xfc>)
 8007e24:	6093      	str	r3, [r2, #8]
    conv2d_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 1920);
 8007e26:	4b2f      	ldr	r3, [pc, #188]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f503 63f0 	add.w	r3, r3, #1920	@ 0x780
 8007e2e:	4a2f      	ldr	r2, [pc, #188]	@ (8007eec <network_configure_activations+0xfc>)
 8007e30:	60d3      	str	r3, [r2, #12]
    conv2d_0_output_array.data = AI_PTR(g_network_activations_map[0] + 2080);
 8007e32:	4b2c      	ldr	r3, [pc, #176]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8007e3a:	4a2d      	ldr	r2, [pc, #180]	@ (8007ef0 <network_configure_activations+0x100>)
 8007e3c:	6093      	str	r3, [r2, #8]
    conv2d_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 2080);
 8007e3e:	4b29      	ldr	r3, [pc, #164]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8007e46:	4a2a      	ldr	r2, [pc, #168]	@ (8007ef0 <network_configure_activations+0x100>)
 8007e48:	60d3      	str	r3, [r2, #12]
    nl_0_nl_output_array.data = AI_PTR(g_network_activations_map[0] + 2080);
 8007e4a:	4b26      	ldr	r3, [pc, #152]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8007e52:	4a28      	ldr	r2, [pc, #160]	@ (8007ef4 <network_configure_activations+0x104>)
 8007e54:	6093      	str	r3, [r2, #8]
    nl_0_nl_output_array.data_start = AI_PTR(g_network_activations_map[0] + 2080);
 8007e56:	4b23      	ldr	r3, [pc, #140]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8007e5e:	4a25      	ldr	r2, [pc, #148]	@ (8007ef4 <network_configure_activations+0x104>)
 8007e60:	60d3      	str	r3, [r2, #12]
    conv2d_1_output_array.data = AI_PTR(g_network_activations_map[0] + 1568);
 8007e62:	4b20      	ldr	r3, [pc, #128]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 8007e6a:	4a23      	ldr	r2, [pc, #140]	@ (8007ef8 <network_configure_activations+0x108>)
 8007e6c:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1568);
 8007e6e:	4b1d      	ldr	r3, [pc, #116]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 8007e76:	4a20      	ldr	r2, [pc, #128]	@ (8007ef8 <network_configure_activations+0x108>)
 8007e78:	60d3      	str	r3, [r2, #12]
    conv2d_2_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8007e7a:	4b1a      	ldr	r3, [pc, #104]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4a1f      	ldr	r2, [pc, #124]	@ (8007efc <network_configure_activations+0x10c>)
 8007e80:	6093      	str	r3, [r2, #8]
    conv2d_2_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8007e82:	4b18      	ldr	r3, [pc, #96]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a1d      	ldr	r2, [pc, #116]	@ (8007efc <network_configure_activations+0x10c>)
 8007e88:	60d3      	str	r3, [r2, #12]
    conv2d_2_scratch1_array.data = AI_PTR(g_network_activations_map[0] + 256);
 8007e8a:	4b16      	ldr	r3, [pc, #88]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007e92:	4a1b      	ldr	r2, [pc, #108]	@ (8007f00 <network_configure_activations+0x110>)
 8007e94:	6093      	str	r3, [r2, #8]
    conv2d_2_scratch1_array.data_start = AI_PTR(g_network_activations_map[0] + 256);
 8007e96:	4b13      	ldr	r3, [pc, #76]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007e9e:	4a18      	ldr	r2, [pc, #96]	@ (8007f00 <network_configure_activations+0x110>)
 8007ea0:	60d3      	str	r3, [r2, #12]
    conv2d_2_output_array.data = AI_PTR(g_network_activations_map[0] + 384);
 8007ea2:	4b10      	ldr	r3, [pc, #64]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8007eaa:	4a16      	ldr	r2, [pc, #88]	@ (8007f04 <network_configure_activations+0x114>)
 8007eac:	6093      	str	r3, [r2, #8]
    conv2d_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 384);
 8007eae:	4b0d      	ldr	r3, [pc, #52]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8007eb6:	4a13      	ldr	r2, [pc, #76]	@ (8007f04 <network_configure_activations+0x114>)
 8007eb8:	60d3      	str	r3, [r2, #12]
    gemm_5_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8007eba:	4b0a      	ldr	r3, [pc, #40]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	4a12      	ldr	r2, [pc, #72]	@ (8007f08 <network_configure_activations+0x118>)
 8007ec0:	6093      	str	r3, [r2, #8]
    gemm_5_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8007ec2:	4b08      	ldr	r3, [pc, #32]	@ (8007ee4 <network_configure_activations+0xf4>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4a10      	ldr	r2, [pc, #64]	@ (8007f08 <network_configure_activations+0x118>)
 8007ec8:	60d3      	str	r3, [r2, #12]
    return true;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	e005      	b.n	8007eda <network_configure_activations+0xea>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8007ece:	2213      	movs	r2, #19
 8007ed0:	2130      	movs	r1, #48	@ 0x30
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f000 fad8 	bl	8008488 <ai_platform_network_set_error>
  return false;
 8007ed8:	2300      	movs	r3, #0
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3708      	adds	r7, #8
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
 8007ee2:	bf00      	nop
 8007ee4:	20015e88 	.word	0x20015e88
 8007ee8:	20000020 	.word	0x20000020
 8007eec:	20000100 	.word	0x20000100
 8007ef0:	20000030 	.word	0x20000030
 8007ef4:	20000040 	.word	0x20000040
 8007ef8:	20000050 	.word	0x20000050
 8007efc:	20000110 	.word	0x20000110
 8007f00:	20000120 	.word	0x20000120
 8007f04:	20000060 	.word	0x20000060
 8007f08:	20000070 	.word	0x20000070

08007f0c <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b082      	sub	sp, #8
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
 8007f14:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 8007f16:	683a      	ldr	r2, [r7, #0]
 8007f18:	2101      	movs	r1, #1
 8007f1a:	4851      	ldr	r0, [pc, #324]	@ (8008060 <network_configure_weights+0x154>)
 8007f1c:	f000 fa02 	bl	8008324 <ai_platform_get_weights_map>
 8007f20:	4603      	mov	r3, r0
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	f000 8092 	beq.w	800804c <network_configure_weights+0x140>
    /* Updating weights (byte) offsets */
    
    conv2d_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8007f28:	4b4e      	ldr	r3, [pc, #312]	@ (8008064 <network_configure_weights+0x158>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f30:	4a4c      	ldr	r2, [pc, #304]	@ (8008064 <network_configure_weights+0x158>)
 8007f32:	6013      	str	r3, [r2, #0]
    conv2d_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 8007f34:	4b4a      	ldr	r3, [pc, #296]	@ (8008060 <network_configure_weights+0x154>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4a4a      	ldr	r2, [pc, #296]	@ (8008064 <network_configure_weights+0x158>)
 8007f3a:	6093      	str	r3, [r2, #8]
    conv2d_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 8007f3c:	4b48      	ldr	r3, [pc, #288]	@ (8008060 <network_configure_weights+0x154>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a48      	ldr	r2, [pc, #288]	@ (8008064 <network_configure_weights+0x158>)
 8007f42:	60d3      	str	r3, [r2, #12]
    conv2d_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8007f44:	4b48      	ldr	r3, [pc, #288]	@ (8008068 <network_configure_weights+0x15c>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f4c:	4a46      	ldr	r2, [pc, #280]	@ (8008068 <network_configure_weights+0x15c>)
 8007f4e:	6013      	str	r3, [r2, #0]
    conv2d_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 10240);
 8007f50:	4b43      	ldr	r3, [pc, #268]	@ (8008060 <network_configure_weights+0x154>)
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8007f58:	4a43      	ldr	r2, [pc, #268]	@ (8008068 <network_configure_weights+0x15c>)
 8007f5a:	6093      	str	r3, [r2, #8]
    conv2d_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 10240);
 8007f5c:	4b40      	ldr	r3, [pc, #256]	@ (8008060 <network_configure_weights+0x154>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8007f64:	4a40      	ldr	r2, [pc, #256]	@ (8008068 <network_configure_weights+0x15c>)
 8007f66:	60d3      	str	r3, [r2, #12]
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8007f68:	4b40      	ldr	r3, [pc, #256]	@ (800806c <network_configure_weights+0x160>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f70:	4a3e      	ldr	r2, [pc, #248]	@ (800806c <network_configure_weights+0x160>)
 8007f72:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 10496);
 8007f74:	4b3a      	ldr	r3, [pc, #232]	@ (8008060 <network_configure_weights+0x154>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8007f7c:	4a3b      	ldr	r2, [pc, #236]	@ (800806c <network_configure_weights+0x160>)
 8007f7e:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 10496);
 8007f80:	4b37      	ldr	r3, [pc, #220]	@ (8008060 <network_configure_weights+0x154>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8007f88:	4a38      	ldr	r2, [pc, #224]	@ (800806c <network_configure_weights+0x160>)
 8007f8a:	60d3      	str	r3, [r2, #12]
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8007f8c:	4b38      	ldr	r3, [pc, #224]	@ (8008070 <network_configure_weights+0x164>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f94:	4a36      	ldr	r2, [pc, #216]	@ (8008070 <network_configure_weights+0x164>)
 8007f96:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 12800);
 8007f98:	4b31      	ldr	r3, [pc, #196]	@ (8008060 <network_configure_weights+0x154>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f503 5348 	add.w	r3, r3, #12800	@ 0x3200
 8007fa0:	4a33      	ldr	r2, [pc, #204]	@ (8008070 <network_configure_weights+0x164>)
 8007fa2:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 12800);
 8007fa4:	4b2e      	ldr	r3, [pc, #184]	@ (8008060 <network_configure_weights+0x154>)
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f503 5348 	add.w	r3, r3, #12800	@ 0x3200
 8007fac:	4a30      	ldr	r2, [pc, #192]	@ (8008070 <network_configure_weights+0x164>)
 8007fae:	60d3      	str	r3, [r2, #12]
    conv2d_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8007fb0:	4b30      	ldr	r3, [pc, #192]	@ (8008074 <network_configure_weights+0x168>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007fb8:	4a2e      	ldr	r2, [pc, #184]	@ (8008074 <network_configure_weights+0x168>)
 8007fba:	6013      	str	r3, [r2, #0]
    conv2d_2_weights_array.data = AI_PTR(g_network_weights_map[0] + 13056);
 8007fbc:	4b28      	ldr	r3, [pc, #160]	@ (8008060 <network_configure_weights+0x154>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f503 534c 	add.w	r3, r3, #13056	@ 0x3300
 8007fc4:	4a2b      	ldr	r2, [pc, #172]	@ (8008074 <network_configure_weights+0x168>)
 8007fc6:	6093      	str	r3, [r2, #8]
    conv2d_2_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 13056);
 8007fc8:	4b25      	ldr	r3, [pc, #148]	@ (8008060 <network_configure_weights+0x154>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f503 534c 	add.w	r3, r3, #13056	@ 0x3300
 8007fd0:	4a28      	ldr	r2, [pc, #160]	@ (8008074 <network_configure_weights+0x168>)
 8007fd2:	60d3      	str	r3, [r2, #12]
    conv2d_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8007fd4:	4b28      	ldr	r3, [pc, #160]	@ (8008078 <network_configure_weights+0x16c>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007fdc:	4a26      	ldr	r2, [pc, #152]	@ (8008078 <network_configure_weights+0x16c>)
 8007fde:	6013      	str	r3, [r2, #0]
    conv2d_2_bias_array.data = AI_PTR(g_network_weights_map[0] + 15104);
 8007fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8008060 <network_configure_weights+0x154>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f503 536c 	add.w	r3, r3, #15104	@ 0x3b00
 8007fe8:	4a23      	ldr	r2, [pc, #140]	@ (8008078 <network_configure_weights+0x16c>)
 8007fea:	6093      	str	r3, [r2, #8]
    conv2d_2_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 15104);
 8007fec:	4b1c      	ldr	r3, [pc, #112]	@ (8008060 <network_configure_weights+0x154>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f503 536c 	add.w	r3, r3, #15104	@ 0x3b00
 8007ff4:	4a20      	ldr	r2, [pc, #128]	@ (8008078 <network_configure_weights+0x16c>)
 8007ff6:	60d3      	str	r3, [r2, #12]
    gemm_5_weights_array.format |= AI_FMT_FLAG_CONST;
 8007ff8:	4b20      	ldr	r3, [pc, #128]	@ (800807c <network_configure_weights+0x170>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008000:	4a1e      	ldr	r2, [pc, #120]	@ (800807c <network_configure_weights+0x170>)
 8008002:	6013      	str	r3, [r2, #0]
    gemm_5_weights_array.data = AI_PTR(g_network_weights_map[0] + 15136);
 8008004:	4b16      	ldr	r3, [pc, #88]	@ (8008060 <network_configure_weights+0x154>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f503 536c 	add.w	r3, r3, #15104	@ 0x3b00
 800800c:	3320      	adds	r3, #32
 800800e:	4a1b      	ldr	r2, [pc, #108]	@ (800807c <network_configure_weights+0x170>)
 8008010:	6093      	str	r3, [r2, #8]
    gemm_5_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 15136);
 8008012:	4b13      	ldr	r3, [pc, #76]	@ (8008060 <network_configure_weights+0x154>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f503 536c 	add.w	r3, r3, #15104	@ 0x3b00
 800801a:	3320      	adds	r3, #32
 800801c:	4a17      	ldr	r2, [pc, #92]	@ (800807c <network_configure_weights+0x170>)
 800801e:	60d3      	str	r3, [r2, #12]
    gemm_5_bias_array.format |= AI_FMT_FLAG_CONST;
 8008020:	4b17      	ldr	r3, [pc, #92]	@ (8008080 <network_configure_weights+0x174>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008028:	4a15      	ldr	r2, [pc, #84]	@ (8008080 <network_configure_weights+0x174>)
 800802a:	6013      	str	r3, [r2, #0]
    gemm_5_bias_array.data = AI_PTR(g_network_weights_map[0] + 23776);
 800802c:	4b0c      	ldr	r3, [pc, #48]	@ (8008060 <network_configure_weights+0x154>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f503 43b9 	add.w	r3, r3, #23680	@ 0x5c80
 8008034:	3360      	adds	r3, #96	@ 0x60
 8008036:	4a12      	ldr	r2, [pc, #72]	@ (8008080 <network_configure_weights+0x174>)
 8008038:	6093      	str	r3, [r2, #8]
    gemm_5_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 23776);
 800803a:	4b09      	ldr	r3, [pc, #36]	@ (8008060 <network_configure_weights+0x154>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f503 43b9 	add.w	r3, r3, #23680	@ 0x5c80
 8008042:	3360      	adds	r3, #96	@ 0x60
 8008044:	4a0e      	ldr	r2, [pc, #56]	@ (8008080 <network_configure_weights+0x174>)
 8008046:	60d3      	str	r3, [r2, #12]
    return true;
 8008048:	2301      	movs	r3, #1
 800804a:	e005      	b.n	8008058 <network_configure_weights+0x14c>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 800804c:	2212      	movs	r2, #18
 800804e:	2130      	movs	r1, #48	@ 0x30
 8008050:	6878      	ldr	r0, [r7, #4]
 8008052:	f000 fa19 	bl	8008488 <ai_platform_network_set_error>
  return false;
 8008056:	2300      	movs	r3, #0
}
 8008058:	4618      	mov	r0, r3
 800805a:	3708      	adds	r7, #8
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}
 8008060:	20015e8c 	.word	0x20015e8c
 8008064:	20000080 	.word	0x20000080
 8008068:	20000090 	.word	0x20000090
 800806c:	200000a0 	.word	0x200000a0
 8008070:	200000b0 	.word	0x200000b0
 8008074:	200000c0 	.word	0x200000c0
 8008078:	200000d0 	.word	0x200000d0
 800807c:	200000e0 	.word	0x200000e0
 8008080:	200000f0 	.word	0x200000f0

08008084 <ai_network_get_error>:
}


AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b082      	sub	sp, #8
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f000 f9ef 	bl	8008470 <ai_platform_network_get_error>
 8008092:	4603      	mov	r3, r0
}
 8008094:	4618      	mov	r0, r3
 8008096:	3708      	adds	r7, #8
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}

0800809c <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b084      	sub	sp, #16
 80080a0:	af02      	add	r7, sp, #8
 80080a2:	6078      	str	r0, [r7, #4]
 80080a4:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 80080a6:	2300      	movs	r3, #0
 80080a8:	9301      	str	r3, [sp, #4]
 80080aa:	2305      	movs	r3, #5
 80080ac:	9300      	str	r3, [sp, #0]
 80080ae:	2301      	movs	r3, #1
 80080b0:	4a04      	ldr	r2, [pc, #16]	@ (80080c4 <ai_network_create+0x28>)
 80080b2:	6839      	ldr	r1, [r7, #0]
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f000 fad5 	bl	8008664 <ai_platform_network_create>
 80080ba:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3708      	adds	r7, #8
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}
 80080c4:	20000870 	.word	0x20000870

080080c8 <ai_network_inputs_get>:
}


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b082      	sub	sp, #8
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
 80080d0:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d104      	bne.n	80080e2 <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 80080d8:	4b06      	ldr	r3, [pc, #24]	@ (80080f4 <ai_network_inputs_get+0x2c>)
 80080da:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	4a06      	ldr	r2, [pc, #24]	@ (80080f8 <ai_network_inputs_get+0x30>)
 80080e0:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 80080e2:	6839      	ldr	r1, [r7, #0]
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f000 f9d5 	bl	8008494 <ai_platform_inputs_get>
 80080ea:	4603      	mov	r3, r0
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3708      	adds	r7, #8
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}
 80080f4:	20000870 	.word	0x20000870
 80080f8:	a1c00100 	.word	0xa1c00100

080080fc <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b082      	sub	sp, #8
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
 8008104:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d104      	bne.n	8008116 <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800810c:	4b06      	ldr	r3, [pc, #24]	@ (8008128 <ai_network_outputs_get+0x2c>)
 800810e:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	4a06      	ldr	r2, [pc, #24]	@ (800812c <ai_network_outputs_get+0x30>)
 8008114:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8008116:	6839      	ldr	r1, [r7, #0]
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f000 fa31 	bl	8008580 <ai_platform_outputs_get>
 800811e:	4603      	mov	r3, r0
}
 8008120:	4618      	mov	r0, r3
 8008122:	3708      	adds	r7, #8
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}
 8008128:	20000870 	.word	0x20000870
 800812c:	a1c00100 	.word	0xa1c00100

08008130 <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b084      	sub	sp, #16
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
 8008138:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 800813a:	6839      	ldr	r1, [r7, #0]
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f000 fad3 	bl	80086e8 <ai_platform_network_init>
 8008142:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 8008144:	2301      	movs	r3, #1
 8008146:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d101      	bne.n	8008152 <ai_network_init+0x22>
 800814e:	2300      	movs	r3, #0
 8008150:	e026      	b.n	80081a0 <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 8008152:	6839      	ldr	r1, [r7, #0]
 8008154:	68f8      	ldr	r0, [r7, #12]
 8008156:	f7ff fed9 	bl	8007f0c <network_configure_weights>
 800815a:	4603      	mov	r3, r0
 800815c:	461a      	mov	r2, r3
 800815e:	7afb      	ldrb	r3, [r7, #11]
 8008160:	4013      	ands	r3, r2
 8008162:	2b00      	cmp	r3, #0
 8008164:	bf14      	ite	ne
 8008166:	2301      	movne	r3, #1
 8008168:	2300      	moveq	r3, #0
 800816a:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 800816c:	6839      	ldr	r1, [r7, #0]
 800816e:	68f8      	ldr	r0, [r7, #12]
 8008170:	f7ff fe3e 	bl	8007df0 <network_configure_activations>
 8008174:	4603      	mov	r3, r0
 8008176:	461a      	mov	r2, r3
 8008178:	7afb      	ldrb	r3, [r7, #11]
 800817a:	4013      	ands	r3, r2
 800817c:	2b00      	cmp	r3, #0
 800817e:	bf14      	ite	ne
 8008180:	2301      	movne	r3, #1
 8008182:	2300      	moveq	r3, #0
 8008184:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f000 fb46 	bl	8008818 <ai_platform_network_post_init>
 800818c:	4603      	mov	r3, r0
 800818e:	461a      	mov	r2, r3
 8008190:	7afb      	ldrb	r3, [r7, #11]
 8008192:	4013      	ands	r3, r2
 8008194:	2b00      	cmp	r3, #0
 8008196:	bf14      	ite	ne
 8008198:	2301      	movne	r3, #1
 800819a:	2300      	moveq	r3, #0
 800819c:	72fb      	strb	r3, [r7, #11]

  return ok;
 800819e:	7afb      	ldrb	r3, [r7, #11]
}
 80081a0:	4618      	mov	r0, r3
 80081a2:	3710      	adds	r7, #16
 80081a4:	46bd      	mov	sp, r7
 80081a6:	bd80      	pop	{r7, pc}

080081a8 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b084      	sub	sp, #16
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	60f8      	str	r0, [r7, #12]
 80081b0:	60b9      	str	r1, [r7, #8]
 80081b2:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 80081b4:	687a      	ldr	r2, [r7, #4]
 80081b6:	68b9      	ldr	r1, [r7, #8]
 80081b8:	68f8      	ldr	r0, [r7, #12]
 80081ba:	f000 fb5b 	bl	8008874 <ai_platform_network_process>
 80081be:	4603      	mov	r3, r0
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	3710      	adds	r7, #16
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}

080081c8 <ai_network_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_activations_buffer_get(const ai_handle ptr)
{
 80081c8:	b4b0      	push	{r4, r5, r7}
 80081ca:	b08f      	sub	sp, #60	@ 0x3c
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
 80081d0:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 80081d2:	4b15      	ldr	r3, [pc, #84]	@ (8008228 <ai_network_data_activations_buffer_get+0x60>)
 80081d4:	61fb      	str	r3, [r7, #28]
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	623b      	str	r3, [r7, #32]
 80081da:	2300      	movs	r3, #0
 80081dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80081de:	2300      	movs	r3, #0
 80081e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081e2:	f645 0320 	movw	r3, #22560	@ 0x5820
 80081e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081e8:	2301      	movs	r3, #1
 80081ea:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80081ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f0:	2204      	movs	r2, #4
 80081f2:	f362 231f 	bfi	r3, r2, #8, #24
 80081f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80081f8:	4b0c      	ldr	r3, [pc, #48]	@ (800822c <ai_network_data_activations_buffer_get+0x64>)
 80081fa:	f107 040c 	add.w	r4, r7, #12
 80081fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008200:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8008204:	f107 030c 	add.w	r3, r7, #12
 8008208:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_ACTIVATIONS_SIZE, 1, AI_NETWORK_DATA_ACTIVATIONS_COUNT),
    AI_NETWORK_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	461d      	mov	r5, r3
 800820e:	f107 041c 	add.w	r4, r7, #28
 8008212:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008214:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008216:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800821a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	373c      	adds	r7, #60	@ 0x3c
 8008222:	46bd      	mov	sp, r7
 8008224:	bcb0      	pop	{r4, r5, r7}
 8008226:	4770      	bx	lr
 8008228:	00040440 	.word	0x00040440
 800822c:	080107f0 	.word	0x080107f0

08008230 <ai_network_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_weights_buffer_get(const ai_handle ptr)
{
 8008230:	b4b0      	push	{r4, r5, r7}
 8008232:	b08f      	sub	sp, #60	@ 0x3c
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 800823a:	4b15      	ldr	r3, [pc, #84]	@ (8008290 <ai_network_data_weights_buffer_get+0x60>)
 800823c:	61fb      	str	r3, [r7, #28]
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	623b      	str	r3, [r7, #32]
 8008242:	2300      	movs	r3, #0
 8008244:	627b      	str	r3, [r7, #36]	@ 0x24
 8008246:	2300      	movs	r3, #0
 8008248:	62bb      	str	r3, [r7, #40]	@ 0x28
 800824a:	f645 5358 	movw	r3, #23896	@ 0x5d58
 800824e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008250:	2301      	movs	r3, #1
 8008252:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8008256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008258:	2204      	movs	r2, #4
 800825a:	f362 231f 	bfi	r3, r2, #8, #24
 800825e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008260:	4b0c      	ldr	r3, [pc, #48]	@ (8008294 <ai_network_data_weights_buffer_get+0x64>)
 8008262:	f107 040c 	add.w	r4, r7, #12
 8008266:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008268:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800826c:	f107 030c 	add.w	r3, r7, #12
 8008270:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_WEIGHTS_SIZE, 1, AI_NETWORK_DATA_WEIGHTS_COUNT),
    AI_NETWORK_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	461d      	mov	r5, r3
 8008276:	f107 041c 	add.w	r4, r7, #28
 800827a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800827c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800827e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8008282:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	373c      	adds	r7, #60	@ 0x3c
 800828a:	46bd      	mov	sp, r7
 800828c:	bcb0      	pop	{r4, r5, r7}
 800828e:	4770      	bx	lr
 8008290:	40040440 	.word	0x40040440
 8008294:	08010800 	.word	0x08010800

08008298 <ai_network_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_network_data_weights_get(void)
{
 8008298:	b480      	push	{r7}
 800829a:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_network_weights_table);
 800829c:	4b02      	ldr	r3, [pc, #8]	@ (80082a8 <ai_network_data_weights_get+0x10>)

}
 800829e:	4618      	mov	r0, r3
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr
 80082a8:	20000914 	.word	0x20000914

080082ac <ai_buffer_get_size>:
 80082ac:	b360      	cbz	r0, 8008308 <ai_buffer_get_size+0x5c>
 80082ae:	b430      	push	{r4, r5}
 80082b0:	6803      	ldr	r3, [r0, #0]
 80082b2:	4d16      	ldr	r5, [pc, #88]	@ (800830c <ai_buffer_get_size+0x60>)
 80082b4:	6984      	ldr	r4, [r0, #24]
 80082b6:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 80082ba:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80082be:	42ab      	cmp	r3, r5
 80082c0:	6862      	ldr	r2, [r4, #4]
 80082c2:	d01b      	beq.n	80082fc <ai_buffer_get_size+0x50>
 80082c4:	7d03      	ldrb	r3, [r0, #20]
 80082c6:	6941      	ldr	r1, [r0, #20]
 80082c8:	f1a3 0301 	sub.w	r3, r3, #1
 80082cc:	fab3 f383 	clz	r3, r3
 80082d0:	095b      	lsrs	r3, r3, #5
 80082d2:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 80082d6:	f3c1 2017 	ubfx	r0, r1, #8, #24
 80082da:	da0b      	bge.n	80082f4 <ai_buffer_get_size+0x48>
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d102      	bne.n	80082e6 <ai_buffer_get_size+0x3a>
 80082e0:	2802      	cmp	r0, #2
 80082e2:	d007      	beq.n	80082f4 <ai_buffer_get_size+0x48>
 80082e4:	2302      	movs	r3, #2
 80082e6:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 80082ea:	3301      	adds	r3, #1
 80082ec:	4298      	cmp	r0, r3
 80082ee:	fb01 f202 	mul.w	r2, r1, r2
 80082f2:	d1f3      	bne.n	80082dc <ai_buffer_get_size+0x30>
 80082f4:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 80082f8:	bc30      	pop	{r4, r5}
 80082fa:	4770      	bx	lr
 80082fc:	2900      	cmp	r1, #0
 80082fe:	d0e1      	beq.n	80082c4 <ai_buffer_get_size+0x18>
 8008300:	321f      	adds	r2, #31
 8008302:	f022 021f 	bic.w	r2, r2, #31
 8008306:	e7dd      	b.n	80082c4 <ai_buffer_get_size+0x18>
 8008308:	4770      	bx	lr
 800830a:	bf00      	nop
 800830c:	000400c0 	.word	0x000400c0

08008310 <ai_buffer_array_sane>:
 8008310:	b138      	cbz	r0, 8008322 <ai_buffer_array_sane+0x12>
 8008312:	6843      	ldr	r3, [r0, #4]
 8008314:	b123      	cbz	r3, 8008320 <ai_buffer_array_sane+0x10>
 8008316:	8840      	ldrh	r0, [r0, #2]
 8008318:	3800      	subs	r0, #0
 800831a:	bf18      	it	ne
 800831c:	2001      	movne	r0, #1
 800831e:	4770      	bx	lr
 8008320:	4618      	mov	r0, r3
 8008322:	4770      	bx	lr

08008324 <ai_platform_get_weights_map>:
 8008324:	b1f2      	cbz	r2, 8008364 <ai_platform_get_weights_map+0x40>
 8008326:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008328:	4605      	mov	r5, r0
 800832a:	b1c8      	cbz	r0, 8008360 <ai_platform_get_weights_map+0x3c>
 800832c:	460c      	mov	r4, r1
 800832e:	b1b9      	cbz	r1, 8008360 <ai_platform_get_weights_map+0x3c>
 8008330:	4b24      	ldr	r3, [pc, #144]	@ (80083c4 <ai_platform_get_weights_map+0xa0>)
 8008332:	6811      	ldr	r1, [r2, #0]
 8008334:	4299      	cmp	r1, r3
 8008336:	4616      	mov	r6, r2
 8008338:	d00b      	beq.n	8008352 <ai_platform_get_weights_map+0x2e>
 800833a:	6856      	ldr	r6, [r2, #4]
 800833c:	b186      	cbz	r6, 8008360 <ai_platform_get_weights_map+0x3c>
 800833e:	6837      	ldr	r7, [r6, #0]
 8008340:	429f      	cmp	r7, r3
 8008342:	d011      	beq.n	8008368 <ai_platform_get_weights_map+0x44>
 8008344:	6006      	str	r6, [r0, #0]
 8008346:	f1a4 0001 	sub.w	r0, r4, #1
 800834a:	fab0 f080 	clz	r0, r0
 800834e:	0940      	lsrs	r0, r0, #5
 8008350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008352:	1d10      	adds	r0, r2, #4
 8008354:	f7ff ffdc 	bl	8008310 <ai_buffer_array_sane>
 8008358:	b110      	cbz	r0, 8008360 <ai_platform_get_weights_map+0x3c>
 800835a:	88f3      	ldrh	r3, [r6, #6]
 800835c:	429c      	cmp	r4, r3
 800835e:	d01b      	beq.n	8008398 <ai_platform_get_weights_map+0x74>
 8008360:	2000      	movs	r0, #0
 8008362:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008364:	2000      	movs	r0, #0
 8008366:	4770      	bx	lr
 8008368:	4631      	mov	r1, r6
 800836a:	3804      	subs	r0, #4
 800836c:	2300      	movs	r3, #0
 800836e:	e004      	b.n	800837a <ai_platform_get_weights_map+0x56>
 8008370:	3301      	adds	r3, #1
 8008372:	429c      	cmp	r4, r3
 8008374:	f840 2f04 	str.w	r2, [r0, #4]!
 8008378:	d005      	beq.n	8008386 <ai_platform_get_weights_map+0x62>
 800837a:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800837e:	42ba      	cmp	r2, r7
 8008380:	d1f6      	bne.n	8008370 <ai_platform_get_weights_map+0x4c>
 8008382:	429c      	cmp	r4, r3
 8008384:	d1ec      	bne.n	8008360 <ai_platform_get_weights_map+0x3c>
 8008386:	3401      	adds	r4, #1
 8008388:	4b0e      	ldr	r3, [pc, #56]	@ (80083c4 <ai_platform_get_weights_map+0xa0>)
 800838a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800838e:	1ac0      	subs	r0, r0, r3
 8008390:	fab0 f080 	clz	r0, r0
 8008394:	0940      	lsrs	r0, r0, #5
 8008396:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008398:	2100      	movs	r1, #0
 800839a:	1f28      	subs	r0, r5, #4
 800839c:	468c      	mov	ip, r1
 800839e:	e005      	b.n	80083ac <ai_platform_get_weights_map+0x88>
 80083a0:	f10c 0c01 	add.w	ip, ip, #1
 80083a4:	4564      	cmp	r4, ip
 80083a6:	f840 3f04 	str.w	r3, [r0, #4]!
 80083aa:	d005      	beq.n	80083b8 <ai_platform_get_weights_map+0x94>
 80083ac:	68b3      	ldr	r3, [r6, #8]
 80083ae:	440b      	add	r3, r1
 80083b0:	311c      	adds	r1, #28
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d1f3      	bne.n	80083a0 <ai_platform_get_weights_map+0x7c>
 80083b8:	eba4 000c 	sub.w	r0, r4, ip
 80083bc:	fab0 f080 	clz	r0, r0
 80083c0:	0940      	lsrs	r0, r0, #5
 80083c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083c4:	a1facade 	.word	0xa1facade

080083c8 <ai_platform_get_activations_map>:
 80083c8:	b1fa      	cbz	r2, 800840a <ai_platform_get_activations_map+0x42>
 80083ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083cc:	4605      	mov	r5, r0
 80083ce:	b1d0      	cbz	r0, 8008406 <ai_platform_get_activations_map+0x3e>
 80083d0:	460c      	mov	r4, r1
 80083d2:	b1c1      	cbz	r1, 8008406 <ai_platform_get_activations_map+0x3e>
 80083d4:	4b25      	ldr	r3, [pc, #148]	@ (800846c <ai_platform_get_activations_map+0xa4>)
 80083d6:	6811      	ldr	r1, [r2, #0]
 80083d8:	4299      	cmp	r1, r3
 80083da:	4616      	mov	r6, r2
 80083dc:	d00b      	beq.n	80083f6 <ai_platform_get_activations_map+0x2e>
 80083de:	6a16      	ldr	r6, [r2, #32]
 80083e0:	b18e      	cbz	r6, 8008406 <ai_platform_get_activations_map+0x3e>
 80083e2:	6837      	ldr	r7, [r6, #0]
 80083e4:	429f      	cmp	r7, r3
 80083e6:	d012      	beq.n	800840e <ai_platform_get_activations_map+0x46>
 80083e8:	6006      	str	r6, [r0, #0]
 80083ea:	f1a4 0001 	sub.w	r0, r4, #1
 80083ee:	fab0 f080 	clz	r0, r0
 80083f2:	0940      	lsrs	r0, r0, #5
 80083f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083f6:	f102 000c 	add.w	r0, r2, #12
 80083fa:	f7ff ff89 	bl	8008310 <ai_buffer_array_sane>
 80083fe:	b110      	cbz	r0, 8008406 <ai_platform_get_activations_map+0x3e>
 8008400:	89f3      	ldrh	r3, [r6, #14]
 8008402:	429c      	cmp	r4, r3
 8008404:	d01b      	beq.n	800843e <ai_platform_get_activations_map+0x76>
 8008406:	2000      	movs	r0, #0
 8008408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800840a:	2000      	movs	r0, #0
 800840c:	4770      	bx	lr
 800840e:	4631      	mov	r1, r6
 8008410:	3804      	subs	r0, #4
 8008412:	2300      	movs	r3, #0
 8008414:	e004      	b.n	8008420 <ai_platform_get_activations_map+0x58>
 8008416:	3301      	adds	r3, #1
 8008418:	429c      	cmp	r4, r3
 800841a:	f840 2f04 	str.w	r2, [r0, #4]!
 800841e:	d005      	beq.n	800842c <ai_platform_get_activations_map+0x64>
 8008420:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8008424:	42ba      	cmp	r2, r7
 8008426:	d1f6      	bne.n	8008416 <ai_platform_get_activations_map+0x4e>
 8008428:	429c      	cmp	r4, r3
 800842a:	d1ec      	bne.n	8008406 <ai_platform_get_activations_map+0x3e>
 800842c:	3401      	adds	r4, #1
 800842e:	4b0f      	ldr	r3, [pc, #60]	@ (800846c <ai_platform_get_activations_map+0xa4>)
 8008430:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008434:	1ac0      	subs	r0, r0, r3
 8008436:	fab0 f080 	clz	r0, r0
 800843a:	0940      	lsrs	r0, r0, #5
 800843c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800843e:	2100      	movs	r1, #0
 8008440:	1f28      	subs	r0, r5, #4
 8008442:	468c      	mov	ip, r1
 8008444:	e005      	b.n	8008452 <ai_platform_get_activations_map+0x8a>
 8008446:	f10c 0c01 	add.w	ip, ip, #1
 800844a:	4564      	cmp	r4, ip
 800844c:	f840 3f04 	str.w	r3, [r0, #4]!
 8008450:	d005      	beq.n	800845e <ai_platform_get_activations_map+0x96>
 8008452:	6933      	ldr	r3, [r6, #16]
 8008454:	440b      	add	r3, r1
 8008456:	311c      	adds	r1, #28
 8008458:	685b      	ldr	r3, [r3, #4]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d1f3      	bne.n	8008446 <ai_platform_get_activations_map+0x7e>
 800845e:	eba4 000c 	sub.w	r0, r4, ip
 8008462:	fab0 f080 	clz	r0, r0
 8008466:	0940      	lsrs	r0, r0, #5
 8008468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800846a:	bf00      	nop
 800846c:	a1facade 	.word	0xa1facade

08008470 <ai_platform_network_get_error>:
 8008470:	4b04      	ldr	r3, [pc, #16]	@ (8008484 <ai_platform_network_get_error+0x14>)
 8008472:	6802      	ldr	r2, [r0, #0]
 8008474:	4393      	bics	r3, r2
 8008476:	d102      	bne.n	800847e <ai_platform_network_get_error+0xe>
 8008478:	300c      	adds	r0, #12
 800847a:	f000 bc19 	b.w	8008cb0 <core_get_error>
 800847e:	f241 0010 	movw	r0, #4112	@ 0x1010
 8008482:	4770      	bx	lr
 8008484:	a1c00100 	.word	0xa1c00100

08008488 <ai_platform_network_set_error>:
 8008488:	b110      	cbz	r0, 8008490 <ai_platform_network_set_error+0x8>
 800848a:	300c      	adds	r0, #12
 800848c:	f000 bc16 	b.w	8008cbc <core_set_error>
 8008490:	4770      	bx	lr
 8008492:	bf00      	nop

08008494 <ai_platform_inputs_get>:
 8008494:	4b39      	ldr	r3, [pc, #228]	@ (800857c <ai_platform_inputs_get+0xe8>)
 8008496:	6802      	ldr	r2, [r0, #0]
 8008498:	4393      	bics	r3, r2
 800849a:	d163      	bne.n	8008564 <ai_platform_inputs_get+0xd0>
 800849c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a0:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 80084a2:	b085      	sub	sp, #20
 80084a4:	4605      	mov	r5, r0
 80084a6:	460c      	mov	r4, r1
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d04e      	beq.n	800854a <ai_platform_inputs_get+0xb6>
 80084ac:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 80084ae:	2f00      	cmp	r7, #0
 80084b0:	d04b      	beq.n	800854a <ai_platform_inputs_get+0xb6>
 80084b2:	f04f 0b00 	mov.w	fp, #0
 80084b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084ba:	465e      	mov	r6, fp
 80084bc:	46ba      	mov	sl, r7
 80084be:	e016      	b.n	80084ee <ai_platform_inputs_get+0x5a>
 80084c0:	9901      	ldr	r1, [sp, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	507a      	str	r2, [r7, r1]
 80084c6:	69a1      	ldr	r1, [r4, #24]
 80084c8:	684c      	ldr	r4, [r1, #4]
 80084ca:	6028      	str	r0, [r5, #0]
 80084cc:	f04f 0201 	mov.w	r2, #1
 80084d0:	752a      	strb	r2, [r5, #20]
 80084d2:	6968      	ldr	r0, [r5, #20]
 80084d4:	60ab      	str	r3, [r5, #8]
 80084d6:	f368 201f 	bfi	r0, r8, #8, #24
 80084da:	2300      	movs	r3, #0
 80084dc:	e9c5 3403 	strd	r3, r4, [r5, #12]
 80084e0:	e9c5 0905 	strd	r0, r9, [r5, #20]
 80084e4:	f8c5 c004 	str.w	ip, [r5, #4]
 80084e8:	3601      	adds	r6, #1
 80084ea:	f10b 0b1c 	add.w	fp, fp, #28
 80084ee:	f8ba 3000 	ldrh.w	r3, [sl]
 80084f2:	00f2      	lsls	r2, r6, #3
 80084f4:	42b3      	cmp	r3, r6
 80084f6:	9201      	str	r2, [sp, #4]
 80084f8:	d936      	bls.n	8008568 <ai_platform_inputs_get+0xd4>
 80084fa:	f8da 3004 	ldr.w	r3, [sl, #4]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d032      	beq.n	8008568 <ai_platform_inputs_get+0xd4>
 8008502:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8008506:	b37c      	cbz	r4, 8008568 <ai_platform_inputs_get+0xd4>
 8008508:	f8da 3008 	ldr.w	r3, [sl, #8]
 800850c:	69a2      	ldr	r2, [r4, #24]
 800850e:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8008512:	6810      	ldr	r0, [r2, #0]
 8008514:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 8008518:	68a3      	ldr	r3, [r4, #8]
 800851a:	f3c3 2817 	ubfx	r8, r3, #8, #24
 800851e:	f003 f957 	bl	800b7d0 <ai_array_to_buffer_fmt>
 8008522:	69a1      	ldr	r1, [r4, #24]
 8008524:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8008528:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800852c:	445d      	add	r5, fp
 800852e:	2b00      	cmp	r3, #0
 8008530:	d0ca      	beq.n	80084c8 <ai_platform_inputs_get+0x34>
 8008532:	2100      	movs	r1, #0
 8008534:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 8008538:	6821      	ldr	r1, [r4, #0]
 800853a:	6059      	str	r1, [r3, #4]
 800853c:	b111      	cbz	r1, 8008544 <ai_platform_inputs_get+0xb0>
 800853e:	8849      	ldrh	r1, [r1, #2]
 8008540:	2900      	cmp	r1, #0
 8008542:	d1bd      	bne.n	80084c0 <ai_platform_inputs_get+0x2c>
 8008544:	69a1      	ldr	r1, [r4, #24]
 8008546:	2300      	movs	r3, #0
 8008548:	e7be      	b.n	80084c8 <ai_platform_inputs_get+0x34>
 800854a:	2218      	movs	r2, #24
 800854c:	2111      	movs	r1, #17
 800854e:	f105 000c 	add.w	r0, r5, #12
 8008552:	2600      	movs	r6, #0
 8008554:	f000 fbb2 	bl	8008cbc <core_set_error>
 8008558:	4630      	mov	r0, r6
 800855a:	b104      	cbz	r4, 800855e <ai_platform_inputs_get+0xca>
 800855c:	8026      	strh	r6, [r4, #0]
 800855e:	b005      	add	sp, #20
 8008560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008564:	2000      	movs	r0, #0
 8008566:	4770      	bx	lr
 8008568:	b2b6      	uxth	r6, r6
 800856a:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 800856e:	2e00      	cmp	r6, #0
 8008570:	d0eb      	beq.n	800854a <ai_platform_inputs_get+0xb6>
 8008572:	f8da 3008 	ldr.w	r3, [sl, #8]
 8008576:	6858      	ldr	r0, [r3, #4]
 8008578:	e7ef      	b.n	800855a <ai_platform_inputs_get+0xc6>
 800857a:	bf00      	nop
 800857c:	a1c00100 	.word	0xa1c00100

08008580 <ai_platform_outputs_get>:
 8008580:	4b37      	ldr	r3, [pc, #220]	@ (8008660 <ai_platform_outputs_get+0xe0>)
 8008582:	6802      	ldr	r2, [r0, #0]
 8008584:	4393      	bics	r3, r2
 8008586:	d169      	bne.n	800865c <ai_platform_outputs_get+0xdc>
 8008588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800858c:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800858e:	2b01      	cmp	r3, #1
 8008590:	b085      	sub	sp, #20
 8008592:	4605      	mov	r5, r0
 8008594:	460c      	mov	r4, r1
 8008596:	d94b      	bls.n	8008630 <ai_platform_outputs_get+0xb0>
 8008598:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 800859a:	f04f 0b00 	mov.w	fp, #0
 800859e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085a2:	465e      	mov	r6, fp
 80085a4:	46d8      	mov	r8, fp
 80085a6:	46ba      	mov	sl, r7
 80085a8:	e016      	b.n	80085d8 <ai_platform_outputs_get+0x58>
 80085aa:	9901      	ldr	r1, [sp, #4]
 80085ac:	2201      	movs	r2, #1
 80085ae:	507a      	str	r2, [r7, r1]
 80085b0:	69a9      	ldr	r1, [r5, #24]
 80085b2:	684d      	ldr	r5, [r1, #4]
 80085b4:	6020      	str	r0, [r4, #0]
 80085b6:	f04f 0201 	mov.w	r2, #1
 80085ba:	7522      	strb	r2, [r4, #20]
 80085bc:	6960      	ldr	r0, [r4, #20]
 80085be:	f8c4 c004 	str.w	ip, [r4, #4]
 80085c2:	f369 201f 	bfi	r0, r9, #8, #24
 80085c6:	e9c4 5004 	strd	r5, r0, [r4, #16]
 80085ca:	e9c4 3802 	strd	r3, r8, [r4, #8]
 80085ce:	9b00      	ldr	r3, [sp, #0]
 80085d0:	61a3      	str	r3, [r4, #24]
 80085d2:	3601      	adds	r6, #1
 80085d4:	f10b 0b1c 	add.w	fp, fp, #28
 80085d8:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80085dc:	00f2      	lsls	r2, r6, #3
 80085de:	42b3      	cmp	r3, r6
 80085e0:	9201      	str	r2, [sp, #4]
 80085e2:	d932      	bls.n	800864a <ai_platform_outputs_get+0xca>
 80085e4:	f8da 3010 	ldr.w	r3, [sl, #16]
 80085e8:	b37b      	cbz	r3, 800864a <ai_platform_outputs_get+0xca>
 80085ea:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 80085ee:	b365      	cbz	r5, 800864a <ai_platform_outputs_get+0xca>
 80085f0:	f8da 3014 	ldr.w	r3, [sl, #20]
 80085f4:	69aa      	ldr	r2, [r5, #24]
 80085f6:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 80085fa:	68ab      	ldr	r3, [r5, #8]
 80085fc:	6810      	ldr	r0, [r2, #0]
 80085fe:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8008602:	68eb      	ldr	r3, [r5, #12]
 8008604:	9300      	str	r3, [sp, #0]
 8008606:	f003 f8e3 	bl	800b7d0 <ai_array_to_buffer_fmt>
 800860a:	69a9      	ldr	r1, [r5, #24]
 800860c:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8008610:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8008614:	445c      	add	r4, fp
 8008616:	2b00      	cmp	r3, #0
 8008618:	d0cb      	beq.n	80085b2 <ai_platform_outputs_get+0x32>
 800861a:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 800861e:	6829      	ldr	r1, [r5, #0]
 8008620:	6059      	str	r1, [r3, #4]
 8008622:	b111      	cbz	r1, 800862a <ai_platform_outputs_get+0xaa>
 8008624:	8849      	ldrh	r1, [r1, #2]
 8008626:	2900      	cmp	r1, #0
 8008628:	d1bf      	bne.n	80085aa <ai_platform_outputs_get+0x2a>
 800862a:	69a9      	ldr	r1, [r5, #24]
 800862c:	2300      	movs	r3, #0
 800862e:	e7c0      	b.n	80085b2 <ai_platform_outputs_get+0x32>
 8008630:	2218      	movs	r2, #24
 8008632:	2111      	movs	r1, #17
 8008634:	f105 000c 	add.w	r0, r5, #12
 8008638:	2600      	movs	r6, #0
 800863a:	f000 fb3f 	bl	8008cbc <core_set_error>
 800863e:	4630      	mov	r0, r6
 8008640:	b104      	cbz	r4, 8008644 <ai_platform_outputs_get+0xc4>
 8008642:	8026      	strh	r6, [r4, #0]
 8008644:	b005      	add	sp, #20
 8008646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800864a:	b2b6      	uxth	r6, r6
 800864c:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8008650:	2e00      	cmp	r6, #0
 8008652:	d0ed      	beq.n	8008630 <ai_platform_outputs_get+0xb0>
 8008654:	f8da 3014 	ldr.w	r3, [sl, #20]
 8008658:	6858      	ldr	r0, [r3, #4]
 800865a:	e7f1      	b.n	8008640 <ai_platform_outputs_get+0xc0>
 800865c:	2000      	movs	r0, #0
 800865e:	4770      	bx	lr
 8008660:	a1c00100 	.word	0xa1c00100

08008664 <ai_platform_network_create>:
 8008664:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008668:	b083      	sub	sp, #12
 800866a:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 800866e:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8008672:	b320      	cbz	r0, 80086be <ai_platform_network_create+0x5a>
 8008674:	6002      	str	r2, [r0, #0]
 8008676:	4616      	mov	r6, r2
 8008678:	461f      	mov	r7, r3
 800867a:	4604      	mov	r4, r0
 800867c:	f000 fb16 	bl	8008cac <core_init>
 8008680:	b970      	cbnz	r0, 80086a0 <ai_platform_network_create+0x3c>
 8008682:	2530      	movs	r5, #48	@ 0x30
 8008684:	2300      	movs	r3, #0
 8008686:	6023      	str	r3, [r4, #0]
 8008688:	2410      	movs	r4, #16
 800868a:	464a      	mov	r2, r9
 800868c:	4641      	mov	r1, r8
 800868e:	4638      	mov	r0, r7
 8008690:	f003 f93e 	bl	800b910 <ai_version_get>
 8008694:	60b0      	str	r0, [r6, #8]
 8008696:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800869a:	b003      	add	sp, #12
 800869c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80086a0:	2200      	movs	r2, #0
 80086a2:	4641      	mov	r1, r8
 80086a4:	4638      	mov	r0, r7
 80086a6:	f003 f933 	bl	800b910 <ai_version_get>
 80086aa:	2200      	movs	r2, #0
 80086ac:	4605      	mov	r5, r0
 80086ae:	2105      	movs	r1, #5
 80086b0:	2001      	movs	r0, #1
 80086b2:	f003 f92d 	bl	800b910 <ai_version_get>
 80086b6:	4285      	cmp	r5, r0
 80086b8:	d008      	beq.n	80086cc <ai_platform_network_create+0x68>
 80086ba:	2501      	movs	r5, #1
 80086bc:	e7e2      	b.n	8008684 <ai_platform_network_create+0x20>
 80086be:	2510      	movs	r5, #16
 80086c0:	462c      	mov	r4, r5
 80086c2:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 80086c6:	b003      	add	sp, #12
 80086c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80086cc:	4b05      	ldr	r3, [pc, #20]	@ (80086e4 <ai_platform_network_create+0x80>)
 80086ce:	9301      	str	r3, [sp, #4]
 80086d0:	a801      	add	r0, sp, #4
 80086d2:	f000 faff 	bl	8008cd4 <ai_check_custom_types>
 80086d6:	b110      	cbz	r0, 80086de <ai_platform_network_create+0x7a>
 80086d8:	2400      	movs	r4, #0
 80086da:	4625      	mov	r5, r4
 80086dc:	e7d5      	b.n	800868a <ai_platform_network_create+0x26>
 80086de:	2502      	movs	r5, #2
 80086e0:	e7d0      	b.n	8008684 <ai_platform_network_create+0x20>
 80086e2:	bf00      	nop
 80086e4:	84048403 	.word	0x84048403

080086e8 <ai_platform_network_init>:
 80086e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086ec:	4a48      	ldr	r2, [pc, #288]	@ (8008810 <ai_platform_network_init+0x128>)
 80086ee:	4604      	mov	r4, r0
 80086f0:	6800      	ldr	r0, [r0, #0]
 80086f2:	460b      	mov	r3, r1
 80086f4:	ea00 0102 	and.w	r1, r0, r2
 80086f8:	4382      	bics	r2, r0
 80086fa:	d13b      	bne.n	8008774 <ai_platform_network_init+0x8c>
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d078      	beq.n	80087f2 <ai_platform_network_init+0x10a>
 8008700:	4a44      	ldr	r2, [pc, #272]	@ (8008814 <ai_platform_network_init+0x12c>)
 8008702:	681d      	ldr	r5, [r3, #0]
 8008704:	4295      	cmp	r5, r2
 8008706:	d10a      	bne.n	800871e <ai_platform_network_init+0x36>
 8008708:	4288      	cmp	r0, r1
 800870a:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 800870e:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 8008712:	d03d      	beq.n	8008790 <ai_platform_network_init+0xa8>
 8008714:	2303      	movs	r3, #3
 8008716:	6123      	str	r3, [r4, #16]
 8008718:	4620      	mov	r0, r4
 800871a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800871e:	2101      	movs	r1, #1
 8008720:	4618      	mov	r0, r3
 8008722:	461d      	mov	r5, r3
 8008724:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8008728:	f7ff fdc0 	bl	80082ac <ai_buffer_get_size>
 800872c:	f105 071c 	add.w	r7, r5, #28
 8008730:	4606      	mov	r6, r0
 8008732:	2101      	movs	r1, #1
 8008734:	4638      	mov	r0, r7
 8008736:	f8d5 9020 	ldr.w	r9, [r5, #32]
 800873a:	f7ff fdb7 	bl	80082ac <ai_buffer_get_size>
 800873e:	2e00      	cmp	r6, #0
 8008740:	bf0a      	itet	eq
 8008742:	4631      	moveq	r1, r6
 8008744:	2101      	movne	r1, #1
 8008746:	4635      	moveq	r5, r6
 8008748:	b1b0      	cbz	r0, 8008778 <ai_platform_network_init+0x90>
 800874a:	f1b9 0f00 	cmp.w	r9, #0
 800874e:	d057      	beq.n	8008800 <ai_platform_network_init+0x118>
 8008750:	f04f 0e01 	mov.w	lr, #1
 8008754:	f1b8 0f00 	cmp.w	r8, #0
 8008758:	d011      	beq.n	800877e <ai_platform_network_init+0x96>
 800875a:	4b2d      	ldr	r3, [pc, #180]	@ (8008810 <ai_platform_network_init+0x128>)
 800875c:	6822      	ldr	r2, [r4, #0]
 800875e:	429a      	cmp	r2, r3
 8008760:	d1d8      	bne.n	8008714 <ai_platform_network_init+0x2c>
 8008762:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 8008764:	428b      	cmp	r3, r1
 8008766:	d21b      	bcs.n	80087a0 <ai_platform_network_init+0xb8>
 8008768:	2212      	movs	r2, #18
 800876a:	2116      	movs	r1, #22
 800876c:	f104 000c 	add.w	r0, r4, #12
 8008770:	f000 faa4 	bl	8008cbc <core_set_error>
 8008774:	2000      	movs	r0, #0
 8008776:	e7d0      	b.n	800871a <ai_platform_network_init+0x32>
 8008778:	4607      	mov	r7, r0
 800877a:	4686      	mov	lr, r0
 800877c:	e7ea      	b.n	8008754 <ai_platform_network_init+0x6c>
 800877e:	2e00      	cmp	r6, #0
 8008780:	d0eb      	beq.n	800875a <ai_platform_network_init+0x72>
 8008782:	2212      	movs	r2, #18
 8008784:	2110      	movs	r1, #16
 8008786:	f104 000c 	add.w	r0, r4, #12
 800878a:	f000 fa97 	bl	8008cbc <core_set_error>
 800878e:	e7f1      	b.n	8008774 <ai_platform_network_init+0x8c>
 8008790:	e9c4 6308 	strd	r6, r3, [r4, #32]
 8008794:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8008796:	62a2      	str	r2, [r4, #40]	@ 0x28
 8008798:	4620      	mov	r0, r4
 800879a:	f000 fac5 	bl	8008d28 <ai_layers_init_all>
 800879e:	e7b9      	b.n	8008714 <ai_platform_network_init+0x2c>
 80087a0:	b1e1      	cbz	r1, 80087dc <ai_platform_network_init+0xf4>
 80087a2:	46ac      	mov	ip, r5
 80087a4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80087a8:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80087aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80087ac:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80087b0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80087b4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80087b6:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 80087ba:	4573      	cmp	r3, lr
 80087bc:	6226      	str	r6, [r4, #32]
 80087be:	d311      	bcc.n	80087e4 <ai_platform_network_init+0xfc>
 80087c0:	f1be 0f00 	cmp.w	lr, #0
 80087c4:	d007      	beq.n	80087d6 <ai_platform_network_init+0xee>
 80087c6:	463e      	mov	r6, r7
 80087c8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80087ca:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 80087cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80087ce:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 80087d2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80087d6:	ea4f 420e 	mov.w	r2, lr, lsl #16
 80087da:	e7dc      	b.n	8008796 <ai_platform_network_init+0xae>
 80087dc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80087de:	6221      	str	r1, [r4, #32]
 80087e0:	4573      	cmp	r3, lr
 80087e2:	d2ed      	bcs.n	80087c0 <ai_platform_network_init+0xd8>
 80087e4:	2213      	movs	r2, #19
 80087e6:	2116      	movs	r1, #22
 80087e8:	f104 000c 	add.w	r0, r4, #12
 80087ec:	f000 fa66 	bl	8008cbc <core_set_error>
 80087f0:	e7c0      	b.n	8008774 <ai_platform_network_init+0x8c>
 80087f2:	2211      	movs	r2, #17
 80087f4:	2110      	movs	r1, #16
 80087f6:	f104 000c 	add.w	r0, r4, #12
 80087fa:	f000 fa5f 	bl	8008cbc <core_set_error>
 80087fe:	e7b9      	b.n	8008774 <ai_platform_network_init+0x8c>
 8008800:	2213      	movs	r2, #19
 8008802:	2110      	movs	r1, #16
 8008804:	f104 000c 	add.w	r0, r4, #12
 8008808:	f000 fa58 	bl	8008cbc <core_set_error>
 800880c:	e7b2      	b.n	8008774 <ai_platform_network_init+0x8c>
 800880e:	bf00      	nop
 8008810:	a1c00100 	.word	0xa1c00100
 8008814:	a1facade 	.word	0xa1facade

08008818 <ai_platform_network_post_init>:
 8008818:	4b15      	ldr	r3, [pc, #84]	@ (8008870 <ai_platform_network_post_init+0x58>)
 800881a:	6802      	ldr	r2, [r0, #0]
 800881c:	ea02 0103 	and.w	r1, r2, r3
 8008820:	4393      	bics	r3, r2
 8008822:	d123      	bne.n	800886c <ai_platform_network_post_init+0x54>
 8008824:	b570      	push	{r4, r5, r6, lr}
 8008826:	6903      	ldr	r3, [r0, #16]
 8008828:	079b      	lsls	r3, r3, #30
 800882a:	4604      	mov	r4, r0
 800882c:	d503      	bpl.n	8008836 <ai_platform_network_post_init+0x1e>
 800882e:	428a      	cmp	r2, r1
 8008830:	d008      	beq.n	8008844 <ai_platform_network_post_init+0x2c>
 8008832:	2001      	movs	r0, #1
 8008834:	bd70      	pop	{r4, r5, r6, pc}
 8008836:	2210      	movs	r2, #16
 8008838:	2111      	movs	r1, #17
 800883a:	300c      	adds	r0, #12
 800883c:	f000 fa3e 	bl	8008cbc <core_set_error>
 8008840:	2000      	movs	r0, #0
 8008842:	bd70      	pop	{r4, r5, r6, pc}
 8008844:	f000 fa80 	bl	8008d48 <ai_layers_post_init_all>
 8008848:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 800884a:	2e00      	cmp	r6, #0
 800884c:	d0f1      	beq.n	8008832 <ai_platform_network_post_init+0x1a>
 800884e:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8008850:	2d00      	cmp	r5, #0
 8008852:	d0ee      	beq.n	8008832 <ai_platform_network_post_init+0x1a>
 8008854:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8008856:	4629      	mov	r1, r5
 8008858:	2000      	movs	r0, #0
 800885a:	47b0      	blx	r6
 800885c:	692b      	ldr	r3, [r5, #16]
 800885e:	42ab      	cmp	r3, r5
 8008860:	d0e7      	beq.n	8008832 <ai_platform_network_post_init+0x1a>
 8008862:	2b00      	cmp	r3, #0
 8008864:	d0e5      	beq.n	8008832 <ai_platform_network_post_init+0x1a>
 8008866:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 8008868:	461d      	mov	r5, r3
 800886a:	e7f3      	b.n	8008854 <ai_platform_network_post_init+0x3c>
 800886c:	2000      	movs	r0, #0
 800886e:	4770      	bx	lr
 8008870:	a1c00100 	.word	0xa1c00100

08008874 <ai_platform_network_process>:
 8008874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008878:	4bb7      	ldr	r3, [pc, #732]	@ (8008b58 <ai_platform_network_process+0x2e4>)
 800887a:	4607      	mov	r7, r0
 800887c:	6800      	ldr	r0, [r0, #0]
 800887e:	4383      	bics	r3, r0
 8008880:	b085      	sub	sp, #20
 8008882:	f040 812d 	bne.w	8008ae0 <ai_platform_network_process+0x26c>
 8008886:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008888:	2b00      	cmp	r3, #0
 800888a:	f000 811d 	beq.w	8008ac8 <ai_platform_network_process+0x254>
 800888e:	693b      	ldr	r3, [r7, #16]
 8008890:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 8008894:	f003 0303 	and.w	r3, r3, #3
 8008898:	2600      	movs	r6, #0
 800889a:	2b03      	cmp	r3, #3
 800889c:	61be      	str	r6, [r7, #24]
 800889e:	f040 8129 	bne.w	8008af4 <ai_platform_network_process+0x280>
 80088a2:	2900      	cmp	r1, #0
 80088a4:	f000 8116 	beq.w	8008ad4 <ai_platform_network_process+0x260>
 80088a8:	f1b9 0f00 	cmp.w	r9, #0
 80088ac:	f000 8112 	beq.w	8008ad4 <ai_platform_network_process+0x260>
 80088b0:	f8b9 3000 	ldrh.w	r3, [r9]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	f000 810d 	beq.w	8008ad4 <ai_platform_network_process+0x260>
 80088ba:	698b      	ldr	r3, [r1, #24]
 80088bc:	e9cd 7202 	strd	r7, r2, [sp, #8]
 80088c0:	f8d3 b000 	ldr.w	fp, [r3]
 80088c4:	460c      	mov	r4, r1
 80088c6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d072      	beq.n	80089b4 <ai_platform_network_process+0x140>
 80088ce:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 80088d2:	2d00      	cmp	r5, #0
 80088d4:	d06e      	beq.n	80089b4 <ai_platform_network_process+0x140>
 80088d6:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80088da:	f8d3 a000 	ldr.w	sl, [r3]
 80088de:	0133      	lsls	r3, r6, #4
 80088e0:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 80088e4:	9301      	str	r3, [sp, #4]
 80088e6:	f000 81ba 	beq.w	8008c5e <ai_platform_network_process+0x3ea>
 80088ea:	69ab      	ldr	r3, [r5, #24]
 80088ec:	2101      	movs	r1, #1
 80088ee:	4620      	mov	r0, r4
 80088f0:	685f      	ldr	r7, [r3, #4]
 80088f2:	f7ff fcdb 	bl	80082ac <ai_buffer_get_size>
 80088f6:	4287      	cmp	r7, r0
 80088f8:	f0c0 8103 	bcc.w	8008b02 <ai_platform_network_process+0x28e>
 80088fc:	68e8      	ldr	r0, [r5, #12]
 80088fe:	69a1      	ldr	r1, [r4, #24]
 8008900:	68c2      	ldr	r2, [r0, #12]
 8008902:	68cb      	ldr	r3, [r1, #12]
 8008904:	429a      	cmp	r2, r3
 8008906:	f040 80fc 	bne.w	8008b02 <ai_platform_network_process+0x28e>
 800890a:	6882      	ldr	r2, [r0, #8]
 800890c:	688b      	ldr	r3, [r1, #8]
 800890e:	429a      	cmp	r2, r3
 8008910:	f040 80f7 	bne.w	8008b02 <ai_platform_network_process+0x28e>
 8008914:	6842      	ldr	r2, [r0, #4]
 8008916:	684b      	ldr	r3, [r1, #4]
 8008918:	429a      	cmp	r2, r3
 800891a:	f040 80f2 	bne.w	8008b02 <ai_platform_network_process+0x28e>
 800891e:	69ab      	ldr	r3, [r5, #24]
 8008920:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008924:	f002 ffe2 	bl	800b8ec <ai_array_get_data_byte_size>
 8008928:	9001      	str	r0, [sp, #4]
 800892a:	4628      	mov	r0, r5
 800892c:	f002 fff6 	bl	800b91c <get_tensor_byte_size>
 8008930:	9b01      	ldr	r3, [sp, #4]
 8008932:	4283      	cmp	r3, r0
 8008934:	f0c0 80e5 	bcc.w	8008b02 <ai_platform_network_process+0x28e>
 8008938:	69ab      	ldr	r3, [r5, #24]
 800893a:	6818      	ldr	r0, [r3, #0]
 800893c:	f002 ff48 	bl	800b7d0 <ai_array_to_buffer_fmt>
 8008940:	6823      	ldr	r3, [r4, #0]
 8008942:	4058      	eors	r0, r3
 8008944:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 8008948:	f040 8193 	bne.w	8008c72 <ai_platform_network_process+0x3fe>
 800894c:	6863      	ldr	r3, [r4, #4]
 800894e:	2b00      	cmp	r3, #0
 8008950:	f000 8185 	beq.w	8008c5e <ai_platform_network_process+0x3ea>
 8008954:	69a3      	ldr	r3, [r4, #24]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	2b00      	cmp	r3, #0
 800895a:	f000 8182 	beq.w	8008c62 <ai_platform_network_process+0x3ee>
 800895e:	459b      	cmp	fp, r3
 8008960:	4628      	mov	r0, r5
 8008962:	bf38      	it	cc
 8008964:	469b      	movcc	fp, r3
 8008966:	f002 ffd9 	bl	800b91c <get_tensor_byte_size>
 800896a:	f8c8 0008 	str.w	r0, [r8, #8]
 800896e:	69a3      	ldr	r3, [r4, #24]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	fb00 f303 	mul.w	r3, r0, r3
 8008976:	f8c8 300c 	str.w	r3, [r8, #12]
 800897a:	6861      	ldr	r1, [r4, #4]
 800897c:	f8c8 1004 	str.w	r1, [r8, #4]
 8008980:	0132      	lsls	r2, r6, #4
 8008982:	440b      	add	r3, r1
 8008984:	f84a 3002 	str.w	r3, [sl, r2]
 8008988:	69a8      	ldr	r0, [r5, #24]
 800898a:	6803      	ldr	r3, [r0, #0]
 800898c:	009a      	lsls	r2, r3, #2
 800898e:	f106 0601 	add.w	r6, r6, #1
 8008992:	f104 041c 	add.w	r4, r4, #28
 8008996:	f100 80a7 	bmi.w	8008ae8 <ai_platform_network_process+0x274>
 800899a:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800899e:	1a9b      	subs	r3, r3, r2
 80089a0:	4419      	add	r1, r3
 80089a2:	6081      	str	r1, [r0, #8]
 80089a4:	69ab      	ldr	r3, [r5, #24]
 80089a6:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80089aa:	60da      	str	r2, [r3, #12]
 80089ac:	f8b9 3000 	ldrh.w	r3, [r9]
 80089b0:	42b3      	cmp	r3, r6
 80089b2:	d888      	bhi.n	80088c6 <ai_platform_network_process+0x52>
 80089b4:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 80089b8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80089ba:	f1b8 0f00 	cmp.w	r8, #0
 80089be:	f000 80b5 	beq.w	8008b2c <ai_platform_network_process+0x2b8>
 80089c2:	2b01      	cmp	r3, #1
 80089c4:	f240 80a5 	bls.w	8008b12 <ai_platform_network_process+0x29e>
 80089c8:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 80089cc:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	f000 809e 	beq.w	8008b12 <ai_platform_network_process+0x29e>
 80089d6:	4645      	mov	r5, r8
 80089d8:	2600      	movs	r6, #0
 80089da:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	f000 80a3 	beq.w	8008b2a <ai_platform_network_process+0x2b6>
 80089e4:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 80089e8:	2c00      	cmp	r4, #0
 80089ea:	f000 809e 	beq.w	8008b2a <ai_platform_network_process+0x2b6>
 80089ee:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80089f2:	f8d3 a000 	ldr.w	sl, [r3]
 80089f6:	0133      	lsls	r3, r6, #4
 80089f8:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 80089fc:	9301      	str	r3, [sp, #4]
 80089fe:	f000 8140 	beq.w	8008c82 <ai_platform_network_process+0x40e>
 8008a02:	69a3      	ldr	r3, [r4, #24]
 8008a04:	2101      	movs	r1, #1
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	9301      	str	r3, [sp, #4]
 8008a0a:	4628      	mov	r0, r5
 8008a0c:	f7ff fc4e 	bl	80082ac <ai_buffer_get_size>
 8008a10:	9b01      	ldr	r3, [sp, #4]
 8008a12:	4283      	cmp	r3, r0
 8008a14:	d37d      	bcc.n	8008b12 <ai_platform_network_process+0x29e>
 8008a16:	68e0      	ldr	r0, [r4, #12]
 8008a18:	69a9      	ldr	r1, [r5, #24]
 8008a1a:	68c2      	ldr	r2, [r0, #12]
 8008a1c:	68cb      	ldr	r3, [r1, #12]
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	d177      	bne.n	8008b12 <ai_platform_network_process+0x29e>
 8008a22:	6882      	ldr	r2, [r0, #8]
 8008a24:	688b      	ldr	r3, [r1, #8]
 8008a26:	429a      	cmp	r2, r3
 8008a28:	d173      	bne.n	8008b12 <ai_platform_network_process+0x29e>
 8008a2a:	6842      	ldr	r2, [r0, #4]
 8008a2c:	684b      	ldr	r3, [r1, #4]
 8008a2e:	429a      	cmp	r2, r3
 8008a30:	d16f      	bne.n	8008b12 <ai_platform_network_process+0x29e>
 8008a32:	69a3      	ldr	r3, [r4, #24]
 8008a34:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008a38:	f002 ff58 	bl	800b8ec <ai_array_get_data_byte_size>
 8008a3c:	9001      	str	r0, [sp, #4]
 8008a3e:	4620      	mov	r0, r4
 8008a40:	f002 ff6c 	bl	800b91c <get_tensor_byte_size>
 8008a44:	9b01      	ldr	r3, [sp, #4]
 8008a46:	4283      	cmp	r3, r0
 8008a48:	d363      	bcc.n	8008b12 <ai_platform_network_process+0x29e>
 8008a4a:	69a3      	ldr	r3, [r4, #24]
 8008a4c:	6818      	ldr	r0, [r3, #0]
 8008a4e:	f002 febf 	bl	800b7d0 <ai_array_to_buffer_fmt>
 8008a52:	682b      	ldr	r3, [r5, #0]
 8008a54:	4043      	eors	r3, r0
 8008a56:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 8008a5a:	f040 8119 	bne.w	8008c90 <ai_platform_network_process+0x41c>
 8008a5e:	686b      	ldr	r3, [r5, #4]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	f000 810e 	beq.w	8008c82 <ai_platform_network_process+0x40e>
 8008a66:	69ab      	ldr	r3, [r5, #24]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	f000 8117 	beq.w	8008c9e <ai_platform_network_process+0x42a>
 8008a70:	459b      	cmp	fp, r3
 8008a72:	4620      	mov	r0, r4
 8008a74:	bf38      	it	cc
 8008a76:	469b      	movcc	fp, r3
 8008a78:	f002 ff50 	bl	800b91c <get_tensor_byte_size>
 8008a7c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008a80:	69aa      	ldr	r2, [r5, #24]
 8008a82:	6812      	ldr	r2, [r2, #0]
 8008a84:	4603      	mov	r3, r0
 8008a86:	fb02 f303 	mul.w	r3, r2, r3
 8008a8a:	f8c8 300c 	str.w	r3, [r8, #12]
 8008a8e:	6869      	ldr	r1, [r5, #4]
 8008a90:	f8c8 1004 	str.w	r1, [r8, #4]
 8008a94:	0132      	lsls	r2, r6, #4
 8008a96:	440b      	add	r3, r1
 8008a98:	f84a 3002 	str.w	r3, [sl, r2]
 8008a9c:	69a0      	ldr	r0, [r4, #24]
 8008a9e:	6803      	ldr	r3, [r0, #0]
 8008aa0:	009b      	lsls	r3, r3, #2
 8008aa2:	f106 0601 	add.w	r6, r6, #1
 8008aa6:	f105 051c 	add.w	r5, r5, #28
 8008aaa:	d439      	bmi.n	8008b20 <ai_platform_network_process+0x2ac>
 8008aac:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8008ab0:	1a9b      	subs	r3, r3, r2
 8008ab2:	4419      	add	r1, r3
 8008ab4:	6081      	str	r1, [r0, #8]
 8008ab6:	69a3      	ldr	r3, [r4, #24]
 8008ab8:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8008abc:	60da      	str	r2, [r3, #12]
 8008abe:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8008ac2:	429e      	cmp	r6, r3
 8008ac4:	d389      	bcc.n	80089da <ai_platform_network_process+0x166>
 8008ac6:	e030      	b.n	8008b2a <ai_platform_network_process+0x2b6>
 8008ac8:	693a      	ldr	r2, [r7, #16]
 8008aca:	61bb      	str	r3, [r7, #24]
 8008acc:	f002 0203 	and.w	r2, r2, #3
 8008ad0:	2a03      	cmp	r2, #3
 8008ad2:	d10f      	bne.n	8008af4 <ai_platform_network_process+0x280>
 8008ad4:	2217      	movs	r2, #23
 8008ad6:	2112      	movs	r1, #18
 8008ad8:	f107 000c 	add.w	r0, r7, #12
 8008adc:	f000 f8ee 	bl	8008cbc <core_set_error>
 8008ae0:	2000      	movs	r0, #0
 8008ae2:	b005      	add	sp, #20
 8008ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ae8:	f8b9 3000 	ldrh.w	r3, [r9]
 8008aec:	429e      	cmp	r6, r3
 8008aee:	f4ff aeea 	bcc.w	80088c6 <ai_platform_network_process+0x52>
 8008af2:	e75f      	b.n	80089b4 <ai_platform_network_process+0x140>
 8008af4:	2230      	movs	r2, #48	@ 0x30
 8008af6:	2111      	movs	r1, #17
 8008af8:	f107 000c 	add.w	r0, r7, #12
 8008afc:	f000 f8de 	bl	8008cbc <core_set_error>
 8008b00:	e7ee      	b.n	8008ae0 <ai_platform_network_process+0x26c>
 8008b02:	9f02      	ldr	r7, [sp, #8]
 8008b04:	2218      	movs	r2, #24
 8008b06:	2112      	movs	r1, #18
 8008b08:	f107 000c 	add.w	r0, r7, #12
 8008b0c:	f000 f8d6 	bl	8008cbc <core_set_error>
 8008b10:	e7e6      	b.n	8008ae0 <ai_platform_network_process+0x26c>
 8008b12:	2218      	movs	r2, #24
 8008b14:	2113      	movs	r1, #19
 8008b16:	f107 000c 	add.w	r0, r7, #12
 8008b1a:	f000 f8cf 	bl	8008cbc <core_set_error>
 8008b1e:	e7df      	b.n	8008ae0 <ai_platform_network_process+0x26c>
 8008b20:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8008b24:	429e      	cmp	r6, r3
 8008b26:	f4ff af58 	bcc.w	80089da <ai_platform_network_process+0x166>
 8008b2a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008b2c:	fa1f fb8b 	uxth.w	fp, fp
 8008b30:	f8a7 b018 	strh.w	fp, [r7, #24]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	f000 808c 	beq.w	8008c52 <ai_platform_network_process+0x3de>
 8008b3a:	2b01      	cmp	r3, #1
 8008b3c:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 8008b3e:	f000 808b 	beq.w	8008c58 <ai_platform_network_process+0x3e4>
 8008b42:	f106 080c 	add.w	r8, r6, #12
 8008b46:	8b78      	ldrh	r0, [r7, #26]
 8008b48:	4583      	cmp	fp, r0
 8008b4a:	d9ca      	bls.n	8008ae2 <ai_platform_network_process+0x26e>
 8008b4c:	4645      	mov	r5, r8
 8008b4e:	46bb      	mov	fp, r7
 8008b50:	f04f 0800 	mov.w	r8, #0
 8008b54:	b9ae      	cbnz	r6, 8008b82 <ai_platform_network_process+0x30e>
 8008b56:	e02d      	b.n	8008bb4 <ai_platform_network_process+0x340>
 8008b58:	a1c00100 	.word	0xa1c00100
 8008b5c:	68df      	ldr	r7, [r3, #12]
 8008b5e:	1bc9      	subs	r1, r1, r7
 8008b60:	4408      	add	r0, r1
 8008b62:	6098      	str	r0, [r3, #8]
 8008b64:	6993      	ldr	r3, [r2, #24]
 8008b66:	6862      	ldr	r2, [r4, #4]
 8008b68:	60da      	str	r2, [r3, #12]
 8008b6a:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8008b6e:	f859 200a 	ldr.w	r2, [r9, sl]
 8008b72:	440b      	add	r3, r1
 8008b74:	4293      	cmp	r3, r2
 8008b76:	bf24      	itt	cs
 8008b78:	68e3      	ldrcs	r3, [r4, #12]
 8008b7a:	1ad3      	subcs	r3, r2, r3
 8008b7c:	6063      	str	r3, [r4, #4]
 8008b7e:	f108 0801 	add.w	r8, r8, #1
 8008b82:	8833      	ldrh	r3, [r6, #0]
 8008b84:	4543      	cmp	r3, r8
 8008b86:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8008b8a:	d913      	bls.n	8008bb4 <ai_platform_network_process+0x340>
 8008b8c:	6873      	ldr	r3, [r6, #4]
 8008b8e:	b18b      	cbz	r3, 8008bb4 <ai_platform_network_process+0x340>
 8008b90:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 8008b94:	b172      	cbz	r2, 8008bb4 <ai_platform_network_process+0x340>
 8008b96:	68b1      	ldr	r1, [r6, #8]
 8008b98:	6993      	ldr	r3, [r2, #24]
 8008b9a:	f8d1 9000 	ldr.w	r9, [r1]
 8008b9e:	681f      	ldr	r7, [r3, #0]
 8008ba0:	6899      	ldr	r1, [r3, #8]
 8008ba2:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8008ba6:	00bf      	lsls	r7, r7, #2
 8008ba8:	6860      	ldr	r0, [r4, #4]
 8008baa:	d5d7      	bpl.n	8008b5c <ai_platform_network_process+0x2e8>
 8008bac:	68a2      	ldr	r2, [r4, #8]
 8008bae:	f002 fd71 	bl	800b694 <st_int8_copy>
 8008bb2:	e7da      	b.n	8008b6a <ai_platform_network_process+0x2f6>
 8008bb4:	4658      	mov	r0, fp
 8008bb6:	f000 f8e5 	bl	8008d84 <ai_layers_forward_all>
 8008bba:	2400      	movs	r4, #0
 8008bbc:	b9b5      	cbnz	r5, 8008bec <ai_platform_network_process+0x378>
 8008bbe:	e03b      	b.n	8008c38 <ai_platform_network_process+0x3c4>
 8008bc0:	f859 300a 	ldr.w	r3, [r9, sl]
 8008bc4:	eb01 020c 	add.w	r2, r1, ip
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	bf24      	itt	cs
 8008bcc:	f8d8 200c 	ldrcs.w	r2, [r8, #12]
 8008bd0:	1a9a      	subcs	r2, r3, r2
 8008bd2:	f8c8 2004 	str.w	r2, [r8, #4]
 8008bd6:	6981      	ldr	r1, [r0, #24]
 8008bd8:	e9d1 3702 	ldrd	r3, r7, [r1, #8]
 8008bdc:	1bdb      	subs	r3, r3, r7
 8008bde:	441a      	add	r2, r3
 8008be0:	608a      	str	r2, [r1, #8]
 8008be2:	6983      	ldr	r3, [r0, #24]
 8008be4:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8008be8:	60da      	str	r2, [r3, #12]
 8008bea:	3401      	adds	r4, #1
 8008bec:	882b      	ldrh	r3, [r5, #0]
 8008bee:	42a3      	cmp	r3, r4
 8008bf0:	d922      	bls.n	8008c38 <ai_platform_network_process+0x3c4>
 8008bf2:	686b      	ldr	r3, [r5, #4]
 8008bf4:	b303      	cbz	r3, 8008c38 <ai_platform_network_process+0x3c4>
 8008bf6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8008bfa:	b1e8      	cbz	r0, 8008c38 <ai_platform_network_process+0x3c4>
 8008bfc:	68ab      	ldr	r3, [r5, #8]
 8008bfe:	6982      	ldr	r2, [r0, #24]
 8008c00:	f8d3 9000 	ldr.w	r9, [r3]
 8008c04:	6813      	ldr	r3, [r2, #0]
 8008c06:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8008c0a:	009b      	lsls	r3, r3, #2
 8008c0c:	e9d8 1c01 	ldrd	r1, ip, [r8, #4]
 8008c10:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8008c14:	d5d4      	bpl.n	8008bc0 <ai_platform_network_process+0x34c>
 8008c16:	6890      	ldr	r0, [r2, #8]
 8008c18:	4662      	mov	r2, ip
 8008c1a:	f002 fd3b 	bl	800b694 <st_int8_copy>
 8008c1e:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8008c22:	f859 200a 	ldr.w	r2, [r9, sl]
 8008c26:	440b      	add	r3, r1
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	bf24      	itt	cs
 8008c2c:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8008c30:	1ad3      	subcs	r3, r2, r3
 8008c32:	f8c8 3004 	str.w	r3, [r8, #4]
 8008c36:	e7d8      	b.n	8008bea <ai_platform_network_process+0x376>
 8008c38:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 8008c3c:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 8008c40:	3001      	adds	r0, #1
 8008c42:	b280      	uxth	r0, r0
 8008c44:	4283      	cmp	r3, r0
 8008c46:	f8ab 001a 	strh.w	r0, [fp, #26]
 8008c4a:	d881      	bhi.n	8008b50 <ai_platform_network_process+0x2dc>
 8008c4c:	b005      	add	sp, #20
 8008c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c52:	461e      	mov	r6, r3
 8008c54:	4698      	mov	r8, r3
 8008c56:	e776      	b.n	8008b46 <ai_platform_network_process+0x2d2>
 8008c58:	f04f 0800 	mov.w	r8, #0
 8008c5c:	e773      	b.n	8008b46 <ai_platform_network_process+0x2d2>
 8008c5e:	9f02      	ldr	r7, [sp, #8]
 8008c60:	e738      	b.n	8008ad4 <ai_platform_network_process+0x260>
 8008c62:	9f02      	ldr	r7, [sp, #8]
 8008c64:	2221      	movs	r2, #33	@ 0x21
 8008c66:	2112      	movs	r1, #18
 8008c68:	f107 000c 	add.w	r0, r7, #12
 8008c6c:	f000 f826 	bl	8008cbc <core_set_error>
 8008c70:	e736      	b.n	8008ae0 <ai_platform_network_process+0x26c>
 8008c72:	9f02      	ldr	r7, [sp, #8]
 8008c74:	2219      	movs	r2, #25
 8008c76:	2112      	movs	r1, #18
 8008c78:	f107 000c 	add.w	r0, r7, #12
 8008c7c:	f000 f81e 	bl	8008cbc <core_set_error>
 8008c80:	e72e      	b.n	8008ae0 <ai_platform_network_process+0x26c>
 8008c82:	2217      	movs	r2, #23
 8008c84:	2113      	movs	r1, #19
 8008c86:	f107 000c 	add.w	r0, r7, #12
 8008c8a:	f000 f817 	bl	8008cbc <core_set_error>
 8008c8e:	e727      	b.n	8008ae0 <ai_platform_network_process+0x26c>
 8008c90:	2219      	movs	r2, #25
 8008c92:	2113      	movs	r1, #19
 8008c94:	f107 000c 	add.w	r0, r7, #12
 8008c98:	f000 f810 	bl	8008cbc <core_set_error>
 8008c9c:	e720      	b.n	8008ae0 <ai_platform_network_process+0x26c>
 8008c9e:	2221      	movs	r2, #33	@ 0x21
 8008ca0:	2113      	movs	r1, #19
 8008ca2:	f107 000c 	add.w	r0, r7, #12
 8008ca6:	f000 f809 	bl	8008cbc <core_set_error>
 8008caa:	e719      	b.n	8008ae0 <ai_platform_network_process+0x26c>

08008cac <core_init>:
 8008cac:	2001      	movs	r0, #1
 8008cae:	4770      	bx	lr

08008cb0 <core_get_error>:
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	6800      	ldr	r0, [r0, #0]
 8008cb6:	601a      	str	r2, [r3, #0]
 8008cb8:	4770      	bx	lr
 8008cba:	bf00      	nop

08008cbc <core_set_error>:
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	7800      	ldrb	r0, [r0, #0]
 8008cc0:	b108      	cbz	r0, 8008cc6 <core_set_error+0xa>
 8008cc2:	2000      	movs	r0, #0
 8008cc4:	4770      	bx	lr
 8008cc6:	7019      	strb	r1, [r3, #0]
 8008cc8:	6819      	ldr	r1, [r3, #0]
 8008cca:	f362 211f 	bfi	r1, r2, #8, #24
 8008cce:	2001      	movs	r0, #1
 8008cd0:	6019      	str	r1, [r3, #0]
 8008cd2:	4770      	bx	lr

08008cd4 <ai_check_custom_types>:
 8008cd4:	b082      	sub	sp, #8
 8008cd6:	4b13      	ldr	r3, [pc, #76]	@ (8008d24 <ai_check_custom_types+0x50>)
 8008cd8:	9301      	str	r3, [sp, #4]
 8008cda:	b118      	cbz	r0, 8008ce4 <ai_check_custom_types+0x10>
 8008cdc:	7803      	ldrb	r3, [r0, #0]
 8008cde:	2b03      	cmp	r3, #3
 8008ce0:	d002      	beq.n	8008ce8 <ai_check_custom_types+0x14>
 8008ce2:	2000      	movs	r0, #0
 8008ce4:	b002      	add	sp, #8
 8008ce6:	4770      	bx	lr
 8008ce8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d004      	beq.n	8008cfa <ai_check_custom_types+0x26>
 8008cf0:	2001      	movs	r0, #1
 8008cf2:	f080 0001 	eor.w	r0, r0, #1
 8008cf6:	b002      	add	sp, #8
 8008cf8:	4770      	bx	lr
 8008cfa:	7842      	ldrb	r2, [r0, #1]
 8008cfc:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8008d00:	429a      	cmp	r2, r3
 8008d02:	f100 0001 	add.w	r0, r0, #1
 8008d06:	d1f3      	bne.n	8008cf0 <ai_check_custom_types+0x1c>
 8008d08:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8008d0c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8008d10:	429a      	cmp	r2, r3
 8008d12:	d1ed      	bne.n	8008cf0 <ai_check_custom_types+0x1c>
 8008d14:	7842      	ldrb	r2, [r0, #1]
 8008d16:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d1e8      	bne.n	8008cf0 <ai_check_custom_types+0x1c>
 8008d1e:	2000      	movs	r0, #0
 8008d20:	e7e7      	b.n	8008cf2 <ai_check_custom_types+0x1e>
 8008d22:	bf00      	nop
 8008d24:	84048403 	.word	0x84048403

08008d28 <ai_layers_init_all>:
 8008d28:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8008d2a:	4601      	mov	r1, r0
 8008d2c:	b153      	cbz	r3, 8008d44 <ai_layers_init_all+0x1c>
 8008d2e:	2000      	movs	r0, #0
 8008d30:	461a      	mov	r2, r3
 8008d32:	60d9      	str	r1, [r3, #12]
 8008d34:	691b      	ldr	r3, [r3, #16]
 8008d36:	4293      	cmp	r3, r2
 8008d38:	f100 0001 	add.w	r0, r0, #1
 8008d3c:	d003      	beq.n	8008d46 <ai_layers_init_all+0x1e>
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d1f6      	bne.n	8008d30 <ai_layers_init_all+0x8>
 8008d42:	4770      	bx	lr
 8008d44:	4618      	mov	r0, r3
 8008d46:	4770      	bx	lr

08008d48 <ai_layers_post_init_all>:
 8008d48:	b538      	push	{r3, r4, r5, lr}
 8008d4a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8008d4c:	b1b4      	cbz	r4, 8008d7c <ai_layers_post_init_all+0x34>
 8008d4e:	6863      	ldr	r3, [r4, #4]
 8008d50:	07db      	lsls	r3, r3, #31
 8008d52:	f04f 0500 	mov.w	r5, #0
 8008d56:	d504      	bpl.n	8008d62 <ai_layers_post_init_all+0x1a>
 8008d58:	6a23      	ldr	r3, [r4, #32]
 8008d5a:	4620      	mov	r0, r4
 8008d5c:	b10b      	cbz	r3, 8008d62 <ai_layers_post_init_all+0x1a>
 8008d5e:	4798      	blx	r3
 8008d60:	3501      	adds	r5, #1
 8008d62:	6923      	ldr	r3, [r4, #16]
 8008d64:	42a3      	cmp	r3, r4
 8008d66:	d007      	beq.n	8008d78 <ai_layers_post_init_all+0x30>
 8008d68:	b133      	cbz	r3, 8008d78 <ai_layers_post_init_all+0x30>
 8008d6a:	461c      	mov	r4, r3
 8008d6c:	6863      	ldr	r3, [r4, #4]
 8008d6e:	07db      	lsls	r3, r3, #31
 8008d70:	d4f2      	bmi.n	8008d58 <ai_layers_post_init_all+0x10>
 8008d72:	6923      	ldr	r3, [r4, #16]
 8008d74:	42a3      	cmp	r3, r4
 8008d76:	d1f7      	bne.n	8008d68 <ai_layers_post_init_all+0x20>
 8008d78:	4628      	mov	r0, r5
 8008d7a:	bd38      	pop	{r3, r4, r5, pc}
 8008d7c:	4625      	mov	r5, r4
 8008d7e:	4628      	mov	r0, r5
 8008d80:	bd38      	pop	{r3, r4, r5, pc}
 8008d82:	bf00      	nop

08008d84 <ai_layers_forward_all>:
 8008d84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d88:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 8008d8c:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8008d8e:	63c5      	str	r5, [r0, #60]	@ 0x3c
 8008d90:	4604      	mov	r4, r0
 8008d92:	f1b8 0f00 	cmp.w	r8, #0
 8008d96:	d02a      	beq.n	8008dee <ai_layers_forward_all+0x6a>
 8008d98:	b32d      	cbz	r5, 8008de6 <ai_layers_forward_all+0x62>
 8008d9a:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8008d9c:	4629      	mov	r1, r5
 8008d9e:	2001      	movs	r0, #1
 8008da0:	47c0      	blx	r8
 8008da2:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 8008da4:	b1fe      	cbz	r6, 8008de6 <ai_layers_forward_all+0x62>
 8008da6:	2700      	movs	r7, #0
 8008da8:	4631      	mov	r1, r6
 8008daa:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8008dac:	2002      	movs	r0, #2
 8008dae:	47c0      	blx	r8
 8008db0:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8008db2:	4628      	mov	r0, r5
 8008db4:	696b      	ldr	r3, [r5, #20]
 8008db6:	4798      	blx	r3
 8008db8:	692e      	ldr	r6, [r5, #16]
 8008dba:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8008dbc:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8008dbe:	42b5      	cmp	r5, r6
 8008dc0:	f04f 0003 	mov.w	r0, #3
 8008dc4:	d007      	beq.n	8008dd6 <ai_layers_forward_all+0x52>
 8008dc6:	47c0      	blx	r8
 8008dc8:	3701      	adds	r7, #1
 8008dca:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8008dcc:	2e00      	cmp	r6, #0
 8008dce:	d1eb      	bne.n	8008da8 <ai_layers_forward_all+0x24>
 8008dd0:	4638      	mov	r0, r7
 8008dd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008dd6:	2003      	movs	r0, #3
 8008dd8:	47c0      	blx	r8
 8008dda:	2300      	movs	r3, #0
 8008ddc:	3701      	adds	r7, #1
 8008dde:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8008de0:	4638      	mov	r0, r7
 8008de2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008de6:	2700      	movs	r7, #0
 8008de8:	4638      	mov	r0, r7
 8008dea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008dee:	2d00      	cmp	r5, #0
 8008df0:	d0f9      	beq.n	8008de6 <ai_layers_forward_all+0x62>
 8008df2:	4647      	mov	r7, r8
 8008df4:	696b      	ldr	r3, [r5, #20]
 8008df6:	4628      	mov	r0, r5
 8008df8:	4798      	blx	r3
 8008dfa:	462b      	mov	r3, r5
 8008dfc:	692d      	ldr	r5, [r5, #16]
 8008dfe:	429d      	cmp	r5, r3
 8008e00:	d004      	beq.n	8008e0c <ai_layers_forward_all+0x88>
 8008e02:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8008e04:	3701      	adds	r7, #1
 8008e06:	2d00      	cmp	r5, #0
 8008e08:	d1f4      	bne.n	8008df4 <ai_layers_forward_all+0x70>
 8008e0a:	e7e1      	b.n	8008dd0 <ai_layers_forward_all+0x4c>
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8008e10:	3701      	adds	r7, #1
 8008e12:	e7dd      	b.n	8008dd0 <ai_layers_forward_all+0x4c>

08008e14 <forward_conv2d_if32of32wf32>:
 8008e14:	6982      	ldr	r2, [r0, #24]
 8008e16:	8813      	ldrh	r3, [r2, #0]
 8008e18:	b90b      	cbnz	r3, 8008e1e <forward_conv2d_if32of32wf32+0xa>
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	deff      	udf	#255	@ 0xff
 8008e1e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e22:	6857      	ldr	r7, [r2, #4]
 8008e24:	687a      	ldr	r2, [r7, #4]
 8008e26:	b0a3      	sub	sp, #140	@ 0x8c
 8008e28:	4686      	mov	lr, r0
 8008e2a:	b102      	cbz	r2, 8008e2e <forward_conv2d_if32of32wf32+0x1a>
 8008e2c:	6812      	ldr	r2, [r2, #0]
 8008e2e:	2b01      	cmp	r3, #1
 8008e30:	f000 80bf 	beq.w	8008fb2 <forward_conv2d_if32of32wf32+0x19e>
 8008e34:	6938      	ldr	r0, [r7, #16]
 8008e36:	b100      	cbz	r0, 8008e3a <forward_conv2d_if32of32wf32+0x26>
 8008e38:	6800      	ldr	r0, [r0, #0]
 8008e3a:	2b02      	cmp	r3, #2
 8008e3c:	f000 80b4 	beq.w	8008fa8 <forward_conv2d_if32of32wf32+0x194>
 8008e40:	69fe      	ldr	r6, [r7, #28]
 8008e42:	2e00      	cmp	r6, #0
 8008e44:	f000 80b3 	beq.w	8008fae <forward_conv2d_if32of32wf32+0x19a>
 8008e48:	8b39      	ldrh	r1, [r7, #24]
 8008e4a:	6834      	ldr	r4, [r6, #0]
 8008e4c:	2901      	cmp	r1, #1
 8008e4e:	f240 80b3 	bls.w	8008fb8 <forward_conv2d_if32of32wf32+0x1a4>
 8008e52:	6876      	ldr	r6, [r6, #4]
 8008e54:	f8d2 800c 	ldr.w	r8, [r2, #12]
 8008e58:	6992      	ldr	r2, [r2, #24]
 8008e5a:	f8d0 900c 	ldr.w	r9, [r0, #12]
 8008e5e:	6892      	ldr	r2, [r2, #8]
 8008e60:	68e1      	ldr	r1, [r4, #12]
 8008e62:	9220      	str	r2, [sp, #128]	@ 0x80
 8008e64:	69a2      	ldr	r2, [r4, #24]
 8008e66:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008e6a:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008e6c:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8008e70:	9415      	str	r4, [sp, #84]	@ 0x54
 8008e72:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8008e76:	9416      	str	r4, [sp, #88]	@ 0x58
 8008e78:	f8d9 4008 	ldr.w	r4, [r9, #8]
 8008e7c:	9417      	str	r4, [sp, #92]	@ 0x5c
 8008e7e:	f8d8 400c 	ldr.w	r4, [r8, #12]
 8008e82:	9418      	str	r4, [sp, #96]	@ 0x60
 8008e84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e88:	f8de c03c 	ldr.w	ip, [lr, #60]	@ 0x3c
 8008e8c:	9419      	str	r4, [sp, #100]	@ 0x64
 8008e8e:	f8be 402c 	ldrh.w	r4, [lr, #44]	@ 0x2c
 8008e92:	941a      	str	r4, [sp, #104]	@ 0x68
 8008e94:	e9de 5a0c 	ldrd	r5, sl, [lr, #48]	@ 0x30
 8008e98:	f8de 401c 	ldr.w	r4, [lr, #28]
 8008e9c:	941f      	str	r4, [sp, #124]	@ 0x7c
 8008e9e:	f8bc 4000 	ldrh.w	r4, [ip]
 8008ea2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008ea4:	f8bc 4004 	ldrh.w	r4, [ip, #4]
 8008ea8:	941c      	str	r4, [sp, #112]	@ 0x70
 8008eaa:	b2ac      	uxth	r4, r5
 8008eac:	f8be b028 	ldrh.w	fp, [lr, #40]	@ 0x28
 8008eb0:	e9d1 9801 	ldrd	r9, r8, [r1, #4]
 8008eb4:	941d      	str	r4, [sp, #116]	@ 0x74
 8008eb6:	fa1f f48a 	uxth.w	r4, sl
 8008eba:	6891      	ldr	r1, [r2, #8]
 8008ebc:	941e      	str	r4, [sp, #120]	@ 0x78
 8008ebe:	b10e      	cbz	r6, 8008ec4 <forward_conv2d_if32of32wf32+0xb0>
 8008ec0:	69b6      	ldr	r6, [r6, #24]
 8008ec2:	68b6      	ldr	r6, [r6, #8]
 8008ec4:	6980      	ldr	r0, [r0, #24]
 8008ec6:	fa1f f48a 	uxth.w	r4, sl
 8008eca:	6880      	ldr	r0, [r0, #8]
 8008ecc:	9014      	str	r0, [sp, #80]	@ 0x50
 8008ece:	b2ad      	uxth	r5, r5
 8008ed0:	f108 30ff 	add.w	r0, r8, #4294967295	@ 0xffffffff
 8008ed4:	3c01      	subs	r4, #1
 8008ed6:	3d01      	subs	r5, #1
 8008ed8:	fb00 8404 	mla	r4, r0, r4, r8
 8008edc:	2b03      	cmp	r3, #3
 8008ede:	f109 30ff 	add.w	r0, r9, #4294967295	@ 0xffffffff
 8008ee2:	fb00 9505 	mla	r5, r0, r5, r9
 8008ee6:	d074      	beq.n	8008fd2 <forward_conv2d_if32of32wf32+0x1be>
 8008ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d03e      	beq.n	8008f6c <forward_conv2d_if32of32wf32+0x158>
 8008eee:	f8d3 a000 	ldr.w	sl, [r3]
 8008ef2:	f1ba 0f00 	cmp.w	sl, #0
 8008ef6:	d003      	beq.n	8008f00 <forward_conv2d_if32of32wf32+0xec>
 8008ef8:	f8da 0018 	ldr.w	r0, [sl, #24]
 8008efc:	f8d0 a008 	ldr.w	sl, [r0, #8]
 8008f00:	6858      	ldr	r0, [r3, #4]
 8008f02:	2800      	cmp	r0, #0
 8008f04:	d033      	beq.n	8008f6e <forward_conv2d_if32of32wf32+0x15a>
 8008f06:	6983      	ldr	r3, [r0, #24]
 8008f08:	f8d2 c000 	ldr.w	ip, [r2]
 8008f0c:	689f      	ldr	r7, [r3, #8]
 8008f0e:	f3cc 4343 	ubfx	r3, ip, #17, #4
 8008f12:	2b08      	cmp	r3, #8
 8008f14:	d052      	beq.n	8008fbc <forward_conv2d_if32of32wf32+0x1a8>
 8008f16:	2f00      	cmp	r7, #0
 8008f18:	bf08      	it	eq
 8008f1a:	460f      	moveq	r7, r1
 8008f1c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8008f1e:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8008f20:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8008f22:	940d      	str	r4, [sp, #52]	@ 0x34
 8008f24:	e9cd b30b 	strd	fp, r3, [sp, #44]	@ 0x2c
 8008f28:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8008f2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f2c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8008f2e:	f8cd 901c 	str.w	r9, [sp, #28]
 8008f32:	e9cd 8308 	strd	r8, r3, [sp, #32]
 8008f36:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008f38:	9306      	str	r3, [sp, #24]
 8008f3a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008f3c:	9305      	str	r3, [sp, #20]
 8008f3e:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8008f40:	9304      	str	r3, [sp, #16]
 8008f42:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f44:	9303      	str	r3, [sp, #12]
 8008f46:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008f48:	9302      	str	r3, [sp, #8]
 8008f4a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008f4c:	950e      	str	r5, [sp, #56]	@ 0x38
 8008f4e:	e9cd a300 	strd	sl, r3, [sp]
 8008f52:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8008f54:	9311      	str	r3, [sp, #68]	@ 0x44
 8008f56:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008f58:	9310      	str	r3, [sp, #64]	@ 0x40
 8008f5a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008f5c:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008f5e:	463a      	mov	r2, r7
 8008f60:	4633      	mov	r3, r6
 8008f62:	f000 fb79 	bl	8009658 <forward_lite_conv2d_if32of32wf32>
 8008f66:	b023      	add	sp, #140	@ 0x8c
 8008f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f6c:	469a      	mov	sl, r3
 8008f6e:	6810      	ldr	r0, [r2, #0]
 8008f70:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8008f74:	2b08      	cmp	r3, #8
 8008f76:	d001      	beq.n	8008f7c <forward_conv2d_if32of32wf32+0x168>
 8008f78:	460f      	mov	r7, r1
 8008f7a:	e7cf      	b.n	8008f1c <forward_conv2d_if32of32wf32+0x108>
 8008f7c:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8008f80:	68d2      	ldr	r2, [r2, #12]
 8008f82:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8008f86:	4103      	asrs	r3, r0
 8008f88:	b29b      	uxth	r3, r3
 8008f8a:	2a00      	cmp	r2, #0
 8008f8c:	d0f4      	beq.n	8008f78 <forward_conv2d_if32of32wf32+0x164>
 8008f8e:	2700      	movs	r7, #0
 8008f90:	4638      	mov	r0, r7
 8008f92:	6980      	ldr	r0, [r0, #24]
 8008f94:	9121      	str	r1, [sp, #132]	@ 0x84
 8008f96:	6840      	ldr	r0, [r0, #4]
 8008f98:	9001      	str	r0, [sp, #4]
 8008f9a:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8008f9c:	9000      	str	r0, [sp, #0]
 8008f9e:	4638      	mov	r0, r7
 8008fa0:	f001 ff1a 	bl	800add8 <lite_decompress_ilutof32>
 8008fa4:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8008fa6:	e7b6      	b.n	8008f16 <forward_conv2d_if32of32wf32+0x102>
 8008fa8:	2300      	movs	r3, #0
 8008faa:	685b      	ldr	r3, [r3, #4]
 8008fac:	deff      	udf	#255	@ 0xff
 8008fae:	4634      	mov	r4, r6
 8008fb0:	e750      	b.n	8008e54 <forward_conv2d_if32of32wf32+0x40>
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	deff      	udf	#255	@ 0xff
 8008fb8:	2600      	movs	r6, #0
 8008fba:	e74b      	b.n	8008e54 <forward_conv2d_if32of32wf32+0x40>
 8008fbc:	68d2      	ldr	r2, [r2, #12]
 8008fbe:	2a00      	cmp	r2, #0
 8008fc0:	d0a9      	beq.n	8008f16 <forward_conv2d_if32of32wf32+0x102>
 8008fc2:	f3cc 13c6 	ubfx	r3, ip, #7, #7
 8008fc6:	f3cc 5c41 	ubfx	ip, ip, #21, #2
 8008fca:	fa43 f30c 	asr.w	r3, r3, ip
 8008fce:	b29b      	uxth	r3, r3
 8008fd0:	e7df      	b.n	8008f92 <forward_conv2d_if32of32wf32+0x17e>
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	deff      	udf	#255	@ 0xff

08008fd8 <forward_dw_if32of32wf32>:
 8008fd8:	6982      	ldr	r2, [r0, #24]
 8008fda:	8813      	ldrh	r3, [r2, #0]
 8008fdc:	b90b      	cbnz	r3, 8008fe2 <forward_dw_if32of32wf32+0xa>
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	deff      	udf	#255	@ 0xff
 8008fe2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fe6:	4686      	mov	lr, r0
 8008fe8:	6850      	ldr	r0, [r2, #4]
 8008fea:	6841      	ldr	r1, [r0, #4]
 8008fec:	b0a1      	sub	sp, #132	@ 0x84
 8008fee:	b101      	cbz	r1, 8008ff2 <forward_dw_if32of32wf32+0x1a>
 8008ff0:	6809      	ldr	r1, [r1, #0]
 8008ff2:	2b01      	cmp	r3, #1
 8008ff4:	f000 80a4 	beq.w	8009140 <forward_dw_if32of32wf32+0x168>
 8008ff8:	6902      	ldr	r2, [r0, #16]
 8008ffa:	b102      	cbz	r2, 8008ffe <forward_dw_if32of32wf32+0x26>
 8008ffc:	6812      	ldr	r2, [r2, #0]
 8008ffe:	2b02      	cmp	r3, #2
 8009000:	f000 8083 	beq.w	800910a <forward_dw_if32of32wf32+0x132>
 8009004:	69c6      	ldr	r6, [r0, #28]
 8009006:	2e00      	cmp	r6, #0
 8009008:	f000 8098 	beq.w	800913c <forward_dw_if32of32wf32+0x164>
 800900c:	8b05      	ldrh	r5, [r0, #24]
 800900e:	6834      	ldr	r4, [r6, #0]
 8009010:	2d01      	cmp	r5, #1
 8009012:	f240 8098 	bls.w	8009146 <forward_dw_if32of32wf32+0x16e>
 8009016:	6876      	ldr	r6, [r6, #4]
 8009018:	f8d1 800c 	ldr.w	r8, [r1, #12]
 800901c:	6989      	ldr	r1, [r1, #24]
 800901e:	68e7      	ldr	r7, [r4, #12]
 8009020:	6889      	ldr	r1, [r1, #8]
 8009022:	911f      	str	r1, [sp, #124]	@ 0x7c
 8009024:	69a1      	ldr	r1, [r4, #24]
 8009026:	f8d2 900c 	ldr.w	r9, [r2, #12]
 800902a:	f8de c03c 	ldr.w	ip, [lr, #60]	@ 0x3c
 800902e:	f8d8 a004 	ldr.w	sl, [r8, #4]
 8009032:	e9de 540c 	ldrd	r5, r4, [lr, #48]	@ 0x30
 8009036:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009038:	f8d9 4004 	ldr.w	r4, [r9, #4]
 800903c:	9414      	str	r4, [sp, #80]	@ 0x50
 800903e:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8009042:	9415      	str	r4, [sp, #84]	@ 0x54
 8009044:	f8d9 4008 	ldr.w	r4, [r9, #8]
 8009048:	9416      	str	r4, [sp, #88]	@ 0x58
 800904a:	f8d8 400c 	ldr.w	r4, [r8, #12]
 800904e:	9417      	str	r4, [sp, #92]	@ 0x5c
 8009050:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009054:	9418      	str	r4, [sp, #96]	@ 0x60
 8009056:	f8be 4028 	ldrh.w	r4, [lr, #40]	@ 0x28
 800905a:	9419      	str	r4, [sp, #100]	@ 0x64
 800905c:	f8be 402c 	ldrh.w	r4, [lr, #44]	@ 0x2c
 8009060:	941a      	str	r4, [sp, #104]	@ 0x68
 8009062:	f8de 401c 	ldr.w	r4, [lr, #28]
 8009066:	941e      	str	r4, [sp, #120]	@ 0x78
 8009068:	f8bc 4000 	ldrh.w	r4, [ip]
 800906c:	941b      	str	r4, [sp, #108]	@ 0x6c
 800906e:	f8bc 4004 	ldrh.w	r4, [ip, #4]
 8009072:	941c      	str	r4, [sp, #112]	@ 0x70
 8009074:	e9d7 7801 	ldrd	r7, r8, [r7, #4]
 8009078:	f8bd 404c 	ldrh.w	r4, [sp, #76]	@ 0x4c
 800907c:	f8d1 9008 	ldr.w	r9, [r1, #8]
 8009080:	941d      	str	r4, [sp, #116]	@ 0x74
 8009082:	fa1f fb85 	uxth.w	fp, r5
 8009086:	b10e      	cbz	r6, 800908c <forward_dw_if32of32wf32+0xb4>
 8009088:	69b6      	ldr	r6, [r6, #24]
 800908a:	68b6      	ldr	r6, [r6, #8]
 800908c:	6992      	ldr	r2, [r2, #24]
 800908e:	f8bd 404c 	ldrh.w	r4, [sp, #76]	@ 0x4c
 8009092:	6892      	ldr	r2, [r2, #8]
 8009094:	9213      	str	r2, [sp, #76]	@ 0x4c
 8009096:	b2ad      	uxth	r5, r5
 8009098:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800909c:	3c01      	subs	r4, #1
 800909e:	3d01      	subs	r5, #1
 80090a0:	fb02 8404 	mla	r4, r2, r4, r8
 80090a4:	2b03      	cmp	r3, #3
 80090a6:	f107 32ff 	add.w	r2, r7, #4294967295	@ 0xffffffff
 80090aa:	fb02 7505 	mla	r5, r2, r5, r7
 80090ae:	d04c      	beq.n	800914a <forward_dw_if32of32wf32+0x172>
 80090b0:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 80090b2:	b100      	cbz	r0, 80090b6 <forward_dw_if32of32wf32+0xde>
 80090b4:	6800      	ldr	r0, [r0, #0]
 80090b6:	680b      	ldr	r3, [r1, #0]
 80090b8:	f3c3 4243 	ubfx	r2, r3, #17, #4
 80090bc:	2a08      	cmp	r2, #8
 80090be:	d027      	beq.n	8009110 <forward_dw_if32of32wf32+0x138>
 80090c0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80090c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80090c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80090c8:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80090ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80090cc:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80090ce:	940c      	str	r4, [sp, #48]	@ 0x30
 80090d0:	e9cd 8307 	strd	r8, r3, [sp, #28]
 80090d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80090d6:	9305      	str	r3, [sp, #20]
 80090d8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80090da:	9304      	str	r3, [sp, #16]
 80090dc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80090de:	9303      	str	r3, [sp, #12]
 80090e0:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80090e2:	9302      	str	r3, [sp, #8]
 80090e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80090e6:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
 80090e8:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80090ea:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 80090ec:	9706      	str	r7, [sp, #24]
 80090ee:	e9cd a300 	strd	sl, r3, [sp]
 80090f2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80090f4:	9310      	str	r3, [sp, #64]	@ 0x40
 80090f6:	464a      	mov	r2, r9
 80090f8:	4633      	mov	r3, r6
 80090fa:	e9cd 5b0d 	strd	r5, fp, [sp, #52]	@ 0x34
 80090fe:	940f      	str	r4, [sp, #60]	@ 0x3c
 8009100:	f000 fd7e 	bl	8009c00 <forward_lite_dw_if32of32wf32>
 8009104:	b021      	add	sp, #132	@ 0x84
 8009106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800910a:	2300      	movs	r3, #0
 800910c:	685b      	ldr	r3, [r3, #4]
 800910e:	deff      	udf	#255	@ 0xff
 8009110:	68ca      	ldr	r2, [r1, #12]
 8009112:	2a00      	cmp	r2, #0
 8009114:	d0d4      	beq.n	80090c0 <forward_dw_if32of32wf32+0xe8>
 8009116:	6981      	ldr	r1, [r0, #24]
 8009118:	e9d1 1001 	ldrd	r1, r0, [r1, #4]
 800911c:	e9cd a100 	strd	sl, r1, [sp]
 8009120:	f3c3 11c6 	ubfx	r1, r3, #7, #7
 8009124:	f3c3 5341 	ubfx	r3, r3, #21, #2
 8009128:	fa41 f303 	asr.w	r3, r1, r3
 800912c:	b29b      	uxth	r3, r3
 800912e:	4649      	mov	r1, r9
 8009130:	2800      	cmp	r0, #0
 8009132:	bf18      	it	ne
 8009134:	4681      	movne	r9, r0
 8009136:	f001 fe4f 	bl	800add8 <lite_decompress_ilutof32>
 800913a:	e7c1      	b.n	80090c0 <forward_dw_if32of32wf32+0xe8>
 800913c:	4634      	mov	r4, r6
 800913e:	e76b      	b.n	8009018 <forward_dw_if32of32wf32+0x40>
 8009140:	2300      	movs	r3, #0
 8009142:	685b      	ldr	r3, [r3, #4]
 8009144:	deff      	udf	#255	@ 0xff
 8009146:	2600      	movs	r6, #0
 8009148:	e766      	b.n	8009018 <forward_dw_if32of32wf32+0x40>
 800914a:	2300      	movs	r3, #0
 800914c:	685b      	ldr	r3, [r3, #4]
 800914e:	deff      	udf	#255	@ 0xff

08009150 <forward_conv2d_if32of32wf32_nl_pool>:
 8009150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009154:	f8d0 c018 	ldr.w	ip, [r0, #24]
 8009158:	b0c3      	sub	sp, #268	@ 0x10c
 800915a:	f8bc 3000 	ldrh.w	r3, [ip]
 800915e:	9321      	str	r3, [sp, #132]	@ 0x84
 8009160:	2b00      	cmp	r3, #0
 8009162:	f000 8137 	beq.w	80093d4 <forward_conv2d_if32of32wf32_nl_pool+0x284>
 8009166:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800916a:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800916e:	4604      	mov	r4, r0
 8009170:	f1b9 0f00 	cmp.w	r9, #0
 8009174:	d001      	beq.n	800917a <forward_conv2d_if32of32wf32_nl_pool+0x2a>
 8009176:	f8d9 9000 	ldr.w	r9, [r9]
 800917a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800917c:	2a01      	cmp	r2, #1
 800917e:	f000 8128 	beq.w	80093d2 <forward_conv2d_if32of32wf32_nl_pool+0x282>
 8009182:	f8d3 8010 	ldr.w	r8, [r3, #16]
 8009186:	f1b8 0f00 	cmp.w	r8, #0
 800918a:	d001      	beq.n	8009190 <forward_conv2d_if32of32wf32_nl_pool+0x40>
 800918c:	f8d8 8000 	ldr.w	r8, [r8]
 8009190:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009192:	2a02      	cmp	r2, #2
 8009194:	f000 811d 	beq.w	80093d2 <forward_conv2d_if32of32wf32_nl_pool+0x282>
 8009198:	69da      	ldr	r2, [r3, #28]
 800919a:	2a00      	cmp	r2, #0
 800919c:	f000 8140 	beq.w	8009420 <forward_conv2d_if32of32wf32_nl_pool+0x2d0>
 80091a0:	8b1b      	ldrh	r3, [r3, #24]
 80091a2:	f8d2 b000 	ldr.w	fp, [r2]
 80091a6:	2b01      	cmp	r3, #1
 80091a8:	f240 8128 	bls.w	80093fc <forward_conv2d_if32of32wf32_nl_pool+0x2ac>
 80091ac:	6853      	ldr	r3, [r2, #4]
 80091ae:	9341      	str	r3, [sp, #260]	@ 0x104
 80091b0:	f8d2 a008 	ldr.w	sl, [r2, #8]
 80091b4:	f8d9 200c 	ldr.w	r2, [r9, #12]
 80091b8:	f8d8 100c 	ldr.w	r1, [r8, #12]
 80091bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091be:	f8db e00c 	ldr.w	lr, [fp, #12]
 80091c2:	9022      	str	r0, [sp, #136]	@ 0x88
 80091c4:	f9b2 0004 	ldrsh.w	r0, [r2, #4]
 80091c8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80091ca:	9031      	str	r0, [sp, #196]	@ 0xc4
 80091cc:	f9b1 0004 	ldrsh.w	r0, [r1, #4]
 80091d0:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 80091d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091d4:	f8de 7004 	ldr.w	r7, [lr, #4]
 80091d8:	9032      	str	r0, [sp, #200]	@ 0xc8
 80091da:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 80091de:	f9b1 1008 	ldrsh.w	r1, [r1, #8]
 80091e2:	9527      	str	r5, [sp, #156]	@ 0x9c
 80091e4:	9628      	str	r6, [sp, #160]	@ 0xa0
 80091e6:	681d      	ldr	r5, [r3, #0]
 80091e8:	685e      	ldr	r6, [r3, #4]
 80091ea:	972b      	str	r7, [sp, #172]	@ 0xac
 80091ec:	9134      	str	r1, [sp, #208]	@ 0xd0
 80091ee:	f8de 7008 	ldr.w	r7, [lr, #8]
 80091f2:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 80091f6:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80091fa:	9529      	str	r5, [sp, #164]	@ 0xa4
 80091fc:	962a      	str	r6, [sp, #168]	@ 0xa8
 80091fe:	9730      	str	r7, [sp, #192]	@ 0xc0
 8009200:	e9d4 560c 	ldrd	r5, r6, [r4, #48]	@ 0x30
 8009204:	9033      	str	r0, [sp, #204]	@ 0xcc
 8009206:	9123      	str	r1, [sp, #140]	@ 0x8c
 8009208:	9224      	str	r2, [sp, #144]	@ 0x90
 800920a:	689a      	ldr	r2, [r3, #8]
 800920c:	68db      	ldr	r3, [r3, #12]
 800920e:	932f      	str	r3, [sp, #188]	@ 0xbc
 8009210:	f9b4 301c 	ldrsh.w	r3, [r4, #28]
 8009214:	9339      	str	r3, [sp, #228]	@ 0xe4
 8009216:	f9b4 3044 	ldrsh.w	r3, [r4, #68]	@ 0x44
 800921a:	922e      	str	r2, [sp, #184]	@ 0xb8
 800921c:	933c      	str	r3, [sp, #240]	@ 0xf0
 800921e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009220:	f9b4 304c 	ldrsh.w	r3, [r4, #76]	@ 0x4c
 8009224:	933d      	str	r3, [sp, #244]	@ 0xf4
 8009226:	f9b4 3050 	ldrsh.w	r3, [r4, #80]	@ 0x50
 800922a:	933e      	str	r3, [sp, #248]	@ 0xf8
 800922c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8009230:	933f      	str	r3, [sp, #252]	@ 0xfc
 8009232:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
 8009236:	9340      	str	r3, [sp, #256]	@ 0x100
 8009238:	6a23      	ldr	r3, [r4, #32]
 800923a:	9322      	str	r3, [sp, #136]	@ 0x88
 800923c:	f8bd 309c 	ldrh.w	r3, [sp, #156]	@ 0x9c
 8009240:	9335      	str	r3, [sp, #212]	@ 0xd4
 8009242:	f8bd 30a0 	ldrh.w	r3, [sp, #160]	@ 0xa0
 8009246:	9336      	str	r3, [sp, #216]	@ 0xd8
 8009248:	f8bd 30a4 	ldrh.w	r3, [sp, #164]	@ 0xa4
 800924c:	9337      	str	r3, [sp, #220]	@ 0xdc
 800924e:	f8bd 30a8 	ldrh.w	r3, [sp, #168]	@ 0xa8
 8009252:	9338      	str	r3, [sp, #224]	@ 0xe0
 8009254:	b2ab      	uxth	r3, r5
 8009256:	933a      	str	r3, [sp, #232]	@ 0xe8
 8009258:	b2b3      	uxth	r3, r6
 800925a:	933b      	str	r3, [sp, #236]	@ 0xec
 800925c:	f9bd 30ac 	ldrsh.w	r3, [sp, #172]	@ 0xac
 8009260:	9325      	str	r3, [sp, #148]	@ 0x94
 8009262:	b23b      	sxth	r3, r7
 8009264:	9326      	str	r3, [sp, #152]	@ 0x98
 8009266:	f1ba 0f00 	cmp.w	sl, #0
 800926a:	f000 80b5 	beq.w	80093d8 <forward_conv2d_if32of32wf32_nl_pool+0x288>
 800926e:	f8da 2018 	ldr.w	r2, [sl, #24]
 8009272:	2a00      	cmp	r2, #0
 8009274:	f000 80b9 	beq.w	80093ea <forward_conv2d_if32of32wf32_nl_pool+0x29a>
 8009278:	6893      	ldr	r3, [r2, #8]
 800927a:	9322      	str	r3, [sp, #136]	@ 0x88
 800927c:	e9d2 0100 	ldrd	r0, r1, [r2]
 8009280:	f002 fb16 	bl	800b8b0 <ai_array_get_byte_size>
 8009284:	f8da 2018 	ldr.w	r2, [sl, #24]
 8009288:	902c      	str	r0, [sp, #176]	@ 0xb0
 800928a:	2a00      	cmp	r2, #0
 800928c:	f000 80bd 	beq.w	800940a <forward_conv2d_if32of32wf32_nl_pool+0x2ba>
 8009290:	e9d2 0100 	ldrd	r0, r1, [r2]
 8009294:	f002 fb0c 	bl	800b8b0 <ai_array_get_byte_size>
 8009298:	f8d4 c018 	ldr.w	ip, [r4, #24]
 800929c:	902d      	str	r0, [sp, #180]	@ 0xb4
 800929e:	f8bc 3000 	ldrh.w	r3, [ip]
 80092a2:	9321      	str	r3, [sp, #132]	@ 0x84
 80092a4:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80092a6:	f8d9 1018 	ldr.w	r1, [r9, #24]
 80092aa:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 80092ac:	f8d8 9018 	ldr.w	r9, [r8, #24]
 80092b0:	f8d0 8018 	ldr.w	r8, [r0, #24]
 80092b4:	6888      	ldr	r0, [r1, #8]
 80092b6:	f8d9 1008 	ldr.w	r1, [r9, #8]
 80092ba:	f8d8 9008 	ldr.w	r9, [r8, #8]
 80092be:	f8bd a09c 	ldrh.w	sl, [sp, #156]	@ 0x9c
 80092c2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80092c4:	f8db 2018 	ldr.w	r2, [fp, #24]
 80092c8:	f8bd e0a0 	ldrh.w	lr, [sp, #160]	@ 0xa0
 80092cc:	f8d4 b05c 	ldr.w	fp, [r4, #92]	@ 0x5c
 80092d0:	6892      	ldr	r2, [r2, #8]
 80092d2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80092d6:	b2ad      	uxth	r5, r5
 80092d8:	9f2b      	ldr	r7, [sp, #172]	@ 0xac
 80092da:	3d01      	subs	r5, #1
 80092dc:	fb15 7508 	smlabb	r5, r5, r8, r7
 80092e0:	fa0f f885 	sxth.w	r8, r5
 80092e4:	9d26      	ldr	r5, [sp, #152]	@ 0x98
 80092e6:	9f30      	ldr	r7, [sp, #192]	@ 0xc0
 80092e8:	b2b6      	uxth	r6, r6
 80092ea:	3d01      	subs	r5, #1
 80092ec:	3e01      	subs	r6, #1
 80092ee:	fb16 7605 	smlabb	r6, r6, r5, r7
 80092f2:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 80092f4:	9f2a      	ldr	r7, [sp, #168]	@ 0xa8
 80092f6:	eba5 0508 	sub.w	r5, r5, r8
 80092fa:	fa15 f587 	uxtah	r5, r5, r7
 80092fe:	9f2f      	ldr	r7, [sp, #188]	@ 0xbc
 8009300:	fa15 f587 	uxtah	r5, r5, r7
 8009304:	9f23      	ldr	r7, [sp, #140]	@ 0x8c
 8009306:	fb95 f5fa 	sdiv	r5, r5, sl
 800930a:	b236      	sxth	r6, r6
 800930c:	eba7 0a06 	sub.w	sl, r7, r6
 8009310:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 8009312:	fa1a fa87 	uxtah	sl, sl, r7
 8009316:	9f2e      	ldr	r7, [sp, #184]	@ 0xb8
 8009318:	3501      	adds	r5, #1
 800931a:	2b03      	cmp	r3, #3
 800931c:	fa1a fa87 	uxtah	sl, sl, r7
 8009320:	b22d      	sxth	r5, r5
 8009322:	fb9a fefe 	sdiv	lr, sl, lr
 8009326:	f8d4 a024 	ldr.w	sl, [r4, #36]	@ 0x24
 800932a:	f9b4 4048 	ldrsh.w	r4, [r4, #72]	@ 0x48
 800932e:	f10e 0e01 	add.w	lr, lr, #1
 8009332:	d94e      	bls.n	80093d2 <forward_conv2d_if32of32wf32_nl_pool+0x282>
 8009334:	f8dc 7004 	ldr.w	r7, [ip, #4]
 8009338:	f8d7 c028 	ldr.w	ip, [r7, #40]	@ 0x28
 800933c:	f1bc 0f00 	cmp.w	ip, #0
 8009340:	d06b      	beq.n	800941a <forward_conv2d_if32of32wf32_nl_pool+0x2ca>
 8009342:	f8dc 7000 	ldr.w	r7, [ip]
 8009346:	b10f      	cbz	r7, 800934c <forward_conv2d_if32of32wf32_nl_pool+0x1fc>
 8009348:	69bf      	ldr	r7, [r7, #24]
 800934a:	68bf      	ldr	r7, [r7, #8]
 800934c:	9b3f      	ldr	r3, [sp, #252]	@ 0xfc
 800934e:	931f      	str	r3, [sp, #124]	@ 0x7c
 8009350:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 8009352:	931e      	str	r3, [sp, #120]	@ 0x78
 8009354:	9b3e      	ldr	r3, [sp, #248]	@ 0xf8
 8009356:	931d      	str	r3, [sp, #116]	@ 0x74
 8009358:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 800935a:	9513      	str	r5, [sp, #76]	@ 0x4c
 800935c:	e9cd 431b 	strd	r4, r3, [sp, #108]	@ 0x6c
 8009360:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 8009362:	960e      	str	r6, [sp, #56]	@ 0x38
 8009364:	e9cd b319 	strd	fp, r3, [sp, #100]	@ 0x64
 8009368:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 800936a:	9318      	str	r3, [sp, #96]	@ 0x60
 800936c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800936e:	9317      	str	r3, [sp, #92]	@ 0x5c
 8009370:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009372:	e9cd a315 	strd	sl, r3, [sp, #84]	@ 0x54
 8009376:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 8009378:	9312      	str	r3, [sp, #72]	@ 0x48
 800937a:	9b3b      	ldr	r3, [sp, #236]	@ 0xec
 800937c:	9311      	str	r3, [sp, #68]	@ 0x44
 800937e:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 8009380:	e9cd 830f 	strd	r8, r3, [sp, #60]	@ 0x3c
 8009384:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 8009386:	930d      	str	r3, [sp, #52]	@ 0x34
 8009388:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 800938a:	930c      	str	r3, [sp, #48]	@ 0x30
 800938c:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 800938e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009390:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 8009392:	930a      	str	r3, [sp, #40]	@ 0x28
 8009394:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8009396:	9309      	str	r3, [sp, #36]	@ 0x24
 8009398:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800939a:	9308      	str	r3, [sp, #32]
 800939c:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 800939e:	9307      	str	r3, [sp, #28]
 80093a0:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 80093a2:	9306      	str	r3, [sp, #24]
 80093a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80093a6:	9305      	str	r3, [sp, #20]
 80093a8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80093aa:	9304      	str	r3, [sp, #16]
 80093ac:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 80093ae:	9303      	str	r3, [sp, #12]
 80093b0:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 80093b2:	e9cd 7301 	strd	r7, r3, [sp, #4]
 80093b6:	fa0f f38e 	sxth.w	r3, lr
 80093ba:	9314      	str	r3, [sp, #80]	@ 0x50
 80093bc:	f8dc 4004 	ldr.w	r4, [ip, #4]
 80093c0:	69a4      	ldr	r4, [r4, #24]
 80093c2:	68a4      	ldr	r4, [r4, #8]
 80093c4:	9400      	str	r4, [sp, #0]
 80093c6:	464b      	mov	r3, r9
 80093c8:	f000 fe20 	bl	800a00c <forward_lite_conv2d_if32of32wf32_pool>
 80093cc:	b043      	add	sp, #268	@ 0x10c
 80093ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093d2:	2300      	movs	r3, #0
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	deff      	udf	#255	@ 0xff
 80093d8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80093da:	b193      	cbz	r3, 8009402 <forward_conv2d_if32of32wf32_nl_pool+0x2b2>
 80093dc:	689b      	ldr	r3, [r3, #8]
 80093de:	9322      	str	r3, [sp, #136]	@ 0x88
 80093e0:	2301      	movs	r3, #1
 80093e2:	f8cd a0b0 	str.w	sl, [sp, #176]	@ 0xb0
 80093e6:	932d      	str	r3, [sp, #180]	@ 0xb4
 80093e8:	e75c      	b.n	80092a4 <forward_conv2d_if32of32wf32_nl_pool+0x154>
 80093ea:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80093ec:	b10b      	cbz	r3, 80093f2 <forward_conv2d_if32of32wf32_nl_pool+0x2a2>
 80093ee:	689b      	ldr	r3, [r3, #8]
 80093f0:	9322      	str	r3, [sp, #136]	@ 0x88
 80093f2:	2200      	movs	r2, #0
 80093f4:	2301      	movs	r3, #1
 80093f6:	e9cd 232c 	strd	r2, r3, [sp, #176]	@ 0xb0
 80093fa:	e753      	b.n	80092a4 <forward_conv2d_if32of32wf32_nl_pool+0x154>
 80093fc:	2300      	movs	r3, #0
 80093fe:	9341      	str	r3, [sp, #260]	@ 0x104
 8009400:	e6d6      	b.n	80091b0 <forward_conv2d_if32of32wf32_nl_pool+0x60>
 8009402:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009404:	2301      	movs	r3, #1
 8009406:	932d      	str	r3, [sp, #180]	@ 0xb4
 8009408:	e74c      	b.n	80092a4 <forward_conv2d_if32of32wf32_nl_pool+0x154>
 800940a:	2301      	movs	r3, #1
 800940c:	f8d4 c018 	ldr.w	ip, [r4, #24]
 8009410:	932d      	str	r3, [sp, #180]	@ 0xb4
 8009412:	f8bc 3000 	ldrh.w	r3, [ip]
 8009416:	9321      	str	r3, [sp, #132]	@ 0x84
 8009418:	e744      	b.n	80092a4 <forward_conv2d_if32of32wf32_nl_pool+0x154>
 800941a:	f8dc 3018 	ldr.w	r3, [ip, #24]
 800941e:	deff      	udf	#255	@ 0xff
 8009420:	68d3      	ldr	r3, [r2, #12]
 8009422:	deff      	udf	#255	@ 0xff

08009424 <forward_dense>:
 8009424:	6982      	ldr	r2, [r0, #24]
 8009426:	8813      	ldrh	r3, [r2, #0]
 8009428:	b90b      	cbnz	r3, 800942e <forward_dense+0xa>
 800942a:	685b      	ldr	r3, [r3, #4]
 800942c:	deff      	udf	#255	@ 0xff
 800942e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009432:	f8d2 a004 	ldr.w	sl, [r2, #4]
 8009436:	f8da 0004 	ldr.w	r0, [sl, #4]
 800943a:	b08e      	sub	sp, #56	@ 0x38
 800943c:	b100      	cbz	r0, 8009440 <forward_dense+0x1c>
 800943e:	6800      	ldr	r0, [r0, #0]
 8009440:	2b01      	cmp	r3, #1
 8009442:	d061      	beq.n	8009508 <forward_dense+0xe4>
 8009444:	f8da 2010 	ldr.w	r2, [sl, #16]
 8009448:	b102      	cbz	r2, 800944c <forward_dense+0x28>
 800944a:	6812      	ldr	r2, [r2, #0]
 800944c:	2b02      	cmp	r3, #2
 800944e:	d035      	beq.n	80094bc <forward_dense+0x98>
 8009450:	f8da 501c 	ldr.w	r5, [sl, #28]
 8009454:	2d00      	cmp	r5, #0
 8009456:	d055      	beq.n	8009504 <forward_dense+0xe0>
 8009458:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 800945c:	6829      	ldr	r1, [r5, #0]
 800945e:	2c01      	cmp	r4, #1
 8009460:	d955      	bls.n	800950e <forward_dense+0xea>
 8009462:	686d      	ldr	r5, [r5, #4]
 8009464:	698e      	ldr	r6, [r1, #24]
 8009466:	68c4      	ldr	r4, [r0, #12]
 8009468:	68d1      	ldr	r1, [r2, #12]
 800946a:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800946e:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8009472:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 8009476:	6831      	ldr	r1, [r6, #0]
 8009478:	2b03      	cmp	r3, #3
 800947a:	fb07 f804 	mul.w	r8, r7, r4
 800947e:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 8009482:	d046      	beq.n	8009512 <forward_dense+0xee>
 8009484:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 8009488:	b11c      	cbz	r4, 8009492 <forward_dense+0x6e>
 800948a:	6824      	ldr	r4, [r4, #0]
 800948c:	b10c      	cbz	r4, 8009492 <forward_dense+0x6e>
 800948e:	69a3      	ldr	r3, [r4, #24]
 8009490:	689c      	ldr	r4, [r3, #8]
 8009492:	6983      	ldr	r3, [r0, #24]
 8009494:	6992      	ldr	r2, [r2, #24]
 8009496:	6899      	ldr	r1, [r3, #8]
 8009498:	6890      	ldr	r0, [r2, #8]
 800949a:	b10d      	cbz	r5, 80094a0 <forward_dense+0x7c>
 800949c:	69ab      	ldr	r3, [r5, #24]
 800949e:	689d      	ldr	r5, [r3, #8]
 80094a0:	4f1d      	ldr	r7, [pc, #116]	@ (8009518 <forward_dense+0xf4>)
 80094a2:	45bc      	cmp	ip, r7
 80094a4:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 80094a8:	d022      	beq.n	80094f0 <forward_dense+0xcc>
 80094aa:	4e1c      	ldr	r6, [pc, #112]	@ (800951c <forward_dense+0xf8>)
 80094ac:	45b4      	cmp	ip, r6
 80094ae:	d015      	beq.n	80094dc <forward_dense+0xb8>
 80094b0:	4b1b      	ldr	r3, [pc, #108]	@ (8009520 <forward_dense+0xfc>)
 80094b2:	459c      	cmp	ip, r3
 80094b4:	d005      	beq.n	80094c2 <forward_dense+0x9e>
 80094b6:	b00e      	add	sp, #56	@ 0x38
 80094b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094bc:	2300      	movs	r3, #0
 80094be:	685b      	ldr	r3, [r3, #4]
 80094c0:	deff      	udf	#255	@ 0xff
 80094c2:	e9cd 0107 	strd	r0, r1, [sp, #28]
 80094c6:	a807      	add	r0, sp, #28
 80094c8:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 80094cc:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 80094d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80094d2:	f001 fcd7 	bl	800ae84 <forward_lite_dense_if32of32wf32>
 80094d6:	b00e      	add	sp, #56	@ 0x38
 80094d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094dc:	e9cd 9803 	strd	r9, r8, [sp, #12]
 80094e0:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 80094e4:	9400      	str	r4, [sp, #0]
 80094e6:	f001 fe23 	bl	800b130 <forward_lite_dense_if32of32wf32_lut4>
 80094ea:	b00e      	add	sp, #56	@ 0x38
 80094ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094f0:	e9cd 9803 	strd	r9, r8, [sp, #12]
 80094f4:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 80094f8:	9400      	str	r4, [sp, #0]
 80094fa:	f001 ff5d 	bl	800b3b8 <forward_lite_dense_if32of32wf32_lut8>
 80094fe:	b00e      	add	sp, #56	@ 0x38
 8009500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009504:	4629      	mov	r1, r5
 8009506:	e7ad      	b.n	8009464 <forward_dense+0x40>
 8009508:	2300      	movs	r3, #0
 800950a:	685b      	ldr	r3, [r3, #4]
 800950c:	deff      	udf	#255	@ 0xff
 800950e:	2500      	movs	r5, #0
 8009510:	e7a8      	b.n	8009464 <forward_dense+0x40>
 8009512:	2300      	movs	r3, #0
 8009514:	685b      	ldr	r3, [r3, #4]
 8009516:	deff      	udf	#255	@ 0xff
 8009518:	00d01040 	.word	0x00d01040
 800951c:	00f01040 	.word	0x00f01040
 8009520:	00821040 	.word	0x00821040

08009524 <forward_relu>:
 8009524:	6982      	ldr	r2, [r0, #24]
 8009526:	8813      	ldrh	r3, [r2, #0]
 8009528:	b90b      	cbnz	r3, 800952e <forward_relu+0xa>
 800952a:	685b      	ldr	r3, [r3, #4]
 800952c:	deff      	udf	#255	@ 0xff
 800952e:	b470      	push	{r4, r5, r6}
 8009530:	6852      	ldr	r2, [r2, #4]
 8009532:	6854      	ldr	r4, [r2, #4]
 8009534:	b104      	cbz	r4, 8009538 <forward_relu+0x14>
 8009536:	6824      	ldr	r4, [r4, #0]
 8009538:	2b01      	cmp	r3, #1
 800953a:	f000 8088 	beq.w	800964e <forward_relu+0x12a>
 800953e:	6913      	ldr	r3, [r2, #16]
 8009540:	b103      	cbz	r3, 8009544 <forward_relu+0x20>
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	6999      	ldr	r1, [r3, #24]
 8009546:	69a2      	ldr	r2, [r4, #24]
 8009548:	68a3      	ldr	r3, [r4, #8]
 800954a:	69c6      	ldr	r6, [r0, #28]
 800954c:	6888      	ldr	r0, [r1, #8]
 800954e:	6891      	ldr	r1, [r2, #8]
 8009550:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8009554:	b196      	cbz	r6, 800957c <forward_relu+0x58>
 8009556:	6872      	ldr	r2, [r6, #4]
 8009558:	2a01      	cmp	r2, #1
 800955a:	d03b      	beq.n	80095d4 <forward_relu+0xb0>
 800955c:	2b00      	cmp	r3, #0
 800955e:	d06d      	beq.n	800963c <forward_relu+0x118>
 8009560:	68e5      	ldr	r5, [r4, #12]
 8009562:	2201      	movs	r2, #1
 8009564:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009568:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800956c:	429d      	cmp	r5, r3
 800956e:	fb04 f202 	mul.w	r2, r4, r2
 8009572:	d1f9      	bne.n	8009568 <forward_relu+0x44>
 8009574:	68b3      	ldr	r3, [r6, #8]
 8009576:	bc70      	pop	{r4, r5, r6}
 8009578:	f001 b960 	b.w	800a83c <forward_lite_nl_relu_generic_if32of32_kernel>
 800957c:	2b00      	cmp	r3, #0
 800957e:	d05f      	beq.n	8009640 <forward_relu+0x11c>
 8009580:	68e5      	ldr	r5, [r4, #12]
 8009582:	2201      	movs	r2, #1
 8009584:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009588:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800958c:	429d      	cmp	r5, r3
 800958e:	fb04 f202 	mul.w	r2, r4, r2
 8009592:	d1f9      	bne.n	8009588 <forward_relu+0x64>
 8009594:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8009598:	3a01      	subs	r2, #1
 800959a:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 800959e:	428c      	cmp	r4, r1
 80095a0:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80095a4:	d314      	bcc.n	80095d0 <forward_relu+0xac>
 80095a6:	1a61      	subs	r1, r4, r1
 80095a8:	f021 0103 	bic.w	r1, r1, #3
 80095ac:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8009654 <forward_relu+0x130>
 80095b0:	1d23      	adds	r3, r4, #4
 80095b2:	3004      	adds	r0, #4
 80095b4:	1a62      	subs	r2, r4, r1
 80095b6:	ed73 7a01 	vldmdb	r3!, {s15}
 80095ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80095be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095c2:	bfb8      	it	lt
 80095c4:	eef0 7a47 	vmovlt.f32	s15, s14
 80095c8:	429a      	cmp	r2, r3
 80095ca:	ed60 7a01 	vstmdb	r0!, {s15}
 80095ce:	d1f2      	bne.n	80095b6 <forward_relu+0x92>
 80095d0:	bc70      	pop	{r4, r5, r6}
 80095d2:	4770      	bx	lr
 80095d4:	b3b3      	cbz	r3, 8009644 <forward_relu+0x120>
 80095d6:	68e5      	ldr	r5, [r4, #12]
 80095d8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80095dc:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 80095e0:	429d      	cmp	r5, r3
 80095e2:	fb04 f202 	mul.w	r2, r4, r2
 80095e6:	d1f9      	bne.n	80095dc <forward_relu+0xb8>
 80095e8:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80095ec:	3a01      	subs	r2, #1
 80095ee:	68b3      	ldr	r3, [r6, #8]
 80095f0:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 80095f4:	428c      	cmp	r4, r1
 80095f6:	ed93 7a00 	vldr	s14, [r3]
 80095fa:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80095fe:	d3e7      	bcc.n	80095d0 <forward_relu+0xac>
 8009600:	1a61      	subs	r1, r4, r1
 8009602:	f021 0103 	bic.w	r1, r1, #3
 8009606:	2500      	movs	r5, #0
 8009608:	1d23      	adds	r3, r4, #4
 800960a:	1a62      	subs	r2, r4, r1
 800960c:	3004      	adds	r0, #4
 800960e:	ed73 7a01 	vldmdb	r3!, {s15}
 8009612:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800961a:	d50a      	bpl.n	8009632 <forward_relu+0x10e>
 800961c:	429a      	cmp	r2, r3
 800961e:	ed60 7a01 	vstmdb	r0!, {s15}
 8009622:	d0d5      	beq.n	80095d0 <forward_relu+0xac>
 8009624:	ed73 7a01 	vldmdb	r3!, {s15}
 8009628:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800962c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009630:	d4f4      	bmi.n	800961c <forward_relu+0xf8>
 8009632:	429a      	cmp	r2, r3
 8009634:	f840 5d04 	str.w	r5, [r0, #-4]!
 8009638:	d1e9      	bne.n	800960e <forward_relu+0xea>
 800963a:	e7c9      	b.n	80095d0 <forward_relu+0xac>
 800963c:	2201      	movs	r2, #1
 800963e:	e799      	b.n	8009574 <forward_relu+0x50>
 8009640:	460c      	mov	r4, r1
 8009642:	e7b0      	b.n	80095a6 <forward_relu+0x82>
 8009644:	68b3      	ldr	r3, [r6, #8]
 8009646:	460c      	mov	r4, r1
 8009648:	ed93 7a00 	vldr	s14, [r3]
 800964c:	e7d8      	b.n	8009600 <forward_relu+0xdc>
 800964e:	2300      	movs	r3, #0
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	deff      	udf	#255	@ 0xff
 8009654:	00000000 	.word	0x00000000

08009658 <forward_lite_conv2d_if32of32wf32>:
 8009658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800965c:	ed2d 8b02 	vpush	{d8}
 8009660:	b0a1      	sub	sp, #132	@ 0x84
 8009662:	4680      	mov	r8, r0
 8009664:	9d32      	ldr	r5, [sp, #200]	@ 0xc8
 8009666:	f8bd 60d4 	ldrh.w	r6, [sp, #212]	@ 0xd4
 800966a:	f8bd 70dc 	ldrh.w	r7, [sp, #220]	@ 0xdc
 800966e:	9018      	str	r0, [sp, #96]	@ 0x60
 8009670:	460c      	mov	r4, r1
 8009672:	4694      	mov	ip, r2
 8009674:	9211      	str	r2, [sp, #68]	@ 0x44
 8009676:	930c      	str	r3, [sp, #48]	@ 0x30
 8009678:	f8bd 20d8 	ldrh.w	r2, [sp, #216]	@ 0xd8
 800967c:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 800967e:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 8009680:	f8bd 10e0 	ldrh.w	r1, [sp, #224]	@ 0xe0
 8009684:	9612      	str	r6, [sp, #72]	@ 0x48
 8009686:	9705      	str	r7, [sp, #20]
 8009688:	2d00      	cmp	r5, #0
 800968a:	f000 817e 	beq.w	800998a <forward_lite_conv2d_if32of32wf32+0x332>
 800968e:	9d33      	ldr	r5, [sp, #204]	@ 0xcc
 8009690:	ed9f 8ac5 	vldr	s16, [pc, #788]	@ 80099a8 <forward_lite_conv2d_if32of32wf32+0x350>
 8009694:	fb05 f303 	mul.w	r3, r5, r3
 8009698:	9d2d      	ldr	r5, [sp, #180]	@ 0xb4
 800969a:	fb05 f303 	mul.w	r3, r5, r3
 800969e:	009b      	lsls	r3, r3, #2
 80096a0:	f1c2 0e00 	rsb	lr, r2, #0
 80096a4:	930d      	str	r3, [sp, #52]	@ 0x34
 80096a6:	4615      	mov	r5, r2
 80096a8:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 80096aa:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 80096ac:	fb02 f303 	mul.w	r3, r2, r3
 80096b0:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 80096b2:	fb02 f200 	mul.w	r2, r2, r0
 80096b6:	0092      	lsls	r2, r2, #2
 80096b8:	0080      	lsls	r0, r0, #2
 80096ba:	9214      	str	r2, [sp, #80]	@ 0x50
 80096bc:	fb01 f203 	mul.w	r2, r1, r3
 80096c0:	fb03 f30e 	mul.w	r3, r3, lr
 80096c4:	9002      	str	r0, [sp, #8]
 80096c6:	eb08 0083 	add.w	r0, r8, r3, lsl #2
 80096ca:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 80096cc:	fb07 f303 	mul.w	r3, r7, r3
 80096d0:	009b      	lsls	r3, r3, #2
 80096d2:	9304      	str	r3, [sp, #16]
 80096d4:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 80096d6:	4276      	negs	r6, r6
 80096d8:	009b      	lsls	r3, r3, #2
 80096da:	0092      	lsls	r2, r2, #2
 80096dc:	9300      	str	r3, [sp, #0]
 80096de:	fb03 f306 	mul.w	r3, r3, r6
 80096e2:	9216      	str	r2, [sp, #88]	@ 0x58
 80096e4:	9310      	str	r3, [sp, #64]	@ 0x40
 80096e6:	f10c 4278 	add.w	r2, ip, #4160749568	@ 0xf8000000
 80096ea:	2300      	movs	r3, #0
 80096ec:	960f      	str	r6, [sp, #60]	@ 0x3c
 80096ee:	9213      	str	r2, [sp, #76]	@ 0x4c
 80096f0:	930e      	str	r3, [sp, #56]	@ 0x38
 80096f2:	4677      	mov	r7, lr
 80096f4:	4606      	mov	r6, r0
 80096f6:	4688      	mov	r8, r1
 80096f8:	2f00      	cmp	r7, #0
 80096fa:	f2c0 827d 	blt.w	8009bf8 <forward_lite_conv2d_if32of32wf32+0x5a0>
 80096fe:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009700:	2300      	movs	r3, #0
 8009702:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 8009704:	9939      	ldr	r1, [sp, #228]	@ 0xe4
 8009706:	442a      	add	r2, r5
 8009708:	428a      	cmp	r2, r1
 800970a:	bf94      	ite	ls
 800970c:	ebc3 0202 	rsbls	r2, r3, r2
 8009710:	ebc3 0201 	rsbhi	r2, r3, r1
 8009714:	4610      	mov	r0, r2
 8009716:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8009718:	2a00      	cmp	r2, #0
 800971a:	f000 8147 	beq.w	80099ac <forward_lite_conv2d_if32of32wf32+0x354>
 800971e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009720:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 8009724:	f0c0 8142 	bcc.w	80099ac <forward_lite_conv2d_if32of32wf32+0x354>
 8009728:	9a02      	ldr	r2, [sp, #8]
 800972a:	18a2      	adds	r2, r4, r2
 800972c:	4294      	cmp	r4, r2
 800972e:	9215      	str	r2, [sp, #84]	@ 0x54
 8009730:	f080 811d 	bcs.w	800996e <forward_lite_conv2d_if32of32wf32+0x316>
 8009734:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 8009736:	f8dd a044 	ldr.w	sl, [sp, #68]	@ 0x44
 800973a:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
 800973e:	fb02 f303 	mul.w	r3, r2, r3
 8009742:	9309      	str	r3, [sp, #36]	@ 0x24
 8009744:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8009746:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009748:	e9cd 7619 	strd	r7, r6, [sp, #100]	@ 0x64
 800974c:	4413      	add	r3, r2
 800974e:	e9cd 541b 	strd	r5, r4, [sp, #108]	@ 0x6c
 8009752:	9317      	str	r3, [sp, #92]	@ 0x5c
 8009754:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009756:	930a      	str	r3, [sp, #40]	@ 0x28
 8009758:	46a1      	mov	r9, r4
 800975a:	4680      	mov	r8, r0
 800975c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800975e:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 8009760:	4650      	mov	r0, sl
 8009762:	f001 ff97 	bl	800b694 <st_int8_copy>
 8009766:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009768:	2b00      	cmp	r3, #0
 800976a:	f000 8119 	beq.w	80099a0 <forward_lite_conv2d_if32of32wf32+0x348>
 800976e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009770:	ecf3 6a01 	vldmia	r3!, {s13}
 8009774:	930a      	str	r3, [sp, #40]	@ 0x28
 8009776:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8009778:	2b00      	cmp	r3, #0
 800977a:	f000 80ea 	beq.w	8009952 <forward_lite_conv2d_if32of32wf32+0x2fa>
 800977e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009780:	9201      	str	r2, [sp, #4]
 8009782:	2000      	movs	r0, #0
 8009784:	e9cd a91e 	strd	sl, r9, [sp, #120]	@ 0x78
 8009788:	4602      	mov	r2, r0
 800978a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800978c:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800978e:	4648      	mov	r0, r9
 8009790:	4614      	mov	r4, r2
 8009792:	2d00      	cmp	r5, #0
 8009794:	f2c0 80fe 	blt.w	8009994 <forward_lite_conv2d_if32of32wf32+0x33c>
 8009798:	9a01      	ldr	r2, [sp, #4]
 800979a:	9203      	str	r2, [sp, #12]
 800979c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800979e:	2600      	movs	r6, #0
 80097a0:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 80097a2:	9f00      	ldr	r7, [sp, #0]
 80097a4:	fb02 1207 	mla	r2, r2, r7, r1
 80097a8:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 80097aa:	18cf      	adds	r7, r1, r3
 80097ac:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 80097ae:	428f      	cmp	r7, r1
 80097b0:	bf94      	ite	ls
 80097b2:	ebc6 0607 	rsbls	r6, r6, r7
 80097b6:	ebc6 0601 	rsbhi	r6, r6, r1
 80097ba:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 80097bc:	eba1 0b06 	sub.w	fp, r1, r6
 80097c0:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 80097c2:	eba1 0a06 	sub.w	sl, r1, r6
 80097c6:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 80097c8:	f1b8 0f00 	cmp.w	r8, #0
 80097cc:	fb01 f606 	mul.w	r6, r1, r6
 80097d0:	eeb0 7a66 	vmov.f32	s14, s13
 80097d4:	f340 80ab 	ble.w	800992e <forward_lite_conv2d_if32of32wf32+0x2d6>
 80097d8:	9f00      	ldr	r7, [sp, #0]
 80097da:	9903      	ldr	r1, [sp, #12]
 80097dc:	9408      	str	r4, [sp, #32]
 80097de:	fb07 fb0b 	mul.w	fp, r7, fp
 80097e2:	fb07 fa0a 	mul.w	sl, r7, sl
 80097e6:	f026 070f 	bic.w	r7, r6, #15
 80097ea:	f107 39ff 	add.w	r9, r7, #4294967295	@ 0xffffffff
 80097ee:	ea4f 1919 	mov.w	r9, r9, lsr #4
 80097f2:	e9cd 0506 	strd	r0, r5, [sp, #24]
 80097f6:	f109 0901 	add.w	r9, r9, #1
 80097fa:	ea4f 1e89 	mov.w	lr, r9, lsl #6
 80097fe:	f04f 0c00 	mov.w	ip, #0
 8009802:	ea4f 1909 	mov.w	r9, r9, lsl #4
 8009806:	9303      	str	r3, [sp, #12]
 8009808:	2f00      	cmp	r7, #0
 800980a:	bfd8      	it	le
 800980c:	2000      	movle	r0, #0
 800980e:	dd70      	ble.n	80098f2 <forward_lite_conv2d_if32of32wf32+0x29a>
 8009810:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 8009814:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 8009818:	2400      	movs	r4, #0
 800981a:	ed50 5a0f 	vldr	s11, [r0, #-60]	@ 0xffffffc4
 800981e:	ed53 7a0f 	vldr	s15, [r3, #-60]	@ 0xffffffc4
 8009822:	ed13 5a10 	vldr	s10, [r3, #-64]	@ 0xffffffc0
 8009826:	ed10 6a10 	vldr	s12, [r0, #-64]	@ 0xffffffc0
 800982a:	ed13 4a0d 	vldr	s8, [r3, #-52]	@ 0xffffffcc
 800982e:	ed53 4a0c 	vldr	s9, [r3, #-48]	@ 0xffffffd0
 8009832:	ed50 2a0a 	vldr	s5, [r0, #-40]	@ 0xffffffd8
 8009836:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 800983a:	ed50 3a09 	vldr	s7, [r0, #-36]	@ 0xffffffdc
 800983e:	ed10 1a06 	vldr	s2, [r0, #-24]	@ 0xffffffe8
 8009842:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 8009846:	ed10 2a05 	vldr	s4, [r0, #-20]	@ 0xffffffec
 800984a:	ed53 0a01 	vldr	s1, [r3, #-4]
 800984e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009852:	ed50 5a0e 	vldr	s11, [r0, #-56]	@ 0xffffffc8
 8009856:	eee5 7a06 	vfma.f32	s15, s10, s12
 800985a:	3410      	adds	r4, #16
 800985c:	42bc      	cmp	r4, r7
 800985e:	ed13 5a0e 	vldr	s10, [r3, #-56]	@ 0xffffffc8
 8009862:	ed10 6a0d 	vldr	s12, [r0, #-52]	@ 0xffffffcc
 8009866:	eee5 7a25 	vfma.f32	s15, s10, s11
 800986a:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 800986e:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 8009872:	ed10 5a1c 	vldr	s10, [r0, #-112]	@ 0xffffff90
 8009876:	ed50 5a1b 	vldr	s11, [r0, #-108]	@ 0xffffff94
 800987a:	eee4 7a06 	vfma.f32	s15, s8, s12
 800987e:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 8009882:	ed13 4a19 	vldr	s8, [r3, #-100]	@ 0xffffff9c
 8009886:	eee4 7a85 	vfma.f32	s15, s9, s10
 800988a:	ed53 4a18 	vldr	s9, [r3, #-96]	@ 0xffffffa0
 800988e:	ed10 5a18 	vldr	s10, [r0, #-96]	@ 0xffffffa0
 8009892:	eee5 7a86 	vfma.f32	s15, s11, s12
 8009896:	ed50 5a17 	vldr	s11, [r0, #-92]	@ 0xffffffa4
 800989a:	ed13 6a17 	vldr	s12, [r3, #-92]	@ 0xffffffa4
 800989e:	eee2 7a83 	vfma.f32	s15, s5, s6
 80098a2:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 80098a6:	ed13 3a14 	vldr	s6, [r3, #-80]	@ 0xffffffb0
 80098aa:	eee3 7a84 	vfma.f32	s15, s7, s8
 80098ae:	ed50 3a14 	vldr	s7, [r0, #-80]	@ 0xffffffb0
 80098b2:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 80098b6:	eee4 7a85 	vfma.f32	s15, s9, s10
 80098ba:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 80098be:	ed10 5a12 	vldr	s10, [r0, #-72]	@ 0xffffffb8
 80098c2:	eee5 7a86 	vfma.f32	s15, s11, s12
 80098c6:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 80098ca:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 80098ce:	eee1 7a21 	vfma.f32	s15, s2, s3
 80098d2:	eee2 7a22 	vfma.f32	s15, s4, s5
 80098d6:	eee3 7a23 	vfma.f32	s15, s6, s7
 80098da:	eee4 7a24 	vfma.f32	s15, s8, s9
 80098de:	eee5 7a25 	vfma.f32	s15, s10, s11
 80098e2:	eee6 7a20 	vfma.f32	s15, s12, s1
 80098e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80098ea:	db96      	blt.n	800981a <forward_lite_conv2d_if32of32wf32+0x1c2>
 80098ec:	4471      	add	r1, lr
 80098ee:	4472      	add	r2, lr
 80098f0:	4648      	mov	r0, r9
 80098f2:	4286      	cmp	r6, r0
 80098f4:	dd10      	ble.n	8009918 <forward_lite_conv2d_if32of32wf32+0x2c0>
 80098f6:	4603      	mov	r3, r0
 80098f8:	460d      	mov	r5, r1
 80098fa:	4614      	mov	r4, r2
 80098fc:	ecb4 6a01 	vldmia	r4!, {s12}
 8009900:	ecf5 7a01 	vldmia	r5!, {s15}
 8009904:	3301      	adds	r3, #1
 8009906:	429e      	cmp	r6, r3
 8009908:	eea6 7a27 	vfma.f32	s14, s12, s15
 800990c:	d1f6      	bne.n	80098fc <forward_lite_conv2d_if32of32wf32+0x2a4>
 800990e:	1a30      	subs	r0, r6, r0
 8009910:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8009914:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8009918:	f10c 0c01 	add.w	ip, ip, #1
 800991c:	45e0      	cmp	r8, ip
 800991e:	4459      	add	r1, fp
 8009920:	4452      	add	r2, sl
 8009922:	f47f af71 	bne.w	8009808 <forward_lite_conv2d_if32of32wf32+0x1b0>
 8009926:	e9dd 0506 	ldrd	r0, r5, [sp, #24]
 800992a:	9c08      	ldr	r4, [sp, #32]
 800992c:	9b03      	ldr	r3, [sp, #12]
 800992e:	9a05      	ldr	r2, [sp, #20]
 8009930:	9902      	ldr	r1, [sp, #8]
 8009932:	ed80 7a00 	vstr	s14, [r0]
 8009936:	4415      	add	r5, r2
 8009938:	4408      	add	r0, r1
 800993a:	1a9b      	subs	r3, r3, r2
 800993c:	9904      	ldr	r1, [sp, #16]
 800993e:	9a01      	ldr	r2, [sp, #4]
 8009940:	440a      	add	r2, r1
 8009942:	9201      	str	r2, [sp, #4]
 8009944:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 8009946:	3401      	adds	r4, #1
 8009948:	42a2      	cmp	r2, r4
 800994a:	f47f af22 	bne.w	8009792 <forward_lite_conv2d_if32of32wf32+0x13a>
 800994e:	e9dd a91e 	ldrd	sl, r9, [sp, #120]	@ 0x78
 8009952:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009954:	449a      	add	sl, r3
 8009956:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009958:	f109 0904 	add.w	r9, r9, #4
 800995c:	4599      	cmp	r9, r3
 800995e:	f4ff aefd 	bcc.w	800975c <forward_lite_conv2d_if32of32wf32+0x104>
 8009962:	e9dd 7619 	ldrd	r7, r6, [sp, #100]	@ 0x64
 8009966:	e9dd 541b 	ldrd	r5, r4, [sp, #108]	@ 0x6c
 800996a:	f8dd 8074 	ldr.w	r8, [sp, #116]	@ 0x74
 800996e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009970:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009972:	4414      	add	r4, r2
 8009974:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009976:	4416      	add	r6, r2
 8009978:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 800997a:	3301      	adds	r3, #1
 800997c:	429a      	cmp	r2, r3
 800997e:	930e      	str	r3, [sp, #56]	@ 0x38
 8009980:	4447      	add	r7, r8
 8009982:	eba5 0508 	sub.w	r5, r5, r8
 8009986:	f47f aeb7 	bne.w	80096f8 <forward_lite_conv2d_if32of32wf32+0xa0>
 800998a:	b021      	add	sp, #132	@ 0x84
 800998c:	ecbd 8b02 	vpop	{d8}
 8009990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009994:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009996:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009998:	9103      	str	r1, [sp, #12]
 800999a:	461e      	mov	r6, r3
 800999c:	441a      	add	r2, r3
 800999e:	e6ff      	b.n	80097a0 <forward_lite_conv2d_if32of32wf32+0x148>
 80099a0:	eef0 6a48 	vmov.f32	s13, s16
 80099a4:	e6e7      	b.n	8009776 <forward_lite_conv2d_if32of32wf32+0x11e>
 80099a6:	bf00      	nop
 80099a8:	00000000 	.word	0x00000000
 80099ac:	9a02      	ldr	r2, [sp, #8]
 80099ae:	eb04 0c02 	add.w	ip, r4, r2
 80099b2:	4564      	cmp	r4, ip
 80099b4:	d2db      	bcs.n	800996e <forward_lite_conv2d_if32of32wf32+0x316>
 80099b6:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 80099b8:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80099ba:	9109      	str	r1, [sp, #36]	@ 0x24
 80099bc:	fb02 f303 	mul.w	r3, r2, r3
 80099c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80099c2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80099c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099c6:	9615      	str	r6, [sp, #84]	@ 0x54
 80099c8:	eb03 0e02 	add.w	lr, r3, r2
 80099cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80099ce:	9517      	str	r5, [sp, #92]	@ 0x5c
 80099d0:	4622      	mov	r2, r4
 80099d2:	4683      	mov	fp, r0
 80099d4:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80099d6:	2900      	cmp	r1, #0
 80099d8:	f000 810b 	beq.w	8009bf2 <forward_lite_conv2d_if32of32wf32+0x59a>
 80099dc:	ecf3 6a01 	vldmia	r3!, {s13}
 80099e0:	9931      	ldr	r1, [sp, #196]	@ 0xc4
 80099e2:	2900      	cmp	r1, #0
 80099e4:	f000 80f4 	beq.w	8009bd0 <forward_lite_conv2d_if32of32wf32+0x578>
 80099e8:	2100      	movs	r1, #0
 80099ea:	e9cd ce1c 	strd	ip, lr, [sp, #112]	@ 0x70
 80099ee:	e9cd 481e 	strd	r4, r8, [sp, #120]	@ 0x78
 80099f2:	e9cd 3219 	strd	r3, r2, [sp, #100]	@ 0x64
 80099f6:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80099f8:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 80099fa:	f8cd e004 	str.w	lr, [sp, #4]
 80099fe:	460b      	mov	r3, r1
 8009a00:	971b      	str	r7, [sp, #108]	@ 0x6c
 8009a02:	4611      	mov	r1, r2
 8009a04:	461d      	mov	r5, r3
 8009a06:	2e00      	cmp	r6, #0
 8009a08:	f2c0 80ed 	blt.w	8009be6 <forward_lite_conv2d_if32of32wf32+0x58e>
 8009a0c:	9b01      	ldr	r3, [sp, #4]
 8009a0e:	9303      	str	r3, [sp, #12]
 8009a10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a12:	2400      	movs	r4, #0
 8009a14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a16:	9f00      	ldr	r7, [sp, #0]
 8009a18:	fb03 2307 	mla	r3, r3, r7, r2
 8009a1c:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 8009a1e:	1817      	adds	r7, r2, r0
 8009a20:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 8009a22:	4297      	cmp	r7, r2
 8009a24:	bf94      	ite	ls
 8009a26:	ebc4 0407 	rsbls	r4, r4, r7
 8009a2a:	ebc4 0402 	rsbhi	r4, r4, r2
 8009a2e:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 8009a30:	eba2 0a04 	sub.w	sl, r2, r4
 8009a34:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 8009a36:	eba2 0904 	sub.w	r9, r2, r4
 8009a3a:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 8009a3c:	f1bb 0f00 	cmp.w	fp, #0
 8009a40:	fb02 f404 	mul.w	r4, r2, r4
 8009a44:	eeb0 7a66 	vmov.f32	s14, s13
 8009a48:	f340 80aa 	ble.w	8009ba0 <forward_lite_conv2d_if32of32wf32+0x548>
 8009a4c:	f024 0c0f 	bic.w	ip, r4, #15
 8009a50:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8009a54:	9f00      	ldr	r7, [sp, #0]
 8009a56:	9a03      	ldr	r2, [sp, #12]
 8009a58:	9508      	str	r5, [sp, #32]
 8009a5a:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8009a5e:	e9cd 1606 	strd	r1, r6, [sp, #24]
 8009a62:	f108 0801 	add.w	r8, r8, #1
 8009a66:	fb07 fa0a 	mul.w	sl, r7, sl
 8009a6a:	fb07 f909 	mul.w	r9, r7, r9
 8009a6e:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 8009a72:	2700      	movs	r7, #0
 8009a74:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8009a78:	9003      	str	r0, [sp, #12]
 8009a7a:	f1bc 0f00 	cmp.w	ip, #0
 8009a7e:	bfd8      	it	le
 8009a80:	2100      	movle	r1, #0
 8009a82:	dd70      	ble.n	8009b66 <forward_lite_conv2d_if32of32wf32+0x50e>
 8009a84:	f102 0040 	add.w	r0, r2, #64	@ 0x40
 8009a88:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8009a8c:	2500      	movs	r5, #0
 8009a8e:	ed51 5a0f 	vldr	s11, [r1, #-60]	@ 0xffffffc4
 8009a92:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 8009a96:	ed11 5a10 	vldr	s10, [r1, #-64]	@ 0xffffffc0
 8009a9a:	ed10 6a10 	vldr	s12, [r0, #-64]	@ 0xffffffc0
 8009a9e:	ed11 4a0d 	vldr	s8, [r1, #-52]	@ 0xffffffcc
 8009aa2:	ed50 4a0c 	vldr	s9, [r0, #-48]	@ 0xffffffd0
 8009aa6:	ed50 2a0a 	vldr	s5, [r0, #-40]	@ 0xffffffd8
 8009aaa:	ed11 3a0a 	vldr	s6, [r1, #-40]	@ 0xffffffd8
 8009aae:	ed50 3a09 	vldr	s7, [r0, #-36]	@ 0xffffffdc
 8009ab2:	ed50 1a06 	vldr	s3, [r0, #-24]	@ 0xffffffe8
 8009ab6:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 8009aba:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 8009abe:	ed51 0a01 	vldr	s1, [r1, #-4]
 8009ac2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009ac6:	ed50 5a0e 	vldr	s11, [r0, #-56]	@ 0xffffffc8
 8009aca:	eee5 7a06 	vfma.f32	s15, s10, s12
 8009ace:	3510      	adds	r5, #16
 8009ad0:	4565      	cmp	r5, ip
 8009ad2:	ed11 5a0e 	vldr	s10, [r1, #-56]	@ 0xffffffc8
 8009ad6:	ed10 6a0d 	vldr	s12, [r0, #-52]	@ 0xffffffcc
 8009ada:	eee5 7a25 	vfma.f32	s15, s10, s11
 8009ade:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 8009ae2:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 8009ae6:	ed11 5a1c 	vldr	s10, [r1, #-112]	@ 0xffffff90
 8009aea:	ed50 5a1b 	vldr	s11, [r0, #-108]	@ 0xffffff94
 8009aee:	eee4 7a06 	vfma.f32	s15, s8, s12
 8009af2:	ed11 6a1b 	vldr	s12, [r1, #-108]	@ 0xffffff94
 8009af6:	ed11 4a19 	vldr	s8, [r1, #-100]	@ 0xffffff9c
 8009afa:	eee4 7a85 	vfma.f32	s15, s9, s10
 8009afe:	ed51 4a18 	vldr	s9, [r1, #-96]	@ 0xffffffa0
 8009b02:	ed11 5a17 	vldr	s10, [r1, #-92]	@ 0xffffffa4
 8009b06:	eee5 7a86 	vfma.f32	s15, s11, s12
 8009b0a:	ed50 5a18 	vldr	s11, [r0, #-96]	@ 0xffffffa0
 8009b0e:	ed10 6a17 	vldr	s12, [r0, #-92]	@ 0xffffffa4
 8009b12:	eee2 7a83 	vfma.f32	s15, s5, s6
 8009b16:	ed50 2a15 	vldr	s5, [r0, #-84]	@ 0xffffffac
 8009b1a:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 8009b1e:	eee3 7a84 	vfma.f32	s15, s7, s8
 8009b22:	ed51 3a14 	vldr	s7, [r1, #-80]	@ 0xffffffb0
 8009b26:	ed11 4a13 	vldr	s8, [r1, #-76]	@ 0xffffffb4
 8009b2a:	eee4 7aa5 	vfma.f32	s15, s9, s11
 8009b2e:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 8009b32:	ed50 5a12 	vldr	s11, [r0, #-72]	@ 0xffffffb8
 8009b36:	eee5 7a06 	vfma.f32	s15, s10, s12
 8009b3a:	ed11 5a12 	vldr	s10, [r1, #-72]	@ 0xffffffb8
 8009b3e:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 8009b42:	eee1 7a21 	vfma.f32	s15, s2, s3
 8009b46:	eee2 7a22 	vfma.f32	s15, s4, s5
 8009b4a:	eee3 7a23 	vfma.f32	s15, s6, s7
 8009b4e:	eee4 7a24 	vfma.f32	s15, s8, s9
 8009b52:	eee5 7a25 	vfma.f32	s15, s10, s11
 8009b56:	eee6 7a20 	vfma.f32	s15, s12, s1
 8009b5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009b5e:	db96      	blt.n	8009a8e <forward_lite_conv2d_if32of32wf32+0x436>
 8009b60:	4472      	add	r2, lr
 8009b62:	4473      	add	r3, lr
 8009b64:	4641      	mov	r1, r8
 8009b66:	428c      	cmp	r4, r1
 8009b68:	dd10      	ble.n	8009b8c <forward_lite_conv2d_if32of32wf32+0x534>
 8009b6a:	4608      	mov	r0, r1
 8009b6c:	4616      	mov	r6, r2
 8009b6e:	461d      	mov	r5, r3
 8009b70:	ecb5 6a01 	vldmia	r5!, {s12}
 8009b74:	ecf6 7a01 	vldmia	r6!, {s15}
 8009b78:	3001      	adds	r0, #1
 8009b7a:	4284      	cmp	r4, r0
 8009b7c:	eea6 7a27 	vfma.f32	s14, s12, s15
 8009b80:	d1f6      	bne.n	8009b70 <forward_lite_conv2d_if32of32wf32+0x518>
 8009b82:	1a61      	subs	r1, r4, r1
 8009b84:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8009b88:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8009b8c:	3701      	adds	r7, #1
 8009b8e:	45bb      	cmp	fp, r7
 8009b90:	4452      	add	r2, sl
 8009b92:	444b      	add	r3, r9
 8009b94:	f47f af71 	bne.w	8009a7a <forward_lite_conv2d_if32of32wf32+0x422>
 8009b98:	e9dd 1606 	ldrd	r1, r6, [sp, #24]
 8009b9c:	9d08      	ldr	r5, [sp, #32]
 8009b9e:	9803      	ldr	r0, [sp, #12]
 8009ba0:	9b05      	ldr	r3, [sp, #20]
 8009ba2:	9a02      	ldr	r2, [sp, #8]
 8009ba4:	ed81 7a00 	vstr	s14, [r1]
 8009ba8:	441e      	add	r6, r3
 8009baa:	4411      	add	r1, r2
 8009bac:	1ac0      	subs	r0, r0, r3
 8009bae:	9a04      	ldr	r2, [sp, #16]
 8009bb0:	9b01      	ldr	r3, [sp, #4]
 8009bb2:	4413      	add	r3, r2
 8009bb4:	9301      	str	r3, [sp, #4]
 8009bb6:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8009bb8:	3501      	adds	r5, #1
 8009bba:	42ab      	cmp	r3, r5
 8009bbc:	f47f af23 	bne.w	8009a06 <forward_lite_conv2d_if32of32wf32+0x3ae>
 8009bc0:	e9dd 3219 	ldrd	r3, r2, [sp, #100]	@ 0x64
 8009bc4:	e9dd 7c1b 	ldrd	r7, ip, [sp, #108]	@ 0x6c
 8009bc8:	e9dd e41d 	ldrd	lr, r4, [sp, #116]	@ 0x74
 8009bcc:	f8dd 807c 	ldr.w	r8, [sp, #124]	@ 0x7c
 8009bd0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009bd2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009bd4:	3204      	adds	r2, #4
 8009bd6:	4401      	add	r1, r0
 8009bd8:	4562      	cmp	r2, ip
 8009bda:	9109      	str	r1, [sp, #36]	@ 0x24
 8009bdc:	f4ff aefa 	bcc.w	80099d4 <forward_lite_conv2d_if32of32wf32+0x37c>
 8009be0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009be2:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 8009be4:	e6c3      	b.n	800996e <forward_lite_conv2d_if32of32wf32+0x316>
 8009be6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009be8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009bea:	9203      	str	r2, [sp, #12]
 8009bec:	4604      	mov	r4, r0
 8009bee:	4403      	add	r3, r0
 8009bf0:	e710      	b.n	8009a14 <forward_lite_conv2d_if32of32wf32+0x3bc>
 8009bf2:	eef0 6a48 	vmov.f32	s13, s16
 8009bf6:	e6f3      	b.n	80099e0 <forward_lite_conv2d_if32of32wf32+0x388>
 8009bf8:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8009bfa:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009bfc:	462b      	mov	r3, r5
 8009bfe:	e580      	b.n	8009702 <forward_lite_conv2d_if32of32wf32+0xaa>

08009c00 <forward_lite_dw_if32of32wf32>:
 8009c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c04:	b0a5      	sub	sp, #148	@ 0x94
 8009c06:	460c      	mov	r4, r1
 8009c08:	9016      	str	r0, [sp, #88]	@ 0x58
 8009c0a:	9833      	ldr	r0, [sp, #204]	@ 0xcc
 8009c0c:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009c0e:	4619      	mov	r1, r3
 8009c10:	f8bd 30e0 	ldrh.w	r3, [sp, #224]	@ 0xe0
 8009c14:	f8bd b0d8 	ldrh.w	fp, [sp, #216]	@ 0xd8
 8009c18:	f8bd 70e4 	ldrh.w	r7, [sp, #228]	@ 0xe4
 8009c1c:	9318      	str	r3, [sp, #96]	@ 0x60
 8009c1e:	4615      	mov	r5, r2
 8009c20:	f8bd 20dc 	ldrh.w	r2, [sp, #220]	@ 0xdc
 8009c24:	2800      	cmp	r0, #0
 8009c26:	f000 814a 	beq.w	8009ebe <forward_lite_dw_if32of32wf32+0x2be>
 8009c2a:	2900      	cmp	r1, #0
 8009c2c:	bf08      	it	eq
 8009c2e:	4629      	moveq	r1, r5
 8009c30:	9110      	str	r1, [sp, #64]	@ 0x40
 8009c32:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 8009c34:	eddf 6aa7 	vldr	s13, [pc, #668]	@ 8009ed4 <forward_lite_dw_if32of32wf32+0x2d4>
 8009c38:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8009c3c:	9114      	str	r1, [sp, #80]	@ 0x50
 8009c3e:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 8009c40:	f1c2 0300 	rsb	r3, r2, #0
 8009c44:	ea4f 1801 	mov.w	r8, r1, lsl #4
 8009c48:	4610      	mov	r0, r2
 8009c4a:	ea4f 01c1 	mov.w	r1, r1, lsl #3
 8009c4e:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 8009c50:	9101      	str	r1, [sp, #4]
 8009c52:	9932      	ldr	r1, [sp, #200]	@ 0xc8
 8009c54:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8009c58:	f1cb 0a00 	rsb	sl, fp, #0
 8009c5c:	fb01 fc02 	mul.w	ip, r1, r2
 8009c60:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009c64:	f04f 0500 	mov.w	r5, #0
 8009c68:	4656      	mov	r6, sl
 8009c6a:	bf18      	it	ne
 8009c6c:	eef0 6a67 	vmovne.f32	s13, s15
 8009c70:	9213      	str	r2, [sp, #76]	@ 0x4c
 8009c72:	4629      	mov	r1, r5
 8009c74:	46c6      	mov	lr, r8
 8009c76:	46a1      	mov	r9, r4
 8009c78:	46e2      	mov	sl, ip
 8009c7a:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 8009c7c:	9c3a      	ldr	r4, [sp, #232]	@ 0xe8
 8009c7e:	1815      	adds	r5, r2, r0
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	bfb4      	ite	lt
 8009c84:	4602      	movlt	r2, r0
 8009c86:	2200      	movge	r2, #0
 8009c88:	42a5      	cmp	r5, r4
 8009c8a:	bf28      	it	cs
 8009c8c:	4625      	movcs	r5, r4
 8009c8e:	9c32      	ldr	r4, [sp, #200]	@ 0xc8
 8009c90:	2c00      	cmp	r4, #0
 8009c92:	f000 810c 	beq.w	8009eae <forward_lite_dw_if32of32wf32+0x2ae>
 8009c96:	9c35      	ldr	r4, [sp, #212]	@ 0xd4
 8009c98:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 8009c9c:	eba5 0c02 	sub.w	ip, r5, r2
 8009ca0:	eba4 050c 	sub.w	r5, r4, ip
 8009ca4:	9c34      	ldr	r4, [sp, #208]	@ 0xd0
 8009ca6:	f8cd c048 	str.w	ip, [sp, #72]	@ 0x48
 8009caa:	fb04 f505 	mul.w	r5, r4, r5
 8009cae:	00ac      	lsls	r4, r5, #2
 8009cb0:	9408      	str	r4, [sp, #32]
 8009cb2:	9c30      	ldr	r4, [sp, #192]	@ 0xc0
 8009cb4:	f8cd b07c 	str.w	fp, [sp, #124]	@ 0x7c
 8009cb8:	18d5      	adds	r5, r2, r3
 8009cba:	fb04 f405 	mul.w	r4, r4, r5
 8009cbe:	9415      	str	r4, [sp, #84]	@ 0x54
 8009cc0:	9c34      	ldr	r4, [sp, #208]	@ 0xd0
 8009cc2:	fb02 f204 	mul.w	r2, r2, r4
 8009cc6:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009cc8:	e9dd 422e 	ldrd	r4, r2, [sp, #184]	@ 0xb8
 8009ccc:	e9cd 3119 	strd	r3, r1, [sp, #100]	@ 0x64
 8009cd0:	fbb2 f2f4 	udiv	r2, r2, r4
 8009cd4:	e9cd 6a1b 	strd	r6, sl, [sp, #108]	@ 0x6c
 8009cd8:	e9cd 091d 	strd	r0, r9, [sp, #116]	@ 0x74
 8009cdc:	9207      	str	r2, [sp, #28]
 8009cde:	2400      	movs	r4, #0
 8009ce0:	3a01      	subs	r2, #1
 8009ce2:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 8009ce6:	940e      	str	r4, [sp, #56]	@ 0x38
 8009ce8:	46bc      	mov	ip, r7
 8009cea:	465d      	mov	r5, fp
 8009cec:	9211      	str	r2, [sp, #68]	@ 0x44
 8009cee:	4637      	mov	r7, r6
 8009cf0:	2f00      	cmp	r7, #0
 8009cf2:	f2c0 80e9 	blt.w	8009ec8 <forward_lite_dw_if32of32wf32+0x2c8>
 8009cf6:	2100      	movs	r1, #0
 8009cf8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cfa:	4608      	mov	r0, r1
 8009cfc:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009cfe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009d02:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009d04:	18ba      	adds	r2, r7, r2
 8009d06:	440a      	add	r2, r1
 8009d08:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8009d0a:	fb09 1802 	mla	r8, r9, r2, r1
 8009d0e:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 8009d10:	993b      	ldr	r1, [sp, #236]	@ 0xec
 8009d12:	442a      	add	r2, r5
 8009d14:	428a      	cmp	r2, r1
 8009d16:	bf94      	ite	ls
 8009d18:	ebc0 0002 	rsbls	r0, r0, r2
 8009d1c:	ebc0 0001 	rsbhi	r0, r0, r1
 8009d20:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 8009d22:	eb08 0409 	add.w	r4, r8, r9
 8009d26:	1a11      	subs	r1, r2, r0
 8009d28:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 8009d2a:	940d      	str	r4, [sp, #52]	@ 0x34
 8009d2c:	4544      	cmp	r4, r8
 8009d2e:	eba2 0200 	sub.w	r2, r2, r0
 8009d32:	f240 80a4 	bls.w	8009e7e <forward_lite_dw_if32of32wf32+0x27e>
 8009d36:	fb09 f101 	mul.w	r1, r9, r1
 8009d3a:	0092      	lsls	r2, r2, #2
 8009d3c:	9102      	str	r1, [sp, #8]
 8009d3e:	4614      	mov	r4, r2
 8009d40:	e9dd 212e 	ldrd	r2, r1, [sp, #184]	@ 0xb8
 8009d44:	428a      	cmp	r2, r1
 8009d46:	f020 0603 	bic.w	r6, r0, #3
 8009d4a:	f200 8098 	bhi.w	8009e7e <forward_lite_dw_if32of32wf32+0x27e>
 8009d4e:	2a01      	cmp	r2, #1
 8009d50:	f040 80c2 	bne.w	8009ed8 <forward_lite_dw_if32of32wf32+0x2d8>
 8009d54:	1e71      	subs	r1, r6, #1
 8009d56:	0889      	lsrs	r1, r1, #2
 8009d58:	1c4a      	adds	r2, r1, #1
 8009d5a:	fb01 e10e 	mla	r1, r1, lr, lr
 8009d5e:	e9cd 5c20 	strd	r5, ip, [sp, #128]	@ 0x80
 8009d62:	9105      	str	r1, [sp, #20]
 8009d64:	46c3      	mov	fp, r8
 8009d66:	0111      	lsls	r1, r2, #4
 8009d68:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009d6c:	f8dd c048 	ldr.w	ip, [sp, #72]	@ 0x48
 8009d70:	9104      	str	r1, [sp, #16]
 8009d72:	0092      	lsls	r2, r2, #2
 8009d74:	e9cd 790b 	strd	r7, r9, [sp, #44]	@ 0x2c
 8009d78:	9203      	str	r2, [sp, #12]
 8009d7a:	2100      	movs	r1, #0
 8009d7c:	46a1      	mov	r9, r4
 8009d7e:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8009d80:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8009d84:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8009d88:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d8a:	9122      	str	r1, [sp, #136]	@ 0x88
 8009d8c:	eb02 0a81 	add.w	sl, r2, r1, lsl #2
 8009d90:	462f      	mov	r7, r5
 8009d92:	2400      	movs	r4, #0
 8009d94:	4655      	mov	r5, sl
 8009d96:	ecb7 7a01 	vldmia	r7!, {s14}
 8009d9a:	f1bc 0f00 	cmp.w	ip, #0
 8009d9e:	ee26 7a87 	vmul.f32	s14, s13, s14
 8009da2:	dd50      	ble.n	8009e46 <forward_lite_dw_if32of32wf32+0x246>
 8009da4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009da6:	9402      	str	r4, [sp, #8]
 8009da8:	f04f 0a00 	mov.w	sl, #0
 8009dac:	9706      	str	r7, [sp, #24]
 8009dae:	2e00      	cmp	r6, #0
 8009db0:	f340 8088 	ble.w	8009ec4 <forward_lite_dw_if32of32wf32+0x2c4>
 8009db4:	9c01      	ldr	r4, [sp, #4]
 8009db6:	f103 0110 	add.w	r1, r3, #16
 8009dba:	1917      	adds	r7, r2, r4
 8009dbc:	f04f 0b00 	mov.w	fp, #0
 8009dc0:	4614      	mov	r4, r2
 8009dc2:	ed51 5a03 	vldr	s11, [r1, #-12]
 8009dc6:	edd4 7a01 	vldr	s15, [r4, #4]
 8009dca:	ed94 6a00 	vldr	s12, [r4]
 8009dce:	ed11 5a04 	vldr	s10, [r1, #-16]
 8009dd2:	ed51 4a01 	vldr	s9, [r1, #-4]
 8009dd6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009dda:	ed51 5a02 	vldr	s11, [r1, #-8]
 8009dde:	eee6 7a05 	vfma.f32	s15, s12, s10
 8009de2:	f10b 0b04 	add.w	fp, fp, #4
 8009de6:	45b3      	cmp	fp, r6
 8009de8:	ed97 5a00 	vldr	s10, [r7]
 8009dec:	ed97 6a01 	vldr	s12, [r7, #4]
 8009df0:	eee5 7a25 	vfma.f32	s15, s10, s11
 8009df4:	4474      	add	r4, lr
 8009df6:	f101 0110 	add.w	r1, r1, #16
 8009dfa:	4477      	add	r7, lr
 8009dfc:	eee6 7a24 	vfma.f32	s15, s12, s9
 8009e00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009e04:	dbdd      	blt.n	8009dc2 <forward_lite_dw_if32of32wf32+0x1c2>
 8009e06:	9905      	ldr	r1, [sp, #20]
 8009e08:	440a      	add	r2, r1
 8009e0a:	9904      	ldr	r1, [sp, #16]
 8009e0c:	440b      	add	r3, r1
 8009e0e:	9903      	ldr	r1, [sp, #12]
 8009e10:	4288      	cmp	r0, r1
 8009e12:	dd10      	ble.n	8009e36 <forward_lite_dw_if32of32wf32+0x236>
 8009e14:	460c      	mov	r4, r1
 8009e16:	4693      	mov	fp, r2
 8009e18:	461f      	mov	r7, r3
 8009e1a:	ecbb 6a01 	vldmia	fp!, {s12}
 8009e1e:	ecf7 7a01 	vldmia	r7!, {s15}
 8009e22:	3401      	adds	r4, #1
 8009e24:	42a0      	cmp	r0, r4
 8009e26:	eea6 7a27 	vfma.f32	s14, s12, s15
 8009e2a:	d1f6      	bne.n	8009e1a <forward_lite_dw_if32of32wf32+0x21a>
 8009e2c:	1a41      	subs	r1, r0, r1
 8009e2e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8009e32:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8009e36:	f10a 0a01 	add.w	sl, sl, #1
 8009e3a:	45d4      	cmp	ip, sl
 8009e3c:	4442      	add	r2, r8
 8009e3e:	444b      	add	r3, r9
 8009e40:	d1b5      	bne.n	8009dae <forward_lite_dw_if32of32wf32+0x1ae>
 8009e42:	9c02      	ldr	r4, [sp, #8]
 8009e44:	9f06      	ldr	r7, [sp, #24]
 8009e46:	9a08      	ldr	r2, [sp, #32]
 8009e48:	eca5 7a01 	vstmia	r5!, {s14}
 8009e4c:	4413      	add	r3, r2
 8009e4e:	9a07      	ldr	r2, [sp, #28]
 8009e50:	3401      	adds	r4, #1
 8009e52:	4294      	cmp	r4, r2
 8009e54:	d39f      	bcc.n	8009d96 <forward_lite_dw_if32of32wf32+0x196>
 8009e56:	e9dd 452e 	ldrd	r4, r5, [sp, #184]	@ 0xb8
 8009e5a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009e5c:	9922      	ldr	r1, [sp, #136]	@ 0x88
 8009e5e:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8009e62:	42ac      	cmp	r4, r5
 8009e64:	bf88      	it	hi
 8009e66:	2200      	movhi	r2, #0
 8009e68:	3201      	adds	r2, #1
 8009e6a:	4411      	add	r1, r2
 8009e6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009e6e:	f10b 0b04 	add.w	fp, fp, #4
 8009e72:	455a      	cmp	r2, fp
 8009e74:	d883      	bhi.n	8009d7e <forward_lite_dw_if32of32wf32+0x17e>
 8009e76:	e9dd 790b 	ldrd	r7, r9, [sp, #44]	@ 0x2c
 8009e7a:	e9dd 5c20 	ldrd	r5, ip, [sp, #128]	@ 0x80
 8009e7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e80:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009e82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e84:	440a      	add	r2, r1
 8009e86:	920a      	str	r2, [sp, #40]	@ 0x28
 8009e88:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8009e8a:	4417      	add	r7, r2
 8009e8c:	1aad      	subs	r5, r5, r2
 8009e8e:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8009e90:	3301      	adds	r3, #1
 8009e92:	429a      	cmp	r2, r3
 8009e94:	930e      	str	r3, [sp, #56]	@ 0x38
 8009e96:	f47f af2b 	bne.w	8009cf0 <forward_lite_dw_if32of32wf32+0xf0>
 8009e9a:	e9dd 6a1b 	ldrd	r6, sl, [sp, #108]	@ 0x6c
 8009e9e:	e9dd 091d 	ldrd	r0, r9, [sp, #116]	@ 0x74
 8009ea2:	e9dd 3119 	ldrd	r3, r1, [sp, #100]	@ 0x64
 8009ea6:	f8dd b07c 	ldr.w	fp, [sp, #124]	@ 0x7c
 8009eaa:	4667      	mov	r7, ip
 8009eac:	44d1      	add	r9, sl
 8009eae:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 8009eb0:	3101      	adds	r1, #1
 8009eb2:	428a      	cmp	r2, r1
 8009eb4:	443b      	add	r3, r7
 8009eb6:	eba0 0007 	sub.w	r0, r0, r7
 8009eba:	f47f aede 	bne.w	8009c7a <forward_lite_dw_if32of32wf32+0x7a>
 8009ebe:	b025      	add	sp, #148	@ 0x94
 8009ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ec4:	2100      	movs	r1, #0
 8009ec6:	e7a3      	b.n	8009e10 <forward_lite_dw_if32of32wf32+0x210>
 8009ec8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009eca:	4628      	mov	r0, r5
 8009ecc:	442b      	add	r3, r5
 8009ece:	4629      	mov	r1, r5
 8009ed0:	e714      	b.n	8009cfc <forward_lite_dw_if32of32wf32+0xfc>
 8009ed2:	bf00      	nop
 8009ed4:	00000000 	.word	0x00000000
 8009ed8:	1e71      	subs	r1, r6, #1
 8009eda:	0889      	lsrs	r1, r1, #2
 8009edc:	1c4a      	adds	r2, r1, #1
 8009ede:	fb01 e10e 	mla	r1, r1, lr, lr
 8009ee2:	9104      	str	r1, [sp, #16]
 8009ee4:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 8009ee8:	9720      	str	r7, [sp, #128]	@ 0x80
 8009eea:	0111      	lsls	r1, r2, #4
 8009eec:	0092      	lsls	r2, r2, #2
 8009eee:	9103      	str	r1, [sp, #12]
 8009ef0:	9205      	str	r2, [sp, #20]
 8009ef2:	2100      	movs	r1, #0
 8009ef4:	46a3      	mov	fp, r4
 8009ef6:	9521      	str	r5, [sp, #132]	@ 0x84
 8009ef8:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8009efa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009efc:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 8009f00:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8009f04:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8009f08:	9406      	str	r4, [sp, #24]
 8009f0a:	9122      	str	r1, [sp, #136]	@ 0x88
 8009f0c:	2400      	movs	r4, #0
 8009f0e:	4615      	mov	r5, r2
 8009f10:	f8cd c08c 	str.w	ip, [sp, #140]	@ 0x8c
 8009f14:	ecb5 7a01 	vldmia	r5!, {s14}
 8009f18:	f1ba 0f00 	cmp.w	sl, #0
 8009f1c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009f20:	dd55      	ble.n	8009fce <forward_lite_dw_if32of32wf32+0x3ce>
 8009f22:	e9cd 450b 	strd	r4, r5, [sp, #44]	@ 0x2c
 8009f26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009f28:	f04f 0c00 	mov.w	ip, #0
 8009f2c:	2e00      	cmp	r6, #0
 8009f2e:	bfd8      	it	le
 8009f30:	2200      	movle	r2, #0
 8009f32:	dd2f      	ble.n	8009f94 <forward_lite_dw_if32of32wf32+0x394>
 8009f34:	9c01      	ldr	r4, [sp, #4]
 8009f36:	f103 0210 	add.w	r2, r3, #16
 8009f3a:	190d      	adds	r5, r1, r4
 8009f3c:	2700      	movs	r7, #0
 8009f3e:	460c      	mov	r4, r1
 8009f40:	eb04 0809 	add.w	r8, r4, r9
 8009f44:	ed12 4a03 	vldr	s8, [r2, #-12]
 8009f48:	edd8 7a00 	vldr	s15, [r8]
 8009f4c:	edd4 4a00 	vldr	s9, [r4]
 8009f50:	ed12 5a04 	vldr	s10, [r2, #-16]
 8009f54:	ed12 6a02 	vldr	s12, [r2, #-8]
 8009f58:	edd5 5a00 	vldr	s11, [r5]
 8009f5c:	ed52 3a01 	vldr	s7, [r2, #-4]
 8009f60:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009f64:	eb05 0809 	add.w	r8, r5, r9
 8009f68:	eee4 7a85 	vfma.f32	s15, s9, s10
 8009f6c:	3704      	adds	r7, #4
 8009f6e:	42b7      	cmp	r7, r6
 8009f70:	f102 0210 	add.w	r2, r2, #16
 8009f74:	eee5 7a86 	vfma.f32	s15, s11, s12
 8009f78:	4474      	add	r4, lr
 8009f7a:	4475      	add	r5, lr
 8009f7c:	ed98 6a00 	vldr	s12, [r8]
 8009f80:	eee6 7a23 	vfma.f32	s15, s12, s7
 8009f84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009f88:	dbda      	blt.n	8009f40 <forward_lite_dw_if32of32wf32+0x340>
 8009f8a:	9a04      	ldr	r2, [sp, #16]
 8009f8c:	4411      	add	r1, r2
 8009f8e:	9a03      	ldr	r2, [sp, #12]
 8009f90:	4413      	add	r3, r2
 8009f92:	9a05      	ldr	r2, [sp, #20]
 8009f94:	4290      	cmp	r0, r2
 8009f96:	dd11      	ble.n	8009fbc <forward_lite_dw_if32of32wf32+0x3bc>
 8009f98:	4615      	mov	r5, r2
 8009f9a:	460c      	mov	r4, r1
 8009f9c:	461f      	mov	r7, r3
 8009f9e:	edd4 7a00 	vldr	s15, [r4]
 8009fa2:	ecb7 6a01 	vldmia	r7!, {s12}
 8009fa6:	3501      	adds	r5, #1
 8009fa8:	42a8      	cmp	r0, r5
 8009faa:	eea6 7a27 	vfma.f32	s14, s12, s15
 8009fae:	444c      	add	r4, r9
 8009fb0:	d1f5      	bne.n	8009f9e <forward_lite_dw_if32of32wf32+0x39e>
 8009fb2:	1a82      	subs	r2, r0, r2
 8009fb4:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8009fb8:	fb02 1109 	mla	r1, r2, r9, r1
 8009fbc:	9a02      	ldr	r2, [sp, #8]
 8009fbe:	f10c 0c01 	add.w	ip, ip, #1
 8009fc2:	45e2      	cmp	sl, ip
 8009fc4:	4411      	add	r1, r2
 8009fc6:	445b      	add	r3, fp
 8009fc8:	d1b0      	bne.n	8009f2c <forward_lite_dw_if32of32wf32+0x32c>
 8009fca:	e9dd 450b 	ldrd	r4, r5, [sp, #44]	@ 0x2c
 8009fce:	9a06      	ldr	r2, [sp, #24]
 8009fd0:	eca2 7a01 	vstmia	r2!, {s14}
 8009fd4:	9206      	str	r2, [sp, #24]
 8009fd6:	9a08      	ldr	r2, [sp, #32]
 8009fd8:	4413      	add	r3, r2
 8009fda:	9a07      	ldr	r2, [sp, #28]
 8009fdc:	3401      	adds	r4, #1
 8009fde:	42a2      	cmp	r2, r4
 8009fe0:	d898      	bhi.n	8009f14 <forward_lite_dw_if32of32wf32+0x314>
 8009fe2:	e9dd 452e 	ldrd	r4, r5, [sp, #184]	@ 0xb8
 8009fe6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009fe8:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
 8009fec:	e9dd 1c22 	ldrd	r1, ip, [sp, #136]	@ 0x88
 8009ff0:	42ac      	cmp	r4, r5
 8009ff2:	bf88      	it	hi
 8009ff4:	2200      	movhi	r2, #0
 8009ff6:	3201      	adds	r2, #1
 8009ff8:	4411      	add	r1, r2
 8009ffa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009ffc:	f108 0804 	add.w	r8, r8, #4
 800a000:	4542      	cmp	r2, r8
 800a002:	f63f af79 	bhi.w	8009ef8 <forward_lite_dw_if32of32wf32+0x2f8>
 800a006:	e9dd 7520 	ldrd	r7, r5, [sp, #128]	@ 0x80
 800a00a:	e738      	b.n	8009e7e <forward_lite_dw_if32of32wf32+0x27e>

0800a00c <forward_lite_conv2d_if32of32wf32_pool>:
 800a00c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a010:	ed2d 8b02 	vpush	{d8}
 800a014:	b0c5      	sub	sp, #276	@ 0x114
 800a016:	4696      	mov	lr, r2
 800a018:	f9bd 518c 	ldrsh.w	r5, [sp, #396]	@ 0x18c
 800a01c:	f9bd 4148 	ldrsh.w	r4, [sp, #328]	@ 0x148
 800a020:	9320      	str	r3, [sp, #128]	@ 0x80
 800a022:	f9bd 31ac 	ldrsh.w	r3, [sp, #428]	@ 0x1ac
 800a026:	9412      	str	r4, [sp, #72]	@ 0x48
 800a028:	f8bd 4170 	ldrh.w	r4, [sp, #368]	@ 0x170
 800a02c:	912f      	str	r1, [sp, #188]	@ 0xbc
 800a02e:	9230      	str	r2, [sp, #192]	@ 0xc0
 800a030:	f9bd 1160 	ldrsh.w	r1, [sp, #352]	@ 0x160
 800a034:	9327      	str	r3, [sp, #156]	@ 0x9c
 800a036:	fb05 f203 	mul.w	r2, r5, r3
 800a03a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a03c:	f9bd 3154 	ldrsh.w	r3, [sp, #340]	@ 0x154
 800a040:	f8bd 4174 	ldrh.w	r4, [sp, #372]	@ 0x174
 800a044:	f9bd 715c 	ldrsh.w	r7, [sp, #348]	@ 0x15c
 800a048:	f9bd 6150 	ldrsh.w	r6, [sp, #336]	@ 0x150
 800a04c:	933a      	str	r3, [sp, #232]	@ 0xe8
 800a04e:	910a      	str	r1, [sp, #40]	@ 0x28
 800a050:	f9bd 3158 	ldrsh.w	r3, [sp, #344]	@ 0x158
 800a054:	f8bd 1168 	ldrh.w	r1, [sp, #360]	@ 0x168
 800a058:	9426      	str	r4, [sp, #152]	@ 0x98
 800a05a:	f9bd 4178 	ldrsh.w	r4, [sp, #376]	@ 0x178
 800a05e:	f9bd c14c 	ldrsh.w	ip, [sp, #332]	@ 0x14c
 800a062:	9039      	str	r0, [sp, #228]	@ 0xe4
 800a064:	9331      	str	r3, [sp, #196]	@ 0xc4
 800a066:	9125      	str	r1, [sp, #148]	@ 0x94
 800a068:	f9bd 3164 	ldrsh.w	r3, [sp, #356]	@ 0x164
 800a06c:	950e      	str	r5, [sp, #56]	@ 0x38
 800a06e:	4680      	mov	r8, r0
 800a070:	9732      	str	r7, [sp, #200]	@ 0xc8
 800a072:	f8bd 016c 	ldrh.w	r0, [sp, #364]	@ 0x16c
 800a076:	9610      	str	r6, [sp, #64]	@ 0x40
 800a078:	943b      	str	r4, [sp, #236]	@ 0xec
 800a07a:	f9bd 41a8 	ldrsh.w	r4, [sp, #424]	@ 0x1a8
 800a07e:	943c      	str	r4, [sp, #240]	@ 0xf0
 800a080:	f9bd 41b0 	ldrsh.w	r4, [sp, #432]	@ 0x1b0
 800a084:	943d      	str	r4, [sp, #244]	@ 0xf4
 800a086:	f9bd 41b4 	ldrsh.w	r4, [sp, #436]	@ 0x1b4
 800a08a:	9428      	str	r4, [sp, #160]	@ 0xa0
 800a08c:	f9bd 41b8 	ldrsh.w	r4, [sp, #440]	@ 0x1b8
 800a090:	943e      	str	r4, [sp, #248]	@ 0xf8
 800a092:	f9bd 41bc 	ldrsh.w	r4, [sp, #444]	@ 0x1bc
 800a096:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a098:	2f00      	cmp	r7, #0
 800a09a:	f1c0 0400 	rsb	r4, r0, #0
 800a09e:	f9bd 1190 	ldrsh.w	r1, [sp, #400]	@ 0x190
 800a0a2:	f8dd 9198 	ldr.w	r9, [sp, #408]	@ 0x198
 800a0a6:	941d      	str	r4, [sp, #116]	@ 0x74
 800a0a8:	fb0c f202 	mul.w	r2, ip, r2
 800a0ac:	f340 826d 	ble.w	800a58a <forward_lite_conv2d_if32of32wf32_pool+0x57e>
 800a0b0:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800a0b2:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 800a0b4:	901e      	str	r0, [sp, #120]	@ 0x78
 800a0b6:	fb07 f303 	mul.w	r3, r7, r3
 800a0ba:	9828      	ldr	r0, [sp, #160]	@ 0xa0
 800a0bc:	ed9f 8a6d 	vldr	s16, [pc, #436]	@ 800a274 <forward_lite_conv2d_if32of32wf32_pool+0x268>
 800a0c0:	fb04 f303 	mul.w	r3, r4, r3
 800a0c4:	009f      	lsls	r7, r3, #2
 800a0c6:	fb0c f300 	mul.w	r3, ip, r0
 800a0ca:	fb05 f303 	mul.w	r3, r5, r3
 800a0ce:	0098      	lsls	r0, r3, #2
 800a0d0:	9036      	str	r0, [sp, #216]	@ 0xd8
 800a0d2:	9826      	ldr	r0, [sp, #152]	@ 0x98
 800a0d4:	9721      	str	r7, [sp, #132]	@ 0x84
 800a0d6:	fb00 f306 	mul.w	r3, r0, r6
 800a0da:	fb04 f303 	mul.w	r3, r4, r3
 800a0de:	0098      	lsls	r0, r3, #2
 800a0e0:	902d      	str	r0, [sp, #180]	@ 0xb4
 800a0e2:	0090      	lsls	r0, r2, #2
 800a0e4:	902c      	str	r0, [sp, #176]	@ 0xb0
 800a0e6:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800a0e8:	9850      	ldr	r0, [sp, #320]	@ 0x140
 800a0ea:	00a7      	lsls	r7, r4, #2
 800a0ec:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800a0f0:	fb0c f303 	mul.w	r3, ip, r3
 800a0f4:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800a0f6:	921c      	str	r2, [sp, #112]	@ 0x70
 800a0f8:	009a      	lsls	r2, r3, #2
 800a0fa:	fb06 f307 	mul.w	r3, r6, r7
 800a0fe:	fb00 8603 	mla	r6, r0, r3, r8
 800a102:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800a104:	961f      	str	r6, [sp, #124]	@ 0x7c
 800a106:	425e      	negs	r6, r3
 800a108:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a10a:	982c      	ldr	r0, [sp, #176]	@ 0xb0
 800a10c:	9234      	str	r2, [sp, #208]	@ 0xd0
 800a10e:	fb03 f304 	mul.w	r3, r3, r4
 800a112:	009b      	lsls	r3, r3, #2
 800a114:	9314      	str	r3, [sp, #80]	@ 0x50
 800a116:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a118:	9329      	str	r3, [sp, #164]	@ 0xa4
 800a11a:	fb0c f505 	mul.w	r5, ip, r5
 800a11e:	4240      	negs	r0, r0
 800a120:	9535      	str	r5, [sp, #212]	@ 0xd4
 800a122:	9023      	str	r0, [sp, #140]	@ 0x8c
 800a124:	f10e 4578 	add.w	r5, lr, #4160749568	@ 0xf8000000
 800a128:	fb06 f007 	mul.w	r0, r6, r7
 800a12c:	469b      	mov	fp, r3
 800a12e:	1e4b      	subs	r3, r1, #1
 800a130:	2200      	movs	r2, #0
 800a132:	9533      	str	r5, [sp, #204]	@ 0xcc
 800a134:	902e      	str	r0, [sp, #184]	@ 0xb8
 800a136:	ea4f 058c 	mov.w	r5, ip, lsl #2
 800a13a:	9850      	ldr	r0, [sp, #320]	@ 0x140
 800a13c:	962b      	str	r6, [sp, #172]	@ 0xac
 800a13e:	b21b      	sxth	r3, r3
 800a140:	2900      	cmp	r1, #0
 800a142:	970c      	str	r7, [sp, #48]	@ 0x30
 800a144:	9224      	str	r2, [sp, #144]	@ 0x90
 800a146:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a148:	901a      	str	r0, [sp, #104]	@ 0x68
 800a14a:	46c8      	mov	r8, r9
 800a14c:	4614      	mov	r4, r2
 800a14e:	4666      	mov	r6, ip
 800a150:	9322      	str	r3, [sp, #136]	@ 0x88
 800a152:	f300 8091 	bgt.w	800a278 <forward_lite_conv2d_if32of32wf32_pool+0x26c>
 800a156:	2b00      	cmp	r3, #0
 800a158:	f280 8226 	bge.w	800a5a8 <forward_lite_conv2d_if32of32wf32_pool+0x59c>
 800a15c:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 800a15e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a160:	fb03 f30b 	mul.w	r3, r3, fp
 800a164:	eba2 0383 	sub.w	r3, r2, r3, lsl #2
 800a168:	9a50      	ldr	r2, [sp, #320]	@ 0x140
 800a16a:	429a      	cmp	r2, r3
 800a16c:	bf84      	itt	hi
 800a16e:	9a2c      	ldrhi	r2, [sp, #176]	@ 0xb0
 800a170:	189b      	addhi	r3, r3, r2
 800a172:	9a50      	ldr	r2, [sp, #320]	@ 0x140
 800a174:	429a      	cmp	r2, r3
 800a176:	d216      	bcs.n	800a1a6 <forward_lite_conv2d_if32of32wf32_pool+0x19a>
 800a178:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800a17a:	455a      	cmp	r2, fp
 800a17c:	d013      	beq.n	800a1a6 <forward_lite_conv2d_if32of32wf32_pool+0x19a>
 800a17e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a180:	429a      	cmp	r2, r3
 800a182:	d910      	bls.n	800a1a6 <forward_lite_conv2d_if32of32wf32_pool+0x19a>
 800a184:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a186:	461a      	mov	r2, r3
 800a188:	f852 0b04 	ldr.w	r0, [r2], #4
 800a18c:	f841 0b04 	str.w	r0, [r1], #4
 800a190:	981c      	ldr	r0, [sp, #112]	@ 0x70
 800a192:	4282      	cmp	r2, r0
 800a194:	d3f8      	bcc.n	800a188 <forward_lite_conv2d_if32of32wf32_pool+0x17c>
 800a196:	1e42      	subs	r2, r0, #1
 800a198:	1ad3      	subs	r3, r2, r3
 800a19a:	f023 0303 	bic.w	r3, r3, #3
 800a19e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a1a0:	3304      	adds	r3, #4
 800a1a2:	441a      	add	r2, r3
 800a1a4:	921a      	str	r2, [sp, #104]	@ 0x68
 800a1a6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a1a8:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 800a1aa:	9836      	ldr	r0, [sp, #216]	@ 0xd8
 800a1ac:	440a      	add	r2, r1
 800a1ae:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 800a1b0:	fa1f f38b 	uxth.w	r3, fp
 800a1b4:	1ad2      	subs	r2, r2, r3
 800a1b6:	440b      	add	r3, r1
 800a1b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a1ba:	4401      	add	r1, r0
 800a1bc:	911a      	str	r1, [sp, #104]	@ 0x68
 800a1be:	fa0f fb83 	sxth.w	fp, r3
 800a1c2:	460b      	mov	r3, r1
 800a1c4:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800a1c6:	b212      	sxth	r2, r2
 800a1c8:	428b      	cmp	r3, r1
 800a1ca:	9224      	str	r2, [sp, #144]	@ 0x90
 800a1cc:	d304      	bcc.n	800a1d8 <forward_lite_conv2d_if32of32wf32_pool+0x1cc>
 800a1ce:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a1d0:	4413      	add	r3, r2
 800a1d2:	428b      	cmp	r3, r1
 800a1d4:	d2fc      	bcs.n	800a1d0 <forward_lite_conv2d_if32of32wf32_pool+0x1c4>
 800a1d6:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1d8:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800a1da:	455a      	cmp	r2, fp
 800a1dc:	f300 81c6 	bgt.w	800a56c <forward_lite_conv2d_if32of32wf32_pool+0x560>
 800a1e0:	1c63      	adds	r3, r4, #1
 800a1e2:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 800a1e4:	9108      	str	r1, [sp, #32]
 800a1e6:	b21c      	sxth	r4, r3
 800a1e8:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 800a1ea:	f8dd a0a0 	ldr.w	sl, [sp, #160]	@ 0xa0
 800a1ee:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 800a1f0:	9850      	ldr	r0, [sp, #320]	@ 0x140
 800a1f2:	9d69      	ldr	r5, [sp, #420]	@ 0x1a4
 800a1f4:	18cb      	adds	r3, r1, r3
 800a1f6:	932f      	str	r3, [sp, #188]	@ 0xbc
 800a1f8:	9926      	ldr	r1, [sp, #152]	@ 0x98
 800a1fa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a1fc:	440b      	add	r3, r1
 800a1fe:	931d      	str	r3, [sp, #116]	@ 0x74
 800a200:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a202:	1a5b      	subs	r3, r3, r1
 800a204:	931e      	str	r3, [sp, #120]	@ 0x78
 800a206:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 800a208:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800a20a:	440b      	add	r3, r1
 800a20c:	931f      	str	r3, [sp, #124]	@ 0x7c
 800a20e:	b293      	uxth	r3, r2
 800a210:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a212:	9301      	str	r3, [sp, #4]
 800a214:	1a9b      	subs	r3, r3, r2
 800a216:	b29a      	uxth	r2, r3
 800a218:	fa1f f38a 	uxth.w	r3, sl
 800a21c:	ebab 0103 	sub.w	r1, fp, r3
 800a220:	9305      	str	r3, [sp, #20]
 800a222:	b2bb      	uxth	r3, r7
 800a224:	9303      	str	r3, [sp, #12]
 800a226:	2301      	movs	r3, #1
 800a228:	9307      	str	r3, [sp, #28]
 800a22a:	f8bd 30c4 	ldrh.w	r3, [sp, #196]	@ 0xc4
 800a22e:	9306      	str	r3, [sp, #24]
 800a230:	f8bd 30f4 	ldrh.w	r3, [sp, #244]	@ 0xf4
 800a234:	9304      	str	r3, [sp, #16]
 800a236:	f8bd 30f8 	ldrh.w	r3, [sp, #248]	@ 0xf8
 800a23a:	9302      	str	r3, [sp, #8]
 800a23c:	f8bd 30f0 	ldrh.w	r3, [sp, #240]	@ 0xf0
 800a240:	9300      	str	r3, [sp, #0]
 800a242:	fa0f fb81 	sxth.w	fp, r1
 800a246:	b2b3      	uxth	r3, r6
 800a248:	f8bd 1038 	ldrh.w	r1, [sp, #56]	@ 0x38
 800a24c:	47a8      	blx	r5
 800a24e:	4652      	mov	r2, sl
 800a250:	1abb      	subs	r3, r7, r2
 800a252:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a256:	b21b      	sxth	r3, r3
 800a258:	9329      	str	r3, [sp, #164]	@ 0xa4
 800a25a:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 800a25c:	42a3      	cmp	r3, r4
 800a25e:	f340 8194 	ble.w	800a58a <forward_lite_conv2d_if32of32wf32_pool+0x57e>
 800a262:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800a264:	1e4b      	subs	r3, r1, #1
 800a266:	b21b      	sxth	r3, r3
 800a268:	2900      	cmp	r1, #0
 800a26a:	9322      	str	r3, [sp, #136]	@ 0x88
 800a26c:	f77f af73 	ble.w	800a156 <forward_lite_conv2d_if32of32wf32_pool+0x14a>
 800a270:	e002      	b.n	800a278 <forward_lite_conv2d_if32of32wf32_pool+0x26c>
 800a272:	bf00      	nop
 800a274:	00000000 	.word	0x00000000
 800a278:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	f2c0 82cb 	blt.w	800a816 <forward_lite_conv2d_if32of32wf32_pool+0x80a>
 800a280:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800a282:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a284:	2300      	movs	r3, #0
 800a286:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800a288:	9a3a      	ldr	r2, [sp, #232]	@ 0xe8
 800a28a:	440a      	add	r2, r1
 800a28c:	993b      	ldr	r1, [sp, #236]	@ 0xec
 800a28e:	428a      	cmp	r2, r1
 800a290:	bfd4      	ite	le
 800a292:	ebc3 0702 	rsble	r7, r3, r2
 800a296:	ebc3 0701 	rsbgt	r7, r3, r1
 800a29a:	9a51      	ldr	r2, [sp, #324]	@ 0x144
 800a29c:	2a00      	cmp	r2, #0
 800a29e:	f000 8187 	beq.w	800a5b0 <forward_lite_conv2d_if32of32wf32_pool+0x5a4>
 800a2a2:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800a2a4:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800a2a8:	f0c0 8182 	bcc.w	800a5b0 <forward_lite_conv2d_if32of32wf32_pool+0x5a4>
 800a2ac:	2e00      	cmp	r6, #0
 800a2ae:	f340 812b 	ble.w	800a508 <forward_lite_conv2d_if32of32wf32_pool+0x4fc>
 800a2b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a2b4:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800a2b6:	fb02 f303 	mul.w	r3, r2, r3
 800a2ba:	9318      	str	r3, [sp, #96]	@ 0x60
 800a2bc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a2be:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a2c0:	189a      	adds	r2, r3, r2
 800a2c2:	9237      	str	r2, [sp, #220]	@ 0xdc
 800a2c4:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a2c6:	469a      	mov	sl, r3
 800a2c8:	e9cd 843f 	strd	r8, r4, [sp, #252]	@ 0xfc
 800a2cc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a2ce:	932a      	str	r3, [sp, #168]	@ 0xa8
 800a2d0:	440a      	add	r2, r1
 800a2d2:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 800a2d4:	9238      	str	r2, [sp, #224]	@ 0xe0
 800a2d6:	9319      	str	r3, [sp, #100]	@ 0x64
 800a2d8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a2da:	9951      	ldr	r1, [sp, #324]	@ 0x144
 800a2dc:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a2de:	f001 f9d9 	bl	800b694 <st_int8_copy>
 800a2e2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	f000 815c 	beq.w	800a5a2 <forward_lite_conv2d_if32of32wf32_pool+0x596>
 800a2ea:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800a2ec:	ecf3 6a01 	vldmia	r3!, {s13}
 800a2f0:	932a      	str	r3, [sp, #168]	@ 0xa8
 800a2f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	f000 80fb 	beq.w	800a4f0 <forward_lite_conv2d_if32of32wf32_pool+0x4e4>
 800a2fa:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 800a2fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a2fe:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 800a300:	920d      	str	r2, [sp, #52]	@ 0x34
 800a302:	2500      	movs	r5, #0
 800a304:	4413      	add	r3, r2
 800a306:	9c2b      	ldr	r4, [sp, #172]	@ 0xac
 800a308:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a30a:	462a      	mov	r2, r5
 800a30c:	46bc      	mov	ip, r7
 800a30e:	f8cd a104 	str.w	sl, [sp, #260]	@ 0x104
 800a312:	4655      	mov	r5, sl
 800a314:	9642      	str	r6, [sp, #264]	@ 0x108
 800a316:	f8cd 9198 	str.w	r9, [sp, #408]	@ 0x198
 800a31a:	f8cd b10c 	str.w	fp, [sp, #268]	@ 0x10c
 800a31e:	4610      	mov	r0, r2
 800a320:	2c00      	cmp	r4, #0
 800a322:	f2c0 8137 	blt.w	800a594 <forward_lite_conv2d_if32of32wf32_pool+0x588>
 800a326:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a328:	9211      	str	r2, [sp, #68]	@ 0x44
 800a32a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800a32c:	2600      	movs	r6, #0
 800a32e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a330:	9f51      	ldr	r7, [sp, #324]	@ 0x144
 800a332:	4299      	cmp	r1, r3
 800a334:	bf94      	ite	ls
 800a336:	ebc6 0601 	rsbls	r6, r6, r1
 800a33a:	ebc6 0603 	rsbhi	r6, r6, r3
 800a33e:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a340:	fb02 7201 	mla	r2, r2, r1, r7
 800a344:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800a346:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a348:	eba7 0b06 	sub.w	fp, r7, r6
 800a34c:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800a34e:	eba1 0a06 	sub.w	sl, r1, r6
 800a352:	fb07 f606 	mul.w	r6, r7, r6
 800a356:	4667      	mov	r7, ip
 800a358:	2f00      	cmp	r7, #0
 800a35a:	eeb0 7a66 	vmov.f32	s14, s13
 800a35e:	f340 80ad 	ble.w	800a4bc <forward_lite_conv2d_if32of32wf32_pool+0x4b0>
 800a362:	f026 0c0f 	bic.w	ip, r6, #15
 800a366:	f10c 39ff 	add.w	r9, ip, #4294967295	@ 0xffffffff
 800a36a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a36c:	9317      	str	r3, [sp, #92]	@ 0x5c
 800a36e:	ea4f 1919 	mov.w	r9, r9, lsr #4
 800a372:	e9cd 4015 	strd	r4, r0, [sp, #84]	@ 0x54
 800a376:	f109 0901 	add.w	r9, r9, #1
 800a37a:	fb01 fb0b 	mul.w	fp, r1, fp
 800a37e:	fb01 fa0a 	mul.w	sl, r1, sl
 800a382:	ea4f 1889 	mov.w	r8, r9, lsl #6
 800a386:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a388:	9511      	str	r5, [sp, #68]	@ 0x44
 800a38a:	ea4f 1909 	mov.w	r9, r9, lsl #4
 800a38e:	f04f 0e00 	mov.w	lr, #0
 800a392:	f1bc 0f00 	cmp.w	ip, #0
 800a396:	bfd8      	it	le
 800a398:	2500      	movle	r5, #0
 800a39a:	dd70      	ble.n	800a47e <forward_lite_conv2d_if32of32wf32_pool+0x472>
 800a39c:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 800a3a0:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 800a3a4:	2400      	movs	r4, #0
 800a3a6:	ed13 6a0f 	vldr	s12, [r3, #-60]	@ 0xffffffc4
 800a3aa:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 800a3ae:	ed10 5a10 	vldr	s10, [r0, #-64]	@ 0xffffffc0
 800a3b2:	ed53 5a10 	vldr	s11, [r3, #-64]	@ 0xffffffc0
 800a3b6:	ed10 4a0d 	vldr	s8, [r0, #-52]	@ 0xffffffcc
 800a3ba:	ed50 4a0c 	vldr	s9, [r0, #-48]	@ 0xffffffd0
 800a3be:	ed50 2a0a 	vldr	s5, [r0, #-40]	@ 0xffffffd8
 800a3c2:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 800a3c6:	ed50 3a09 	vldr	s7, [r0, #-36]	@ 0xffffffdc
 800a3ca:	ed50 1a06 	vldr	s3, [r0, #-24]	@ 0xffffffe8
 800a3ce:	ed13 1a06 	vldr	s2, [r3, #-24]	@ 0xffffffe8
 800a3d2:	ed13 2a05 	vldr	s4, [r3, #-20]	@ 0xffffffec
 800a3d6:	ed50 0a01 	vldr	s1, [r0, #-4]
 800a3da:	ee67 7a86 	vmul.f32	s15, s15, s12
 800a3de:	ed10 6a0e 	vldr	s12, [r0, #-56]	@ 0xffffffc8
 800a3e2:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a3e6:	3410      	adds	r4, #16
 800a3e8:	4564      	cmp	r4, ip
 800a3ea:	ed13 5a0e 	vldr	s10, [r3, #-56]	@ 0xffffffc8
 800a3ee:	ed53 5a0d 	vldr	s11, [r3, #-52]	@ 0xffffffcc
 800a3f2:	eee5 7a06 	vfma.f32	s15, s10, s12
 800a3f6:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 800a3fa:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800a3fe:	ed13 5a1c 	vldr	s10, [r3, #-112]	@ 0xffffff90
 800a402:	ed10 6a1b 	vldr	s12, [r0, #-108]	@ 0xffffff94
 800a406:	eee4 7a25 	vfma.f32	s15, s8, s11
 800a40a:	ed53 5a1b 	vldr	s11, [r3, #-108]	@ 0xffffff94
 800a40e:	ed13 4a19 	vldr	s8, [r3, #-100]	@ 0xffffff9c
 800a412:	eee4 7a85 	vfma.f32	s15, s9, s10
 800a416:	ed53 4a18 	vldr	s9, [r3, #-96]	@ 0xffffffa0
 800a41a:	ed13 5a17 	vldr	s10, [r3, #-92]	@ 0xffffffa4
 800a41e:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a422:	ed50 5a18 	vldr	s11, [r0, #-96]	@ 0xffffffa0
 800a426:	ed10 6a17 	vldr	s12, [r0, #-92]	@ 0xffffffa4
 800a42a:	eee2 7a83 	vfma.f32	s15, s5, s6
 800a42e:	ed50 2a15 	vldr	s5, [r0, #-84]	@ 0xffffffac
 800a432:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 800a436:	eee3 7a84 	vfma.f32	s15, s7, s8
 800a43a:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800a43e:	ed10 4a13 	vldr	s8, [r0, #-76]	@ 0xffffffb4
 800a442:	eee4 7aa5 	vfma.f32	s15, s9, s11
 800a446:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 800a44a:	ed50 5a12 	vldr	s11, [r0, #-72]	@ 0xffffffb8
 800a44e:	eee5 7a06 	vfma.f32	s15, s10, s12
 800a452:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 800a456:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 800a45a:	eee1 7a21 	vfma.f32	s15, s2, s3
 800a45e:	eee2 7a22 	vfma.f32	s15, s4, s5
 800a462:	eee3 7a23 	vfma.f32	s15, s6, s7
 800a466:	eee4 7a24 	vfma.f32	s15, s8, s9
 800a46a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a46e:	eee6 7a20 	vfma.f32	s15, s12, s1
 800a472:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a476:	db96      	blt.n	800a3a6 <forward_lite_conv2d_if32of32wf32_pool+0x39a>
 800a478:	4441      	add	r1, r8
 800a47a:	4442      	add	r2, r8
 800a47c:	464d      	mov	r5, r9
 800a47e:	42ae      	cmp	r6, r5
 800a480:	dd10      	ble.n	800a4a4 <forward_lite_conv2d_if32of32wf32_pool+0x498>
 800a482:	462b      	mov	r3, r5
 800a484:	460c      	mov	r4, r1
 800a486:	4610      	mov	r0, r2
 800a488:	ecb0 6a01 	vldmia	r0!, {s12}
 800a48c:	ecf4 7a01 	vldmia	r4!, {s15}
 800a490:	3301      	adds	r3, #1
 800a492:	429e      	cmp	r6, r3
 800a494:	eea6 7a27 	vfma.f32	s14, s12, s15
 800a498:	d1f6      	bne.n	800a488 <forward_lite_conv2d_if32of32wf32_pool+0x47c>
 800a49a:	1b75      	subs	r5, r6, r5
 800a49c:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 800a4a0:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800a4a4:	f10e 0e01 	add.w	lr, lr, #1
 800a4a8:	4577      	cmp	r7, lr
 800a4aa:	4459      	add	r1, fp
 800a4ac:	4452      	add	r2, sl
 800a4ae:	f47f af70 	bne.w	800a392 <forward_lite_conv2d_if32of32wf32_pool+0x386>
 800a4b2:	e9dd 4015 	ldrd	r4, r0, [sp, #84]	@ 0x54
 800a4b6:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a4b8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a4ba:	46bc      	mov	ip, r7
 800a4bc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a4be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a4c0:	ed85 7a00 	vstr	s14, [r5]
 800a4c4:	440d      	add	r5, r1
 800a4c6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800a4c8:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800a4ca:	1a89      	subs	r1, r1, r2
 800a4cc:	4414      	add	r4, r2
 800a4ce:	910d      	str	r1, [sp, #52]	@ 0x34
 800a4d0:	1a9b      	subs	r3, r3, r2
 800a4d2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a4d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a4d6:	3001      	adds	r0, #1
 800a4d8:	4431      	add	r1, r6
 800a4da:	4282      	cmp	r2, r0
 800a4dc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a4de:	f47f af1f 	bne.w	800a320 <forward_lite_conv2d_if32of32wf32_pool+0x314>
 800a4e2:	e9dd a641 	ldrd	sl, r6, [sp, #260]	@ 0x104
 800a4e6:	f8dd 9198 	ldr.w	r9, [sp, #408]	@ 0x198
 800a4ea:	f8dd b10c 	ldr.w	fp, [sp, #268]	@ 0x10c
 800a4ee:	4667      	mov	r7, ip
 800a4f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a4f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a4f4:	4413      	add	r3, r2
 800a4f6:	9319      	str	r3, [sp, #100]	@ 0x64
 800a4f8:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 800a4fa:	f10a 0a04 	add.w	sl, sl, #4
 800a4fe:	459a      	cmp	sl, r3
 800a500:	f47f aeea 	bne.w	800a2d8 <forward_lite_conv2d_if32of32wf32_pool+0x2cc>
 800a504:	e9dd 843f 	ldrd	r8, r4, [sp, #252]	@ 0xfc
 800a508:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	dd26      	ble.n	800a55c <forward_lite_conv2d_if32of32wf32_pool+0x550>
 800a50e:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800a510:	2b00      	cmp	r3, #0
 800a512:	f000 8184 	beq.w	800a81e <forward_lite_conv2d_if32of32wf32_pool+0x812>
 800a516:	46b2      	mov	sl, r6
 800a518:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 800a51a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a51c:	465e      	mov	r6, fp
 800a51e:	f8dd b19c 	ldr.w	fp, [sp, #412]	@ 0x19c
 800a522:	2500      	movs	r5, #0
 800a524:	4643      	mov	r3, r8
 800a526:	4652      	mov	r2, sl
 800a528:	4639      	mov	r1, r7
 800a52a:	4638      	mov	r0, r7
 800a52c:	9c65      	ldr	r4, [sp, #404]	@ 0x194
 800a52e:	47a0      	blx	r4
 800a530:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a532:	9a68      	ldr	r2, [sp, #416]	@ 0x1a0
 800a534:	44d8      	add	r8, fp
 800a536:	441f      	add	r7, r3
 800a538:	eba8 0309 	sub.w	r3, r8, r9
 800a53c:	4293      	cmp	r3, r2
 800a53e:	bfa8      	it	ge
 800a540:	46c8      	movge	r8, r9
 800a542:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800a544:	429f      	cmp	r7, r3
 800a546:	bf24      	itt	cs
 800a548:	9b23      	ldrcs	r3, [sp, #140]	@ 0x8c
 800a54a:	18ff      	addcs	r7, r7, r3
 800a54c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a54e:	3501      	adds	r5, #1
 800a550:	42ab      	cmp	r3, r5
 800a552:	d1e7      	bne.n	800a524 <forward_lite_conv2d_if32of32wf32_pool+0x518>
 800a554:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a556:	971a      	str	r7, [sp, #104]	@ 0x68
 800a558:	46b3      	mov	fp, r6
 800a55a:	4656      	mov	r6, sl
 800a55c:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800a55e:	f10b 0301 	add.w	r3, fp, #1
 800a562:	fa0f fb83 	sxth.w	fp, r3
 800a566:	455a      	cmp	r2, fp
 800a568:	f77f ae3a 	ble.w	800a1e0 <forward_lite_conv2d_if32of32wf32_pool+0x1d4>
 800a56c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a56e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a570:	4413      	add	r3, r2
 800a572:	931d      	str	r3, [sp, #116]	@ 0x74
 800a574:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a576:	1a9b      	subs	r3, r3, r2
 800a578:	931e      	str	r3, [sp, #120]	@ 0x78
 800a57a:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 800a57c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800a57e:	4413      	add	r3, r2
 800a580:	931f      	str	r3, [sp, #124]	@ 0x7c
 800a582:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 800a584:	42a3      	cmp	r3, r4
 800a586:	f73f ae6c 	bgt.w	800a262 <forward_lite_conv2d_if32of32wf32_pool+0x256>
 800a58a:	b045      	add	sp, #276	@ 0x114
 800a58c:	ecbd 8b02 	vpop	{d8}
 800a590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a594:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800a596:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800a598:	460e      	mov	r6, r1
 800a59a:	440a      	add	r2, r1
 800a59c:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800a59e:	9111      	str	r1, [sp, #68]	@ 0x44
 800a5a0:	e6c5      	b.n	800a32e <forward_lite_conv2d_if32of32wf32_pool+0x322>
 800a5a2:	eef0 6a48 	vmov.f32	s13, s16
 800a5a6:	e6a4      	b.n	800a2f2 <forward_lite_conv2d_if32of32wf32_pool+0x2e6>
 800a5a8:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800a5ac:	9322      	str	r3, [sp, #136]	@ 0x88
 800a5ae:	e613      	b.n	800a1d8 <forward_lite_conv2d_if32of32wf32_pool+0x1cc>
 800a5b0:	2e00      	cmp	r6, #0
 800a5b2:	dda9      	ble.n	800a508 <forward_lite_conv2d_if32of32wf32_pool+0x4fc>
 800a5b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a5b6:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800a5b8:	f8cd 80a8 	str.w	r8, [sp, #168]	@ 0xa8
 800a5bc:	fb02 f303 	mul.w	r3, r2, r3
 800a5c0:	9319      	str	r3, [sp, #100]	@ 0x64
 800a5c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a5c4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a5c6:	9437      	str	r4, [sp, #220]	@ 0xdc
 800a5c8:	1898      	adds	r0, r3, r2
 800a5ca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a5cc:	eb02 0a01 	add.w	sl, r2, r1
 800a5d0:	9930      	ldr	r1, [sp, #192]	@ 0xc0
 800a5d2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a5d4:	9118      	str	r1, [sp, #96]	@ 0x60
 800a5d6:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800a5d8:	2900      	cmp	r1, #0
 800a5da:	f000 8119 	beq.w	800a810 <forward_lite_conv2d_if32of32wf32_pool+0x804>
 800a5de:	ecf2 6a01 	vldmia	r2!, {s13}
 800a5e2:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a5e4:	2900      	cmp	r1, #0
 800a5e6:	f000 8100 	beq.w	800a7ea <forward_lite_conv2d_if32of32wf32_pool+0x7de>
 800a5ea:	9925      	ldr	r1, [sp, #148]	@ 0x94
 800a5ec:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800a5ee:	910d      	str	r1, [sp, #52]	@ 0x34
 800a5f0:	1865      	adds	r5, r4, r1
 800a5f2:	e9cd 0a40 	strd	r0, sl, [sp, #256]	@ 0x100
 800a5f6:	2100      	movs	r1, #0
 800a5f8:	469e      	mov	lr, r3
 800a5fa:	933f      	str	r3, [sp, #252]	@ 0xfc
 800a5fc:	f8dd 80ac 	ldr.w	r8, [sp, #172]	@ 0xac
 800a600:	f8cd a02c 	str.w	sl, [sp, #44]	@ 0x2c
 800a604:	460b      	mov	r3, r1
 800a606:	9238      	str	r2, [sp, #224]	@ 0xe0
 800a608:	4671      	mov	r1, lr
 800a60a:	9642      	str	r6, [sp, #264]	@ 0x108
 800a60c:	f8cd 9198 	str.w	r9, [sp, #408]	@ 0x198
 800a610:	f8cd b10c 	str.w	fp, [sp, #268]	@ 0x10c
 800a614:	469e      	mov	lr, r3
 800a616:	f1b8 0f00 	cmp.w	r8, #0
 800a61a:	f2c0 80f2 	blt.w	800a802 <forward_lite_conv2d_if32of32wf32_pool+0x7f6>
 800a61e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a620:	9311      	str	r3, [sp, #68]	@ 0x44
 800a622:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a624:	2000      	movs	r0, #0
 800a626:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800a628:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800a62a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a62c:	fb03 2304 	mla	r3, r3, r4, r2
 800a630:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800a632:	42ae      	cmp	r6, r5
 800a634:	bf94      	ite	ls
 800a636:	ebc0 0006 	rsbls	r0, r0, r6
 800a63a:	ebc0 0005 	rsbhi	r0, r0, r5
 800a63e:	eba2 0b00 	sub.w	fp, r2, r0
 800a642:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a644:	2f00      	cmp	r7, #0
 800a646:	eba6 0a00 	sub.w	sl, r6, r0
 800a64a:	eeb0 7a66 	vmov.f32	s14, s13
 800a64e:	fb02 f000 	mul.w	r0, r2, r0
 800a652:	f340 80ad 	ble.w	800a7b0 <forward_lite_conv2d_if32of32wf32_pool+0x7a4>
 800a656:	f020 090f 	bic.w	r9, r0, #15
 800a65a:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 800a65e:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 800a662:	e9cd 1815 	strd	r1, r8, [sp, #84]	@ 0x54
 800a666:	f10c 0c01 	add.w	ip, ip, #1
 800a66a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a66c:	f8cd e05c 	str.w	lr, [sp, #92]	@ 0x5c
 800a670:	fb04 fb0b 	mul.w	fp, r4, fp
 800a674:	fb04 fa0a 	mul.w	sl, r4, sl
 800a678:	ea4f 168c 	mov.w	r6, ip, lsl #6
 800a67c:	2400      	movs	r4, #0
 800a67e:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800a682:	9511      	str	r5, [sp, #68]	@ 0x44
 800a684:	f1b9 0f00 	cmp.w	r9, #0
 800a688:	bfd8      	it	le
 800a68a:	2100      	movle	r1, #0
 800a68c:	dd72      	ble.n	800a774 <forward_lite_conv2d_if32of32wf32_pool+0x768>
 800a68e:	f102 0540 	add.w	r5, r2, #64	@ 0x40
 800a692:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800a696:	f04f 0e00 	mov.w	lr, #0
 800a69a:	ed55 5a0f 	vldr	s11, [r5, #-60]	@ 0xffffffc4
 800a69e:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 800a6a2:	ed11 5a10 	vldr	s10, [r1, #-64]	@ 0xffffffc0
 800a6a6:	ed15 6a10 	vldr	s12, [r5, #-64]	@ 0xffffffc0
 800a6aa:	ed11 4a0d 	vldr	s8, [r1, #-52]	@ 0xffffffcc
 800a6ae:	ed55 4a0c 	vldr	s9, [r5, #-48]	@ 0xffffffd0
 800a6b2:	ed55 2a0a 	vldr	s5, [r5, #-40]	@ 0xffffffd8
 800a6b6:	ed11 3a0a 	vldr	s6, [r1, #-40]	@ 0xffffffd8
 800a6ba:	ed55 3a09 	vldr	s7, [r5, #-36]	@ 0xffffffdc
 800a6be:	ed55 1a06 	vldr	s3, [r5, #-24]	@ 0xffffffe8
 800a6c2:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 800a6c6:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 800a6ca:	ed51 0a01 	vldr	s1, [r1, #-4]
 800a6ce:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a6d2:	ed55 5a0e 	vldr	s11, [r5, #-56]	@ 0xffffffc8
 800a6d6:	eee5 7a06 	vfma.f32	s15, s10, s12
 800a6da:	f10e 0e10 	add.w	lr, lr, #16
 800a6de:	45ce      	cmp	lr, r9
 800a6e0:	ed11 5a0e 	vldr	s10, [r1, #-56]	@ 0xffffffc8
 800a6e4:	ed15 6a0d 	vldr	s12, [r5, #-52]	@ 0xffffffcc
 800a6e8:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a6ec:	f105 0540 	add.w	r5, r5, #64	@ 0x40
 800a6f0:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800a6f4:	ed11 5a1c 	vldr	s10, [r1, #-112]	@ 0xffffff90
 800a6f8:	ed55 5a1b 	vldr	s11, [r5, #-108]	@ 0xffffff94
 800a6fc:	eee4 7a06 	vfma.f32	s15, s8, s12
 800a700:	ed11 6a1b 	vldr	s12, [r1, #-108]	@ 0xffffff94
 800a704:	ed11 4a19 	vldr	s8, [r1, #-100]	@ 0xffffff9c
 800a708:	eee4 7a85 	vfma.f32	s15, s9, s10
 800a70c:	ed51 4a18 	vldr	s9, [r1, #-96]	@ 0xffffffa0
 800a710:	ed15 5a18 	vldr	s10, [r5, #-96]	@ 0xffffffa0
 800a714:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a718:	ed15 6a17 	vldr	s12, [r5, #-92]	@ 0xffffffa4
 800a71c:	ed51 5a17 	vldr	s11, [r1, #-92]	@ 0xffffffa4
 800a720:	eee2 7a83 	vfma.f32	s15, s5, s6
 800a724:	ed55 2a15 	vldr	s5, [r5, #-84]	@ 0xffffffac
 800a728:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 800a72c:	eee3 7a84 	vfma.f32	s15, s7, s8
 800a730:	ed55 3a14 	vldr	s7, [r5, #-80]	@ 0xffffffb0
 800a734:	ed11 4a13 	vldr	s8, [r1, #-76]	@ 0xffffffb4
 800a738:	eee4 7a85 	vfma.f32	s15, s9, s10
 800a73c:	ed55 4a13 	vldr	s9, [r5, #-76]	@ 0xffffffb4
 800a740:	ed15 5a12 	vldr	s10, [r5, #-72]	@ 0xffffffb8
 800a744:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a748:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 800a74c:	ed15 6a11 	vldr	s12, [r5, #-68]	@ 0xffffffbc
 800a750:	eee1 7a21 	vfma.f32	s15, s2, s3
 800a754:	eee2 7a22 	vfma.f32	s15, s4, s5
 800a758:	eee3 7a23 	vfma.f32	s15, s6, s7
 800a75c:	eee4 7a24 	vfma.f32	s15, s8, s9
 800a760:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a764:	eee6 7a20 	vfma.f32	s15, s12, s1
 800a768:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a76c:	db95      	blt.n	800a69a <forward_lite_conv2d_if32of32wf32_pool+0x68e>
 800a76e:	4432      	add	r2, r6
 800a770:	4433      	add	r3, r6
 800a772:	4661      	mov	r1, ip
 800a774:	4288      	cmp	r0, r1
 800a776:	dd10      	ble.n	800a79a <forward_lite_conv2d_if32of32wf32_pool+0x78e>
 800a778:	460d      	mov	r5, r1
 800a77a:	4690      	mov	r8, r2
 800a77c:	469e      	mov	lr, r3
 800a77e:	ecbe 6a01 	vldmia	lr!, {s12}
 800a782:	ecf8 7a01 	vldmia	r8!, {s15}
 800a786:	3501      	adds	r5, #1
 800a788:	42a8      	cmp	r0, r5
 800a78a:	eea6 7a27 	vfma.f32	s14, s12, s15
 800a78e:	d1f6      	bne.n	800a77e <forward_lite_conv2d_if32of32wf32_pool+0x772>
 800a790:	1a41      	subs	r1, r0, r1
 800a792:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800a796:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800a79a:	3401      	adds	r4, #1
 800a79c:	42a7      	cmp	r7, r4
 800a79e:	445a      	add	r2, fp
 800a7a0:	4453      	add	r3, sl
 800a7a2:	f47f af6f 	bne.w	800a684 <forward_lite_conv2d_if32of32wf32_pool+0x678>
 800a7a6:	e9dd 1815 	ldrd	r1, r8, [sp, #84]	@ 0x54
 800a7aa:	f8dd e05c 	ldr.w	lr, [sp, #92]	@ 0x5c
 800a7ae:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a7b0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a7b2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a7b4:	ed81 7a00 	vstr	s14, [r1]
 800a7b8:	4411      	add	r1, r2
 800a7ba:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a7bc:	9814      	ldr	r0, [sp, #80]	@ 0x50
 800a7be:	1ad2      	subs	r2, r2, r3
 800a7c0:	4498      	add	r8, r3
 800a7c2:	920d      	str	r2, [sp, #52]	@ 0x34
 800a7c4:	1aed      	subs	r5, r5, r3
 800a7c6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a7c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a7ca:	f10e 0e01 	add.w	lr, lr, #1
 800a7ce:	4402      	add	r2, r0
 800a7d0:	4573      	cmp	r3, lr
 800a7d2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a7d4:	f47f af1f 	bne.w	800a616 <forward_lite_conv2d_if32of32wf32_pool+0x60a>
 800a7d8:	e9dd 303f 	ldrd	r3, r0, [sp, #252]	@ 0xfc
 800a7dc:	e9dd a641 	ldrd	sl, r6, [sp, #260]	@ 0x104
 800a7e0:	9a38      	ldr	r2, [sp, #224]	@ 0xe0
 800a7e2:	f8dd 9198 	ldr.w	r9, [sp, #408]	@ 0x198
 800a7e6:	f8dd b10c 	ldr.w	fp, [sp, #268]	@ 0x10c
 800a7ea:	9918      	ldr	r1, [sp, #96]	@ 0x60
 800a7ec:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 800a7ee:	3304      	adds	r3, #4
 800a7f0:	4421      	add	r1, r4
 800a7f2:	4283      	cmp	r3, r0
 800a7f4:	9118      	str	r1, [sp, #96]	@ 0x60
 800a7f6:	f47f aeee 	bne.w	800a5d6 <forward_lite_conv2d_if32of32wf32_pool+0x5ca>
 800a7fa:	f8dd 80a8 	ldr.w	r8, [sp, #168]	@ 0xa8
 800a7fe:	9c37      	ldr	r4, [sp, #220]	@ 0xdc
 800a800:	e682      	b.n	800a508 <forward_lite_conv2d_if32of32wf32_pool+0x4fc>
 800a802:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a804:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a806:	4610      	mov	r0, r2
 800a808:	4413      	add	r3, r2
 800a80a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a80c:	9211      	str	r2, [sp, #68]	@ 0x44
 800a80e:	e70a      	b.n	800a626 <forward_lite_conv2d_if32of32wf32_pool+0x61a>
 800a810:	eef0 6a48 	vmov.f32	s13, s16
 800a814:	e6e5      	b.n	800a5e2 <forward_lite_conv2d_if32of32wf32_pool+0x5d6>
 800a816:	9a39      	ldr	r2, [sp, #228]	@ 0xe4
 800a818:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a81a:	921b      	str	r2, [sp, #108]	@ 0x6c
 800a81c:	e533      	b.n	800a286 <forward_lite_conv2d_if32of32wf32_pool+0x27a>
 800a81e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a820:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a822:	440a      	add	r2, r1
 800a824:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800a826:	4291      	cmp	r1, r2
 800a828:	bf9c      	itt	ls
 800a82a:	9923      	ldrls	r1, [sp, #140]	@ 0x8c
 800a82c:	1852      	addls	r2, r2, r1
 800a82e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a830:	3301      	adds	r3, #1
 800a832:	4299      	cmp	r1, r3
 800a834:	d1f4      	bne.n	800a820 <forward_lite_conv2d_if32of32wf32_pool+0x814>
 800a836:	921a      	str	r2, [sp, #104]	@ 0x68
 800a838:	e690      	b.n	800a55c <forward_lite_conv2d_if32of32wf32_pool+0x550>
 800a83a:	bf00      	nop

0800a83c <forward_lite_nl_relu_generic_if32of32_kernel>:
 800a83c:	b500      	push	{lr}
 800a83e:	edd3 6a02 	vldr	s13, [r3, #8]
 800a842:	ed93 7a00 	vldr	s14, [r3]
 800a846:	ed93 6a01 	vldr	s12, [r3, #4]
 800a84a:	f102 4c80 	add.w	ip, r2, #1073741824	@ 0x40000000
 800a84e:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800a852:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800a856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a85a:	ea4f 0e8c 	mov.w	lr, ip, lsl #2
 800a85e:	eb01 028c 	add.w	r2, r1, ip, lsl #2
 800a862:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 800a866:	d422      	bmi.n	800a8ae <forward_lite_nl_relu_generic_if32of32_kernel+0x72>
 800a868:	428a      	cmp	r2, r1
 800a86a:	d31e      	bcc.n	800a8aa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a86c:	1d13      	adds	r3, r2, #4
 800a86e:	3004      	adds	r0, #4
 800a870:	eba2 020e 	sub.w	r2, r2, lr
 800a874:	e00c      	b.n	800a890 <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 800a876:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a87a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a87e:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800a882:	db01      	blt.n	800a888 <forward_lite_nl_relu_generic_if32of32_kernel+0x4c>
 800a884:	ee65 7a86 	vmul.f32	s15, s11, s12
 800a888:	4293      	cmp	r3, r2
 800a88a:	ed60 7a01 	vstmdb	r0!, {s15}
 800a88e:	d00c      	beq.n	800a8aa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a890:	ed73 7a01 	vldmdb	r3!, {s15}
 800a894:	eef4 6ae7 	vcmpe.f32	s13, s15
 800a898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a89c:	daeb      	bge.n	800a876 <forward_lite_nl_relu_generic_if32of32_kernel+0x3a>
 800a89e:	eef0 7a66 	vmov.f32	s15, s13
 800a8a2:	4293      	cmp	r3, r2
 800a8a4:	ed60 7a01 	vstmdb	r0!, {s15}
 800a8a8:	d1f2      	bne.n	800a890 <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 800a8aa:	f85d fb04 	ldr.w	pc, [sp], #4
 800a8ae:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800a8b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8b6:	d015      	beq.n	800a8e4 <forward_lite_nl_relu_generic_if32of32_kernel+0xa8>
 800a8b8:	428a      	cmp	r2, r1
 800a8ba:	d3f6      	bcc.n	800a8aa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a8bc:	1d13      	adds	r3, r2, #4
 800a8be:	3004      	adds	r0, #4
 800a8c0:	eba2 020e 	sub.w	r2, r2, lr
 800a8c4:	ed73 7a01 	vldmdb	r3!, {s15}
 800a8c8:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800a8cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a8d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8d4:	ee66 6a86 	vmul.f32	s13, s13, s12
 800a8d8:	d822      	bhi.n	800a920 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 800a8da:	4293      	cmp	r3, r2
 800a8dc:	ed60 6a01 	vstmdb	r0!, {s13}
 800a8e0:	d1f0      	bne.n	800a8c4 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 800a8e2:	e7e2      	b.n	800a8aa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a8e4:	428a      	cmp	r2, r1
 800a8e6:	d3e0      	bcc.n	800a8aa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a8e8:	1d13      	adds	r3, r2, #4
 800a8ea:	2100      	movs	r1, #0
 800a8ec:	3004      	adds	r0, #4
 800a8ee:	eba2 020e 	sub.w	r2, r2, lr
 800a8f2:	ed73 7a01 	vldmdb	r3!, {s15}
 800a8f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a8fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8fe:	dd0a      	ble.n	800a916 <forward_lite_nl_relu_generic_if32of32_kernel+0xda>
 800a900:	429a      	cmp	r2, r3
 800a902:	ed60 7a01 	vstmdb	r0!, {s15}
 800a906:	d0d0      	beq.n	800a8aa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a908:	ed73 7a01 	vldmdb	r3!, {s15}
 800a90c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a914:	dcf4      	bgt.n	800a900 <forward_lite_nl_relu_generic_if32of32_kernel+0xc4>
 800a916:	429a      	cmp	r2, r3
 800a918:	f840 1d04 	str.w	r1, [r0, #-4]!
 800a91c:	d1e9      	bne.n	800a8f2 <forward_lite_nl_relu_generic_if32of32_kernel+0xb6>
 800a91e:	e7c4      	b.n	800a8aa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a920:	4293      	cmp	r3, r2
 800a922:	ed60 7a01 	vstmdb	r0!, {s15}
 800a926:	d1cd      	bne.n	800a8c4 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 800a928:	e7bf      	b.n	800a8aa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a92a:	bf00      	nop

0800a92c <pool_func_ap_array_f32>:
 800a92c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a930:	b091      	sub	sp, #68	@ 0x44
 800a932:	4682      	mov	sl, r0
 800a934:	f8bd 4068 	ldrh.w	r4, [sp, #104]	@ 0x68
 800a938:	f8bd 006c 	ldrh.w	r0, [sp, #108]	@ 0x6c
 800a93c:	9402      	str	r4, [sp, #8]
 800a93e:	468b      	mov	fp, r1
 800a940:	fb00 f104 	mul.w	r1, r0, r4
 800a944:	ee07 1a90 	vmov	s15, r1
 800a948:	f8bd 1078 	ldrh.w	r1, [sp, #120]	@ 0x78
 800a94c:	9104      	str	r1, [sp, #16]
 800a94e:	4691      	mov	r9, r2
 800a950:	f8bd 107c 	ldrh.w	r1, [sp, #124]	@ 0x7c
 800a954:	f8bd 2074 	ldrh.w	r2, [sp, #116]	@ 0x74
 800a958:	9105      	str	r1, [sp, #20]
 800a95a:	4698      	mov	r8, r3
 800a95c:	f8bd 3070 	ldrh.w	r3, [sp, #112]	@ 0x70
 800a960:	f8bd 1080 	ldrh.w	r1, [sp, #128]	@ 0x80
 800a964:	9101      	str	r1, [sp, #4]
 800a966:	ea52 0c03 	orrs.w	ip, r2, r3
 800a96a:	f8bd 1084 	ldrh.w	r1, [sp, #132]	@ 0x84
 800a96e:	9103      	str	r1, [sp, #12]
 800a970:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a974:	d10a      	bne.n	800a98c <pool_func_ap_array_f32+0x60>
 800a976:	9e01      	ldr	r6, [sp, #4]
 800a978:	9f04      	ldr	r7, [sp, #16]
 800a97a:	eba4 040b 	sub.w	r4, r4, fp
 800a97e:	3c01      	subs	r4, #1
 800a980:	1e71      	subs	r1, r6, #1
 800a982:	fb11 4107 	smlabb	r1, r1, r7, r4
 800a986:	040c      	lsls	r4, r1, #16
 800a988:	f100 808b 	bmi.w	800aaa2 <pool_func_ap_array_f32+0x176>
 800a98c:	9903      	ldr	r1, [sp, #12]
 800a98e:	2900      	cmp	r1, #0
 800a990:	f000 8081 	beq.w	800aa96 <pool_func_ap_array_f32+0x16a>
 800a994:	9901      	ldr	r1, [sp, #4]
 800a996:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a99a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a99e:	2900      	cmp	r1, #0
 800a9a0:	d079      	beq.n	800aa96 <pool_func_ap_array_f32+0x16a>
 800a9a2:	f1b8 0f00 	cmp.w	r8, #0
 800a9a6:	d076      	beq.n	800aa96 <pool_func_ap_array_f32+0x16a>
 800a9a8:	f1b8 0f01 	cmp.w	r8, #1
 800a9ac:	f040 80f0 	bne.w	800ab90 <pool_func_ap_array_f32+0x264>
 800a9b0:	9902      	ldr	r1, [sp, #8]
 800a9b2:	1a82      	subs	r2, r0, r2
 800a9b4:	1ac9      	subs	r1, r1, r3
 800a9b6:	b292      	uxth	r2, r2
 800a9b8:	425b      	negs	r3, r3
 800a9ba:	4617      	mov	r7, r2
 800a9bc:	b29c      	uxth	r4, r3
 800a9be:	4605      	mov	r5, r0
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	ed9f 6a72 	vldr	s12, [pc, #456]	@ 800ab8c <pool_func_ap_array_f32+0x260>
 800a9c6:	9804      	ldr	r0, [sp, #16]
 800a9c8:	461e      	mov	r6, r3
 800a9ca:	461a      	mov	r2, r3
 800a9cc:	b289      	uxth	r1, r1
 800a9ce:	463b      	mov	r3, r7
 800a9d0:	9f01      	ldr	r7, [sp, #4]
 800a9d2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a9d4:	fb07 f606 	mul.w	r6, r7, r6
 800a9d8:	9604      	str	r6, [sp, #16]
 800a9da:	e9cd 2307 	strd	r2, r3, [sp, #28]
 800a9de:	1b5e      	subs	r6, r3, r5
 800a9e0:	e9cd 5109 	strd	r5, r1, [sp, #36]	@ 0x24
 800a9e4:	b236      	sxth	r6, r6
 800a9e6:	2700      	movs	r7, #0
 800a9e8:	9606      	str	r6, [sp, #24]
 800a9ea:	4688      	mov	r8, r1
 800a9ec:	46a6      	mov	lr, r4
 800a9ee:	b21e      	sxth	r6, r3
 800a9f0:	46bc      	mov	ip, r7
 800a9f2:	9a06      	ldr	r2, [sp, #24]
 800a9f4:	9b04      	ldr	r3, [sp, #16]
 800a9f6:	42b2      	cmp	r2, r6
 800a9f8:	eb0c 0403 	add.w	r4, ip, r3
 800a9fc:	fa0f f58e 	sxth.w	r5, lr
 800aa00:	fa0f f188 	sxth.w	r1, r8
 800aa04:	da4a      	bge.n	800aa9c <pool_func_ap_array_f32+0x170>
 800aa06:	eddf 7a61 	vldr	s15, [pc, #388]	@ 800ab8c <pool_func_ap_array_f32+0x260>
 800aa0a:	9402      	str	r4, [sp, #8]
 800aa0c:	ea01 7ce1 	and.w	ip, r1, r1, asr #31
 800aa10:	428d      	cmp	r5, r1
 800aa12:	da1a      	bge.n	800aa4a <pool_func_ap_array_f32+0x11e>
 800aa14:	2a00      	cmp	r2, #0
 800aa16:	db18      	blt.n	800aa4a <pool_func_ap_array_f32+0x11e>
 800aa18:	454a      	cmp	r2, r9
 800aa1a:	da16      	bge.n	800aa4a <pool_func_ap_array_f32+0x11e>
 800aa1c:	2d00      	cmp	r5, #0
 800aa1e:	462b      	mov	r3, r5
 800aa20:	da05      	bge.n	800aa2e <pool_func_ap_array_f32+0x102>
 800aa22:	3301      	adds	r3, #1
 800aa24:	b21b      	sxth	r3, r3
 800aa26:	459c      	cmp	ip, r3
 800aa28:	dcfb      	bgt.n	800aa22 <pool_func_ap_array_f32+0xf6>
 800aa2a:	428b      	cmp	r3, r1
 800aa2c:	da0d      	bge.n	800aa4a <pool_func_ap_array_f32+0x11e>
 800aa2e:	fb0b 3402 	mla	r4, fp, r2, r3
 800aa32:	455b      	cmp	r3, fp
 800aa34:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
 800aa38:	da03      	bge.n	800aa42 <pool_func_ap_array_f32+0x116>
 800aa3a:	ed94 7a00 	vldr	s14, [r4]
 800aa3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aa42:	3301      	adds	r3, #1
 800aa44:	b21b      	sxth	r3, r3
 800aa46:	428b      	cmp	r3, r1
 800aa48:	dbf1      	blt.n	800aa2e <pool_func_ap_array_f32+0x102>
 800aa4a:	3201      	adds	r2, #1
 800aa4c:	b212      	sxth	r2, r2
 800aa4e:	42b2      	cmp	r2, r6
 800aa50:	dbde      	blt.n	800aa10 <pool_func_ap_array_f32+0xe4>
 800aa52:	9c02      	ldr	r4, [sp, #8]
 800aa54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800aa58:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800aa5a:	3701      	adds	r7, #1
 800aa5c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800aa60:	9b01      	ldr	r3, [sp, #4]
 800aa62:	edc4 7a00 	vstr	s15, [r4]
 800aa66:	b23f      	sxth	r7, r7
 800aa68:	4480      	add	r8, r0
 800aa6a:	4486      	add	lr, r0
 800aa6c:	42bb      	cmp	r3, r7
 800aa6e:	fa1f f888 	uxth.w	r8, r8
 800aa72:	fa1f fe8e 	uxth.w	lr, lr
 800aa76:	46bc      	mov	ip, r7
 800aa78:	dcbb      	bgt.n	800a9f2 <pool_func_ap_array_f32+0xc6>
 800aa7a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800aa7e:	9e05      	ldr	r6, [sp, #20]
 800aa80:	9f03      	ldr	r7, [sp, #12]
 800aa82:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800aa84:	3201      	adds	r2, #1
 800aa86:	b212      	sxth	r2, r2
 800aa88:	4433      	add	r3, r6
 800aa8a:	4297      	cmp	r7, r2
 800aa8c:	e9dd 5109 	ldrd	r5, r1, [sp, #36]	@ 0x24
 800aa90:	b29b      	uxth	r3, r3
 800aa92:	4616      	mov	r6, r2
 800aa94:	dc9c      	bgt.n	800a9d0 <pool_func_ap_array_f32+0xa4>
 800aa96:	b011      	add	sp, #68	@ 0x44
 800aa98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa9c:	eef0 7a46 	vmov.f32	s15, s12
 800aaa0:	e7da      	b.n	800aa58 <pool_func_ap_array_f32+0x12c>
 800aaa2:	9f03      	ldr	r7, [sp, #12]
 800aaa4:	9d05      	ldr	r5, [sp, #20]
 800aaa6:	eba0 0409 	sub.w	r4, r0, r9
 800aaaa:	3c01      	subs	r4, #1
 800aaac:	1e79      	subs	r1, r7, #1
 800aaae:	fb11 4105 	smlabb	r1, r1, r5, r4
 800aab2:	0409      	lsls	r1, r1, #16
 800aab4:	f57f af6a 	bpl.w	800a98c <pool_func_ap_array_f32+0x60>
 800aab8:	2f00      	cmp	r7, #0
 800aaba:	d0ec      	beq.n	800aa96 <pool_func_ap_array_f32+0x16a>
 800aabc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800aac0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800aac4:	2e00      	cmp	r6, #0
 800aac6:	d0e6      	beq.n	800aa96 <pool_func_ap_array_f32+0x16a>
 800aac8:	f1b8 0f00 	cmp.w	r8, #0
 800aacc:	d0e3      	beq.n	800aa96 <pool_func_ap_array_f32+0x16a>
 800aace:	f1b8 0f01 	cmp.w	r8, #1
 800aad2:	f040 80fb 	bne.w	800accc <pool_func_ap_array_f32+0x3a0>
 800aad6:	462e      	mov	r6, r5
 800aad8:	4663      	mov	r3, ip
 800aada:	4662      	mov	r2, ip
 800aadc:	46e6      	mov	lr, ip
 800aade:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800ab8c <pool_func_ap_array_f32+0x260>
 800aae2:	9901      	ldr	r1, [sp, #4]
 800aae4:	9c02      	ldr	r4, [sp, #8]
 800aae6:	9207      	str	r2, [sp, #28]
 800aae8:	fb0e f101 	mul.w	r1, lr, r1
 800aaec:	2500      	movs	r5, #0
 800aaee:	9105      	str	r1, [sp, #20]
 800aaf0:	fa0f f880 	sxth.w	r8, r0
 800aaf4:	b219      	sxth	r1, r3
 800aaf6:	46a9      	mov	r9, r5
 800aaf8:	46ae      	mov	lr, r5
 800aafa:	461a      	mov	r2, r3
 800aafc:	9b05      	ldr	r3, [sp, #20]
 800aafe:	4541      	cmp	r1, r8
 800ab00:	4473      	add	r3, lr
 800ab02:	9306      	str	r3, [sp, #24]
 800ab04:	fa0f fe85 	sxth.w	lr, r5
 800ab08:	b227      	sxth	r7, r4
 800ab0a:	f280 80dc 	bge.w	800acc6 <pool_func_ap_array_f32+0x39a>
 800ab0e:	e9cd 1908 	strd	r1, r9, [sp, #32]
 800ab12:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800ab8c <pool_func_ap_array_f32+0x260>
 800ab16:	468c      	mov	ip, r1
 800ab18:	45be      	cmp	lr, r7
 800ab1a:	da0d      	bge.n	800ab38 <pool_func_ap_array_f32+0x20c>
 800ab1c:	fb0c e10b 	mla	r1, ip, fp, lr
 800ab20:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800ab24:	4673      	mov	r3, lr
 800ab26:	3301      	adds	r3, #1
 800ab28:	ecb1 7a01 	vldmia	r1!, {s14}
 800ab2c:	fa0f f983 	sxth.w	r9, r3
 800ab30:	45b9      	cmp	r9, r7
 800ab32:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ab36:	dbf6      	blt.n	800ab26 <pool_func_ap_array_f32+0x1fa>
 800ab38:	f10c 0c01 	add.w	ip, ip, #1
 800ab3c:	fa0f fc8c 	sxth.w	ip, ip
 800ab40:	45c4      	cmp	ip, r8
 800ab42:	dbe9      	blt.n	800ab18 <pool_func_ap_array_f32+0x1ec>
 800ab44:	e9dd 1908 	ldrd	r1, r9, [sp, #32]
 800ab48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ab4c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ab4e:	9f06      	ldr	r7, [sp, #24]
 800ab50:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ab54:	9b04      	ldr	r3, [sp, #16]
 800ab56:	edc7 7a00 	vstr	s15, [r7]
 800ab5a:	441c      	add	r4, r3
 800ab5c:	441d      	add	r5, r3
 800ab5e:	f109 0901 	add.w	r9, r9, #1
 800ab62:	9b01      	ldr	r3, [sp, #4]
 800ab64:	fa0f f989 	sxth.w	r9, r9
 800ab68:	454b      	cmp	r3, r9
 800ab6a:	b2a4      	uxth	r4, r4
 800ab6c:	b2ad      	uxth	r5, r5
 800ab6e:	46ce      	mov	lr, r9
 800ab70:	dcc4      	bgt.n	800aafc <pool_func_ap_array_f32+0x1d0>
 800ab72:	4613      	mov	r3, r2
 800ab74:	9a07      	ldr	r2, [sp, #28]
 800ab76:	9903      	ldr	r1, [sp, #12]
 800ab78:	3201      	adds	r2, #1
 800ab7a:	b212      	sxth	r2, r2
 800ab7c:	4430      	add	r0, r6
 800ab7e:	4433      	add	r3, r6
 800ab80:	4291      	cmp	r1, r2
 800ab82:	b280      	uxth	r0, r0
 800ab84:	b29b      	uxth	r3, r3
 800ab86:	4696      	mov	lr, r2
 800ab88:	dcab      	bgt.n	800aae2 <pool_func_ap_array_f32+0x1b6>
 800ab8a:	e784      	b.n	800aa96 <pool_func_ap_array_f32+0x16a>
 800ab8c:	00000000 	.word	0x00000000
 800ab90:	9902      	ldr	r1, [sp, #8]
 800ab92:	ed1f 7a02 	vldr	s14, [pc, #-8]	@ 800ab8c <pool_func_ap_array_f32+0x260>
 800ab96:	1ac9      	subs	r1, r1, r3
 800ab98:	1a80      	subs	r0, r0, r2
 800ab9a:	4252      	negs	r2, r2
 800ab9c:	425b      	negs	r3, r3
 800ab9e:	b280      	uxth	r0, r0
 800aba0:	fa1f fc82 	uxth.w	ip, r2
 800aba4:	fa1f fe81 	uxth.w	lr, r1
 800aba8:	2100      	movs	r1, #0
 800abaa:	b29e      	uxth	r6, r3
 800abac:	4602      	mov	r2, r0
 800abae:	460b      	mov	r3, r1
 800abb0:	4660      	mov	r0, ip
 800abb2:	9c01      	ldr	r4, [sp, #4]
 800abb4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800abb6:	fb03 f304 	mul.w	r3, r3, r4
 800abba:	e9cd e606 	strd	lr, r6, [sp, #24]
 800abbe:	e9cd 200c 	strd	r2, r0, [sp, #48]	@ 0x30
 800abc2:	b204      	sxth	r4, r0
 800abc4:	930a      	str	r3, [sp, #40]	@ 0x28
 800abc6:	2300      	movs	r3, #0
 800abc8:	9409      	str	r4, [sp, #36]	@ 0x24
 800abca:	4619      	mov	r1, r3
 800abcc:	461c      	mov	r4, r3
 800abce:	fa0f fc82 	sxth.w	ip, r2
 800abd2:	4673      	mov	r3, lr
 800abd4:	960e      	str	r6, [sp, #56]	@ 0x38
 800abd6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800abd8:	f9bd 0018 	ldrsh.w	r0, [sp, #24]
 800abdc:	f9bd 601c 	ldrsh.w	r6, [sp, #28]
 800abe0:	910f      	str	r1, [sp, #60]	@ 0x3c
 800abe2:	4414      	add	r4, r2
 800abe4:	fb08 fe04 	mul.w	lr, r8, r4
 800abe8:	2400      	movs	r4, #0
 800abea:	4625      	mov	r5, r4
 800abec:	ea00 77e0 	and.w	r7, r0, r0, asr #31
 800abf0:	4619      	mov	r1, r3
 800abf2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abf4:	4562      	cmp	r2, ip
 800abf6:	da63      	bge.n	800acc0 <pool_func_ap_array_f32+0x394>
 800abf8:	ed5f 7a1c 	vldr	s15, [pc, #-112]	@ 800ab8c <pool_func_ap_array_f32+0x260>
 800abfc:	f8cd e020 	str.w	lr, [sp, #32]
 800ac00:	46a6      	mov	lr, r4
 800ac02:	4286      	cmp	r6, r0
 800ac04:	da23      	bge.n	800ac4e <pool_func_ap_array_f32+0x322>
 800ac06:	2a00      	cmp	r2, #0
 800ac08:	db21      	blt.n	800ac4e <pool_func_ap_array_f32+0x322>
 800ac0a:	454a      	cmp	r2, r9
 800ac0c:	da1f      	bge.n	800ac4e <pool_func_ap_array_f32+0x322>
 800ac0e:	2e00      	cmp	r6, #0
 800ac10:	4633      	mov	r3, r6
 800ac12:	da05      	bge.n	800ac20 <pool_func_ap_array_f32+0x2f4>
 800ac14:	3301      	adds	r3, #1
 800ac16:	b21b      	sxth	r3, r3
 800ac18:	42bb      	cmp	r3, r7
 800ac1a:	dbfb      	blt.n	800ac14 <pool_func_ap_array_f32+0x2e8>
 800ac1c:	4283      	cmp	r3, r0
 800ac1e:	da16      	bge.n	800ac4e <pool_func_ap_array_f32+0x322>
 800ac20:	f8cd e008 	str.w	lr, [sp, #8]
 800ac24:	fb0b 3402 	mla	r4, fp, r2, r3
 800ac28:	fb08 5404 	mla	r4, r8, r4, r5
 800ac2c:	459b      	cmp	fp, r3
 800ac2e:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
 800ac32:	bfc8      	it	gt
 800ac34:	ed94 6a00 	vldrgt	s12, [r4]
 800ac38:	f103 0e01 	add.w	lr, r3, #1
 800ac3c:	fa0f f38e 	sxth.w	r3, lr
 800ac40:	bfc8      	it	gt
 800ac42:	ee77 7a86 	vaddgt.f32	s15, s15, s12
 800ac46:	4283      	cmp	r3, r0
 800ac48:	dbec      	blt.n	800ac24 <pool_func_ap_array_f32+0x2f8>
 800ac4a:	f8dd e008 	ldr.w	lr, [sp, #8]
 800ac4e:	3201      	adds	r2, #1
 800ac50:	b212      	sxth	r2, r2
 800ac52:	4562      	cmp	r2, ip
 800ac54:	dbd5      	blt.n	800ac02 <pool_func_ap_array_f32+0x2d6>
 800ac56:	4674      	mov	r4, lr
 800ac58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ac5c:	f8dd e020 	ldr.w	lr, [sp, #32]
 800ac60:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ac62:	3401      	adds	r4, #1
 800ac64:	b224      	sxth	r4, r4
 800ac66:	4475      	add	r5, lr
 800ac68:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800ac6c:	4544      	cmp	r4, r8
 800ac6e:	edc5 7a00 	vstr	s15, [r5]
 800ac72:	4625      	mov	r5, r4
 800ac74:	dbbd      	blt.n	800abf2 <pool_func_ap_array_f32+0x2c6>
 800ac76:	9a04      	ldr	r2, [sp, #16]
 800ac78:	9c06      	ldr	r4, [sp, #24]
 800ac7a:	9807      	ldr	r0, [sp, #28]
 800ac7c:	4414      	add	r4, r2
 800ac7e:	4410      	add	r0, r2
 800ac80:	460b      	mov	r3, r1
 800ac82:	b2a2      	uxth	r2, r4
 800ac84:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ac86:	9206      	str	r2, [sp, #24]
 800ac88:	b282      	uxth	r2, r0
 800ac8a:	3101      	adds	r1, #1
 800ac8c:	9207      	str	r2, [sp, #28]
 800ac8e:	9a01      	ldr	r2, [sp, #4]
 800ac90:	b209      	sxth	r1, r1
 800ac92:	428a      	cmp	r2, r1
 800ac94:	460c      	mov	r4, r1
 800ac96:	dc9e      	bgt.n	800abd6 <pool_func_ap_array_f32+0x2aa>
 800ac98:	e9dd 120b 	ldrd	r1, r2, [sp, #44]	@ 0x2c
 800ac9c:	469e      	mov	lr, r3
 800ac9e:	1c4b      	adds	r3, r1, #1
 800aca0:	b219      	sxth	r1, r3
 800aca2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800aca4:	9b05      	ldr	r3, [sp, #20]
 800aca6:	9c03      	ldr	r4, [sp, #12]
 800aca8:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 800acaa:	441a      	add	r2, r3
 800acac:	428c      	cmp	r4, r1
 800acae:	4403      	add	r3, r0
 800acb0:	b298      	uxth	r0, r3
 800acb2:	b292      	uxth	r2, r2
 800acb4:	460b      	mov	r3, r1
 800acb6:	f73f af7c 	bgt.w	800abb2 <pool_func_ap_array_f32+0x286>
 800acba:	b011      	add	sp, #68	@ 0x44
 800acbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acc0:	eef0 7a47 	vmov.f32	s15, s14
 800acc4:	e7cc      	b.n	800ac60 <pool_func_ap_array_f32+0x334>
 800acc6:	eef0 7a46 	vmov.f32	s15, s12
 800acca:	e73f      	b.n	800ab4c <pool_func_ap_array_f32+0x220>
 800accc:	ed1f 6a51 	vldr	s12, [pc, #-324]	@ 800ab8c <pool_func_ap_array_f32+0x260>
 800acd0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800acd4:	462c      	mov	r4, r5
 800acd6:	4667      	mov	r7, ip
 800acd8:	4665      	mov	r5, ip
 800acda:	4663      	mov	r3, ip
 800acdc:	ea4f 0988 	mov.w	r9, r8, lsl #2
 800ace0:	46d4      	mov	ip, sl
 800ace2:	9a01      	ldr	r2, [sp, #4]
 800ace4:	970a      	str	r7, [sp, #40]	@ 0x28
 800ace6:	fb03 fe02 	mul.w	lr, r3, r2
 800acea:	b22b      	sxth	r3, r5
 800acec:	9308      	str	r3, [sp, #32]
 800acee:	b203      	sxth	r3, r0
 800acf0:	2200      	movs	r2, #0
 800acf2:	9305      	str	r3, [sp, #20]
 800acf4:	462e      	mov	r6, r5
 800acf6:	9b02      	ldr	r3, [sp, #8]
 800acf8:	4625      	mov	r5, r4
 800acfa:	4601      	mov	r1, r0
 800acfc:	4693      	mov	fp, r2
 800acfe:	4614      	mov	r4, r2
 800ad00:	4628      	mov	r0, r5
 800ad02:	4474      	add	r4, lr
 800ad04:	fb08 f404 	mul.w	r4, r8, r4
 800ad08:	9407      	str	r4, [sp, #28]
 800ad0a:	b21d      	sxth	r5, r3
 800ad0c:	2400      	movs	r4, #0
 800ad0e:	e9cd eb0b 	strd	lr, fp, [sp, #44]	@ 0x2c
 800ad12:	b217      	sxth	r7, r2
 800ad14:	46a2      	mov	sl, r4
 800ad16:	4696      	mov	lr, r2
 800ad18:	9506      	str	r5, [sp, #24]
 800ad1a:	9a08      	ldr	r2, [sp, #32]
 800ad1c:	9d05      	ldr	r5, [sp, #20]
 800ad1e:	42aa      	cmp	r2, r5
 800ad20:	da56      	bge.n	800add0 <pool_func_ap_array_f32+0x4a4>
 800ad22:	ed5f 7a66 	vldr	s15, [pc, #-408]	@ 800ab8c <pool_func_ap_array_f32+0x260>
 800ad26:	9d06      	ldr	r5, [sp, #24]
 800ad28:	940d      	str	r4, [sp, #52]	@ 0x34
 800ad2a:	4693      	mov	fp, r2
 800ad2c:	461c      	mov	r4, r3
 800ad2e:	42af      	cmp	r7, r5
 800ad30:	da15      	bge.n	800ad5e <pool_func_ap_array_f32+0x432>
 800ad32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad34:	f8cd a018 	str.w	sl, [sp, #24]
 800ad38:	fb03 730b 	mla	r3, r3, fp, r7
 800ad3c:	fb08 a303 	mla	r3, r8, r3, sl
 800ad40:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 800ad44:	463a      	mov	r2, r7
 800ad46:	3201      	adds	r2, #1
 800ad48:	ed93 7a00 	vldr	s14, [r3]
 800ad4c:	fa0f fa82 	sxth.w	sl, r2
 800ad50:	45aa      	cmp	sl, r5
 800ad52:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ad56:	444b      	add	r3, r9
 800ad58:	dbf5      	blt.n	800ad46 <pool_func_ap_array_f32+0x41a>
 800ad5a:	f8dd a018 	ldr.w	sl, [sp, #24]
 800ad5e:	9b05      	ldr	r3, [sp, #20]
 800ad60:	f10b 0b01 	add.w	fp, fp, #1
 800ad64:	fa0f fb8b 	sxth.w	fp, fp
 800ad68:	459b      	cmp	fp, r3
 800ad6a:	dbe0      	blt.n	800ad2e <pool_func_ap_array_f32+0x402>
 800ad6c:	4623      	mov	r3, r4
 800ad6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ad72:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 800ad74:	9506      	str	r5, [sp, #24]
 800ad76:	9a07      	ldr	r2, [sp, #28]
 800ad78:	3401      	adds	r4, #1
 800ad7a:	4492      	add	sl, r2
 800ad7c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ad7e:	b224      	sxth	r4, r4
 800ad80:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 800ad84:	4544      	cmp	r4, r8
 800ad86:	edca 7a00 	vstr	s15, [sl]
 800ad8a:	46a2      	mov	sl, r4
 800ad8c:	dbc5      	blt.n	800ad1a <pool_func_ap_array_f32+0x3ee>
 800ad8e:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 800ad92:	9c04      	ldr	r4, [sp, #16]
 800ad94:	9d01      	ldr	r5, [sp, #4]
 800ad96:	f10b 0b01 	add.w	fp, fp, #1
 800ad9a:	4672      	mov	r2, lr
 800ad9c:	fa0f fb8b 	sxth.w	fp, fp
 800ada0:	4423      	add	r3, r4
 800ada2:	4422      	add	r2, r4
 800ada4:	455d      	cmp	r5, fp
 800ada6:	f8dd e02c 	ldr.w	lr, [sp, #44]	@ 0x2c
 800adaa:	b29b      	uxth	r3, r3
 800adac:	b292      	uxth	r2, r2
 800adae:	465c      	mov	r4, fp
 800adb0:	dca7      	bgt.n	800ad02 <pool_func_ap_array_f32+0x3d6>
 800adb2:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800adb4:	9a03      	ldr	r2, [sp, #12]
 800adb6:	3701      	adds	r7, #1
 800adb8:	4604      	mov	r4, r0
 800adba:	b23f      	sxth	r7, r7
 800adbc:	4635      	mov	r5, r6
 800adbe:	4608      	mov	r0, r1
 800adc0:	4420      	add	r0, r4
 800adc2:	4425      	add	r5, r4
 800adc4:	42ba      	cmp	r2, r7
 800adc6:	b280      	uxth	r0, r0
 800adc8:	b2ad      	uxth	r5, r5
 800adca:	463b      	mov	r3, r7
 800adcc:	dc89      	bgt.n	800ace2 <pool_func_ap_array_f32+0x3b6>
 800adce:	e662      	b.n	800aa96 <pool_func_ap_array_f32+0x16a>
 800add0:	eef0 7a46 	vmov.f32	s15, s12
 800add4:	e7cf      	b.n	800ad76 <pool_func_ap_array_f32+0x44a>
 800add6:	bf00      	nop

0800add8 <lite_decompress_ilutof32>:
 800add8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800addc:	9d08      	ldr	r5, [sp, #32]
 800adde:	4604      	mov	r4, r0
 800ade0:	2b04      	cmp	r3, #4
 800ade2:	ea4f 0685 	mov.w	r6, r5, lsl #2
 800ade6:	4608      	mov	r0, r1
 800ade8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800adec:	d012      	beq.n	800ae14 <lite_decompress_ilutof32+0x3c>
 800adee:	2b08      	cmp	r3, #8
 800adf0:	d10e      	bne.n	800ae10 <lite_decompress_ilutof32+0x38>
 800adf2:	42ac      	cmp	r4, r5
 800adf4:	d20c      	bcs.n	800ae10 <lite_decompress_ilutof32+0x38>
 800adf6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800adfa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f844 3b04 	str.w	r3, [r4], #4
 800ae04:	42a5      	cmp	r5, r4
 800ae06:	d8f6      	bhi.n	800adf6 <lite_decompress_ilutof32+0x1e>
 800ae08:	3e01      	subs	r6, #1
 800ae0a:	eb00 0696 	add.w	r6, r0, r6, lsr #2
 800ae0e:	1c70      	adds	r0, r6, #1
 800ae10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae14:	9b07      	ldr	r3, [sp, #28]
 800ae16:	085f      	lsrs	r7, r3, #1
 800ae18:	f003 0601 	and.w	r6, r3, #1
 800ae1c:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 800ae20:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800ae24:	42ac      	cmp	r4, r5
 800ae26:	d2f3      	bcs.n	800ae10 <lite_decompress_ilutof32+0x38>
 800ae28:	b30f      	cbz	r7, 800ae6e <lite_decompress_ilutof32+0x96>
 800ae2a:	f104 0e08 	add.w	lr, r4, #8
 800ae2e:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800ae32:	eb00 0108 	add.w	r1, r0, r8
 800ae36:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800ae3a:	091b      	lsrs	r3, r3, #4
 800ae3c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ae40:	f10e 0e08 	add.w	lr, lr, #8
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	f84e 3c10 	str.w	r3, [lr, #-16]
 800ae4a:	f89c 3000 	ldrb.w	r3, [ip]
 800ae4e:	f003 030f 	and.w	r3, r3, #15
 800ae52:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ae56:	4561      	cmp	r1, ip
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f84e 3c0c 	str.w	r3, [lr, #-12]
 800ae5e:	d1ea      	bne.n	800ae36 <lite_decompress_ilutof32+0x5e>
 800ae60:	4438      	add	r0, r7
 800ae62:	444c      	add	r4, r9
 800ae64:	b92e      	cbnz	r6, 800ae72 <lite_decompress_ilutof32+0x9a>
 800ae66:	42a5      	cmp	r5, r4
 800ae68:	d8df      	bhi.n	800ae2a <lite_decompress_ilutof32+0x52>
 800ae6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae6e:	b906      	cbnz	r6, 800ae72 <lite_decompress_ilutof32+0x9a>
 800ae70:	e7fe      	b.n	800ae70 <lite_decompress_ilutof32+0x98>
 800ae72:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ae76:	091b      	lsrs	r3, r3, #4
 800ae78:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	f844 3b04 	str.w	r3, [r4], #4
 800ae82:	e7cf      	b.n	800ae24 <lite_decompress_ilutof32+0x4c>

0800ae84 <forward_lite_dense_if32of32wf32>:
 800ae84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae88:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 800ae8c:	6801      	ldr	r1, [r0, #0]
 800ae8e:	fb03 f30c 	mul.w	r3, r3, ip
 800ae92:	4602      	mov	r2, r0
 800ae94:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800ae98:	4281      	cmp	r1, r0
 800ae9a:	6857      	ldr	r7, [r2, #4]
 800ae9c:	b083      	sub	sp, #12
 800ae9e:	f080 811f 	bcs.w	800b0e0 <forward_lite_dense_if32of32wf32+0x25c>
 800aea2:	6915      	ldr	r5, [r2, #16]
 800aea4:	ea4f 068c 	mov.w	r6, ip, lsl #2
 800aea8:	4664      	mov	r4, ip
 800aeaa:	eb01 0806 	add.w	r8, r1, r6
 800aeae:	4588      	cmp	r8, r1
 800aeb0:	6896      	ldr	r6, [r2, #8]
 800aeb2:	f240 8109 	bls.w	800b0c8 <forward_lite_dense_if32of32wf32+0x244>
 800aeb6:	f1a5 0e10 	sub.w	lr, r5, #16
 800aeba:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800aebe:	e9cd 0100 	strd	r0, r1, [sp]
 800aec2:	f10e 0e01 	add.w	lr, lr, #1
 800aec6:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 800aeca:	ea4f 0985 	mov.w	r9, r5, lsl #2
 800aece:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 800aed2:	468c      	mov	ip, r1
 800aed4:	2d0f      	cmp	r5, #15
 800aed6:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 800b12c <forward_lite_dense_if32of32wf32+0x2a8>
 800aeda:	f240 8104 	bls.w	800b0e6 <forward_lite_dense_if32of32wf32+0x262>
 800aede:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800aee2:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 800aee6:	4628      	mov	r0, r5
 800aee8:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 800aeec:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 800aef0:	ed11 6a10 	vldr	s12, [r1, #-64]	@ 0xffffffc0
 800aef4:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 800aef8:	ed53 4a0d 	vldr	s9, [r3, #-52]	@ 0xffffffcc
 800aefc:	ed13 5a0c 	vldr	s10, [r3, #-48]	@ 0xffffffd0
 800af00:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 800af04:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 800af08:	ed13 4a09 	vldr	s8, [r3, #-36]	@ 0xffffffdc
 800af0c:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 800af10:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 800af14:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 800af18:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 800af1c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800af20:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 800af24:	eee6 7a26 	vfma.f32	s15, s12, s13
 800af28:	3810      	subs	r0, #16
 800af2a:	280f      	cmp	r0, #15
 800af2c:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
 800af30:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 800af34:	eee5 7aa6 	vfma.f32	s15, s11, s13
 800af38:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800af3c:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800af40:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 800af44:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 800af48:	eee4 7a86 	vfma.f32	s15, s9, s12
 800af4c:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 800af50:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 800af54:	eee5 7a25 	vfma.f32	s15, s10, s11
 800af58:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
 800af5c:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 800af60:	eee6 7a26 	vfma.f32	s15, s12, s13
 800af64:	ed11 6a17 	vldr	s12, [r1, #-92]	@ 0xffffffa4
 800af68:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 800af6c:	eee3 7a23 	vfma.f32	s15, s6, s7
 800af70:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 800af74:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800af78:	eee4 7a24 	vfma.f32	s15, s8, s9
 800af7c:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 800af80:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 800af84:	eee5 7a25 	vfma.f32	s15, s10, s11
 800af88:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 800af8c:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 800af90:	eee6 7a26 	vfma.f32	s15, s12, s13
 800af94:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 800af98:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 800af9c:	eee1 7a21 	vfma.f32	s15, s2, s3
 800afa0:	eee2 7a22 	vfma.f32	s15, s4, s5
 800afa4:	eee3 7a23 	vfma.f32	s15, s6, s7
 800afa8:	eee4 7a24 	vfma.f32	s15, s8, s9
 800afac:	eee5 7a25 	vfma.f32	s15, s10, s11
 800afb0:	eee6 7a26 	vfma.f32	s15, s12, s13
 800afb4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800afb8:	d896      	bhi.n	800aee8 <forward_lite_dense_if32of32wf32+0x64>
 800afba:	eb06 010b 	add.w	r1, r6, fp
 800afbe:	f005 000f 	and.w	r0, r5, #15
 800afc2:	4673      	mov	r3, lr
 800afc4:	2803      	cmp	r0, #3
 800afc6:	d95f      	bls.n	800b088 <forward_lite_dense_if32of32wf32+0x204>
 800afc8:	edd1 6a01 	vldr	s13, [r1, #4]
 800afcc:	edd3 7a01 	vldr	s15, [r3, #4]
 800afd0:	ed93 6a00 	vldr	s12, [r3]
 800afd4:	ed93 5a02 	vldr	s10, [r3, #8]
 800afd8:	edd1 5a02 	vldr	s11, [r1, #8]
 800afdc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800afe0:	edd1 6a00 	vldr	s13, [r1]
 800afe4:	eee6 7a26 	vfma.f32	s15, s12, s13
 800afe8:	1f04      	subs	r4, r0, #4
 800afea:	2c03      	cmp	r4, #3
 800afec:	ed93 6a03 	vldr	s12, [r3, #12]
 800aff0:	edd1 6a03 	vldr	s13, [r1, #12]
 800aff4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aff8:	eee5 7a25 	vfma.f32	s15, s10, s11
 800affc:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b000:	eeb0 7a67 	vmov.f32	s14, s15
 800b004:	d938      	bls.n	800b078 <forward_lite_dense_if32of32wf32+0x1f4>
 800b006:	edd1 6a05 	vldr	s13, [r1, #20]
 800b00a:	edd3 7a05 	vldr	s15, [r3, #20]
 800b00e:	ed93 6a04 	vldr	s12, [r3, #16]
 800b012:	ed93 5a06 	vldr	s10, [r3, #24]
 800b016:	edd1 5a06 	vldr	s11, [r1, #24]
 800b01a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b01e:	edd1 6a04 	vldr	s13, [r1, #16]
 800b022:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b026:	f1a0 0a08 	sub.w	sl, r0, #8
 800b02a:	f1ba 0f03 	cmp.w	sl, #3
 800b02e:	ed93 6a07 	vldr	s12, [r3, #28]
 800b032:	edd1 6a07 	vldr	s13, [r1, #28]
 800b036:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b03a:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b03e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b042:	d919      	bls.n	800b078 <forward_lite_dense_if32of32wf32+0x1f4>
 800b044:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 800b048:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 800b04c:	ed91 6a08 	vldr	s12, [r1, #32]
 800b050:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 800b054:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 800b058:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b05c:	edd3 6a08 	vldr	s13, [r3, #32]
 800b060:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b064:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 800b068:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800b06c:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b070:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b074:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b078:	08a4      	lsrs	r4, r4, #2
 800b07a:	3401      	adds	r4, #1
 800b07c:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 800b080:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 800b084:	f000 0003 	and.w	r0, r0, #3
 800b088:	b1a8      	cbz	r0, 800b0b6 <forward_lite_dense_if32of32wf32+0x232>
 800b08a:	edd3 6a00 	vldr	s13, [r3]
 800b08e:	edd1 7a00 	vldr	s15, [r1]
 800b092:	2801      	cmp	r0, #1
 800b094:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b098:	d00d      	beq.n	800b0b6 <forward_lite_dense_if32of32wf32+0x232>
 800b09a:	edd3 6a01 	vldr	s13, [r3, #4]
 800b09e:	edd1 7a01 	vldr	s15, [r1, #4]
 800b0a2:	2802      	cmp	r0, #2
 800b0a4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b0a8:	d005      	beq.n	800b0b6 <forward_lite_dense_if32of32wf32+0x232>
 800b0aa:	edd1 6a02 	vldr	s13, [r1, #8]
 800b0ae:	edd3 7a02 	vldr	s15, [r3, #8]
 800b0b2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b0b6:	444e      	add	r6, r9
 800b0b8:	ecac 7a01 	vstmia	ip!, {s14}
 800b0bc:	45e0      	cmp	r8, ip
 800b0be:	f63f af09 	bhi.w	800aed4 <forward_lite_dense_if32of32wf32+0x50>
 800b0c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b0c6:	6954      	ldr	r4, [r2, #20]
 800b0c8:	68d3      	ldr	r3, [r2, #12]
 800b0ca:	b983      	cbnz	r3, 800b0ee <forward_lite_dense_if32of32wf32+0x26a>
 800b0cc:	6915      	ldr	r5, [r2, #16]
 800b0ce:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b0d2:	4288      	cmp	r0, r1
 800b0d4:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 800b0d8:	ea4f 0684 	mov.w	r6, r4, lsl #2
 800b0dc:	f63f aee5 	bhi.w	800aeaa <forward_lite_dense_if32of32wf32+0x26>
 800b0e0:	b003      	add	sp, #12
 800b0e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0e6:	4628      	mov	r0, r5
 800b0e8:	4631      	mov	r1, r6
 800b0ea:	463b      	mov	r3, r7
 800b0ec:	e76a      	b.n	800afc4 <forward_lite_dense_if32of32wf32+0x140>
 800b0ee:	2c00      	cmp	r4, #0
 800b0f0:	d0ec      	beq.n	800b0cc <forward_lite_dense_if32of32wf32+0x248>
 800b0f2:	edd1 7a00 	vldr	s15, [r1]
 800b0f6:	ed93 7a00 	vldr	s14, [r3]
 800b0fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b0fe:	edc1 7a00 	vstr	s15, [r1]
 800b102:	6954      	ldr	r4, [r2, #20]
 800b104:	2c01      	cmp	r4, #1
 800b106:	d9e1      	bls.n	800b0cc <forward_lite_dense_if32of32wf32+0x248>
 800b108:	1d0d      	adds	r5, r1, #4
 800b10a:	2301      	movs	r3, #1
 800b10c:	68d4      	ldr	r4, [r2, #12]
 800b10e:	ed95 7a00 	vldr	s14, [r5]
 800b112:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800b116:	edd4 7a00 	vldr	s15, [r4]
 800b11a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b11e:	3301      	adds	r3, #1
 800b120:	ece5 7a01 	vstmia	r5!, {s15}
 800b124:	6954      	ldr	r4, [r2, #20]
 800b126:	429c      	cmp	r4, r3
 800b128:	d8f0      	bhi.n	800b10c <forward_lite_dense_if32of32wf32+0x288>
 800b12a:	e7cf      	b.n	800b0cc <forward_lite_dense_if32of32wf32+0x248>
 800b12c:	00000000 	.word	0x00000000

0800b130 <forward_lite_dense_if32of32wf32_lut4>:
 800b130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b134:	b08d      	sub	sp, #52	@ 0x34
 800b136:	4604      	mov	r4, r0
 800b138:	920a      	str	r2, [sp, #40]	@ 0x28
 800b13a:	4618      	mov	r0, r3
 800b13c:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 800b140:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b144:	fb02 f303 	mul.w	r3, r2, r3
 800b148:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b14c:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 800b150:	460d      	mov	r5, r1
 800b152:	9308      	str	r3, [sp, #32]
 800b154:	f1b8 0f00 	cmp.w	r8, #0
 800b158:	d004      	beq.n	800b164 <forward_lite_dense_if32of32wf32_lut4+0x34>
 800b15a:	2240      	movs	r2, #64	@ 0x40
 800b15c:	4641      	mov	r1, r8
 800b15e:	f000 fa99 	bl	800b694 <st_int8_copy>
 800b162:	4640      	mov	r0, r8
 800b164:	9b08      	ldr	r3, [sp, #32]
 800b166:	429c      	cmp	r4, r3
 800b168:	f080 8108 	bcs.w	800b37c <forward_lite_dense_if32of32wf32_lut4+0x24c>
 800b16c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b16e:	9405      	str	r4, [sp, #20]
 800b170:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800b174:	f007 0301 	and.w	r3, r7, #1
 800b178:	08fa      	lsrs	r2, r7, #3
 800b17a:	9303      	str	r3, [sp, #12]
 800b17c:	00bb      	lsls	r3, r7, #2
 800b17e:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 800b182:	9202      	str	r2, [sp, #8]
 800b184:	f027 0901 	bic.w	r9, r7, #1
 800b188:	0092      	lsls	r2, r2, #2
 800b18a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b18c:	9b05      	ldr	r3, [sp, #20]
 800b18e:	9204      	str	r2, [sp, #16]
 800b190:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 800b194:	f105 0120 	add.w	r1, r5, #32
 800b198:	46e6      	mov	lr, ip
 800b19a:	f8cd c01c 	str.w	ip, [sp, #28]
 800b19e:	465c      	mov	r4, fp
 800b1a0:	9617      	str	r6, [sp, #92]	@ 0x5c
 800b1a2:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800b1a6:	9a07      	ldr	r2, [sp, #28]
 800b1a8:	eb03 0a02 	add.w	sl, r3, r2
 800b1ac:	459a      	cmp	sl, r3
 800b1ae:	f1a1 0220 	sub.w	r2, r1, #32
 800b1b2:	9206      	str	r2, [sp, #24]
 800b1b4:	f240 80e5 	bls.w	800b382 <forward_lite_dense_if32of32wf32_lut4+0x252>
 800b1b8:	f109 3bff 	add.w	fp, r9, #4294967295	@ 0xffffffff
 800b1bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b1be:	4698      	mov	r8, r3
 800b1c0:	465d      	mov	r5, fp
 800b1c2:	9b02      	ldr	r3, [sp, #8]
 800b1c4:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 800b3b4 <forward_lite_dense_if32of32wf32_lut4+0x284>
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	f000 80bc 	beq.w	800b346 <forward_lite_dense_if32of32wf32_lut4+0x216>
 800b1ce:	9b04      	ldr	r3, [sp, #16]
 800b1d0:	eb02 0c03 	add.w	ip, r2, r3
 800b1d4:	460b      	mov	r3, r1
 800b1d6:	7817      	ldrb	r7, [r2, #0]
 800b1d8:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 800b1dc:	7856      	ldrb	r6, [r2, #1]
 800b1de:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 800b1e2:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 800b1e6:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 800b1ea:	ed13 5a04 	vldr	s10, [r3, #-16]
 800b1ee:	ed53 5a03 	vldr	s11, [r3, #-12]
 800b1f2:	ed13 6a02 	vldr	s12, [r3, #-8]
 800b1f6:	ed53 6a01 	vldr	s13, [r3, #-4]
 800b1fa:	f007 0e0f 	and.w	lr, r7, #15
 800b1fe:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b202:	edde 7a00 	vldr	s15, [lr]
 800b206:	093f      	lsrs	r7, r7, #4
 800b208:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800b20c:	ed97 3a00 	vldr	s6, [r7]
 800b210:	ee67 7aa2 	vmul.f32	s15, s15, s5
 800b214:	0937      	lsrs	r7, r6, #4
 800b216:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b21a:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800b21e:	f006 060f 	and.w	r6, r6, #15
 800b222:	edd7 3a00 	vldr	s7, [r7]
 800b226:	7897      	ldrb	r7, [r2, #2]
 800b228:	eee3 7a84 	vfma.f32	s15, s7, s8
 800b22c:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b230:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 800b234:	ed96 4a00 	vldr	s8, [r6]
 800b238:	78d6      	ldrb	r6, [r2, #3]
 800b23a:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b23e:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b242:	f007 070f 	and.w	r7, r7, #15
 800b246:	edde 4a00 	vldr	s9, [lr]
 800b24a:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b24e:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800b252:	3204      	adds	r2, #4
 800b254:	ed97 5a00 	vldr	s10, [r7]
 800b258:	0937      	lsrs	r7, r6, #4
 800b25a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b25e:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800b262:	f006 060f 	and.w	r6, r6, #15
 800b266:	edd7 5a00 	vldr	s11, [r7]
 800b26a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b26e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b272:	4562      	cmp	r2, ip
 800b274:	ed96 6a00 	vldr	s12, [r6]
 800b278:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b27c:	f103 0320 	add.w	r3, r3, #32
 800b280:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b284:	d1a7      	bne.n	800b1d6 <forward_lite_dense_if32of32wf32_lut4+0xa6>
 800b286:	46a6      	mov	lr, r4
 800b288:	45ce      	cmp	lr, r9
 800b28a:	d261      	bcs.n	800b350 <forward_lite_dense_if32of32wf32_lut4+0x220>
 800b28c:	eba5 070e 	sub.w	r7, r5, lr
 800b290:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 800b294:	f10e 0208 	add.w	r2, lr, #8
 800b298:	f10c 36ff 	add.w	r6, ip, #4294967295	@ 0xffffffff
 800b29c:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 800b2a0:	f8cd a004 	str.w	sl, [sp, #4]
 800b2a4:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 800b2a8:	ed52 5a01 	vldr	s11, [r2, #-4]
 800b2ac:	ed52 6a02 	vldr	s13, [r2, #-8]
 800b2b0:	f003 0a0f 	and.w	sl, r3, #15
 800b2b4:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 800b2b8:	edda 7a00 	vldr	s15, [sl]
 800b2bc:	091b      	lsrs	r3, r3, #4
 800b2be:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800b2c2:	ed93 6a00 	vldr	s12, [r3]
 800b2c6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b2ca:	42b7      	cmp	r7, r6
 800b2cc:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b2d0:	f102 0208 	add.w	r2, r2, #8
 800b2d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b2d8:	d1e4      	bne.n	800b2a4 <forward_lite_dense_if32of32wf32_lut4+0x174>
 800b2da:	f10b 0b01 	add.w	fp, fp, #1
 800b2de:	f8dd a004 	ldr.w	sl, [sp, #4]
 800b2e2:	eb0c 020b 	add.w	r2, ip, fp
 800b2e6:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 800b2ea:	9b03      	ldr	r3, [sp, #12]
 800b2ec:	b30b      	cbz	r3, 800b332 <forward_lite_dense_if32of32wf32_lut4+0x202>
 800b2ee:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b2f2:	edde 7a00 	vldr	s15, [lr]
 800b2f6:	091b      	lsrs	r3, r3, #4
 800b2f8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800b2fc:	edd3 6a00 	vldr	s13, [r3]
 800b300:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b304:	eca8 7a01 	vstmia	r8!, {s14}
 800b308:	45c2      	cmp	sl, r8
 800b30a:	f63f af5a 	bhi.w	800b1c2 <forward_lite_dense_if32of32wf32_lut4+0x92>
 800b30e:	9b05      	ldr	r3, [sp, #20]
 800b310:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b312:	189d      	adds	r5, r3, r2
 800b314:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b316:	b9eb      	cbnz	r3, 800b354 <forward_lite_dense_if32of32wf32_lut4+0x224>
 800b318:	9b08      	ldr	r3, [sp, #32]
 800b31a:	42ab      	cmp	r3, r5
 800b31c:	d92e      	bls.n	800b37c <forward_lite_dense_if32of32wf32_lut4+0x24c>
 800b31e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b320:	4499      	add	r9, r3
 800b322:	441c      	add	r4, r3
 800b324:	4419      	add	r1, r3
 800b326:	9b05      	ldr	r3, [sp, #20]
 800b328:	459a      	cmp	sl, r3
 800b32a:	d92c      	bls.n	800b386 <forward_lite_dense_if32of32wf32_lut4+0x256>
 800b32c:	9505      	str	r5, [sp, #20]
 800b32e:	462b      	mov	r3, r5
 800b330:	e739      	b.n	800b1a6 <forward_lite_dense_if32of32wf32_lut4+0x76>
 800b332:	eca8 7a01 	vstmia	r8!, {s14}
 800b336:	45c2      	cmp	sl, r8
 800b338:	d9e9      	bls.n	800b30e <forward_lite_dense_if32of32wf32_lut4+0x1de>
 800b33a:	9b02      	ldr	r3, [sp, #8]
 800b33c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800b3b4 <forward_lite_dense_if32of32wf32_lut4+0x284>
 800b340:	2b00      	cmp	r3, #0
 800b342:	f47f af44 	bne.w	800b1ce <forward_lite_dense_if32of32wf32_lut4+0x9e>
 800b346:	f8dd e018 	ldr.w	lr, [sp, #24]
 800b34a:	45ce      	cmp	lr, r9
 800b34c:	4694      	mov	ip, r2
 800b34e:	d39d      	bcc.n	800b28c <forward_lite_dense_if32of32wf32_lut4+0x15c>
 800b350:	4662      	mov	r2, ip
 800b352:	e7ca      	b.n	800b2ea <forward_lite_dense_if32of32wf32_lut4+0x1ba>
 800b354:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b356:	2b00      	cmp	r3, #0
 800b358:	d0de      	beq.n	800b318 <forward_lite_dense_if32of32wf32_lut4+0x1e8>
 800b35a:	9b07      	ldr	r3, [sp, #28]
 800b35c:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 800b360:	1aea      	subs	r2, r5, r3
 800b362:	edd2 7a00 	vldr	s15, [r2]
 800b366:	ecbc 7a01 	vldmia	ip!, {s14}
 800b36a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b36e:	ece2 7a01 	vstmia	r2!, {s15}
 800b372:	42aa      	cmp	r2, r5
 800b374:	d1f5      	bne.n	800b362 <forward_lite_dense_if32of32wf32_lut4+0x232>
 800b376:	9b08      	ldr	r3, [sp, #32]
 800b378:	42ab      	cmp	r3, r5
 800b37a:	d8d0      	bhi.n	800b31e <forward_lite_dense_if32of32wf32_lut4+0x1ee>
 800b37c:	b00d      	add	sp, #52	@ 0x34
 800b37e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b382:	461d      	mov	r5, r3
 800b384:	e7c6      	b.n	800b314 <forward_lite_dense_if32of32wf32_lut4+0x1e4>
 800b386:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800b38a:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800b38c:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 800b38e:	eba5 0c0c 	sub.w	ip, r5, ip
 800b392:	b169      	cbz	r1, 800b3b0 <forward_lite_dense_if32of32wf32_lut4+0x280>
 800b394:	4663      	mov	r3, ip
 800b396:	4632      	mov	r2, r6
 800b398:	ed93 7a00 	vldr	s14, [r3]
 800b39c:	ecf2 7a01 	vldmia	r2!, {s15}
 800b3a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b3a4:	ece3 7a01 	vstmia	r3!, {s15}
 800b3a8:	429d      	cmp	r5, r3
 800b3aa:	d1f5      	bne.n	800b398 <forward_lite_dense_if32of32wf32_lut4+0x268>
 800b3ac:	2900      	cmp	r1, #0
 800b3ae:	d1f1      	bne.n	800b394 <forward_lite_dense_if32of32wf32_lut4+0x264>
 800b3b0:	e7fe      	b.n	800b3b0 <forward_lite_dense_if32of32wf32_lut4+0x280>
 800b3b2:	bf00      	nop
 800b3b4:	00000000 	.word	0x00000000

0800b3b8 <forward_lite_dense_if32of32wf32_lut8>:
 800b3b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3bc:	b087      	sub	sp, #28
 800b3be:	4605      	mov	r5, r0
 800b3c0:	9205      	str	r2, [sp, #20]
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 800b3c8:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800b3ca:	fb02 f303 	mul.w	r3, r2, r3
 800b3ce:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800b3d2:	e9dd b611 	ldrd	fp, r6, [sp, #68]	@ 0x44
 800b3d6:	460f      	mov	r7, r1
 800b3d8:	9303      	str	r3, [sp, #12]
 800b3da:	b12c      	cbz	r4, 800b3e8 <forward_lite_dense_if32of32wf32_lut8+0x30>
 800b3dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b3e0:	4621      	mov	r1, r4
 800b3e2:	f000 f957 	bl	800b694 <st_int8_copy>
 800b3e6:	4620      	mov	r0, r4
 800b3e8:	9b03      	ldr	r3, [sp, #12]
 800b3ea:	429d      	cmp	r5, r3
 800b3ec:	f080 8115 	bcs.w	800b61a <forward_lite_dense_if32of32wf32_lut8+0x262>
 800b3f0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b3f2:	9500      	str	r5, [sp, #0]
 800b3f4:	ea4f 09d6 	mov.w	r9, r6, lsr #3
 800b3f8:	0099      	lsls	r1, r3, #2
 800b3fa:	9b00      	ldr	r3, [sp, #0]
 800b3fc:	9104      	str	r1, [sp, #16]
 800b3fe:	00b2      	lsls	r2, r6, #2
 800b400:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 800b404:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 800b408:	464d      	mov	r5, r9
 800b40a:	4689      	mov	r9, r1
 800b40c:	4611      	mov	r1, r2
 800b40e:	465a      	mov	r2, fp
 800b410:	eb03 0b09 	add.w	fp, r3, r9
 800b414:	3720      	adds	r7, #32
 800b416:	459b      	cmp	fp, r3
 800b418:	f006 0407 	and.w	r4, r6, #7
 800b41c:	f1a7 0e20 	sub.w	lr, r7, #32
 800b420:	f240 80d6 	bls.w	800b5d0 <forward_lite_dense_if32of32wf32_lut8+0x218>
 800b424:	e9cd 9e01 	strd	r9, lr, [sp, #4]
 800b428:	469c      	mov	ip, r3
 800b42a:	9b05      	ldr	r3, [sp, #20]
 800b42c:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 800b64c <forward_lite_dense_if32of32wf32_lut8+0x294>
 800b430:	2d00      	cmp	r5, #0
 800b432:	f000 80db 	beq.w	800b5ec <forward_lite_dense_if32of32wf32_lut8+0x234>
 800b436:	eb03 090a 	add.w	r9, r3, sl
 800b43a:	463e      	mov	r6, r7
 800b43c:	f893 e001 	ldrb.w	lr, [r3, #1]
 800b440:	ed16 3a07 	vldr	s6, [r6, #-28]	@ 0xffffffe4
 800b444:	ed56 3a08 	vldr	s7, [r6, #-32]	@ 0xffffffe0
 800b448:	ed16 4a06 	vldr	s8, [r6, #-24]	@ 0xffffffe8
 800b44c:	ed56 4a05 	vldr	s9, [r6, #-20]	@ 0xffffffec
 800b450:	ed16 5a04 	vldr	s10, [r6, #-16]
 800b454:	ed56 5a03 	vldr	s11, [r6, #-12]
 800b458:	ed16 6a02 	vldr	s12, [r6, #-8]
 800b45c:	ed56 6a01 	vldr	s13, [r6, #-4]
 800b460:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b464:	edde 7a00 	vldr	s15, [lr]
 800b468:	f893 e000 	ldrb.w	lr, [r3]
 800b46c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b470:	ee67 7a83 	vmul.f32	s15, s15, s6
 800b474:	ed9e 3a00 	vldr	s6, [lr]
 800b478:	f893 e002 	ldrb.w	lr, [r3, #2]
 800b47c:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b480:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b484:	3308      	adds	r3, #8
 800b486:	edde 3a00 	vldr	s7, [lr]
 800b48a:	f813 ec05 	ldrb.w	lr, [r3, #-5]
 800b48e:	eee3 7a84 	vfma.f32	s15, s7, s8
 800b492:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b496:	3620      	adds	r6, #32
 800b498:	ed9e 4a00 	vldr	s8, [lr]
 800b49c:	f813 ec04 	ldrb.w	lr, [r3, #-4]
 800b4a0:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b4a4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b4a8:	edde 4a00 	vldr	s9, [lr]
 800b4ac:	f813 ec03 	ldrb.w	lr, [r3, #-3]
 800b4b0:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b4b4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b4b8:	ed9e 5a00 	vldr	s10, [lr]
 800b4bc:	f813 ec02 	ldrb.w	lr, [r3, #-2]
 800b4c0:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b4c4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b4c8:	edde 5a00 	vldr	s11, [lr]
 800b4cc:	f813 ec01 	ldrb.w	lr, [r3, #-1]
 800b4d0:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b4d4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b4d8:	454b      	cmp	r3, r9
 800b4da:	ed9e 6a00 	vldr	s12, [lr]
 800b4de:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b4e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b4e6:	d1a9      	bne.n	800b43c <forward_lite_dense_if32of32wf32_lut8+0x84>
 800b4e8:	4643      	mov	r3, r8
 800b4ea:	2c00      	cmp	r4, #0
 800b4ec:	d07c      	beq.n	800b5e8 <forward_lite_dense_if32of32wf32_lut8+0x230>
 800b4ee:	f899 6000 	ldrb.w	r6, [r9]
 800b4f2:	edd3 7a00 	vldr	s15, [r3]
 800b4f6:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b4fa:	edd6 6a00 	vldr	s13, [r6]
 800b4fe:	2c01      	cmp	r4, #1
 800b500:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b504:	d045      	beq.n	800b592 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800b506:	f899 6001 	ldrb.w	r6, [r9, #1]
 800b50a:	edd3 7a01 	vldr	s15, [r3, #4]
 800b50e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b512:	edd6 6a00 	vldr	s13, [r6]
 800b516:	2c02      	cmp	r4, #2
 800b518:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b51c:	d039      	beq.n	800b592 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800b51e:	f899 6002 	ldrb.w	r6, [r9, #2]
 800b522:	edd3 7a02 	vldr	s15, [r3, #8]
 800b526:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b52a:	edd6 6a00 	vldr	s13, [r6]
 800b52e:	2c03      	cmp	r4, #3
 800b530:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b534:	d02d      	beq.n	800b592 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800b536:	f899 6003 	ldrb.w	r6, [r9, #3]
 800b53a:	edd3 6a03 	vldr	s13, [r3, #12]
 800b53e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b542:	edd6 7a00 	vldr	s15, [r6]
 800b546:	2c04      	cmp	r4, #4
 800b548:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b54c:	d021      	beq.n	800b592 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800b54e:	f899 6004 	ldrb.w	r6, [r9, #4]
 800b552:	edd3 6a04 	vldr	s13, [r3, #16]
 800b556:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b55a:	edd6 7a00 	vldr	s15, [r6]
 800b55e:	2c05      	cmp	r4, #5
 800b560:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b564:	d015      	beq.n	800b592 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800b566:	f899 6005 	ldrb.w	r6, [r9, #5]
 800b56a:	edd3 6a05 	vldr	s13, [r3, #20]
 800b56e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b572:	edd6 7a00 	vldr	s15, [r6]
 800b576:	2c06      	cmp	r4, #6
 800b578:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b57c:	d009      	beq.n	800b592 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800b57e:	edd3 7a06 	vldr	s15, [r3, #24]
 800b582:	f899 3006 	ldrb.w	r3, [r9, #6]
 800b586:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800b58a:	edd3 6a00 	vldr	s13, [r3]
 800b58e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b592:	eb09 0304 	add.w	r3, r9, r4
 800b596:	ecac 7a01 	vstmia	ip!, {s14}
 800b59a:	45e3      	cmp	fp, ip
 800b59c:	f63f af46 	bhi.w	800b42c <forward_lite_dense_if32of32wf32_lut8+0x74>
 800b5a0:	e9dd 3900 	ldrd	r3, r9, [sp]
 800b5a4:	9e04      	ldr	r6, [sp, #16]
 800b5a6:	eb03 0e06 	add.w	lr, r3, r6
 800b5aa:	bb1a      	cbnz	r2, 800b5f4 <forward_lite_dense_if32of32wf32_lut8+0x23c>
 800b5ac:	9b03      	ldr	r3, [sp, #12]
 800b5ae:	4573      	cmp	r3, lr
 800b5b0:	d933      	bls.n	800b61a <forward_lite_dense_if32of32wf32_lut8+0x262>
 800b5b2:	9b00      	ldr	r3, [sp, #0]
 800b5b4:	459b      	cmp	fp, r3
 800b5b6:	4488      	add	r8, r1
 800b5b8:	440f      	add	r7, r1
 800b5ba:	d942      	bls.n	800b642 <forward_lite_dense_if32of32wf32_lut8+0x28a>
 800b5bc:	4673      	mov	r3, lr
 800b5be:	eb03 0b09 	add.w	fp, r3, r9
 800b5c2:	459b      	cmp	fp, r3
 800b5c4:	f8cd e000 	str.w	lr, [sp]
 800b5c8:	f1a7 0e20 	sub.w	lr, r7, #32
 800b5cc:	f63f af2a 	bhi.w	800b424 <forward_lite_dense_if32of32wf32_lut8+0x6c>
 800b5d0:	b97a      	cbnz	r2, 800b5f2 <forward_lite_dense_if32of32wf32_lut8+0x23a>
 800b5d2:	461d      	mov	r5, r3
 800b5d4:	9b03      	ldr	r3, [sp, #12]
 800b5d6:	42ab      	cmp	r3, r5
 800b5d8:	4649      	mov	r1, r9
 800b5da:	4693      	mov	fp, r2
 800b5dc:	d91d      	bls.n	800b61a <forward_lite_dense_if32of32wf32_lut8+0x262>
 800b5de:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b5e0:	4249      	negs	r1, r1
 800b5e2:	465b      	mov	r3, fp
 800b5e4:	b9e3      	cbnz	r3, 800b620 <forward_lite_dense_if32of32wf32_lut8+0x268>
 800b5e6:	e7fe      	b.n	800b5e6 <forward_lite_dense_if32of32wf32_lut8+0x22e>
 800b5e8:	464b      	mov	r3, r9
 800b5ea:	e7d4      	b.n	800b596 <forward_lite_dense_if32of32wf32_lut8+0x1de>
 800b5ec:	4699      	mov	r9, r3
 800b5ee:	9b02      	ldr	r3, [sp, #8]
 800b5f0:	e77b      	b.n	800b4ea <forward_lite_dense_if32of32wf32_lut8+0x132>
 800b5f2:	469e      	mov	lr, r3
 800b5f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d0d8      	beq.n	800b5ac <forward_lite_dense_if32of32wf32_lut8+0x1f4>
 800b5fa:	ebae 0309 	sub.w	r3, lr, r9
 800b5fe:	4616      	mov	r6, r2
 800b600:	edd3 7a00 	vldr	s15, [r3]
 800b604:	ecb6 7a01 	vldmia	r6!, {s14}
 800b608:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b60c:	ece3 7a01 	vstmia	r3!, {s15}
 800b610:	4573      	cmp	r3, lr
 800b612:	d1f5      	bne.n	800b600 <forward_lite_dense_if32of32wf32_lut8+0x248>
 800b614:	9b03      	ldr	r3, [sp, #12]
 800b616:	4573      	cmp	r3, lr
 800b618:	d8cb      	bhi.n	800b5b2 <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 800b61a:	b007      	add	sp, #28
 800b61c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b620:	2a00      	cmp	r2, #0
 800b622:	d0df      	beq.n	800b5e4 <forward_lite_dense_if32of32wf32_lut8+0x22c>
 800b624:	469b      	mov	fp, r3
 800b626:	4429      	add	r1, r5
 800b628:	460b      	mov	r3, r1
 800b62a:	465a      	mov	r2, fp
 800b62c:	ed93 7a00 	vldr	s14, [r3]
 800b630:	ecf2 7a01 	vldmia	r2!, {s15}
 800b634:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b638:	ece3 7a01 	vstmia	r3!, {s15}
 800b63c:	42ab      	cmp	r3, r5
 800b63e:	d1f5      	bne.n	800b62c <forward_lite_dense_if32of32wf32_lut8+0x274>
 800b640:	e7f2      	b.n	800b628 <forward_lite_dense_if32of32wf32_lut8+0x270>
 800b642:	4649      	mov	r1, r9
 800b644:	4693      	mov	fp, r2
 800b646:	4675      	mov	r5, lr
 800b648:	e7c9      	b.n	800b5de <forward_lite_dense_if32of32wf32_lut8+0x226>
 800b64a:	bf00      	nop
 800b64c:	00000000 	.word	0x00000000

0800b650 <forward_lite_nl_relu_if32of32>:
 800b650:	f102 4380 	add.w	r3, r2, #1073741824	@ 0x40000000
 800b654:	3b01      	subs	r3, #1
 800b656:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 800b65a:	4291      	cmp	r1, r2
 800b65c:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800b660:	d814      	bhi.n	800b68c <forward_lite_nl_relu_if32of32+0x3c>
 800b662:	f10c 0104 	add.w	r1, ip, #4
 800b666:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800b690 <forward_lite_nl_relu_if32of32+0x40>
 800b66a:	1d13      	adds	r3, r2, #4
 800b66c:	4408      	add	r0, r1
 800b66e:	eba2 020c 	sub.w	r2, r2, ip
 800b672:	ed73 7a01 	vldmdb	r3!, {s15}
 800b676:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b67a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b67e:	bfb8      	it	lt
 800b680:	eef0 7a47 	vmovlt.f32	s15, s14
 800b684:	4293      	cmp	r3, r2
 800b686:	ed60 7a01 	vstmdb	r0!, {s15}
 800b68a:	d1f2      	bne.n	800b672 <forward_lite_nl_relu_if32of32+0x22>
 800b68c:	4770      	bx	lr
 800b68e:	bf00      	nop
 800b690:	00000000 	.word	0x00000000

0800b694 <st_int8_copy>:
 800b694:	4288      	cmp	r0, r1
 800b696:	d021      	beq.n	800b6dc <st_int8_copy+0x48>
 800b698:	b302      	cbz	r2, 800b6dc <st_int8_copy+0x48>
 800b69a:	4288      	cmp	r0, r1
 800b69c:	d313      	bcc.n	800b6c6 <st_int8_copy+0x32>
 800b69e:	2a03      	cmp	r2, #3
 800b6a0:	d81d      	bhi.n	800b6de <st_int8_copy+0x4a>
 800b6a2:	3a01      	subs	r2, #1
 800b6a4:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b6a8:	f801 3b01 	strb.w	r3, [r1], #1
 800b6ac:	b1b2      	cbz	r2, 800b6dc <st_int8_copy+0x48>
 800b6ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b6b2:	f801 3b01 	strb.w	r3, [r1], #1
 800b6b6:	2a01      	cmp	r2, #1
 800b6b8:	f000 8088 	beq.w	800b7cc <st_int8_copy+0x138>
 800b6bc:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b6c0:	f801 3b01 	strb.w	r3, [r1], #1
 800b6c4:	4770      	bx	lr
 800b6c6:	1883      	adds	r3, r0, r2
 800b6c8:	428b      	cmp	r3, r1
 800b6ca:	d9e8      	bls.n	800b69e <st_int8_copy+0xa>
 800b6cc:	440a      	add	r2, r1
 800b6ce:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800b6d2:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800b6d6:	4298      	cmp	r0, r3
 800b6d8:	d1f9      	bne.n	800b6ce <st_int8_copy+0x3a>
 800b6da:	4770      	bx	lr
 800b6dc:	4770      	bx	lr
 800b6de:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b6e2:	f001 0e03 	and.w	lr, r1, #3
 800b6e6:	f1ce 0304 	rsb	r3, lr, #4
 800b6ea:	eba2 0c03 	sub.w	ip, r2, r3
 800b6ee:	f000 0803 	and.w	r8, r0, #3
 800b6f2:	f1ce 0203 	rsb	r2, lr, #3
 800b6f6:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b6fa:	f801 3b01 	strb.w	r3, [r1], #1
 800b6fe:	b182      	cbz	r2, 800b722 <st_int8_copy+0x8e>
 800b700:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b704:	f801 3b01 	strb.w	r3, [r1], #1
 800b708:	2a01      	cmp	r2, #1
 800b70a:	d00a      	beq.n	800b722 <st_int8_copy+0x8e>
 800b70c:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b710:	f801 3b01 	strb.w	r3, [r1], #1
 800b714:	f1be 0f01 	cmp.w	lr, #1
 800b718:	d003      	beq.n	800b722 <st_int8_copy+0x8e>
 800b71a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b71e:	f801 3b01 	strb.w	r3, [r1], #1
 800b722:	45c6      	cmp	lr, r8
 800b724:	d02a      	beq.n	800b77c <st_int8_copy+0xe8>
 800b726:	ea5f 121c 	movs.w	r2, ip, lsr #4
 800b72a:	d00a      	beq.n	800b742 <st_int8_copy+0xae>
 800b72c:	f850 3b04 	ldr.w	r3, [r0], #4
 800b730:	f850 4b04 	ldr.w	r4, [r0], #4
 800b734:	f850 5b04 	ldr.w	r5, [r0], #4
 800b738:	f850 6b04 	ldr.w	r6, [r0], #4
 800b73c:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800b73e:	3a01      	subs	r2, #1
 800b740:	d1f4      	bne.n	800b72c <st_int8_copy+0x98>
 800b742:	f01c 0f08 	tst.w	ip, #8
 800b746:	d004      	beq.n	800b752 <st_int8_copy+0xbe>
 800b748:	f850 3b04 	ldr.w	r3, [r0], #4
 800b74c:	f850 4b04 	ldr.w	r4, [r0], #4
 800b750:	c118      	stmia	r1!, {r3, r4}
 800b752:	f01c 0f04 	tst.w	ip, #4
 800b756:	d003      	beq.n	800b760 <st_int8_copy+0xcc>
 800b758:	f850 3b04 	ldr.w	r3, [r0], #4
 800b75c:	f841 3b04 	str.w	r3, [r1], #4
 800b760:	f01c 0f02 	tst.w	ip, #2
 800b764:	d003      	beq.n	800b76e <st_int8_copy+0xda>
 800b766:	f830 3b02 	ldrh.w	r3, [r0], #2
 800b76a:	f821 3b02 	strh.w	r3, [r1], #2
 800b76e:	f01c 0f01 	tst.w	ip, #1
 800b772:	d001      	beq.n	800b778 <st_int8_copy+0xe4>
 800b774:	7803      	ldrb	r3, [r0, #0]
 800b776:	700b      	strb	r3, [r1, #0]
 800b778:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b77c:	ea5f 199c 	movs.w	r9, ip, lsr #6
 800b780:	d00e      	beq.n	800b7a0 <st_int8_copy+0x10c>
 800b782:	4688      	mov	r8, r1
 800b784:	4686      	mov	lr, r0
 800b786:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800b78a:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800b78e:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800b792:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800b796:	f1b9 0901 	subs.w	r9, r9, #1
 800b79a:	4641      	mov	r1, r8
 800b79c:	4670      	mov	r0, lr
 800b79e:	d1f0      	bne.n	800b782 <st_int8_copy+0xee>
 800b7a0:	f01c 0f20 	tst.w	ip, #32
 800b7a4:	d007      	beq.n	800b7b6 <st_int8_copy+0x122>
 800b7a6:	4688      	mov	r8, r1
 800b7a8:	4686      	mov	lr, r0
 800b7aa:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800b7ae:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800b7b2:	4641      	mov	r1, r8
 800b7b4:	4670      	mov	r0, lr
 800b7b6:	f01c 0f10 	tst.w	ip, #16
 800b7ba:	d001      	beq.n	800b7c0 <st_int8_copy+0x12c>
 800b7bc:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 800b7be:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800b7c0:	f01c 0f08 	tst.w	ip, #8
 800b7c4:	d0c5      	beq.n	800b752 <st_int8_copy+0xbe>
 800b7c6:	c818      	ldmia	r0!, {r3, r4}
 800b7c8:	c118      	stmia	r1!, {r3, r4}
 800b7ca:	e7c2      	b.n	800b752 <st_int8_copy+0xbe>
 800b7cc:	4770      	bx	lr
 800b7ce:	bf00      	nop

0800b7d0 <ai_array_to_buffer_fmt>:
 800b7d0:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800b7d4:	2b02      	cmp	r3, #2
 800b7d6:	d055      	beq.n	800b884 <ai_array_to_buffer_fmt+0xb4>
 800b7d8:	4a2d      	ldr	r2, [pc, #180]	@ (800b890 <ai_array_to_buffer_fmt+0xc0>)
 800b7da:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 800b7de:	4293      	cmp	r3, r2
 800b7e0:	d010      	beq.n	800b804 <ai_array_to_buffer_fmt+0x34>
 800b7e2:	dc21      	bgt.n	800b828 <ai_array_to_buffer_fmt+0x58>
 800b7e4:	4a2b      	ldr	r2, [pc, #172]	@ (800b894 <ai_array_to_buffer_fmt+0xc4>)
 800b7e6:	4293      	cmp	r3, r2
 800b7e8:	d00c      	beq.n	800b804 <ai_array_to_buffer_fmt+0x34>
 800b7ea:	dd0f      	ble.n	800b80c <ai_array_to_buffer_fmt+0x3c>
 800b7ec:	4a2a      	ldr	r2, [pc, #168]	@ (800b898 <ai_array_to_buffer_fmt+0xc8>)
 800b7ee:	4293      	cmp	r3, r2
 800b7f0:	d008      	beq.n	800b804 <ai_array_to_buffer_fmt+0x34>
 800b7f2:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 800b7f6:	4293      	cmp	r3, r2
 800b7f8:	d004      	beq.n	800b804 <ai_array_to_buffer_fmt+0x34>
 800b7fa:	4a28      	ldr	r2, [pc, #160]	@ (800b89c <ai_array_to_buffer_fmt+0xcc>)
 800b7fc:	4293      	cmp	r3, r2
 800b7fe:	bf0c      	ite	eq
 800b800:	4613      	moveq	r3, r2
 800b802:	2340      	movne	r3, #64	@ 0x40
 800b804:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800b808:	4318      	orrs	r0, r3
 800b80a:	4770      	bx	lr
 800b80c:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800b810:	4293      	cmp	r3, r2
 800b812:	d0f7      	beq.n	800b804 <ai_array_to_buffer_fmt+0x34>
 800b814:	dd2c      	ble.n	800b870 <ai_array_to_buffer_fmt+0xa0>
 800b816:	4a22      	ldr	r2, [pc, #136]	@ (800b8a0 <ai_array_to_buffer_fmt+0xd0>)
 800b818:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800b81c:	4293      	cmp	r3, r2
 800b81e:	bf0c      	ite	eq
 800b820:	4613      	moveq	r3, r2
 800b822:	2340      	movne	r3, #64	@ 0x40
 800b824:	4318      	orrs	r0, r3
 800b826:	4770      	bx	lr
 800b828:	4a1e      	ldr	r2, [pc, #120]	@ (800b8a4 <ai_array_to_buffer_fmt+0xd4>)
 800b82a:	4293      	cmp	r3, r2
 800b82c:	d0ea      	beq.n	800b804 <ai_array_to_buffer_fmt+0x34>
 800b82e:	dd10      	ble.n	800b852 <ai_array_to_buffer_fmt+0x82>
 800b830:	4a1d      	ldr	r2, [pc, #116]	@ (800b8a8 <ai_array_to_buffer_fmt+0xd8>)
 800b832:	4293      	cmp	r3, r2
 800b834:	d0e6      	beq.n	800b804 <ai_array_to_buffer_fmt+0x34>
 800b836:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 800b83a:	4293      	cmp	r3, r2
 800b83c:	d0e2      	beq.n	800b804 <ai_array_to_buffer_fmt+0x34>
 800b83e:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 800b842:	4293      	cmp	r3, r2
 800b844:	bf0c      	ite	eq
 800b846:	4613      	moveq	r3, r2
 800b848:	2340      	movne	r3, #64	@ 0x40
 800b84a:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800b84e:	4318      	orrs	r0, r3
 800b850:	4770      	bx	lr
 800b852:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 800b856:	4293      	cmp	r3, r2
 800b858:	d0d4      	beq.n	800b804 <ai_array_to_buffer_fmt+0x34>
 800b85a:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 800b85e:	4293      	cmp	r3, r2
 800b860:	d0d0      	beq.n	800b804 <ai_array_to_buffer_fmt+0x34>
 800b862:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800b866:	4293      	cmp	r3, r2
 800b868:	bf0c      	ite	eq
 800b86a:	4613      	moveq	r3, r2
 800b86c:	2340      	movne	r3, #64	@ 0x40
 800b86e:	e7c9      	b.n	800b804 <ai_array_to_buffer_fmt+0x34>
 800b870:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800b874:	4293      	cmp	r3, r2
 800b876:	d0c5      	beq.n	800b804 <ai_array_to_buffer_fmt+0x34>
 800b878:	3280      	adds	r2, #128	@ 0x80
 800b87a:	4293      	cmp	r3, r2
 800b87c:	bf0c      	ite	eq
 800b87e:	4613      	moveq	r3, r2
 800b880:	2340      	movne	r3, #64	@ 0x40
 800b882:	e7bf      	b.n	800b804 <ai_array_to_buffer_fmt+0x34>
 800b884:	4b09      	ldr	r3, [pc, #36]	@ (800b8ac <ai_array_to_buffer_fmt+0xdc>)
 800b886:	4003      	ands	r3, r0
 800b888:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b88c:	e7ba      	b.n	800b804 <ai_array_to_buffer_fmt+0x34>
 800b88e:	bf00      	nop
 800b890:	00821040 	.word	0x00821040
 800b894:	00040840 	.word	0x00040840
 800b898:	00041040 	.word	0x00041040
 800b89c:	0004084f 	.word	0x0004084f
 800b8a0:	00040447 	.word	0x00040447
 800b8a4:	00840447 	.word	0x00840447
 800b8a8:	0084084f 	.word	0x0084084f
 800b8ac:	00803fff 	.word	0x00803fff

0800b8b0 <ai_array_get_byte_size>:
 800b8b0:	b1d1      	cbz	r1, 800b8e8 <ai_array_get_byte_size+0x38>
 800b8b2:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800b8b6:	fb03 f101 	mul.w	r1, r3, r1
 800b8ba:	f3c0 4c43 	ubfx	ip, r0, #17, #4
 800b8be:	f46f 7288 	mvn.w	r2, #272	@ 0x110
 800b8c2:	fa42 f20c 	asr.w	r2, r2, ip
 800b8c6:	3107      	adds	r1, #7
 800b8c8:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800b8cc:	07d2      	lsls	r2, r2, #31
 800b8ce:	f021 0107 	bic.w	r1, r1, #7
 800b8d2:	fa21 f100 	lsr.w	r1, r1, r0
 800b8d6:	bf5a      	itte	pl
 800b8d8:	fa43 f000 	asrpl.w	r0, r3, r0
 800b8dc:	4083      	lslpl	r3, r0
 800b8de:	2300      	movmi	r3, #0
 800b8e0:	3107      	adds	r1, #7
 800b8e2:	4419      	add	r1, r3
 800b8e4:	08c8      	lsrs	r0, r1, #3
 800b8e6:	4770      	bx	lr
 800b8e8:	4608      	mov	r0, r1
 800b8ea:	4770      	bx	lr

0800b8ec <ai_array_get_data_byte_size>:
 800b8ec:	b169      	cbz	r1, 800b90a <ai_array_get_data_byte_size+0x1e>
 800b8ee:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800b8f2:	fb01 f303 	mul.w	r3, r1, r3
 800b8f6:	3307      	adds	r3, #7
 800b8f8:	f023 0307 	bic.w	r3, r3, #7
 800b8fc:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800b900:	fa23 f000 	lsr.w	r0, r3, r0
 800b904:	3007      	adds	r0, #7
 800b906:	08c0      	lsrs	r0, r0, #3
 800b908:	4770      	bx	lr
 800b90a:	4608      	mov	r0, r1
 800b90c:	4770      	bx	lr
 800b90e:	bf00      	nop

0800b910 <ai_version_get>:
 800b910:	0212      	lsls	r2, r2, #8
 800b912:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800b916:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800b91a:	4770      	bx	lr

0800b91c <get_tensor_byte_size>:
 800b91c:	b410      	push	{r4}
 800b91e:	6983      	ldr	r3, [r0, #24]
 800b920:	68c4      	ldr	r4, [r0, #12]
 800b922:	6941      	ldr	r1, [r0, #20]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	68e0      	ldr	r0, [r4, #12]
 800b928:	4a07      	ldr	r2, [pc, #28]	@ (800b948 <get_tensor_byte_size+0x2c>)
 800b92a:	68c9      	ldr	r1, [r1, #12]
 800b92c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b930:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 800b934:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b938:	fb01 f000 	mul.w	r0, r1, r0
 800b93c:	4293      	cmp	r3, r2
 800b93e:	bf04      	itt	eq
 800b940:	3007      	addeq	r0, #7
 800b942:	08c0      	lsreq	r0, r0, #3
 800b944:	4770      	bx	lr
 800b946:	bf00      	nop
 800b948:	000400c0 	.word	0x000400c0

0800b94c <arm_rfft_fast_init_f32>:
 800b94c:	084b      	lsrs	r3, r1, #1
 800b94e:	2b80      	cmp	r3, #128	@ 0x80
 800b950:	b410      	push	{r4}
 800b952:	8201      	strh	r1, [r0, #16]
 800b954:	8003      	strh	r3, [r0, #0]
 800b956:	d046      	beq.n	800b9e6 <arm_rfft_fast_init_f32+0x9a>
 800b958:	d916      	bls.n	800b988 <arm_rfft_fast_init_f32+0x3c>
 800b95a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b95e:	d03c      	beq.n	800b9da <arm_rfft_fast_init_f32+0x8e>
 800b960:	d928      	bls.n	800b9b4 <arm_rfft_fast_init_f32+0x68>
 800b962:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b966:	d01f      	beq.n	800b9a8 <arm_rfft_fast_init_f32+0x5c>
 800b968:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b96c:	d112      	bne.n	800b994 <arm_rfft_fast_init_f32+0x48>
 800b96e:	4920      	ldr	r1, [pc, #128]	@ (800b9f0 <arm_rfft_fast_init_f32+0xa4>)
 800b970:	4a20      	ldr	r2, [pc, #128]	@ (800b9f4 <arm_rfft_fast_init_f32+0xa8>)
 800b972:	4b21      	ldr	r3, [pc, #132]	@ (800b9f8 <arm_rfft_fast_init_f32+0xac>)
 800b974:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 800b978:	8184      	strh	r4, [r0, #12]
 800b97a:	6081      	str	r1, [r0, #8]
 800b97c:	6042      	str	r2, [r0, #4]
 800b97e:	6143      	str	r3, [r0, #20]
 800b980:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b984:	2000      	movs	r0, #0
 800b986:	4770      	bx	lr
 800b988:	2b20      	cmp	r3, #32
 800b98a:	d01c      	beq.n	800b9c6 <arm_rfft_fast_init_f32+0x7a>
 800b98c:	2b40      	cmp	r3, #64	@ 0x40
 800b98e:	d006      	beq.n	800b99e <arm_rfft_fast_init_f32+0x52>
 800b990:	2b10      	cmp	r3, #16
 800b992:	d01d      	beq.n	800b9d0 <arm_rfft_fast_init_f32+0x84>
 800b994:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b998:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b99c:	4770      	bx	lr
 800b99e:	2438      	movs	r4, #56	@ 0x38
 800b9a0:	4916      	ldr	r1, [pc, #88]	@ (800b9fc <arm_rfft_fast_init_f32+0xb0>)
 800b9a2:	4a17      	ldr	r2, [pc, #92]	@ (800ba00 <arm_rfft_fast_init_f32+0xb4>)
 800b9a4:	4b17      	ldr	r3, [pc, #92]	@ (800ba04 <arm_rfft_fast_init_f32+0xb8>)
 800b9a6:	e7e7      	b.n	800b978 <arm_rfft_fast_init_f32+0x2c>
 800b9a8:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 800b9ac:	4916      	ldr	r1, [pc, #88]	@ (800ba08 <arm_rfft_fast_init_f32+0xbc>)
 800b9ae:	4a17      	ldr	r2, [pc, #92]	@ (800ba0c <arm_rfft_fast_init_f32+0xc0>)
 800b9b0:	4b17      	ldr	r3, [pc, #92]	@ (800ba10 <arm_rfft_fast_init_f32+0xc4>)
 800b9b2:	e7e1      	b.n	800b978 <arm_rfft_fast_init_f32+0x2c>
 800b9b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b9b8:	d1ec      	bne.n	800b994 <arm_rfft_fast_init_f32+0x48>
 800b9ba:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 800b9be:	4915      	ldr	r1, [pc, #84]	@ (800ba14 <arm_rfft_fast_init_f32+0xc8>)
 800b9c0:	4a15      	ldr	r2, [pc, #84]	@ (800ba18 <arm_rfft_fast_init_f32+0xcc>)
 800b9c2:	4b16      	ldr	r3, [pc, #88]	@ (800ba1c <arm_rfft_fast_init_f32+0xd0>)
 800b9c4:	e7d8      	b.n	800b978 <arm_rfft_fast_init_f32+0x2c>
 800b9c6:	2430      	movs	r4, #48	@ 0x30
 800b9c8:	4915      	ldr	r1, [pc, #84]	@ (800ba20 <arm_rfft_fast_init_f32+0xd4>)
 800b9ca:	4a16      	ldr	r2, [pc, #88]	@ (800ba24 <arm_rfft_fast_init_f32+0xd8>)
 800b9cc:	4b16      	ldr	r3, [pc, #88]	@ (800ba28 <arm_rfft_fast_init_f32+0xdc>)
 800b9ce:	e7d3      	b.n	800b978 <arm_rfft_fast_init_f32+0x2c>
 800b9d0:	2414      	movs	r4, #20
 800b9d2:	4916      	ldr	r1, [pc, #88]	@ (800ba2c <arm_rfft_fast_init_f32+0xe0>)
 800b9d4:	4a16      	ldr	r2, [pc, #88]	@ (800ba30 <arm_rfft_fast_init_f32+0xe4>)
 800b9d6:	4b17      	ldr	r3, [pc, #92]	@ (800ba34 <arm_rfft_fast_init_f32+0xe8>)
 800b9d8:	e7ce      	b.n	800b978 <arm_rfft_fast_init_f32+0x2c>
 800b9da:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 800b9de:	4916      	ldr	r1, [pc, #88]	@ (800ba38 <arm_rfft_fast_init_f32+0xec>)
 800b9e0:	4a16      	ldr	r2, [pc, #88]	@ (800ba3c <arm_rfft_fast_init_f32+0xf0>)
 800b9e2:	4b17      	ldr	r3, [pc, #92]	@ (800ba40 <arm_rfft_fast_init_f32+0xf4>)
 800b9e4:	e7c8      	b.n	800b978 <arm_rfft_fast_init_f32+0x2c>
 800b9e6:	24d0      	movs	r4, #208	@ 0xd0
 800b9e8:	4916      	ldr	r1, [pc, #88]	@ (800ba44 <arm_rfft_fast_init_f32+0xf8>)
 800b9ea:	4a17      	ldr	r2, [pc, #92]	@ (800ba48 <arm_rfft_fast_init_f32+0xfc>)
 800b9ec:	4b17      	ldr	r3, [pc, #92]	@ (800ba4c <arm_rfft_fast_init_f32+0x100>)
 800b9ee:	e7c3      	b.n	800b978 <arm_rfft_fast_init_f32+0x2c>
 800b9f0:	08025400 	.word	0x08025400
 800b9f4:	080165f8 	.word	0x080165f8
 800b9f8:	0801c768 	.word	0x0801c768
 800b9fc:	0801a6f8 	.word	0x0801a6f8
 800ba00:	080271c0 	.word	0x080271c0
 800ba04:	080296b0 	.word	0x080296b0
 800ba08:	080230e8 	.word	0x080230e8
 800ba0c:	08020fe8 	.word	0x08020fe8
 800ba10:	0801a768 	.word	0x0801a768
 800ba14:	08029340 	.word	0x08029340
 800ba18:	08020768 	.word	0x08020768
 800ba1c:	080273c0 	.word	0x080273c0
 800ba20:	08023fa0 	.word	0x08023fa0
 800ba24:	08022fe8 	.word	0x08022fe8
 800ba28:	0801a5f8 	.word	0x0801a5f8
 800ba2c:	08023ef8 	.word	0x08023ef8
 800ba30:	08020f68 	.word	0x08020f68
 800ba34:	08023f20 	.word	0x08023f20
 800ba38:	08027bc0 	.word	0x08027bc0
 800ba3c:	08024400 	.word	0x08024400
 800ba40:	08027f40 	.word	0x08027f40
 800ba44:	080298b0 	.word	0x080298b0
 800ba48:	08024000 	.word	0x08024000
 800ba4c:	08028f40 	.word	0x08028f40

0800ba50 <arm_rfft_fast_f32>:
 800ba50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba54:	8a06      	ldrh	r6, [r0, #16]
 800ba56:	0876      	lsrs	r6, r6, #1
 800ba58:	4607      	mov	r7, r0
 800ba5a:	4615      	mov	r5, r2
 800ba5c:	8006      	strh	r6, [r0, #0]
 800ba5e:	460c      	mov	r4, r1
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d15c      	bne.n	800bb1e <arm_rfft_fast_f32+0xce>
 800ba64:	461a      	mov	r2, r3
 800ba66:	2301      	movs	r3, #1
 800ba68:	f000 fbe4 	bl	800c234 <arm_cfft_f32>
 800ba6c:	edd4 7a00 	vldr	s15, [r4]
 800ba70:	ed94 7a01 	vldr	s14, [r4, #4]
 800ba74:	883e      	ldrh	r6, [r7, #0]
 800ba76:	6978      	ldr	r0, [r7, #20]
 800ba78:	ee37 7a07 	vadd.f32	s14, s14, s14
 800ba7c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ba80:	eeb6 3a00 	vmov.f32	s6, #96	@ 0x3f000000  0.5
 800ba84:	ee77 6a87 	vadd.f32	s13, s15, s14
 800ba88:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ba8c:	3e01      	subs	r6, #1
 800ba8e:	ee26 7a83 	vmul.f32	s14, s13, s6
 800ba92:	ee67 7a83 	vmul.f32	s15, s15, s6
 800ba96:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 800ba9a:	ed85 7a00 	vstr	s14, [r5]
 800ba9e:	edc5 7a01 	vstr	s15, [r5, #4]
 800baa2:	3010      	adds	r0, #16
 800baa4:	f105 0210 	add.w	r2, r5, #16
 800baa8:	3b08      	subs	r3, #8
 800baaa:	f104 0110 	add.w	r1, r4, #16
 800baae:	ed93 7a02 	vldr	s14, [r3, #8]
 800bab2:	ed51 6a02 	vldr	s13, [r1, #-8]
 800bab6:	ed10 6a02 	vldr	s12, [r0, #-8]
 800baba:	edd3 3a03 	vldr	s7, [r3, #12]
 800babe:	ed11 5a01 	vldr	s10, [r1, #-4]
 800bac2:	ed50 5a01 	vldr	s11, [r0, #-4]
 800bac6:	ee77 7a66 	vsub.f32	s15, s14, s13
 800baca:	ee77 4a26 	vadd.f32	s9, s14, s13
 800bace:	ee33 4a85 	vadd.f32	s8, s7, s10
 800bad2:	ee66 6a27 	vmul.f32	s13, s12, s15
 800bad6:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800bada:	ee35 5a63 	vsub.f32	s10, s10, s7
 800bade:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800bae2:	ee77 7a05 	vadd.f32	s15, s14, s10
 800bae6:	ee26 6a04 	vmul.f32	s12, s12, s8
 800baea:	ee65 5a84 	vmul.f32	s11, s11, s8
 800baee:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800baf2:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800baf6:	ee67 7a83 	vmul.f32	s15, s15, s6
 800bafa:	ee27 7a03 	vmul.f32	s14, s14, s6
 800bafe:	3e01      	subs	r6, #1
 800bb00:	ed02 7a02 	vstr	s14, [r2, #-8]
 800bb04:	ed42 7a01 	vstr	s15, [r2, #-4]
 800bb08:	f1a3 0308 	sub.w	r3, r3, #8
 800bb0c:	f101 0108 	add.w	r1, r1, #8
 800bb10:	f100 0008 	add.w	r0, r0, #8
 800bb14:	f102 0208 	add.w	r2, r2, #8
 800bb18:	d1c9      	bne.n	800baae <arm_rfft_fast_f32+0x5e>
 800bb1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb1e:	edd1 7a00 	vldr	s15, [r1]
 800bb22:	edd1 6a01 	vldr	s13, [r1, #4]
 800bb26:	6941      	ldr	r1, [r0, #20]
 800bb28:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bb2c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bb30:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 800bb34:	ee27 7a23 	vmul.f32	s14, s14, s7
 800bb38:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800bb3c:	3e01      	subs	r6, #1
 800bb3e:	ed82 7a00 	vstr	s14, [r2]
 800bb42:	edc2 7a01 	vstr	s15, [r2, #4]
 800bb46:	00f0      	lsls	r0, r6, #3
 800bb48:	b3ee      	cbz	r6, 800bbc6 <arm_rfft_fast_f32+0x176>
 800bb4a:	3808      	subs	r0, #8
 800bb4c:	f101 0e10 	add.w	lr, r1, #16
 800bb50:	4420      	add	r0, r4
 800bb52:	f104 0110 	add.w	r1, r4, #16
 800bb56:	f102 0c10 	add.w	ip, r2, #16
 800bb5a:	ed90 7a02 	vldr	s14, [r0, #8]
 800bb5e:	ed51 6a02 	vldr	s13, [r1, #-8]
 800bb62:	ed1e 6a02 	vldr	s12, [lr, #-8]
 800bb66:	ed90 4a03 	vldr	s8, [r0, #12]
 800bb6a:	ed11 5a01 	vldr	s10, [r1, #-4]
 800bb6e:	ed5e 5a01 	vldr	s11, [lr, #-4]
 800bb72:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800bb76:	ee74 4a05 	vadd.f32	s9, s8, s10
 800bb7a:	ee26 3a27 	vmul.f32	s6, s12, s15
 800bb7e:	ee77 6a26 	vadd.f32	s13, s14, s13
 800bb82:	ee35 5a44 	vsub.f32	s10, s10, s8
 800bb86:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800bb8a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800bb8e:	ee77 7a05 	vadd.f32	s15, s14, s10
 800bb92:	ee26 6a24 	vmul.f32	s12, s12, s9
 800bb96:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800bb9a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800bb9e:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800bba2:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800bba6:	ee27 7a23 	vmul.f32	s14, s14, s7
 800bbaa:	3e01      	subs	r6, #1
 800bbac:	ed0c 7a02 	vstr	s14, [ip, #-8]
 800bbb0:	ed4c 7a01 	vstr	s15, [ip, #-4]
 800bbb4:	f1a0 0008 	sub.w	r0, r0, #8
 800bbb8:	f101 0108 	add.w	r1, r1, #8
 800bbbc:	f10e 0e08 	add.w	lr, lr, #8
 800bbc0:	f10c 0c08 	add.w	ip, ip, #8
 800bbc4:	d1c9      	bne.n	800bb5a <arm_rfft_fast_f32+0x10a>
 800bbc6:	461a      	mov	r2, r3
 800bbc8:	4629      	mov	r1, r5
 800bbca:	4638      	mov	r0, r7
 800bbcc:	2301      	movs	r3, #1
 800bbce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbd2:	f000 bb2f 	b.w	800c234 <arm_cfft_f32>
 800bbd6:	bf00      	nop

0800bbd8 <arm_cfft_radix8by2_f32>:
 800bbd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbdc:	ed2d 8b08 	vpush	{d8-d11}
 800bbe0:	4607      	mov	r7, r0
 800bbe2:	4608      	mov	r0, r1
 800bbe4:	f8b7 e000 	ldrh.w	lr, [r7]
 800bbe8:	687a      	ldr	r2, [r7, #4]
 800bbea:	ea4f 015e 	mov.w	r1, lr, lsr #1
 800bbee:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 800bbf2:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800bbf6:	f000 80b0 	beq.w	800bd5a <arm_cfft_radix8by2_f32+0x182>
 800bbfa:	008b      	lsls	r3, r1, #2
 800bbfc:	3310      	adds	r3, #16
 800bbfe:	18c6      	adds	r6, r0, r3
 800bc00:	3210      	adds	r2, #16
 800bc02:	4443      	add	r3, r8
 800bc04:	f100 0510 	add.w	r5, r0, #16
 800bc08:	f108 0410 	add.w	r4, r8, #16
 800bc0c:	ed54 1a04 	vldr	s3, [r4, #-16]
 800bc10:	ed54 6a03 	vldr	s13, [r4, #-12]
 800bc14:	ed13 4a04 	vldr	s8, [r3, #-16]
 800bc18:	ed53 3a03 	vldr	s7, [r3, #-12]
 800bc1c:	ed53 5a02 	vldr	s11, [r3, #-8]
 800bc20:	ed13 5a01 	vldr	s10, [r3, #-4]
 800bc24:	ed14 0a02 	vldr	s0, [r4, #-8]
 800bc28:	ed54 7a01 	vldr	s15, [r4, #-4]
 800bc2c:	ed16 2a04 	vldr	s4, [r6, #-16]
 800bc30:	ed56 2a03 	vldr	s5, [r6, #-12]
 800bc34:	ed15 6a03 	vldr	s12, [r5, #-12]
 800bc38:	ed15 7a01 	vldr	s14, [r5, #-4]
 800bc3c:	ed15 3a04 	vldr	s6, [r5, #-16]
 800bc40:	ed56 0a02 	vldr	s1, [r6, #-8]
 800bc44:	ed16 1a01 	vldr	s2, [r6, #-4]
 800bc48:	ed55 4a02 	vldr	s9, [r5, #-8]
 800bc4c:	ee73 ba21 	vadd.f32	s23, s6, s3
 800bc50:	ee36 ba26 	vadd.f32	s22, s12, s13
 800bc54:	ee37 aa27 	vadd.f32	s20, s14, s15
 800bc58:	ee72 9a04 	vadd.f32	s19, s4, s8
 800bc5c:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800bc60:	ee31 8a05 	vadd.f32	s16, s2, s10
 800bc64:	ee74 aa80 	vadd.f32	s21, s9, s0
 800bc68:	ee70 8aa5 	vadd.f32	s17, s1, s11
 800bc6c:	ed45 ba04 	vstr	s23, [r5, #-16]
 800bc70:	ed05 ba03 	vstr	s22, [r5, #-12]
 800bc74:	ed45 aa02 	vstr	s21, [r5, #-8]
 800bc78:	ed05 aa01 	vstr	s20, [r5, #-4]
 800bc7c:	ed06 8a01 	vstr	s16, [r6, #-4]
 800bc80:	ed46 9a04 	vstr	s19, [r6, #-16]
 800bc84:	ed06 9a03 	vstr	s18, [r6, #-12]
 800bc88:	ed46 8a02 	vstr	s17, [r6, #-8]
 800bc8c:	ee76 6a66 	vsub.f32	s13, s12, s13
 800bc90:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800bc94:	ed12 6a03 	vldr	s12, [r2, #-12]
 800bc98:	ed52 2a04 	vldr	s5, [r2, #-16]
 800bc9c:	ee33 3a61 	vsub.f32	s6, s6, s3
 800bca0:	ee34 4a42 	vsub.f32	s8, s8, s4
 800bca4:	ee26 8a86 	vmul.f32	s16, s13, s12
 800bca8:	ee24 2a06 	vmul.f32	s4, s8, s12
 800bcac:	ee63 1a22 	vmul.f32	s3, s6, s5
 800bcb0:	ee24 4a22 	vmul.f32	s8, s8, s5
 800bcb4:	ee23 3a06 	vmul.f32	s6, s6, s12
 800bcb8:	ee66 6aa2 	vmul.f32	s13, s13, s5
 800bcbc:	ee23 6a86 	vmul.f32	s12, s7, s12
 800bcc0:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800bcc4:	ee36 6a04 	vadd.f32	s12, s12, s8
 800bcc8:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800bccc:	ee72 3a63 	vsub.f32	s7, s4, s7
 800bcd0:	ee71 2a88 	vadd.f32	s5, s3, s16
 800bcd4:	ed44 6a03 	vstr	s13, [r4, #-12]
 800bcd8:	ed44 2a04 	vstr	s5, [r4, #-16]
 800bcdc:	ed43 3a04 	vstr	s7, [r3, #-16]
 800bce0:	ed03 6a03 	vstr	s12, [r3, #-12]
 800bce4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bce8:	ee75 6ae0 	vsub.f32	s13, s11, s1
 800bcec:	ed12 7a01 	vldr	s14, [r2, #-4]
 800bcf0:	ed52 5a02 	vldr	s11, [r2, #-8]
 800bcf4:	ee35 6a41 	vsub.f32	s12, s10, s2
 800bcf8:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800bcfc:	ee67 3a87 	vmul.f32	s7, s15, s14
 800bd00:	ee26 5a87 	vmul.f32	s10, s13, s14
 800bd04:	ee24 4aa5 	vmul.f32	s8, s9, s11
 800bd08:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800bd0c:	ee64 4a87 	vmul.f32	s9, s9, s14
 800bd10:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800bd14:	ee26 7a07 	vmul.f32	s14, s12, s14
 800bd18:	ee26 6a25 	vmul.f32	s12, s12, s11
 800bd1c:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800bd20:	ee74 5a23 	vadd.f32	s11, s8, s7
 800bd24:	ee35 6a46 	vsub.f32	s12, s10, s12
 800bd28:	ee37 7a26 	vadd.f32	s14, s14, s13
 800bd2c:	f1be 0e01 	subs.w	lr, lr, #1
 800bd30:	ed44 5a02 	vstr	s11, [r4, #-8]
 800bd34:	f105 0510 	add.w	r5, r5, #16
 800bd38:	ed44 7a01 	vstr	s15, [r4, #-4]
 800bd3c:	f106 0610 	add.w	r6, r6, #16
 800bd40:	ed03 6a02 	vstr	s12, [r3, #-8]
 800bd44:	ed03 7a01 	vstr	s14, [r3, #-4]
 800bd48:	f102 0210 	add.w	r2, r2, #16
 800bd4c:	f104 0410 	add.w	r4, r4, #16
 800bd50:	f103 0310 	add.w	r3, r3, #16
 800bd54:	f47f af5a 	bne.w	800bc0c <arm_cfft_radix8by2_f32+0x34>
 800bd58:	687a      	ldr	r2, [r7, #4]
 800bd5a:	b28c      	uxth	r4, r1
 800bd5c:	4621      	mov	r1, r4
 800bd5e:	2302      	movs	r3, #2
 800bd60:	f000 fae2 	bl	800c328 <arm_radix8_butterfly_f32>
 800bd64:	ecbd 8b08 	vpop	{d8-d11}
 800bd68:	4621      	mov	r1, r4
 800bd6a:	687a      	ldr	r2, [r7, #4]
 800bd6c:	4640      	mov	r0, r8
 800bd6e:	2302      	movs	r3, #2
 800bd70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd74:	f000 bad8 	b.w	800c328 <arm_radix8_butterfly_f32>

0800bd78 <arm_cfft_radix8by4_f32>:
 800bd78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd7c:	ed2d 8b0a 	vpush	{d8-d12}
 800bd80:	8802      	ldrh	r2, [r0, #0]
 800bd82:	ed91 6a00 	vldr	s12, [r1]
 800bd86:	b08f      	sub	sp, #60	@ 0x3c
 800bd88:	460f      	mov	r7, r1
 800bd8a:	0852      	lsrs	r2, r2, #1
 800bd8c:	6841      	ldr	r1, [r0, #4]
 800bd8e:	900c      	str	r0, [sp, #48]	@ 0x30
 800bd90:	0093      	lsls	r3, r2, #2
 800bd92:	4638      	mov	r0, r7
 800bd94:	4418      	add	r0, r3
 800bd96:	4606      	mov	r6, r0
 800bd98:	9009      	str	r0, [sp, #36]	@ 0x24
 800bd9a:	4418      	add	r0, r3
 800bd9c:	edd0 6a00 	vldr	s13, [r0]
 800bda0:	ed96 4a00 	vldr	s8, [r6]
 800bda4:	edd6 2a01 	vldr	s5, [r6, #4]
 800bda8:	edd0 7a01 	vldr	s15, [r0, #4]
 800bdac:	900a      	str	r0, [sp, #40]	@ 0x28
 800bdae:	ee76 5a26 	vadd.f32	s11, s12, s13
 800bdb2:	4604      	mov	r4, r0
 800bdb4:	4625      	mov	r5, r4
 800bdb6:	441c      	add	r4, r3
 800bdb8:	edd4 4a00 	vldr	s9, [r4]
 800bdbc:	ed97 7a01 	vldr	s14, [r7, #4]
 800bdc0:	ed94 3a01 	vldr	s6, [r4, #4]
 800bdc4:	9401      	str	r4, [sp, #4]
 800bdc6:	ee35 5a84 	vadd.f32	s10, s11, s8
 800bdca:	4630      	mov	r0, r6
 800bdcc:	ee35 5a24 	vadd.f32	s10, s10, s9
 800bdd0:	463e      	mov	r6, r7
 800bdd2:	ee15 ea10 	vmov	lr, s10
 800bdd6:	ee76 6a66 	vsub.f32	s13, s12, s13
 800bdda:	f846 eb08 	str.w	lr, [r6], #8
 800bdde:	ee37 6a27 	vadd.f32	s12, s14, s15
 800bde2:	ed90 5a01 	vldr	s10, [r0, #4]
 800bde6:	9605      	str	r6, [sp, #20]
 800bde8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bdec:	9e01      	ldr	r6, [sp, #4]
 800bdee:	9707      	str	r7, [sp, #28]
 800bdf0:	ee76 3aa2 	vadd.f32	s7, s13, s5
 800bdf4:	ed96 2a01 	vldr	s4, [r6, #4]
 800bdf8:	ee36 7a05 	vadd.f32	s14, s12, s10
 800bdfc:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800be00:	ee37 5ac4 	vsub.f32	s10, s15, s8
 800be04:	ee77 7a84 	vadd.f32	s15, s15, s8
 800be08:	ee33 4ac3 	vsub.f32	s8, s7, s6
 800be0c:	4604      	mov	r4, r0
 800be0e:	46a3      	mov	fp, r4
 800be10:	ee37 7a02 	vadd.f32	s14, s14, s4
 800be14:	ee35 5a24 	vadd.f32	s10, s10, s9
 800be18:	ee14 8a10 	vmov	r8, s8
 800be1c:	46a4      	mov	ip, r4
 800be1e:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800be22:	ed87 7a01 	vstr	s14, [r7, #4]
 800be26:	f84b 8b08 	str.w	r8, [fp], #8
 800be2a:	f1ac 0704 	sub.w	r7, ip, #4
 800be2e:	ed8c 5a01 	vstr	s10, [ip, #4]
 800be32:	f101 0c08 	add.w	ip, r1, #8
 800be36:	462c      	mov	r4, r5
 800be38:	f8cd c010 	str.w	ip, [sp, #16]
 800be3c:	ee15 ca90 	vmov	ip, s11
 800be40:	ee36 6a62 	vsub.f32	s12, s12, s5
 800be44:	f844 cb08 	str.w	ip, [r4], #8
 800be48:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800be4c:	ee36 6a43 	vsub.f32	s12, s12, s6
 800be50:	9406      	str	r4, [sp, #24]
 800be52:	ee76 6a83 	vadd.f32	s13, s13, s6
 800be56:	f101 0410 	add.w	r4, r1, #16
 800be5a:	0852      	lsrs	r2, r2, #1
 800be5c:	9402      	str	r4, [sp, #8]
 800be5e:	ed85 6a01 	vstr	s12, [r5, #4]
 800be62:	462c      	mov	r4, r5
 800be64:	f101 0518 	add.w	r5, r1, #24
 800be68:	920b      	str	r2, [sp, #44]	@ 0x2c
 800be6a:	46b2      	mov	sl, r6
 800be6c:	9503      	str	r5, [sp, #12]
 800be6e:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800be72:	3a02      	subs	r2, #2
 800be74:	ee16 5a90 	vmov	r5, s13
 800be78:	46b6      	mov	lr, r6
 800be7a:	4630      	mov	r0, r6
 800be7c:	0852      	lsrs	r2, r2, #1
 800be7e:	f84a 5b08 	str.w	r5, [sl], #8
 800be82:	f1a0 0604 	sub.w	r6, r0, #4
 800be86:	edce 7a01 	vstr	s15, [lr, #4]
 800be8a:	9208      	str	r2, [sp, #32]
 800be8c:	f000 8130 	beq.w	800c0f0 <arm_cfft_radix8by4_f32+0x378>
 800be90:	4691      	mov	r9, r2
 800be92:	9a07      	ldr	r2, [sp, #28]
 800be94:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800be98:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 800be9c:	3b08      	subs	r3, #8
 800be9e:	f102 0510 	add.w	r5, r2, #16
 800bea2:	f101 0c20 	add.w	ip, r1, #32
 800bea6:	f1a4 020c 	sub.w	r2, r4, #12
 800beaa:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 800beae:	4433      	add	r3, r6
 800beb0:	3410      	adds	r4, #16
 800beb2:	4650      	mov	r0, sl
 800beb4:	4659      	mov	r1, fp
 800beb6:	ed55 3a02 	vldr	s7, [r5, #-8]
 800beba:	ed14 5a02 	vldr	s10, [r4, #-8]
 800bebe:	ed91 7a00 	vldr	s14, [r1]
 800bec2:	edd0 7a00 	vldr	s15, [r0]
 800bec6:	ed54 5a01 	vldr	s11, [r4, #-4]
 800beca:	ed15 4a01 	vldr	s8, [r5, #-4]
 800bece:	edd0 6a01 	vldr	s13, [r0, #4]
 800bed2:	ed91 6a01 	vldr	s12, [r1, #4]
 800bed6:	ee33 8a85 	vadd.f32	s16, s7, s10
 800beda:	ee34 0a25 	vadd.f32	s0, s8, s11
 800bede:	ee78 4a07 	vadd.f32	s9, s16, s14
 800bee2:	ee74 5a65 	vsub.f32	s11, s8, s11
 800bee6:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800beea:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800beee:	ed45 4a02 	vstr	s9, [r5, #-8]
 800bef2:	edd1 4a01 	vldr	s9, [r1, #4]
 800bef6:	ed90 4a01 	vldr	s8, [r0, #4]
 800befa:	ee70 4a24 	vadd.f32	s9, s0, s9
 800befe:	ee75 aa06 	vadd.f32	s21, s10, s12
 800bf02:	ee74 4a84 	vadd.f32	s9, s9, s8
 800bf06:	ee35 aac7 	vsub.f32	s20, s11, s14
 800bf0a:	ed45 4a01 	vstr	s9, [r5, #-4]
 800bf0e:	edd6 1a00 	vldr	s3, [r6]
 800bf12:	edd7 0a00 	vldr	s1, [r7]
 800bf16:	ed92 4a02 	vldr	s8, [r2, #8]
 800bf1a:	edd3 3a02 	vldr	s7, [r3, #8]
 800bf1e:	ed93 2a01 	vldr	s4, [r3, #4]
 800bf22:	ed16 1a01 	vldr	s2, [r6, #-4]
 800bf26:	edd2 2a01 	vldr	s5, [r2, #4]
 800bf2a:	ed57 9a01 	vldr	s19, [r7, #-4]
 800bf2e:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800bf32:	ee39 3a81 	vadd.f32	s6, s19, s2
 800bf36:	ee74 8a84 	vadd.f32	s17, s9, s8
 800bf3a:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800bf3e:	ee78 8aa3 	vadd.f32	s17, s17, s7
 800bf42:	ee7a aae6 	vsub.f32	s21, s21, s13
 800bf46:	ee18 aa90 	vmov	sl, s17
 800bf4a:	f847 a908 	str.w	sl, [r7], #-8
 800bf4e:	edd2 8a01 	vldr	s17, [r2, #4]
 800bf52:	ed93 9a01 	vldr	s18, [r3, #4]
 800bf56:	ee73 8a28 	vadd.f32	s17, s6, s17
 800bf5a:	ee3a aa27 	vadd.f32	s20, s20, s15
 800bf5e:	ee78 8a89 	vadd.f32	s17, s17, s18
 800bf62:	ee74 0a63 	vsub.f32	s1, s8, s7
 800bf66:	edc7 8a01 	vstr	s17, [r7, #4]
 800bf6a:	ed18 ba02 	vldr	s22, [r8, #-8]
 800bf6e:	ed58 8a01 	vldr	s17, [r8, #-4]
 800bf72:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800bf76:	ee6a ba28 	vmul.f32	s23, s20, s17
 800bf7a:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800bf7e:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800bf82:	ee31 9a20 	vadd.f32	s18, s2, s1
 800bf86:	ee79 9a82 	vadd.f32	s19, s19, s4
 800bf8a:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800bf8e:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800bf92:	ee69 baa8 	vmul.f32	s23, s19, s17
 800bf96:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800bf9a:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800bf9e:	ee69 8a28 	vmul.f32	s17, s18, s17
 800bfa2:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800bfa6:	ee1c aa10 	vmov	sl, s24
 800bfaa:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800bfae:	f841 ab08 	str.w	sl, [r1], #8
 800bfb2:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800bfb6:	ee3b bacb 	vsub.f32	s22, s23, s22
 800bfba:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800bfbe:	ee33 3a62 	vsub.f32	s6, s6, s5
 800bfc2:	ed01 aa01 	vstr	s20, [r1, #-4]
 800bfc6:	edc2 8a01 	vstr	s17, [r2, #4]
 800bfca:	ed82 ba02 	vstr	s22, [r2, #8]
 800bfce:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800bfd2:	ee74 3a63 	vsub.f32	s7, s8, s7
 800bfd6:	ee38 8a47 	vsub.f32	s16, s16, s14
 800bfda:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800bfde:	ee30 0a46 	vsub.f32	s0, s0, s12
 800bfe2:	ee33 3a42 	vsub.f32	s6, s6, s4
 800bfe6:	ee38 8a67 	vsub.f32	s16, s16, s15
 800bfea:	ee30 0a66 	vsub.f32	s0, s0, s13
 800bfee:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800bff2:	ee63 8a04 	vmul.f32	s17, s6, s8
 800bff6:	ee28 aa24 	vmul.f32	s20, s16, s9
 800bffa:	ee60 9a04 	vmul.f32	s19, s0, s8
 800bffe:	ee28 8a04 	vmul.f32	s16, s16, s8
 800c002:	ee20 0a24 	vmul.f32	s0, s0, s9
 800c006:	ee63 3a84 	vmul.f32	s7, s7, s8
 800c00a:	ee39 4a68 	vsub.f32	s8, s18, s17
 800c00e:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800c012:	ee14 aa10 	vmov	sl, s8
 800c016:	ee30 0a48 	vsub.f32	s0, s0, s16
 800c01a:	ee63 4a24 	vmul.f32	s9, s6, s9
 800c01e:	ed44 9a02 	vstr	s19, [r4, #-8]
 800c022:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800c026:	ed04 0a01 	vstr	s0, [r4, #-4]
 800c02a:	f846 a908 	str.w	sl, [r6], #-8
 800c02e:	ee35 6a46 	vsub.f32	s12, s10, s12
 800c032:	ee35 7a87 	vadd.f32	s14, s11, s14
 800c036:	edc6 3a01 	vstr	s7, [r6, #4]
 800c03a:	ee76 6a26 	vadd.f32	s13, s12, s13
 800c03e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c042:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 800c046:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 800c04a:	ee67 5a86 	vmul.f32	s11, s15, s12
 800c04e:	ee26 5a87 	vmul.f32	s10, s13, s14
 800c052:	ee72 2a62 	vsub.f32	s5, s4, s5
 800c056:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800c05a:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800c05e:	ee75 5a25 	vadd.f32	s11, s10, s11
 800c062:	ee62 0a86 	vmul.f32	s1, s5, s12
 800c066:	ee66 6a86 	vmul.f32	s13, s13, s12
 800c06a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c06e:	ee21 6a06 	vmul.f32	s12, s2, s12
 800c072:	ee62 2a87 	vmul.f32	s5, s5, s14
 800c076:	ee21 1a07 	vmul.f32	s2, s2, s14
 800c07a:	ee15 aa90 	vmov	sl, s11
 800c07e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c082:	f840 ab08 	str.w	sl, [r0], #8
 800c086:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800c08a:	ee76 2a22 	vadd.f32	s5, s12, s5
 800c08e:	f1b9 0901 	subs.w	r9, r9, #1
 800c092:	ed40 7a01 	vstr	s15, [r0, #-4]
 800c096:	f105 0508 	add.w	r5, r5, #8
 800c09a:	ed83 1a02 	vstr	s2, [r3, #8]
 800c09e:	edc3 2a01 	vstr	s5, [r3, #4]
 800c0a2:	f108 0808 	add.w	r8, r8, #8
 800c0a6:	f1a2 0208 	sub.w	r2, r2, #8
 800c0aa:	f10c 0c10 	add.w	ip, ip, #16
 800c0ae:	f104 0408 	add.w	r4, r4, #8
 800c0b2:	f10e 0e18 	add.w	lr, lr, #24
 800c0b6:	f1a3 0308 	sub.w	r3, r3, #8
 800c0ba:	f47f aefc 	bne.w	800beb6 <arm_cfft_radix8by4_f32+0x13e>
 800c0be:	9908      	ldr	r1, [sp, #32]
 800c0c0:	9802      	ldr	r0, [sp, #8]
 800c0c2:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 800c0c6:	00cb      	lsls	r3, r1, #3
 800c0c8:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800c0cc:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800c0d0:	9102      	str	r1, [sp, #8]
 800c0d2:	9905      	ldr	r1, [sp, #20]
 800c0d4:	4419      	add	r1, r3
 800c0d6:	9105      	str	r1, [sp, #20]
 800c0d8:	9904      	ldr	r1, [sp, #16]
 800c0da:	4419      	add	r1, r3
 800c0dc:	9104      	str	r1, [sp, #16]
 800c0de:	9906      	ldr	r1, [sp, #24]
 800c0e0:	449b      	add	fp, r3
 800c0e2:	4419      	add	r1, r3
 800c0e4:	449a      	add	sl, r3
 800c0e6:	9b03      	ldr	r3, [sp, #12]
 800c0e8:	9106      	str	r1, [sp, #24]
 800c0ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c0ee:	9303      	str	r3, [sp, #12]
 800c0f0:	9a05      	ldr	r2, [sp, #20]
 800c0f2:	9806      	ldr	r0, [sp, #24]
 800c0f4:	ed92 4a00 	vldr	s8, [r2]
 800c0f8:	ed90 7a00 	vldr	s14, [r0]
 800c0fc:	ed9b 3a00 	vldr	s6, [fp]
 800c100:	edda 3a00 	vldr	s7, [sl]
 800c104:	edd2 4a01 	vldr	s9, [r2, #4]
 800c108:	edd0 6a01 	vldr	s13, [r0, #4]
 800c10c:	ed9a 2a01 	vldr	s4, [sl, #4]
 800c110:	eddb 7a01 	vldr	s15, [fp, #4]
 800c114:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 800c118:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c11a:	ee34 6a07 	vadd.f32	s12, s8, s14
 800c11e:	ee74 5aa6 	vadd.f32	s11, s9, s13
 800c122:	ee36 5a03 	vadd.f32	s10, s12, s6
 800c126:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800c12a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800c12e:	ee34 7a47 	vsub.f32	s14, s8, s14
 800c132:	ed82 5a00 	vstr	s10, [r2]
 800c136:	ed9b 5a01 	vldr	s10, [fp, #4]
 800c13a:	edda 4a01 	vldr	s9, [sl, #4]
 800c13e:	ee35 5a85 	vadd.f32	s10, s11, s10
 800c142:	ee37 4a27 	vadd.f32	s8, s14, s15
 800c146:	ee35 5a24 	vadd.f32	s10, s10, s9
 800c14a:	ee76 4ac3 	vsub.f32	s9, s13, s6
 800c14e:	ed82 5a01 	vstr	s10, [r2, #4]
 800c152:	9a04      	ldr	r2, [sp, #16]
 800c154:	ee34 5aa3 	vadd.f32	s10, s9, s7
 800c158:	edd2 1a00 	vldr	s3, [r2]
 800c15c:	edd2 2a01 	vldr	s5, [r2, #4]
 800c160:	9a02      	ldr	r2, [sp, #8]
 800c162:	ee34 4a42 	vsub.f32	s8, s8, s4
 800c166:	ee36 6a43 	vsub.f32	s12, s12, s6
 800c16a:	ee64 4a21 	vmul.f32	s9, s8, s3
 800c16e:	ee24 4a22 	vmul.f32	s8, s8, s5
 800c172:	ee65 2a22 	vmul.f32	s5, s10, s5
 800c176:	ee25 5a21 	vmul.f32	s10, s10, s3
 800c17a:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800c17e:	ee35 5a44 	vsub.f32	s10, s10, s8
 800c182:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800c186:	edcb 2a00 	vstr	s5, [fp]
 800c18a:	ed8b 5a01 	vstr	s10, [fp, #4]
 800c18e:	ed92 4a01 	vldr	s8, [r2, #4]
 800c192:	ed92 5a00 	vldr	s10, [r2]
 800c196:	9a03      	ldr	r2, [sp, #12]
 800c198:	ee36 6a63 	vsub.f32	s12, s12, s7
 800c19c:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800c1a0:	ee66 4a05 	vmul.f32	s9, s12, s10
 800c1a4:	ee25 5a85 	vmul.f32	s10, s11, s10
 800c1a8:	ee26 6a04 	vmul.f32	s12, s12, s8
 800c1ac:	ee65 5a84 	vmul.f32	s11, s11, s8
 800c1b0:	ee35 6a46 	vsub.f32	s12, s10, s12
 800c1b4:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800c1b8:	ee76 6a83 	vadd.f32	s13, s13, s6
 800c1bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c1c0:	ed80 6a01 	vstr	s12, [r0, #4]
 800c1c4:	edc0 5a00 	vstr	s11, [r0]
 800c1c8:	edd2 5a01 	vldr	s11, [r2, #4]
 800c1cc:	9807      	ldr	r0, [sp, #28]
 800c1ce:	ee77 7a02 	vadd.f32	s15, s14, s4
 800c1d2:	ee36 7ae3 	vsub.f32	s14, s13, s7
 800c1d6:	edd2 6a00 	vldr	s13, [r2]
 800c1da:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800c1de:	ee67 6a26 	vmul.f32	s13, s14, s13
 800c1e2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800c1e6:	ee27 7a25 	vmul.f32	s14, s14, s11
 800c1ea:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c1ee:	ee36 7a07 	vadd.f32	s14, s12, s14
 800c1f2:	edca 7a01 	vstr	s15, [sl, #4]
 800c1f6:	ed8a 7a00 	vstr	s14, [sl]
 800c1fa:	6872      	ldr	r2, [r6, #4]
 800c1fc:	4621      	mov	r1, r4
 800c1fe:	2304      	movs	r3, #4
 800c200:	f000 f892 	bl	800c328 <arm_radix8_butterfly_f32>
 800c204:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c206:	6872      	ldr	r2, [r6, #4]
 800c208:	4621      	mov	r1, r4
 800c20a:	2304      	movs	r3, #4
 800c20c:	f000 f88c 	bl	800c328 <arm_radix8_butterfly_f32>
 800c210:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c212:	6872      	ldr	r2, [r6, #4]
 800c214:	4621      	mov	r1, r4
 800c216:	2304      	movs	r3, #4
 800c218:	f000 f886 	bl	800c328 <arm_radix8_butterfly_f32>
 800c21c:	6872      	ldr	r2, [r6, #4]
 800c21e:	9801      	ldr	r0, [sp, #4]
 800c220:	4621      	mov	r1, r4
 800c222:	2304      	movs	r3, #4
 800c224:	b00f      	add	sp, #60	@ 0x3c
 800c226:	ecbd 8b0a 	vpop	{d8-d12}
 800c22a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c22e:	f000 b87b 	b.w	800c328 <arm_radix8_butterfly_f32>
 800c232:	bf00      	nop

0800c234 <arm_cfft_f32>:
 800c234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c238:	2a01      	cmp	r2, #1
 800c23a:	4606      	mov	r6, r0
 800c23c:	4617      	mov	r7, r2
 800c23e:	460c      	mov	r4, r1
 800c240:	4698      	mov	r8, r3
 800c242:	8805      	ldrh	r5, [r0, #0]
 800c244:	d054      	beq.n	800c2f0 <arm_cfft_f32+0xbc>
 800c246:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800c24a:	d04c      	beq.n	800c2e6 <arm_cfft_f32+0xb2>
 800c24c:	d916      	bls.n	800c27c <arm_cfft_f32+0x48>
 800c24e:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800c252:	d01a      	beq.n	800c28a <arm_cfft_f32+0x56>
 800c254:	d95c      	bls.n	800c310 <arm_cfft_f32+0xdc>
 800c256:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800c25a:	d044      	beq.n	800c2e6 <arm_cfft_f32+0xb2>
 800c25c:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800c260:	d105      	bne.n	800c26e <arm_cfft_f32+0x3a>
 800c262:	2301      	movs	r3, #1
 800c264:	6872      	ldr	r2, [r6, #4]
 800c266:	4629      	mov	r1, r5
 800c268:	4620      	mov	r0, r4
 800c26a:	f000 f85d 	bl	800c328 <arm_radix8_butterfly_f32>
 800c26e:	f1b8 0f00 	cmp.w	r8, #0
 800c272:	d111      	bne.n	800c298 <arm_cfft_f32+0x64>
 800c274:	2f01      	cmp	r7, #1
 800c276:	d016      	beq.n	800c2a6 <arm_cfft_f32+0x72>
 800c278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c27c:	2d20      	cmp	r5, #32
 800c27e:	d032      	beq.n	800c2e6 <arm_cfft_f32+0xb2>
 800c280:	d94a      	bls.n	800c318 <arm_cfft_f32+0xe4>
 800c282:	2d40      	cmp	r5, #64	@ 0x40
 800c284:	d0ed      	beq.n	800c262 <arm_cfft_f32+0x2e>
 800c286:	2d80      	cmp	r5, #128	@ 0x80
 800c288:	d1f1      	bne.n	800c26e <arm_cfft_f32+0x3a>
 800c28a:	4621      	mov	r1, r4
 800c28c:	4630      	mov	r0, r6
 800c28e:	f7ff fca3 	bl	800bbd8 <arm_cfft_radix8by2_f32>
 800c292:	f1b8 0f00 	cmp.w	r8, #0
 800c296:	d0ed      	beq.n	800c274 <arm_cfft_f32+0x40>
 800c298:	68b2      	ldr	r2, [r6, #8]
 800c29a:	89b1      	ldrh	r1, [r6, #12]
 800c29c:	4620      	mov	r0, r4
 800c29e:	f7f3 ffa7 	bl	80001f0 <arm_bitreversal_32>
 800c2a2:	2f01      	cmp	r7, #1
 800c2a4:	d1e8      	bne.n	800c278 <arm_cfft_f32+0x44>
 800c2a6:	ee07 5a90 	vmov	s15, r5
 800c2aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c2ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c2b2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800c2b6:	2d00      	cmp	r5, #0
 800c2b8:	d0de      	beq.n	800c278 <arm_cfft_f32+0x44>
 800c2ba:	f104 0108 	add.w	r1, r4, #8
 800c2be:	2300      	movs	r3, #0
 800c2c0:	3301      	adds	r3, #1
 800c2c2:	429d      	cmp	r5, r3
 800c2c4:	f101 0108 	add.w	r1, r1, #8
 800c2c8:	ed11 7a04 	vldr	s14, [r1, #-16]
 800c2cc:	ed51 7a03 	vldr	s15, [r1, #-12]
 800c2d0:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c2d4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800c2d8:	ed01 7a04 	vstr	s14, [r1, #-16]
 800c2dc:	ed41 7a03 	vstr	s15, [r1, #-12]
 800c2e0:	d1ee      	bne.n	800c2c0 <arm_cfft_f32+0x8c>
 800c2e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2e6:	4621      	mov	r1, r4
 800c2e8:	4630      	mov	r0, r6
 800c2ea:	f7ff fd45 	bl	800bd78 <arm_cfft_radix8by4_f32>
 800c2ee:	e7be      	b.n	800c26e <arm_cfft_f32+0x3a>
 800c2f0:	b1ad      	cbz	r5, 800c31e <arm_cfft_f32+0xea>
 800c2f2:	f101 030c 	add.w	r3, r1, #12
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	ed53 7a02 	vldr	s15, [r3, #-8]
 800c2fc:	3201      	adds	r2, #1
 800c2fe:	eef1 7a67 	vneg.f32	s15, s15
 800c302:	4295      	cmp	r5, r2
 800c304:	ed43 7a02 	vstr	s15, [r3, #-8]
 800c308:	f103 0308 	add.w	r3, r3, #8
 800c30c:	d1f4      	bne.n	800c2f8 <arm_cfft_f32+0xc4>
 800c30e:	e79a      	b.n	800c246 <arm_cfft_f32+0x12>
 800c310:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800c314:	d0a5      	beq.n	800c262 <arm_cfft_f32+0x2e>
 800c316:	e7aa      	b.n	800c26e <arm_cfft_f32+0x3a>
 800c318:	2d10      	cmp	r5, #16
 800c31a:	d0b6      	beq.n	800c28a <arm_cfft_f32+0x56>
 800c31c:	e7a7      	b.n	800c26e <arm_cfft_f32+0x3a>
 800c31e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800c322:	d894      	bhi.n	800c24e <arm_cfft_f32+0x1a>
 800c324:	e7aa      	b.n	800c27c <arm_cfft_f32+0x48>
 800c326:	bf00      	nop

0800c328 <arm_radix8_butterfly_f32>:
 800c328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c32c:	ed2d 8b10 	vpush	{d8-d15}
 800c330:	461c      	mov	r4, r3
 800c332:	b09d      	sub	sp, #116	@ 0x74
 800c334:	4603      	mov	r3, r0
 800c336:	3304      	adds	r3, #4
 800c338:	ed9f bac4 	vldr	s22, [pc, #784]	@ 800c64c <arm_radix8_butterfly_f32+0x324>
 800c33c:	9019      	str	r0, [sp, #100]	@ 0x64
 800c33e:	921a      	str	r2, [sp, #104]	@ 0x68
 800c340:	468b      	mov	fp, r1
 800c342:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c344:	468a      	mov	sl, r1
 800c346:	46a1      	mov	r9, r4
 800c348:	4607      	mov	r7, r0
 800c34a:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800c34e:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800c352:	eb03 0508 	add.w	r5, r3, r8
 800c356:	195c      	adds	r4, r3, r5
 800c358:	00de      	lsls	r6, r3, #3
 800c35a:	191a      	adds	r2, r3, r4
 800c35c:	9600      	str	r6, [sp, #0]
 800c35e:	1898      	adds	r0, r3, r2
 800c360:	4619      	mov	r1, r3
 800c362:	9e00      	ldr	r6, [sp, #0]
 800c364:	9311      	str	r3, [sp, #68]	@ 0x44
 800c366:	4401      	add	r1, r0
 800c368:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 800c36c:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 800c370:	19be      	adds	r6, r7, r6
 800c372:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 800c376:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 800c37a:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 800c37e:	9f00      	ldr	r7, [sp, #0]
 800c380:	011b      	lsls	r3, r3, #4
 800c382:	eb06 0e07 	add.w	lr, r6, r7
 800c386:	9f1b      	ldr	r7, [sp, #108]	@ 0x6c
 800c388:	9302      	str	r3, [sp, #8]
 800c38a:	3204      	adds	r2, #4
 800c38c:	3104      	adds	r1, #4
 800c38e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c392:	f04f 0c00 	mov.w	ip, #0
 800c396:	edde 7a00 	vldr	s15, [lr]
 800c39a:	edd6 6a00 	vldr	s13, [r6]
 800c39e:	ed95 2a00 	vldr	s4, [r5]
 800c3a2:	ed17 aa01 	vldr	s20, [r7, #-4]
 800c3a6:	edd4 4a00 	vldr	s9, [r4]
 800c3aa:	ed90 5a00 	vldr	s10, [r0]
 800c3ae:	ed12 7a01 	vldr	s14, [r2, #-4]
 800c3b2:	ed51 0a01 	vldr	s1, [r1, #-4]
 800c3b6:	ee77 8a85 	vadd.f32	s17, s15, s10
 800c3ba:	ee76 3a87 	vadd.f32	s7, s13, s14
 800c3be:	ee32 4a20 	vadd.f32	s8, s4, s1
 800c3c2:	ee3a 3a24 	vadd.f32	s6, s20, s9
 800c3c6:	ee33 6a84 	vadd.f32	s12, s7, s8
 800c3ca:	ee73 5a28 	vadd.f32	s11, s6, s17
 800c3ce:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800c3d2:	ee75 6a86 	vadd.f32	s13, s11, s12
 800c3d6:	ee75 5ac6 	vsub.f32	s11, s11, s12
 800c3da:	ed47 6a01 	vstr	s13, [r7, #-4]
 800c3de:	edc4 5a00 	vstr	s11, [r4]
 800c3e2:	ed92 9a00 	vldr	s18, [r2]
 800c3e6:	ed95 1a01 	vldr	s2, [r5, #4]
 800c3ea:	edd6 5a01 	vldr	s11, [r6, #4]
 800c3ee:	ed91 6a00 	vldr	s12, [r1]
 800c3f2:	edd7 2a00 	vldr	s5, [r7]
 800c3f6:	edd4 1a01 	vldr	s3, [r4, #4]
 800c3fa:	edde 6a01 	vldr	s13, [lr, #4]
 800c3fe:	edd0 9a01 	vldr	s19, [r0, #4]
 800c402:	ee72 0a60 	vsub.f32	s1, s4, s1
 800c406:	ee71 aa46 	vsub.f32	s21, s2, s12
 800c40a:	ee35 2ac9 	vsub.f32	s4, s11, s18
 800c40e:	ee37 0a60 	vsub.f32	s0, s14, s1
 800c412:	ee32 8a2a 	vadd.f32	s16, s4, s21
 800c416:	ee37 7a20 	vadd.f32	s14, s14, s1
 800c41a:	ee32 2a6a 	vsub.f32	s4, s4, s21
 800c41e:	ee37 5ac5 	vsub.f32	s10, s15, s10
 800c422:	ee75 5a89 	vadd.f32	s11, s11, s18
 800c426:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800c42a:	ee7a 4a64 	vsub.f32	s9, s20, s9
 800c42e:	ee31 6a06 	vadd.f32	s12, s2, s12
 800c432:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800c436:	ee32 1aa1 	vadd.f32	s2, s5, s3
 800c43a:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800c43e:	ee72 1ae1 	vsub.f32	s3, s5, s3
 800c442:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800c446:	ee62 2a0b 	vmul.f32	s5, s4, s22
 800c44a:	ee67 7a0b 	vmul.f32	s15, s14, s22
 800c44e:	ee33 3a68 	vsub.f32	s6, s6, s17
 800c452:	ee36 0a88 	vadd.f32	s0, s13, s16
 800c456:	ee75 8a86 	vadd.f32	s17, s11, s12
 800c45a:	ee36 7ac8 	vsub.f32	s14, s13, s16
 800c45e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800c462:	ee74 6ae0 	vsub.f32	s13, s9, s1
 800c466:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800c46a:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800c46e:	ee75 4a27 	vadd.f32	s9, s10, s15
 800c472:	ee71 5a49 	vsub.f32	s11, s2, s18
 800c476:	ee31 2a09 	vadd.f32	s4, s2, s18
 800c47a:	ee75 7a67 	vsub.f32	s15, s10, s15
 800c47e:	ee31 1aa2 	vadd.f32	s2, s3, s5
 800c482:	ee71 2ae2 	vsub.f32	s5, s3, s5
 800c486:	ee73 0a06 	vadd.f32	s1, s6, s12
 800c48a:	ee75 1ac4 	vsub.f32	s3, s11, s8
 800c48e:	ee36 5a87 	vadd.f32	s10, s13, s14
 800c492:	ee32 8a28 	vadd.f32	s16, s4, s17
 800c496:	ee33 6a46 	vsub.f32	s12, s6, s12
 800c49a:	ee34 4a25 	vadd.f32	s8, s8, s11
 800c49e:	ee33 3a80 	vadd.f32	s6, s7, s0
 800c4a2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800c4a6:	ee71 5a64 	vsub.f32	s11, s2, s9
 800c4aa:	ee72 6ae7 	vsub.f32	s13, s5, s15
 800c4ae:	ee32 2a68 	vsub.f32	s4, s4, s17
 800c4b2:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800c4b6:	ee74 4a81 	vadd.f32	s9, s9, s2
 800c4ba:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800c4be:	44dc      	add	ip, fp
 800c4c0:	45e2      	cmp	sl, ip
 800c4c2:	ed87 8a00 	vstr	s16, [r7]
 800c4c6:	ed84 2a01 	vstr	s4, [r4, #4]
 800c4ca:	441f      	add	r7, r3
 800c4cc:	edce 0a00 	vstr	s1, [lr]
 800c4d0:	441c      	add	r4, r3
 800c4d2:	ed80 6a00 	vstr	s12, [r0]
 800c4d6:	edce 1a01 	vstr	s3, [lr, #4]
 800c4da:	ed80 4a01 	vstr	s8, [r0, #4]
 800c4de:	449e      	add	lr, r3
 800c4e0:	ed86 3a00 	vstr	s6, [r6]
 800c4e4:	4418      	add	r0, r3
 800c4e6:	ed41 3a01 	vstr	s7, [r1, #-4]
 800c4ea:	ed02 5a01 	vstr	s10, [r2, #-4]
 800c4ee:	ed85 7a00 	vstr	s14, [r5]
 800c4f2:	edc6 5a01 	vstr	s11, [r6, #4]
 800c4f6:	edc1 4a00 	vstr	s9, [r1]
 800c4fa:	441e      	add	r6, r3
 800c4fc:	edc2 6a00 	vstr	s13, [r2]
 800c500:	4419      	add	r1, r3
 800c502:	edc5 7a01 	vstr	s15, [r5, #4]
 800c506:	441a      	add	r2, r3
 800c508:	441d      	add	r5, r3
 800c50a:	f63f af44 	bhi.w	800c396 <arm_radix8_butterfly_f32+0x6e>
 800c50e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c510:	2a07      	cmp	r2, #7
 800c512:	f240 81f5 	bls.w	800c900 <arm_radix8_butterfly_f32+0x5d8>
 800c516:	f108 0101 	add.w	r1, r8, #1
 800c51a:	188f      	adds	r7, r1, r2
 800c51c:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 800c520:	19d6      	adds	r6, r2, r7
 800c522:	eb08 0c09 	add.w	ip, r8, r9
 800c526:	1994      	adds	r4, r2, r6
 800c528:	eb0c 0e09 	add.w	lr, ip, r9
 800c52c:	4610      	mov	r0, r2
 800c52e:	9701      	str	r7, [sp, #4]
 800c530:	4420      	add	r0, r4
 800c532:	eb0e 0709 	add.w	r7, lr, r9
 800c536:	1815      	adds	r5, r2, r0
 800c538:	eb07 0209 	add.w	r2, r7, r9
 800c53c:	9203      	str	r2, [sp, #12]
 800c53e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c540:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c544:	9117      	str	r1, [sp, #92]	@ 0x5c
 800c546:	440a      	add	r2, r1
 800c548:	9900      	ldr	r1, [sp, #0]
 800c54a:	3108      	adds	r1, #8
 800c54c:	9100      	str	r1, [sp, #0]
 800c54e:	9902      	ldr	r1, [sp, #8]
 800c550:	3108      	adds	r1, #8
 800c552:	9102      	str	r1, [sp, #8]
 800c554:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800c556:	00ff      	lsls	r7, r7, #3
 800c558:	9715      	str	r7, [sp, #84]	@ 0x54
 800c55a:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800c55e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800c562:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800c566:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 800c568:	9903      	ldr	r1, [sp, #12]
 800c56a:	19d7      	adds	r7, r2, r7
 800c56c:	00c9      	lsls	r1, r1, #3
 800c56e:	9114      	str	r1, [sp, #80]	@ 0x50
 800c570:	9710      	str	r7, [sp, #64]	@ 0x40
 800c572:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800c574:	9f00      	ldr	r7, [sp, #0]
 800c576:	19cf      	adds	r7, r1, r7
 800c578:	970d      	str	r7, [sp, #52]	@ 0x34
 800c57a:	9f02      	ldr	r7, [sp, #8]
 800c57c:	19cf      	adds	r7, r1, r7
 800c57e:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800c582:	970c      	str	r7, [sp, #48]	@ 0x30
 800c584:	9f01      	ldr	r7, [sp, #4]
 800c586:	f8cd e058 	str.w	lr, [sp, #88]	@ 0x58
 800c58a:	3504      	adds	r5, #4
 800c58c:	3004      	adds	r0, #4
 800c58e:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 800c592:	9508      	str	r5, [sp, #32]
 800c594:	9009      	str	r0, [sp, #36]	@ 0x24
 800c596:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 800c598:	981a      	ldr	r0, [sp, #104]	@ 0x68
 800c59a:	f8cd e02c 	str.w	lr, [sp, #44]	@ 0x2c
 800c59e:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800c5a2:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 800c5a6:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800c5a8:	f8cd e038 	str.w	lr, [sp, #56]	@ 0x38
 800c5ac:	1945      	adds	r5, r0, r5
 800c5ae:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800c5b2:	460f      	mov	r7, r1
 800c5b4:	3404      	adds	r4, #4
 800c5b6:	4641      	mov	r1, r8
 800c5b8:	1841      	adds	r1, r0, r1
 800c5ba:	f8cd c048 	str.w	ip, [sp, #72]	@ 0x48
 800c5be:	940a      	str	r4, [sp, #40]	@ 0x28
 800c5c0:	eb00 0c06 	add.w	ip, r0, r6
 800c5c4:	f8cd 804c 	str.w	r8, [sp, #76]	@ 0x4c
 800c5c8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800c5ca:	9506      	str	r5, [sp, #24]
 800c5cc:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 800c5ce:	9105      	str	r1, [sp, #20]
 800c5d0:	4639      	mov	r1, r7
 800c5d2:	1905      	adds	r5, r0, r4
 800c5d4:	3108      	adds	r1, #8
 800c5d6:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800c5d8:	9507      	str	r5, [sp, #28]
 800c5da:	910f      	str	r1, [sp, #60]	@ 0x3c
 800c5dc:	ea4f 1509 	mov.w	r5, r9, lsl #4
 800c5e0:	2101      	movs	r1, #1
 800c5e2:	eb00 0e06 	add.w	lr, r0, r6
 800c5e6:	9518      	str	r5, [sp, #96]	@ 0x60
 800c5e8:	9404      	str	r4, [sp, #16]
 800c5ea:	9103      	str	r1, [sp, #12]
 800c5ec:	4620      	mov	r0, r4
 800c5ee:	4689      	mov	r9, r1
 800c5f0:	9e06      	ldr	r6, [sp, #24]
 800c5f2:	ed90 fa00 	vldr	s30, [r0]
 800c5f6:	edd6 7a01 	vldr	s15, [r6, #4]
 800c5fa:	edd0 ba01 	vldr	s23, [r0, #4]
 800c5fe:	edcd 7a00 	vstr	s15, [sp]
 800c602:	a80d      	add	r0, sp, #52	@ 0x34
 800c604:	edde 7a01 	vldr	s15, [lr, #4]
 800c608:	9c05      	ldr	r4, [sp, #20]
 800c60a:	9d07      	ldr	r5, [sp, #28]
 800c60c:	edd2 fa00 	vldr	s31, [r2]
 800c610:	ed92 ca01 	vldr	s24, [r2, #4]
 800c614:	edcd 7a01 	vstr	s15, [sp, #4]
 800c618:	c807      	ldmia	r0, {r0, r1, r2}
 800c61a:	eddc 7a01 	vldr	s15, [ip, #4]
 800c61e:	edd4 ea00 	vldr	s29, [r4]
 800c622:	ed95 ea00 	vldr	s28, [r5]
 800c626:	edd6 da00 	vldr	s27, [r6]
 800c62a:	edd4 aa01 	vldr	s21, [r4, #4]
 800c62e:	ed95 aa01 	vldr	s20, [r5, #4]
 800c632:	ed9e da00 	vldr	s26, [lr]
 800c636:	eddc ca00 	vldr	s25, [ip]
 800c63a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c63e:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 800c640:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c642:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c644:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800c646:	edcd 7a02 	vstr	s15, [sp, #8]
 800c64a:	e001      	b.n	800c650 <arm_radix8_butterfly_f32+0x328>
 800c64c:	3f3504f3 	.word	0x3f3504f3
 800c650:	ed16 6a01 	vldr	s12, [r6, #-4]
 800c654:	ed91 5a00 	vldr	s10, [r1]
 800c658:	ed57 9a01 	vldr	s19, [r7, #-4]
 800c65c:	edd5 7a00 	vldr	s15, [r5]
 800c660:	ed18 7a01 	vldr	s14, [r8, #-4]
 800c664:	edd2 3a00 	vldr	s7, [r2]
 800c668:	ed94 3a00 	vldr	s6, [r4]
 800c66c:	ed90 2a00 	vldr	s4, [r0]
 800c670:	ed92 0a01 	vldr	s0, [r2, #4]
 800c674:	ee33 8a85 	vadd.f32	s16, s7, s10
 800c678:	ee32 1a06 	vadd.f32	s2, s4, s12
 800c67c:	ee33 4a29 	vadd.f32	s8, s6, s19
 800c680:	ee77 4a87 	vadd.f32	s9, s15, s14
 800c684:	ee78 1a04 	vadd.f32	s3, s16, s8
 800c688:	ee71 6a24 	vadd.f32	s13, s2, s9
 800c68c:	ee32 2a46 	vsub.f32	s4, s4, s12
 800c690:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800c694:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c698:	ed82 6a00 	vstr	s12, [r2]
 800c69c:	edd5 8a01 	vldr	s17, [r5, #4]
 800c6a0:	ed90 9a01 	vldr	s18, [r0, #4]
 800c6a4:	edd6 2a00 	vldr	s5, [r6]
 800c6a8:	ed98 7a00 	vldr	s14, [r8]
 800c6ac:	edd4 0a01 	vldr	s1, [r4, #4]
 800c6b0:	ed91 6a01 	vldr	s12, [r1, #4]
 800c6b4:	edd7 5a00 	vldr	s11, [r7]
 800c6b8:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800c6bc:	ee33 3a69 	vsub.f32	s6, s6, s19
 800c6c0:	ee39 5a62 	vsub.f32	s10, s18, s5
 800c6c4:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800c6c8:	ee38 4a44 	vsub.f32	s8, s16, s8
 800c6cc:	ee38 7a87 	vadd.f32	s14, s17, s14
 800c6d0:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800c6d4:	ee79 2a22 	vadd.f32	s5, s18, s5
 800c6d8:	ee75 8a69 	vsub.f32	s17, s10, s19
 800c6dc:	ee32 9a27 	vadd.f32	s18, s4, s15
 800c6e0:	ee35 5a29 	vadd.f32	s10, s10, s19
 800c6e4:	ee72 7a67 	vsub.f32	s15, s4, s15
 800c6e8:	ee30 2a06 	vadd.f32	s4, s0, s12
 800c6ec:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800c6f0:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800c6f4:	ee32 9a08 	vadd.f32	s18, s4, s16
 800c6f8:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800c6fc:	ee32 2a48 	vsub.f32	s4, s4, s16
 800c700:	ee71 4a64 	vsub.f32	s9, s2, s9
 800c704:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800c708:	ee32 1a87 	vadd.f32	s2, s5, s14
 800c70c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800c710:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800c714:	ee30 6a46 	vsub.f32	s12, s0, s12
 800c718:	ee73 0a29 	vadd.f32	s1, s6, s19
 800c71c:	ee36 0a28 	vadd.f32	s0, s12, s17
 800c720:	ee33 3a69 	vsub.f32	s6, s6, s19
 800c724:	ee32 7a64 	vsub.f32	s14, s4, s9
 800c728:	ee73 9aa7 	vadd.f32	s19, s7, s15
 800c72c:	ee36 6a68 	vsub.f32	s12, s12, s17
 800c730:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800c734:	ee75 8a85 	vadd.f32	s17, s11, s10
 800c738:	ee74 3a22 	vadd.f32	s7, s8, s5
 800c73c:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800c740:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800c744:	ee79 1a41 	vsub.f32	s3, s18, s2
 800c748:	ee39 8aa8 	vadd.f32	s16, s19, s17
 800c74c:	ee76 5a43 	vsub.f32	s11, s12, s6
 800c750:	ee74 2a62 	vsub.f32	s5, s8, s5
 800c754:	ee74 4a82 	vadd.f32	s9, s9, s4
 800c758:	ee30 4a60 	vsub.f32	s8, s0, s1
 800c75c:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800c760:	ee30 0a80 	vadd.f32	s0, s1, s0
 800c764:	ee77 9a85 	vadd.f32	s19, s15, s10
 800c768:	ee33 6a06 	vadd.f32	s12, s6, s12
 800c76c:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800c770:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800c774:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800c778:	ee6f 0a23 	vmul.f32	s1, s30, s7
 800c77c:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800c780:	ee39 1a01 	vadd.f32	s2, s18, s2
 800c784:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800c788:	ee2b 9a87 	vmul.f32	s18, s23, s14
 800c78c:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800c790:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800c794:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800c798:	ee35 3a03 	vadd.f32	s6, s10, s6
 800c79c:	ee72 6a66 	vsub.f32	s13, s4, s13
 800c7a0:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800c7a4:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800c7a8:	ed9d 4a02 	vldr	s8, [sp, #8]
 800c7ac:	ed82 1a01 	vstr	s2, [r2, #4]
 800c7b0:	ee77 3a63 	vsub.f32	s7, s14, s7
 800c7b4:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800c7b8:	ed9d 7a01 	vldr	s14, [sp, #4]
 800c7bc:	ed81 3a00 	vstr	s6, [r1]
 800c7c0:	ee30 9a89 	vadd.f32	s18, s1, s18
 800c7c4:	ee32 2a05 	vadd.f32	s4, s4, s10
 800c7c8:	ee6d 0a22 	vmul.f32	s1, s26, s5
 800c7cc:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800c7d0:	ee67 2a22 	vmul.f32	s5, s14, s5
 800c7d4:	ee64 1a00 	vmul.f32	s3, s8, s0
 800c7d8:	ee27 7a24 	vmul.f32	s14, s14, s9
 800c7dc:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800c7e0:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800c7e4:	ee64 8a28 	vmul.f32	s17, s8, s17
 800c7e8:	ed9d 4a00 	vldr	s8, [sp]
 800c7ec:	edc1 6a01 	vstr	s13, [r1, #4]
 800c7f0:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800c7f4:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800c7f8:	ee64 9a29 	vmul.f32	s19, s8, s19
 800c7fc:	ee24 4a25 	vmul.f32	s8, s8, s11
 800c800:	ee30 7a87 	vadd.f32	s14, s1, s14
 800c804:	ee74 4a84 	vadd.f32	s9, s9, s8
 800c808:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 800c80c:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800c810:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800c814:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 800c818:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 800c81c:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800c820:	ee75 1a21 	vadd.f32	s3, s10, s3
 800c824:	ee30 0a68 	vsub.f32	s0, s0, s17
 800c828:	ee75 9ae9 	vsub.f32	s19, s11, s19
 800c82c:	ee70 0a84 	vadd.f32	s1, s1, s8
 800c830:	ee36 6a67 	vsub.f32	s12, s12, s15
 800c834:	44d9      	add	r9, fp
 800c836:	45ca      	cmp	sl, r9
 800c838:	ed84 9a00 	vstr	s18, [r4]
 800c83c:	edc4 3a01 	vstr	s7, [r4, #4]
 800c840:	441a      	add	r2, r3
 800c842:	ed07 7a01 	vstr	s14, [r7, #-4]
 800c846:	edc7 2a00 	vstr	s5, [r7]
 800c84a:	4419      	add	r1, r3
 800c84c:	ed80 2a00 	vstr	s4, [r0]
 800c850:	ed80 8a01 	vstr	s16, [r0, #4]
 800c854:	441c      	add	r4, r3
 800c856:	ed48 1a01 	vstr	s3, [r8, #-4]
 800c85a:	ed88 0a00 	vstr	s0, [r8]
 800c85e:	441f      	add	r7, r3
 800c860:	ed46 4a01 	vstr	s9, [r6, #-4]
 800c864:	4418      	add	r0, r3
 800c866:	edc6 9a00 	vstr	s19, [r6]
 800c86a:	4498      	add	r8, r3
 800c86c:	edc5 0a00 	vstr	s1, [r5]
 800c870:	ed85 6a01 	vstr	s12, [r5, #4]
 800c874:	441e      	add	r6, r3
 800c876:	441d      	add	r5, r3
 800c878:	f63f aeea 	bhi.w	800c650 <arm_radix8_butterfly_f32+0x328>
 800c87c:	9a03      	ldr	r2, [sp, #12]
 800c87e:	9818      	ldr	r0, [sp, #96]	@ 0x60
 800c880:	3201      	adds	r2, #1
 800c882:	4611      	mov	r1, r2
 800c884:	9203      	str	r2, [sp, #12]
 800c886:	9a04      	ldr	r2, [sp, #16]
 800c888:	4402      	add	r2, r0
 800c88a:	9204      	str	r2, [sp, #16]
 800c88c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800c88e:	9a05      	ldr	r2, [sp, #20]
 800c890:	4402      	add	r2, r0
 800c892:	9205      	str	r2, [sp, #20]
 800c894:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c896:	9a07      	ldr	r2, [sp, #28]
 800c898:	4402      	add	r2, r0
 800c89a:	9207      	str	r2, [sp, #28]
 800c89c:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800c89e:	9a06      	ldr	r2, [sp, #24]
 800c8a0:	4402      	add	r2, r0
 800c8a2:	9206      	str	r2, [sp, #24]
 800c8a4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800c8a6:	4496      	add	lr, r2
 800c8a8:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c8aa:	4494      	add	ip, r2
 800c8ac:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c8ae:	3208      	adds	r2, #8
 800c8b0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c8b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c8b4:	3208      	adds	r2, #8
 800c8b6:	920e      	str	r2, [sp, #56]	@ 0x38
 800c8b8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c8ba:	3208      	adds	r2, #8
 800c8bc:	920d      	str	r2, [sp, #52]	@ 0x34
 800c8be:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c8c0:	3208      	adds	r2, #8
 800c8c2:	920c      	str	r2, [sp, #48]	@ 0x30
 800c8c4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c8c6:	3208      	adds	r2, #8
 800c8c8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c8ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c8cc:	3208      	adds	r2, #8
 800c8ce:	920a      	str	r2, [sp, #40]	@ 0x28
 800c8d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c8d2:	3208      	adds	r2, #8
 800c8d4:	9209      	str	r2, [sp, #36]	@ 0x24
 800c8d6:	9a08      	ldr	r2, [sp, #32]
 800c8d8:	3208      	adds	r2, #8
 800c8da:	9208      	str	r2, [sp, #32]
 800c8dc:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800c8de:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800c8e0:	4288      	cmp	r0, r1
 800c8e2:	4622      	mov	r2, r4
 800c8e4:	d007      	beq.n	800c8f6 <arm_radix8_butterfly_f32+0x5ce>
 800c8e6:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800c8e8:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800c8ec:	4621      	mov	r1, r4
 800c8ee:	4401      	add	r1, r0
 800c8f0:	9110      	str	r1, [sp, #64]	@ 0x40
 800c8f2:	9804      	ldr	r0, [sp, #16]
 800c8f4:	e67c      	b.n	800c5f0 <arm_radix8_butterfly_f32+0x2c8>
 800c8f6:	4683      	mov	fp, r0
 800c8f8:	f8bd 905c 	ldrh.w	r9, [sp, #92]	@ 0x5c
 800c8fc:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 800c8fe:	e524      	b.n	800c34a <arm_radix8_butterfly_f32+0x22>
 800c900:	b01d      	add	sp, #116	@ 0x74
 800c902:	ecbd 8b10 	vpop	{d8-d15}
 800c906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c90a:	bf00      	nop

0800c90c <_ZdlPvj>:
 800c90c:	f000 b8a0 	b.w	800ca50 <_ZdlPv>

0800c910 <_ZdaPv>:
 800c910:	f000 b89e 	b.w	800ca50 <_ZdlPv>

0800c914 <_Znwj>:
 800c914:	2801      	cmp	r0, #1
 800c916:	bf38      	it	cc
 800c918:	2001      	movcc	r0, #1
 800c91a:	b510      	push	{r4, lr}
 800c91c:	4604      	mov	r4, r0
 800c91e:	4620      	mov	r0, r4
 800c920:	f002 fb9a 	bl	800f058 <malloc>
 800c924:	b100      	cbz	r0, 800c928 <_Znwj+0x14>
 800c926:	bd10      	pop	{r4, pc}
 800c928:	f000 f894 	bl	800ca54 <_ZSt15get_new_handlerv>
 800c92c:	b908      	cbnz	r0, 800c932 <_Znwj+0x1e>
 800c92e:	f002 fb8b 	bl	800f048 <abort>
 800c932:	4780      	blx	r0
 800c934:	e7f3      	b.n	800c91e <_Znwj+0xa>

0800c936 <_Znaj>:
 800c936:	f7ff bfed 	b.w	800c914 <_Znwj>

0800c93a <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 800c93a:	b10a      	cbz	r2, 800c940 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0x6>
 800c93c:	f002 bfa1 	b.w	800f882 <memcpy>
 800c940:	4770      	bx	lr

0800c942 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j>:
 800c942:	1e08      	subs	r0, r1, #0
 800c944:	b508      	push	{r3, lr}
 800c946:	da01      	bge.n	800c94c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j+0xa>
 800c948:	f000 f88c 	bl	800ca64 <_ZSt17__throw_bad_allocv>
 800c94c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800c950:	f7ff bfe0 	b.w	800c914 <_Znwj>

0800c954 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
 800c954:	f850 3b08 	ldr.w	r3, [r0], #8
 800c958:	1a1b      	subs	r3, r3, r0
 800c95a:	4258      	negs	r0, r3
 800c95c:	4158      	adcs	r0, r3
 800c95e:	4770      	bx	lr

0800c960 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800c960:	680b      	ldr	r3, [r1, #0]
 800c962:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c966:	b510      	push	{r4, lr}
 800c968:	d302      	bcc.n	800c970 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 800c96a:	480b      	ldr	r0, [pc, #44]	@ (800c998 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x38>)
 800c96c:	f000 f880 	bl	800ca70 <_ZSt20__throw_length_errorPKc>
 800c970:	4293      	cmp	r3, r2
 800c972:	d90b      	bls.n	800c98c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800c974:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800c978:	ea4f 0442 	mov.w	r4, r2, lsl #1
 800c97c:	d206      	bcs.n	800c98c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800c97e:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800c982:	bf2a      	itet	cs
 800c984:	f06f 4340 	mvncs.w	r3, #3221225472	@ 0xc0000000
 800c988:	600c      	strcc	r4, [r1, #0]
 800c98a:	600b      	strcs	r3, [r1, #0]
 800c98c:	6809      	ldr	r1, [r1, #0]
 800c98e:	3101      	adds	r1, #1
 800c990:	f7ff ffd7 	bl	800c942 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j>
 800c994:	bd10      	pop	{r4, pc}
 800c996:	bf00      	nop
 800c998:	08029a50 	.word	0x08029a50

0800c99c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>:
 800c99c:	6800      	ldr	r0, [r0, #0]
 800c99e:	f000 b857 	b.w	800ca50 <_ZdlPv>

0800c9a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 800c9a2:	b510      	push	{r4, lr}
 800c9a4:	4604      	mov	r4, r0
 800c9a6:	f7ff ffd5 	bl	800c954 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 800c9aa:	b918      	cbnz	r0, 800c9b4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x12>
 800c9ac:	68a1      	ldr	r1, [r4, #8]
 800c9ae:	4620      	mov	r0, r4
 800c9b0:	f7ff fff4 	bl	800c99c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>
 800c9b4:	bd10      	pop	{r4, pc}

0800c9b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 800c9b6:	2a01      	cmp	r2, #1
 800c9b8:	b410      	push	{r4}
 800c9ba:	d104      	bne.n	800c9c6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x10>
 800c9bc:	780a      	ldrb	r2, [r1, #0]
 800c9be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c9c2:	7002      	strb	r2, [r0, #0]
 800c9c4:	4770      	bx	lr
 800c9c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c9ca:	f7ff bfb6 	b.w	800c93a <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>

0800c9ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 800c9ce:	b508      	push	{r3, lr}
 800c9d0:	1a52      	subs	r2, r2, r1
 800c9d2:	f7ff fff0 	bl	800c9b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800c9d6:	bd08      	pop	{r3, pc}

0800c9d8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800c9d8:	b510      	push	{r4, lr}
 800c9da:	4604      	mov	r4, r0
 800c9dc:	f7ff ffe1 	bl	800c9a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800c9e0:	4620      	mov	r0, r4
 800c9e2:	bd10      	pop	{r4, pc}

0800c9e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 800c9e4:	6800      	ldr	r0, [r0, #0]
 800c9e6:	4770      	bx	lr

0800c9e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 800c9e8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c9ea:	1a53      	subs	r3, r2, r1
 800c9ec:	2b0f      	cmp	r3, #15
 800c9ee:	4604      	mov	r4, r0
 800c9f0:	460d      	mov	r5, r1
 800c9f2:	4616      	mov	r6, r2
 800c9f4:	9301      	str	r3, [sp, #4]
 800c9f6:	d906      	bls.n	800ca06 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x1e>
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	a901      	add	r1, sp, #4
 800c9fc:	f7ff ffb0 	bl	800c960 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800ca00:	9b01      	ldr	r3, [sp, #4]
 800ca02:	6020      	str	r0, [r4, #0]
 800ca04:	60a3      	str	r3, [r4, #8]
 800ca06:	4632      	mov	r2, r6
 800ca08:	4629      	mov	r1, r5
 800ca0a:	6820      	ldr	r0, [r4, #0]
 800ca0c:	f7ff ffdf 	bl	800c9ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 800ca10:	9b01      	ldr	r3, [sp, #4]
 800ca12:	6822      	ldr	r2, [r4, #0]
 800ca14:	6063      	str	r3, [r4, #4]
 800ca16:	2100      	movs	r1, #0
 800ca18:	54d1      	strb	r1, [r2, r3]
 800ca1a:	b002      	add	sp, #8
 800ca1c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ca20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 800ca20:	b538      	push	{r3, r4, r5, lr}
 800ca22:	f100 0308 	add.w	r3, r0, #8
 800ca26:	4604      	mov	r4, r0
 800ca28:	6003      	str	r3, [r0, #0]
 800ca2a:	460d      	mov	r5, r1
 800ca2c:	b911      	cbnz	r1, 800ca34 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x14>
 800ca2e:	4807      	ldr	r0, [pc, #28]	@ (800ca4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x2c>)
 800ca30:	f000 f81b 	bl	800ca6a <_ZSt19__throw_logic_errorPKc>
 800ca34:	4608      	mov	r0, r1
 800ca36:	f7f3 fc8b 	bl	8000350 <strlen>
 800ca3a:	f04f 0300 	mov.w	r3, #0
 800ca3e:	182a      	adds	r2, r5, r0
 800ca40:	4629      	mov	r1, r5
 800ca42:	4620      	mov	r0, r4
 800ca44:	f7ff ffd0 	bl	800c9e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 800ca48:	4620      	mov	r0, r4
 800ca4a:	bd38      	pop	{r3, r4, r5, pc}
 800ca4c:	08029a68 	.word	0x08029a68

0800ca50 <_ZdlPv>:
 800ca50:	f002 bb0a 	b.w	800f068 <free>

0800ca54 <_ZSt15get_new_handlerv>:
 800ca54:	4b02      	ldr	r3, [pc, #8]	@ (800ca60 <_ZSt15get_new_handlerv+0xc>)
 800ca56:	6818      	ldr	r0, [r3, #0]
 800ca58:	f3bf 8f5b 	dmb	ish
 800ca5c:	4770      	bx	lr
 800ca5e:	bf00      	nop
 800ca60:	20015f48 	.word	0x20015f48

0800ca64 <_ZSt17__throw_bad_allocv>:
 800ca64:	b508      	push	{r3, lr}
 800ca66:	f002 faef 	bl	800f048 <abort>

0800ca6a <_ZSt19__throw_logic_errorPKc>:
 800ca6a:	b508      	push	{r3, lr}
 800ca6c:	f002 faec 	bl	800f048 <abort>

0800ca70 <_ZSt20__throw_length_errorPKc>:
 800ca70:	b508      	push	{r3, lr}
 800ca72:	f002 fae9 	bl	800f048 <abort>
	...

0800ca78 <log>:
 800ca78:	b538      	push	{r3, r4, r5, lr}
 800ca7a:	ed2d 8b02 	vpush	{d8}
 800ca7e:	ec55 4b10 	vmov	r4, r5, d0
 800ca82:	f000 fbc9 	bl	800d218 <__ieee754_log>
 800ca86:	4622      	mov	r2, r4
 800ca88:	462b      	mov	r3, r5
 800ca8a:	4620      	mov	r0, r4
 800ca8c:	4629      	mov	r1, r5
 800ca8e:	eeb0 8a40 	vmov.f32	s16, s0
 800ca92:	eef0 8a60 	vmov.f32	s17, s1
 800ca96:	f7f4 f8b9 	bl	8000c0c <__aeabi_dcmpun>
 800ca9a:	b998      	cbnz	r0, 800cac4 <log+0x4c>
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	2300      	movs	r3, #0
 800caa0:	4620      	mov	r0, r4
 800caa2:	4629      	mov	r1, r5
 800caa4:	f7f4 f8a8 	bl	8000bf8 <__aeabi_dcmpgt>
 800caa8:	b960      	cbnz	r0, 800cac4 <log+0x4c>
 800caaa:	2200      	movs	r2, #0
 800caac:	2300      	movs	r3, #0
 800caae:	4620      	mov	r0, r4
 800cab0:	4629      	mov	r1, r5
 800cab2:	f7f4 f879 	bl	8000ba8 <__aeabi_dcmpeq>
 800cab6:	b160      	cbz	r0, 800cad2 <log+0x5a>
 800cab8:	f002 feb6 	bl	800f828 <__errno>
 800cabc:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 800cae8 <log+0x70>
 800cac0:	2322      	movs	r3, #34	@ 0x22
 800cac2:	6003      	str	r3, [r0, #0]
 800cac4:	eeb0 0a48 	vmov.f32	s0, s16
 800cac8:	eef0 0a68 	vmov.f32	s1, s17
 800cacc:	ecbd 8b02 	vpop	{d8}
 800cad0:	bd38      	pop	{r3, r4, r5, pc}
 800cad2:	f002 fea9 	bl	800f828 <__errno>
 800cad6:	ecbd 8b02 	vpop	{d8}
 800cada:	2321      	movs	r3, #33	@ 0x21
 800cadc:	6003      	str	r3, [r0, #0]
 800cade:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cae2:	4803      	ldr	r0, [pc, #12]	@ (800caf0 <log+0x78>)
 800cae4:	f000 b924 	b.w	800cd30 <nan>
 800cae8:	00000000 	.word	0x00000000
 800caec:	fff00000 	.word	0xfff00000
 800caf0:	08029a9f 	.word	0x08029a9f

0800caf4 <pow>:
 800caf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800caf6:	ed2d 8b02 	vpush	{d8}
 800cafa:	eeb0 8a40 	vmov.f32	s16, s0
 800cafe:	eef0 8a60 	vmov.f32	s17, s1
 800cb02:	ec55 4b11 	vmov	r4, r5, d1
 800cb06:	f000 fd3f 	bl	800d588 <__ieee754_pow>
 800cb0a:	4622      	mov	r2, r4
 800cb0c:	462b      	mov	r3, r5
 800cb0e:	4620      	mov	r0, r4
 800cb10:	4629      	mov	r1, r5
 800cb12:	ec57 6b10 	vmov	r6, r7, d0
 800cb16:	f7f4 f879 	bl	8000c0c <__aeabi_dcmpun>
 800cb1a:	2800      	cmp	r0, #0
 800cb1c:	d13b      	bne.n	800cb96 <pow+0xa2>
 800cb1e:	ec51 0b18 	vmov	r0, r1, d8
 800cb22:	2200      	movs	r2, #0
 800cb24:	2300      	movs	r3, #0
 800cb26:	f7f4 f83f 	bl	8000ba8 <__aeabi_dcmpeq>
 800cb2a:	b1b8      	cbz	r0, 800cb5c <pow+0x68>
 800cb2c:	2200      	movs	r2, #0
 800cb2e:	2300      	movs	r3, #0
 800cb30:	4620      	mov	r0, r4
 800cb32:	4629      	mov	r1, r5
 800cb34:	f7f4 f838 	bl	8000ba8 <__aeabi_dcmpeq>
 800cb38:	2800      	cmp	r0, #0
 800cb3a:	d146      	bne.n	800cbca <pow+0xd6>
 800cb3c:	ec45 4b10 	vmov	d0, r4, r5
 800cb40:	f000 f8ea 	bl	800cd18 <finite>
 800cb44:	b338      	cbz	r0, 800cb96 <pow+0xa2>
 800cb46:	2200      	movs	r2, #0
 800cb48:	2300      	movs	r3, #0
 800cb4a:	4620      	mov	r0, r4
 800cb4c:	4629      	mov	r1, r5
 800cb4e:	f7f4 f835 	bl	8000bbc <__aeabi_dcmplt>
 800cb52:	b300      	cbz	r0, 800cb96 <pow+0xa2>
 800cb54:	f002 fe68 	bl	800f828 <__errno>
 800cb58:	2322      	movs	r3, #34	@ 0x22
 800cb5a:	e01b      	b.n	800cb94 <pow+0xa0>
 800cb5c:	ec47 6b10 	vmov	d0, r6, r7
 800cb60:	f000 f8da 	bl	800cd18 <finite>
 800cb64:	b9e0      	cbnz	r0, 800cba0 <pow+0xac>
 800cb66:	eeb0 0a48 	vmov.f32	s0, s16
 800cb6a:	eef0 0a68 	vmov.f32	s1, s17
 800cb6e:	f000 f8d3 	bl	800cd18 <finite>
 800cb72:	b1a8      	cbz	r0, 800cba0 <pow+0xac>
 800cb74:	ec45 4b10 	vmov	d0, r4, r5
 800cb78:	f000 f8ce 	bl	800cd18 <finite>
 800cb7c:	b180      	cbz	r0, 800cba0 <pow+0xac>
 800cb7e:	4632      	mov	r2, r6
 800cb80:	463b      	mov	r3, r7
 800cb82:	4630      	mov	r0, r6
 800cb84:	4639      	mov	r1, r7
 800cb86:	f7f4 f841 	bl	8000c0c <__aeabi_dcmpun>
 800cb8a:	2800      	cmp	r0, #0
 800cb8c:	d0e2      	beq.n	800cb54 <pow+0x60>
 800cb8e:	f002 fe4b 	bl	800f828 <__errno>
 800cb92:	2321      	movs	r3, #33	@ 0x21
 800cb94:	6003      	str	r3, [r0, #0]
 800cb96:	ecbd 8b02 	vpop	{d8}
 800cb9a:	ec47 6b10 	vmov	d0, r6, r7
 800cb9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cba0:	2200      	movs	r2, #0
 800cba2:	2300      	movs	r3, #0
 800cba4:	4630      	mov	r0, r6
 800cba6:	4639      	mov	r1, r7
 800cba8:	f7f3 fffe 	bl	8000ba8 <__aeabi_dcmpeq>
 800cbac:	2800      	cmp	r0, #0
 800cbae:	d0f2      	beq.n	800cb96 <pow+0xa2>
 800cbb0:	eeb0 0a48 	vmov.f32	s0, s16
 800cbb4:	eef0 0a68 	vmov.f32	s1, s17
 800cbb8:	f000 f8ae 	bl	800cd18 <finite>
 800cbbc:	2800      	cmp	r0, #0
 800cbbe:	d0ea      	beq.n	800cb96 <pow+0xa2>
 800cbc0:	ec45 4b10 	vmov	d0, r4, r5
 800cbc4:	f000 f8a8 	bl	800cd18 <finite>
 800cbc8:	e7c3      	b.n	800cb52 <pow+0x5e>
 800cbca:	4f01      	ldr	r7, [pc, #4]	@ (800cbd0 <pow+0xdc>)
 800cbcc:	2600      	movs	r6, #0
 800cbce:	e7e2      	b.n	800cb96 <pow+0xa2>
 800cbd0:	3ff00000 	.word	0x3ff00000
 800cbd4:	00000000 	.word	0x00000000

0800cbd8 <cos>:
 800cbd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cbda:	ec53 2b10 	vmov	r2, r3, d0
 800cbde:	4826      	ldr	r0, [pc, #152]	@ (800cc78 <cos+0xa0>)
 800cbe0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800cbe4:	4281      	cmp	r1, r0
 800cbe6:	d806      	bhi.n	800cbf6 <cos+0x1e>
 800cbe8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800cc70 <cos+0x98>
 800cbec:	b005      	add	sp, #20
 800cbee:	f85d eb04 	ldr.w	lr, [sp], #4
 800cbf2:	f000 b98d 	b.w	800cf10 <__kernel_cos>
 800cbf6:	4821      	ldr	r0, [pc, #132]	@ (800cc7c <cos+0xa4>)
 800cbf8:	4281      	cmp	r1, r0
 800cbfa:	d908      	bls.n	800cc0e <cos+0x36>
 800cbfc:	4610      	mov	r0, r2
 800cbfe:	4619      	mov	r1, r3
 800cc00:	f7f3 fbb2 	bl	8000368 <__aeabi_dsub>
 800cc04:	ec41 0b10 	vmov	d0, r0, r1
 800cc08:	b005      	add	sp, #20
 800cc0a:	f85d fb04 	ldr.w	pc, [sp], #4
 800cc0e:	4668      	mov	r0, sp
 800cc10:	f001 fa06 	bl	800e020 <__ieee754_rem_pio2>
 800cc14:	f000 0003 	and.w	r0, r0, #3
 800cc18:	2801      	cmp	r0, #1
 800cc1a:	d00b      	beq.n	800cc34 <cos+0x5c>
 800cc1c:	2802      	cmp	r0, #2
 800cc1e:	d015      	beq.n	800cc4c <cos+0x74>
 800cc20:	b9d8      	cbnz	r0, 800cc5a <cos+0x82>
 800cc22:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc26:	ed9d 0b00 	vldr	d0, [sp]
 800cc2a:	f000 f971 	bl	800cf10 <__kernel_cos>
 800cc2e:	ec51 0b10 	vmov	r0, r1, d0
 800cc32:	e7e7      	b.n	800cc04 <cos+0x2c>
 800cc34:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc38:	ed9d 0b00 	vldr	d0, [sp]
 800cc3c:	f000 fa30 	bl	800d0a0 <__kernel_sin>
 800cc40:	ec53 2b10 	vmov	r2, r3, d0
 800cc44:	4610      	mov	r0, r2
 800cc46:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800cc4a:	e7db      	b.n	800cc04 <cos+0x2c>
 800cc4c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc50:	ed9d 0b00 	vldr	d0, [sp]
 800cc54:	f000 f95c 	bl	800cf10 <__kernel_cos>
 800cc58:	e7f2      	b.n	800cc40 <cos+0x68>
 800cc5a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc5e:	ed9d 0b00 	vldr	d0, [sp]
 800cc62:	2001      	movs	r0, #1
 800cc64:	f000 fa1c 	bl	800d0a0 <__kernel_sin>
 800cc68:	e7e1      	b.n	800cc2e <cos+0x56>
 800cc6a:	bf00      	nop
 800cc6c:	f3af 8000 	nop.w
	...
 800cc78:	3fe921fb 	.word	0x3fe921fb
 800cc7c:	7fefffff 	.word	0x7fefffff

0800cc80 <logf>:
 800cc80:	b508      	push	{r3, lr}
 800cc82:	ed2d 8b02 	vpush	{d8}
 800cc86:	eeb0 8a40 	vmov.f32	s16, s0
 800cc8a:	f001 fbcd 	bl	800e428 <__ieee754_logf>
 800cc8e:	eeb4 8a48 	vcmp.f32	s16, s16
 800cc92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc96:	d60f      	bvs.n	800ccb8 <logf+0x38>
 800cc98:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800cc9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cca0:	dc0a      	bgt.n	800ccb8 <logf+0x38>
 800cca2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800cca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccaa:	d108      	bne.n	800ccbe <logf+0x3e>
 800ccac:	f002 fdbc 	bl	800f828 <__errno>
 800ccb0:	2322      	movs	r3, #34	@ 0x22
 800ccb2:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800ccd4 <logf+0x54>
 800ccb6:	6003      	str	r3, [r0, #0]
 800ccb8:	ecbd 8b02 	vpop	{d8}
 800ccbc:	bd08      	pop	{r3, pc}
 800ccbe:	f002 fdb3 	bl	800f828 <__errno>
 800ccc2:	ecbd 8b02 	vpop	{d8}
 800ccc6:	2321      	movs	r3, #33	@ 0x21
 800ccc8:	6003      	str	r3, [r0, #0]
 800ccca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ccce:	4802      	ldr	r0, [pc, #8]	@ (800ccd8 <logf+0x58>)
 800ccd0:	f000 b872 	b.w	800cdb8 <nanf>
 800ccd4:	ff800000 	.word	0xff800000
 800ccd8:	08029a9f 	.word	0x08029a9f

0800ccdc <sqrtf>:
 800ccdc:	b508      	push	{r3, lr}
 800ccde:	ed2d 8b02 	vpush	{d8}
 800cce2:	eeb0 8a40 	vmov.f32	s16, s0
 800cce6:	f000 f86d 	bl	800cdc4 <__ieee754_sqrtf>
 800ccea:	eeb4 8a48 	vcmp.f32	s16, s16
 800ccee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccf2:	d60c      	bvs.n	800cd0e <sqrtf+0x32>
 800ccf4:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800cd14 <sqrtf+0x38>
 800ccf8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ccfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd00:	d505      	bpl.n	800cd0e <sqrtf+0x32>
 800cd02:	f002 fd91 	bl	800f828 <__errno>
 800cd06:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800cd0a:	2321      	movs	r3, #33	@ 0x21
 800cd0c:	6003      	str	r3, [r0, #0]
 800cd0e:	ecbd 8b02 	vpop	{d8}
 800cd12:	bd08      	pop	{r3, pc}
 800cd14:	00000000 	.word	0x00000000

0800cd18 <finite>:
 800cd18:	b082      	sub	sp, #8
 800cd1a:	ed8d 0b00 	vstr	d0, [sp]
 800cd1e:	9801      	ldr	r0, [sp, #4]
 800cd20:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800cd24:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800cd28:	0fc0      	lsrs	r0, r0, #31
 800cd2a:	b002      	add	sp, #8
 800cd2c:	4770      	bx	lr
	...

0800cd30 <nan>:
 800cd30:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800cd38 <nan+0x8>
 800cd34:	4770      	bx	lr
 800cd36:	bf00      	nop
 800cd38:	00000000 	.word	0x00000000
 800cd3c:	7ff80000 	.word	0x7ff80000

0800cd40 <with_errno>:
 800cd40:	b510      	push	{r4, lr}
 800cd42:	ed2d 8b02 	vpush	{d8}
 800cd46:	eeb0 8a40 	vmov.f32	s16, s0
 800cd4a:	eef0 8a60 	vmov.f32	s17, s1
 800cd4e:	4604      	mov	r4, r0
 800cd50:	f002 fd6a 	bl	800f828 <__errno>
 800cd54:	eeb0 0a48 	vmov.f32	s0, s16
 800cd58:	eef0 0a68 	vmov.f32	s1, s17
 800cd5c:	ecbd 8b02 	vpop	{d8}
 800cd60:	6004      	str	r4, [r0, #0]
 800cd62:	bd10      	pop	{r4, pc}

0800cd64 <xflow>:
 800cd64:	4603      	mov	r3, r0
 800cd66:	b507      	push	{r0, r1, r2, lr}
 800cd68:	ec51 0b10 	vmov	r0, r1, d0
 800cd6c:	b183      	cbz	r3, 800cd90 <xflow+0x2c>
 800cd6e:	4602      	mov	r2, r0
 800cd70:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cd74:	e9cd 2300 	strd	r2, r3, [sp]
 800cd78:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd7c:	f7f3 fcac 	bl	80006d8 <__aeabi_dmul>
 800cd80:	ec41 0b10 	vmov	d0, r0, r1
 800cd84:	2022      	movs	r0, #34	@ 0x22
 800cd86:	b003      	add	sp, #12
 800cd88:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd8c:	f7ff bfd8 	b.w	800cd40 <with_errno>
 800cd90:	4602      	mov	r2, r0
 800cd92:	460b      	mov	r3, r1
 800cd94:	e7ee      	b.n	800cd74 <xflow+0x10>
	...

0800cd98 <__math_uflow>:
 800cd98:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800cda0 <__math_uflow+0x8>
 800cd9c:	f7ff bfe2 	b.w	800cd64 <xflow>
 800cda0:	00000000 	.word	0x00000000
 800cda4:	10000000 	.word	0x10000000

0800cda8 <__math_oflow>:
 800cda8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800cdb0 <__math_oflow+0x8>
 800cdac:	f7ff bfda 	b.w	800cd64 <xflow>
 800cdb0:	00000000 	.word	0x00000000
 800cdb4:	70000000 	.word	0x70000000

0800cdb8 <nanf>:
 800cdb8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800cdc0 <nanf+0x8>
 800cdbc:	4770      	bx	lr
 800cdbe:	bf00      	nop
 800cdc0:	7fc00000 	.word	0x7fc00000

0800cdc4 <__ieee754_sqrtf>:
 800cdc4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800cdc8:	4770      	bx	lr
 800cdca:	0000      	movs	r0, r0
 800cdcc:	0000      	movs	r0, r0
	...

0800cdd0 <ceil>:
 800cdd0:	ec51 0b10 	vmov	r0, r1, d0
 800cdd4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cdd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cddc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800cde0:	2e13      	cmp	r6, #19
 800cde2:	460c      	mov	r4, r1
 800cde4:	4605      	mov	r5, r0
 800cde6:	4680      	mov	r8, r0
 800cde8:	dc2e      	bgt.n	800ce48 <ceil+0x78>
 800cdea:	2e00      	cmp	r6, #0
 800cdec:	da11      	bge.n	800ce12 <ceil+0x42>
 800cdee:	a332      	add	r3, pc, #200	@ (adr r3, 800ceb8 <ceil+0xe8>)
 800cdf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf4:	f7f3 faba 	bl	800036c <__adddf3>
 800cdf8:	2200      	movs	r2, #0
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	f7f3 fefc 	bl	8000bf8 <__aeabi_dcmpgt>
 800ce00:	b120      	cbz	r0, 800ce0c <ceil+0x3c>
 800ce02:	2c00      	cmp	r4, #0
 800ce04:	db4f      	blt.n	800cea6 <ceil+0xd6>
 800ce06:	4325      	orrs	r5, r4
 800ce08:	d151      	bne.n	800ceae <ceil+0xde>
 800ce0a:	462c      	mov	r4, r5
 800ce0c:	4621      	mov	r1, r4
 800ce0e:	4628      	mov	r0, r5
 800ce10:	e023      	b.n	800ce5a <ceil+0x8a>
 800ce12:	4f2b      	ldr	r7, [pc, #172]	@ (800cec0 <ceil+0xf0>)
 800ce14:	4137      	asrs	r7, r6
 800ce16:	ea01 0307 	and.w	r3, r1, r7
 800ce1a:	4303      	orrs	r3, r0
 800ce1c:	d01d      	beq.n	800ce5a <ceil+0x8a>
 800ce1e:	a326      	add	r3, pc, #152	@ (adr r3, 800ceb8 <ceil+0xe8>)
 800ce20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce24:	f7f3 faa2 	bl	800036c <__adddf3>
 800ce28:	2200      	movs	r2, #0
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	f7f3 fee4 	bl	8000bf8 <__aeabi_dcmpgt>
 800ce30:	2800      	cmp	r0, #0
 800ce32:	d0eb      	beq.n	800ce0c <ceil+0x3c>
 800ce34:	2c00      	cmp	r4, #0
 800ce36:	bfc2      	ittt	gt
 800ce38:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 800ce3c:	4133      	asrgt	r3, r6
 800ce3e:	18e4      	addgt	r4, r4, r3
 800ce40:	ea24 0407 	bic.w	r4, r4, r7
 800ce44:	2500      	movs	r5, #0
 800ce46:	e7e1      	b.n	800ce0c <ceil+0x3c>
 800ce48:	2e33      	cmp	r6, #51	@ 0x33
 800ce4a:	dd0a      	ble.n	800ce62 <ceil+0x92>
 800ce4c:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800ce50:	d103      	bne.n	800ce5a <ceil+0x8a>
 800ce52:	4602      	mov	r2, r0
 800ce54:	460b      	mov	r3, r1
 800ce56:	f7f3 fa89 	bl	800036c <__adddf3>
 800ce5a:	ec41 0b10 	vmov	d0, r0, r1
 800ce5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce62:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800ce66:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800ce6a:	40df      	lsrs	r7, r3
 800ce6c:	4238      	tst	r0, r7
 800ce6e:	d0f4      	beq.n	800ce5a <ceil+0x8a>
 800ce70:	a311      	add	r3, pc, #68	@ (adr r3, 800ceb8 <ceil+0xe8>)
 800ce72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce76:	f7f3 fa79 	bl	800036c <__adddf3>
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	f7f3 febb 	bl	8000bf8 <__aeabi_dcmpgt>
 800ce82:	2800      	cmp	r0, #0
 800ce84:	d0c2      	beq.n	800ce0c <ceil+0x3c>
 800ce86:	2c00      	cmp	r4, #0
 800ce88:	dd0a      	ble.n	800cea0 <ceil+0xd0>
 800ce8a:	2e14      	cmp	r6, #20
 800ce8c:	d101      	bne.n	800ce92 <ceil+0xc2>
 800ce8e:	3401      	adds	r4, #1
 800ce90:	e006      	b.n	800cea0 <ceil+0xd0>
 800ce92:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800ce96:	2301      	movs	r3, #1
 800ce98:	40b3      	lsls	r3, r6
 800ce9a:	441d      	add	r5, r3
 800ce9c:	45a8      	cmp	r8, r5
 800ce9e:	d8f6      	bhi.n	800ce8e <ceil+0xbe>
 800cea0:	ea25 0507 	bic.w	r5, r5, r7
 800cea4:	e7b2      	b.n	800ce0c <ceil+0x3c>
 800cea6:	2500      	movs	r5, #0
 800cea8:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800ceac:	e7ae      	b.n	800ce0c <ceil+0x3c>
 800ceae:	4c05      	ldr	r4, [pc, #20]	@ (800cec4 <ceil+0xf4>)
 800ceb0:	2500      	movs	r5, #0
 800ceb2:	e7ab      	b.n	800ce0c <ceil+0x3c>
 800ceb4:	f3af 8000 	nop.w
 800ceb8:	8800759c 	.word	0x8800759c
 800cebc:	7e37e43c 	.word	0x7e37e43c
 800cec0:	000fffff 	.word	0x000fffff
 800cec4:	3ff00000 	.word	0x3ff00000

0800cec8 <roundf>:
 800cec8:	ee10 0a10 	vmov	r0, s0
 800cecc:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800ced0:	3a7f      	subs	r2, #127	@ 0x7f
 800ced2:	2a16      	cmp	r2, #22
 800ced4:	dc15      	bgt.n	800cf02 <roundf+0x3a>
 800ced6:	2a00      	cmp	r2, #0
 800ced8:	da08      	bge.n	800ceec <roundf+0x24>
 800ceda:	3201      	adds	r2, #1
 800cedc:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800cee0:	d101      	bne.n	800cee6 <roundf+0x1e>
 800cee2:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800cee6:	ee00 3a10 	vmov	s0, r3
 800ceea:	4770      	bx	lr
 800ceec:	4907      	ldr	r1, [pc, #28]	@ (800cf0c <roundf+0x44>)
 800ceee:	4111      	asrs	r1, r2
 800cef0:	4201      	tst	r1, r0
 800cef2:	d0fa      	beq.n	800ceea <roundf+0x22>
 800cef4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800cef8:	4113      	asrs	r3, r2
 800cefa:	4403      	add	r3, r0
 800cefc:	ea23 0301 	bic.w	r3, r3, r1
 800cf00:	e7f1      	b.n	800cee6 <roundf+0x1e>
 800cf02:	2a80      	cmp	r2, #128	@ 0x80
 800cf04:	d1f1      	bne.n	800ceea <roundf+0x22>
 800cf06:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cf0a:	4770      	bx	lr
 800cf0c:	007fffff 	.word	0x007fffff

0800cf10 <__kernel_cos>:
 800cf10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf14:	ec57 6b10 	vmov	r6, r7, d0
 800cf18:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800cf1c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800cf20:	ed8d 1b00 	vstr	d1, [sp]
 800cf24:	d206      	bcs.n	800cf34 <__kernel_cos+0x24>
 800cf26:	4630      	mov	r0, r6
 800cf28:	4639      	mov	r1, r7
 800cf2a:	f7f3 fe85 	bl	8000c38 <__aeabi_d2iz>
 800cf2e:	2800      	cmp	r0, #0
 800cf30:	f000 8088 	beq.w	800d044 <__kernel_cos+0x134>
 800cf34:	4632      	mov	r2, r6
 800cf36:	463b      	mov	r3, r7
 800cf38:	4630      	mov	r0, r6
 800cf3a:	4639      	mov	r1, r7
 800cf3c:	f7f3 fbcc 	bl	80006d8 <__aeabi_dmul>
 800cf40:	4b51      	ldr	r3, [pc, #324]	@ (800d088 <__kernel_cos+0x178>)
 800cf42:	2200      	movs	r2, #0
 800cf44:	4604      	mov	r4, r0
 800cf46:	460d      	mov	r5, r1
 800cf48:	f7f3 fbc6 	bl	80006d8 <__aeabi_dmul>
 800cf4c:	a340      	add	r3, pc, #256	@ (adr r3, 800d050 <__kernel_cos+0x140>)
 800cf4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf52:	4682      	mov	sl, r0
 800cf54:	468b      	mov	fp, r1
 800cf56:	4620      	mov	r0, r4
 800cf58:	4629      	mov	r1, r5
 800cf5a:	f7f3 fbbd 	bl	80006d8 <__aeabi_dmul>
 800cf5e:	a33e      	add	r3, pc, #248	@ (adr r3, 800d058 <__kernel_cos+0x148>)
 800cf60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf64:	f7f3 fa02 	bl	800036c <__adddf3>
 800cf68:	4622      	mov	r2, r4
 800cf6a:	462b      	mov	r3, r5
 800cf6c:	f7f3 fbb4 	bl	80006d8 <__aeabi_dmul>
 800cf70:	a33b      	add	r3, pc, #236	@ (adr r3, 800d060 <__kernel_cos+0x150>)
 800cf72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf76:	f7f3 f9f7 	bl	8000368 <__aeabi_dsub>
 800cf7a:	4622      	mov	r2, r4
 800cf7c:	462b      	mov	r3, r5
 800cf7e:	f7f3 fbab 	bl	80006d8 <__aeabi_dmul>
 800cf82:	a339      	add	r3, pc, #228	@ (adr r3, 800d068 <__kernel_cos+0x158>)
 800cf84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf88:	f7f3 f9f0 	bl	800036c <__adddf3>
 800cf8c:	4622      	mov	r2, r4
 800cf8e:	462b      	mov	r3, r5
 800cf90:	f7f3 fba2 	bl	80006d8 <__aeabi_dmul>
 800cf94:	a336      	add	r3, pc, #216	@ (adr r3, 800d070 <__kernel_cos+0x160>)
 800cf96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf9a:	f7f3 f9e5 	bl	8000368 <__aeabi_dsub>
 800cf9e:	4622      	mov	r2, r4
 800cfa0:	462b      	mov	r3, r5
 800cfa2:	f7f3 fb99 	bl	80006d8 <__aeabi_dmul>
 800cfa6:	a334      	add	r3, pc, #208	@ (adr r3, 800d078 <__kernel_cos+0x168>)
 800cfa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfac:	f7f3 f9de 	bl	800036c <__adddf3>
 800cfb0:	4622      	mov	r2, r4
 800cfb2:	462b      	mov	r3, r5
 800cfb4:	f7f3 fb90 	bl	80006d8 <__aeabi_dmul>
 800cfb8:	4622      	mov	r2, r4
 800cfba:	462b      	mov	r3, r5
 800cfbc:	f7f3 fb8c 	bl	80006d8 <__aeabi_dmul>
 800cfc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cfc4:	4604      	mov	r4, r0
 800cfc6:	460d      	mov	r5, r1
 800cfc8:	4630      	mov	r0, r6
 800cfca:	4639      	mov	r1, r7
 800cfcc:	f7f3 fb84 	bl	80006d8 <__aeabi_dmul>
 800cfd0:	460b      	mov	r3, r1
 800cfd2:	4602      	mov	r2, r0
 800cfd4:	4629      	mov	r1, r5
 800cfd6:	4620      	mov	r0, r4
 800cfd8:	f7f3 f9c6 	bl	8000368 <__aeabi_dsub>
 800cfdc:	4b2b      	ldr	r3, [pc, #172]	@ (800d08c <__kernel_cos+0x17c>)
 800cfde:	4598      	cmp	r8, r3
 800cfe0:	4606      	mov	r6, r0
 800cfe2:	460f      	mov	r7, r1
 800cfe4:	d810      	bhi.n	800d008 <__kernel_cos+0xf8>
 800cfe6:	4602      	mov	r2, r0
 800cfe8:	460b      	mov	r3, r1
 800cfea:	4650      	mov	r0, sl
 800cfec:	4659      	mov	r1, fp
 800cfee:	f7f3 f9bb 	bl	8000368 <__aeabi_dsub>
 800cff2:	460b      	mov	r3, r1
 800cff4:	4926      	ldr	r1, [pc, #152]	@ (800d090 <__kernel_cos+0x180>)
 800cff6:	4602      	mov	r2, r0
 800cff8:	2000      	movs	r0, #0
 800cffa:	f7f3 f9b5 	bl	8000368 <__aeabi_dsub>
 800cffe:	ec41 0b10 	vmov	d0, r0, r1
 800d002:	b003      	add	sp, #12
 800d004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d008:	4b22      	ldr	r3, [pc, #136]	@ (800d094 <__kernel_cos+0x184>)
 800d00a:	4921      	ldr	r1, [pc, #132]	@ (800d090 <__kernel_cos+0x180>)
 800d00c:	4598      	cmp	r8, r3
 800d00e:	bf8c      	ite	hi
 800d010:	4d21      	ldrhi	r5, [pc, #132]	@ (800d098 <__kernel_cos+0x188>)
 800d012:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800d016:	2400      	movs	r4, #0
 800d018:	4622      	mov	r2, r4
 800d01a:	462b      	mov	r3, r5
 800d01c:	2000      	movs	r0, #0
 800d01e:	f7f3 f9a3 	bl	8000368 <__aeabi_dsub>
 800d022:	4622      	mov	r2, r4
 800d024:	4680      	mov	r8, r0
 800d026:	4689      	mov	r9, r1
 800d028:	462b      	mov	r3, r5
 800d02a:	4650      	mov	r0, sl
 800d02c:	4659      	mov	r1, fp
 800d02e:	f7f3 f99b 	bl	8000368 <__aeabi_dsub>
 800d032:	4632      	mov	r2, r6
 800d034:	463b      	mov	r3, r7
 800d036:	f7f3 f997 	bl	8000368 <__aeabi_dsub>
 800d03a:	4602      	mov	r2, r0
 800d03c:	460b      	mov	r3, r1
 800d03e:	4640      	mov	r0, r8
 800d040:	4649      	mov	r1, r9
 800d042:	e7da      	b.n	800cffa <__kernel_cos+0xea>
 800d044:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800d080 <__kernel_cos+0x170>
 800d048:	e7db      	b.n	800d002 <__kernel_cos+0xf2>
 800d04a:	bf00      	nop
 800d04c:	f3af 8000 	nop.w
 800d050:	be8838d4 	.word	0xbe8838d4
 800d054:	bda8fae9 	.word	0xbda8fae9
 800d058:	bdb4b1c4 	.word	0xbdb4b1c4
 800d05c:	3e21ee9e 	.word	0x3e21ee9e
 800d060:	809c52ad 	.word	0x809c52ad
 800d064:	3e927e4f 	.word	0x3e927e4f
 800d068:	19cb1590 	.word	0x19cb1590
 800d06c:	3efa01a0 	.word	0x3efa01a0
 800d070:	16c15177 	.word	0x16c15177
 800d074:	3f56c16c 	.word	0x3f56c16c
 800d078:	5555554c 	.word	0x5555554c
 800d07c:	3fa55555 	.word	0x3fa55555
 800d080:	00000000 	.word	0x00000000
 800d084:	3ff00000 	.word	0x3ff00000
 800d088:	3fe00000 	.word	0x3fe00000
 800d08c:	3fd33332 	.word	0x3fd33332
 800d090:	3ff00000 	.word	0x3ff00000
 800d094:	3fe90000 	.word	0x3fe90000
 800d098:	3fd20000 	.word	0x3fd20000
 800d09c:	00000000 	.word	0x00000000

0800d0a0 <__kernel_sin>:
 800d0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0a4:	ec55 4b10 	vmov	r4, r5, d0
 800d0a8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800d0ac:	b085      	sub	sp, #20
 800d0ae:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800d0b2:	ed8d 1b02 	vstr	d1, [sp, #8]
 800d0b6:	4680      	mov	r8, r0
 800d0b8:	d205      	bcs.n	800d0c6 <__kernel_sin+0x26>
 800d0ba:	4620      	mov	r0, r4
 800d0bc:	4629      	mov	r1, r5
 800d0be:	f7f3 fdbb 	bl	8000c38 <__aeabi_d2iz>
 800d0c2:	2800      	cmp	r0, #0
 800d0c4:	d052      	beq.n	800d16c <__kernel_sin+0xcc>
 800d0c6:	4622      	mov	r2, r4
 800d0c8:	462b      	mov	r3, r5
 800d0ca:	4620      	mov	r0, r4
 800d0cc:	4629      	mov	r1, r5
 800d0ce:	f7f3 fb03 	bl	80006d8 <__aeabi_dmul>
 800d0d2:	4682      	mov	sl, r0
 800d0d4:	468b      	mov	fp, r1
 800d0d6:	4602      	mov	r2, r0
 800d0d8:	460b      	mov	r3, r1
 800d0da:	4620      	mov	r0, r4
 800d0dc:	4629      	mov	r1, r5
 800d0de:	f7f3 fafb 	bl	80006d8 <__aeabi_dmul>
 800d0e2:	a342      	add	r3, pc, #264	@ (adr r3, 800d1ec <__kernel_sin+0x14c>)
 800d0e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0e8:	e9cd 0100 	strd	r0, r1, [sp]
 800d0ec:	4650      	mov	r0, sl
 800d0ee:	4659      	mov	r1, fp
 800d0f0:	f7f3 faf2 	bl	80006d8 <__aeabi_dmul>
 800d0f4:	a33f      	add	r3, pc, #252	@ (adr r3, 800d1f4 <__kernel_sin+0x154>)
 800d0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0fa:	f7f3 f935 	bl	8000368 <__aeabi_dsub>
 800d0fe:	4652      	mov	r2, sl
 800d100:	465b      	mov	r3, fp
 800d102:	f7f3 fae9 	bl	80006d8 <__aeabi_dmul>
 800d106:	a33d      	add	r3, pc, #244	@ (adr r3, 800d1fc <__kernel_sin+0x15c>)
 800d108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d10c:	f7f3 f92e 	bl	800036c <__adddf3>
 800d110:	4652      	mov	r2, sl
 800d112:	465b      	mov	r3, fp
 800d114:	f7f3 fae0 	bl	80006d8 <__aeabi_dmul>
 800d118:	a33a      	add	r3, pc, #232	@ (adr r3, 800d204 <__kernel_sin+0x164>)
 800d11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d11e:	f7f3 f923 	bl	8000368 <__aeabi_dsub>
 800d122:	4652      	mov	r2, sl
 800d124:	465b      	mov	r3, fp
 800d126:	f7f3 fad7 	bl	80006d8 <__aeabi_dmul>
 800d12a:	a338      	add	r3, pc, #224	@ (adr r3, 800d20c <__kernel_sin+0x16c>)
 800d12c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d130:	f7f3 f91c 	bl	800036c <__adddf3>
 800d134:	4606      	mov	r6, r0
 800d136:	460f      	mov	r7, r1
 800d138:	f1b8 0f00 	cmp.w	r8, #0
 800d13c:	d11b      	bne.n	800d176 <__kernel_sin+0xd6>
 800d13e:	4602      	mov	r2, r0
 800d140:	460b      	mov	r3, r1
 800d142:	4650      	mov	r0, sl
 800d144:	4659      	mov	r1, fp
 800d146:	f7f3 fac7 	bl	80006d8 <__aeabi_dmul>
 800d14a:	a325      	add	r3, pc, #148	@ (adr r3, 800d1e0 <__kernel_sin+0x140>)
 800d14c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d150:	f7f3 f90a 	bl	8000368 <__aeabi_dsub>
 800d154:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d158:	f7f3 fabe 	bl	80006d8 <__aeabi_dmul>
 800d15c:	4602      	mov	r2, r0
 800d15e:	460b      	mov	r3, r1
 800d160:	4620      	mov	r0, r4
 800d162:	4629      	mov	r1, r5
 800d164:	f7f3 f902 	bl	800036c <__adddf3>
 800d168:	4604      	mov	r4, r0
 800d16a:	460d      	mov	r5, r1
 800d16c:	ec45 4b10 	vmov	d0, r4, r5
 800d170:	b005      	add	sp, #20
 800d172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d176:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d17a:	4b1b      	ldr	r3, [pc, #108]	@ (800d1e8 <__kernel_sin+0x148>)
 800d17c:	2200      	movs	r2, #0
 800d17e:	f7f3 faab 	bl	80006d8 <__aeabi_dmul>
 800d182:	4632      	mov	r2, r6
 800d184:	4680      	mov	r8, r0
 800d186:	4689      	mov	r9, r1
 800d188:	463b      	mov	r3, r7
 800d18a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d18e:	f7f3 faa3 	bl	80006d8 <__aeabi_dmul>
 800d192:	4602      	mov	r2, r0
 800d194:	460b      	mov	r3, r1
 800d196:	4640      	mov	r0, r8
 800d198:	4649      	mov	r1, r9
 800d19a:	f7f3 f8e5 	bl	8000368 <__aeabi_dsub>
 800d19e:	4652      	mov	r2, sl
 800d1a0:	465b      	mov	r3, fp
 800d1a2:	f7f3 fa99 	bl	80006d8 <__aeabi_dmul>
 800d1a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d1aa:	f7f3 f8dd 	bl	8000368 <__aeabi_dsub>
 800d1ae:	a30c      	add	r3, pc, #48	@ (adr r3, 800d1e0 <__kernel_sin+0x140>)
 800d1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1b4:	4606      	mov	r6, r0
 800d1b6:	460f      	mov	r7, r1
 800d1b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d1bc:	f7f3 fa8c 	bl	80006d8 <__aeabi_dmul>
 800d1c0:	4602      	mov	r2, r0
 800d1c2:	460b      	mov	r3, r1
 800d1c4:	4630      	mov	r0, r6
 800d1c6:	4639      	mov	r1, r7
 800d1c8:	f7f3 f8d0 	bl	800036c <__adddf3>
 800d1cc:	4602      	mov	r2, r0
 800d1ce:	460b      	mov	r3, r1
 800d1d0:	4620      	mov	r0, r4
 800d1d2:	4629      	mov	r1, r5
 800d1d4:	f7f3 f8c8 	bl	8000368 <__aeabi_dsub>
 800d1d8:	e7c6      	b.n	800d168 <__kernel_sin+0xc8>
 800d1da:	bf00      	nop
 800d1dc:	f3af 8000 	nop.w
 800d1e0:	55555549 	.word	0x55555549
 800d1e4:	3fc55555 	.word	0x3fc55555
 800d1e8:	3fe00000 	.word	0x3fe00000
 800d1ec:	5acfd57c 	.word	0x5acfd57c
 800d1f0:	3de5d93a 	.word	0x3de5d93a
 800d1f4:	8a2b9ceb 	.word	0x8a2b9ceb
 800d1f8:	3e5ae5e6 	.word	0x3e5ae5e6
 800d1fc:	57b1fe7d 	.word	0x57b1fe7d
 800d200:	3ec71de3 	.word	0x3ec71de3
 800d204:	19c161d5 	.word	0x19c161d5
 800d208:	3f2a01a0 	.word	0x3f2a01a0
 800d20c:	1110f8a6 	.word	0x1110f8a6
 800d210:	3f811111 	.word	0x3f811111
 800d214:	00000000 	.word	0x00000000

0800d218 <__ieee754_log>:
 800d218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d21c:	ec51 0b10 	vmov	r0, r1, d0
 800d220:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800d224:	b087      	sub	sp, #28
 800d226:	460d      	mov	r5, r1
 800d228:	da26      	bge.n	800d278 <__ieee754_log+0x60>
 800d22a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d22e:	4303      	orrs	r3, r0
 800d230:	4602      	mov	r2, r0
 800d232:	d10a      	bne.n	800d24a <__ieee754_log+0x32>
 800d234:	49ce      	ldr	r1, [pc, #824]	@ (800d570 <__ieee754_log+0x358>)
 800d236:	2200      	movs	r2, #0
 800d238:	2300      	movs	r3, #0
 800d23a:	2000      	movs	r0, #0
 800d23c:	f7f3 fb76 	bl	800092c <__aeabi_ddiv>
 800d240:	ec41 0b10 	vmov	d0, r0, r1
 800d244:	b007      	add	sp, #28
 800d246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d24a:	2900      	cmp	r1, #0
 800d24c:	da05      	bge.n	800d25a <__ieee754_log+0x42>
 800d24e:	460b      	mov	r3, r1
 800d250:	f7f3 f88a 	bl	8000368 <__aeabi_dsub>
 800d254:	2200      	movs	r2, #0
 800d256:	2300      	movs	r3, #0
 800d258:	e7f0      	b.n	800d23c <__ieee754_log+0x24>
 800d25a:	4bc6      	ldr	r3, [pc, #792]	@ (800d574 <__ieee754_log+0x35c>)
 800d25c:	2200      	movs	r2, #0
 800d25e:	f7f3 fa3b 	bl	80006d8 <__aeabi_dmul>
 800d262:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800d266:	460d      	mov	r5, r1
 800d268:	4ac3      	ldr	r2, [pc, #780]	@ (800d578 <__ieee754_log+0x360>)
 800d26a:	4295      	cmp	r5, r2
 800d26c:	dd06      	ble.n	800d27c <__ieee754_log+0x64>
 800d26e:	4602      	mov	r2, r0
 800d270:	460b      	mov	r3, r1
 800d272:	f7f3 f87b 	bl	800036c <__adddf3>
 800d276:	e7e3      	b.n	800d240 <__ieee754_log+0x28>
 800d278:	2300      	movs	r3, #0
 800d27a:	e7f5      	b.n	800d268 <__ieee754_log+0x50>
 800d27c:	152c      	asrs	r4, r5, #20
 800d27e:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800d282:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800d286:	441c      	add	r4, r3
 800d288:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 800d28c:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 800d290:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d294:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 800d298:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 800d29c:	ea42 0105 	orr.w	r1, r2, r5
 800d2a0:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	4bb5      	ldr	r3, [pc, #724]	@ (800d57c <__ieee754_log+0x364>)
 800d2a8:	f7f3 f85e 	bl	8000368 <__aeabi_dsub>
 800d2ac:	1cab      	adds	r3, r5, #2
 800d2ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d2b2:	2b02      	cmp	r3, #2
 800d2b4:	4682      	mov	sl, r0
 800d2b6:	468b      	mov	fp, r1
 800d2b8:	f04f 0200 	mov.w	r2, #0
 800d2bc:	dc53      	bgt.n	800d366 <__ieee754_log+0x14e>
 800d2be:	2300      	movs	r3, #0
 800d2c0:	f7f3 fc72 	bl	8000ba8 <__aeabi_dcmpeq>
 800d2c4:	b1d0      	cbz	r0, 800d2fc <__ieee754_log+0xe4>
 800d2c6:	2c00      	cmp	r4, #0
 800d2c8:	f000 8120 	beq.w	800d50c <__ieee754_log+0x2f4>
 800d2cc:	4620      	mov	r0, r4
 800d2ce:	f7f3 f999 	bl	8000604 <__aeabi_i2d>
 800d2d2:	a391      	add	r3, pc, #580	@ (adr r3, 800d518 <__ieee754_log+0x300>)
 800d2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2d8:	4606      	mov	r6, r0
 800d2da:	460f      	mov	r7, r1
 800d2dc:	f7f3 f9fc 	bl	80006d8 <__aeabi_dmul>
 800d2e0:	a38f      	add	r3, pc, #572	@ (adr r3, 800d520 <__ieee754_log+0x308>)
 800d2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2e6:	4604      	mov	r4, r0
 800d2e8:	460d      	mov	r5, r1
 800d2ea:	4630      	mov	r0, r6
 800d2ec:	4639      	mov	r1, r7
 800d2ee:	f7f3 f9f3 	bl	80006d8 <__aeabi_dmul>
 800d2f2:	4602      	mov	r2, r0
 800d2f4:	460b      	mov	r3, r1
 800d2f6:	4620      	mov	r0, r4
 800d2f8:	4629      	mov	r1, r5
 800d2fa:	e7ba      	b.n	800d272 <__ieee754_log+0x5a>
 800d2fc:	a38a      	add	r3, pc, #552	@ (adr r3, 800d528 <__ieee754_log+0x310>)
 800d2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d302:	4650      	mov	r0, sl
 800d304:	4659      	mov	r1, fp
 800d306:	f7f3 f9e7 	bl	80006d8 <__aeabi_dmul>
 800d30a:	4602      	mov	r2, r0
 800d30c:	460b      	mov	r3, r1
 800d30e:	2000      	movs	r0, #0
 800d310:	499b      	ldr	r1, [pc, #620]	@ (800d580 <__ieee754_log+0x368>)
 800d312:	f7f3 f829 	bl	8000368 <__aeabi_dsub>
 800d316:	4652      	mov	r2, sl
 800d318:	4606      	mov	r6, r0
 800d31a:	460f      	mov	r7, r1
 800d31c:	465b      	mov	r3, fp
 800d31e:	4650      	mov	r0, sl
 800d320:	4659      	mov	r1, fp
 800d322:	f7f3 f9d9 	bl	80006d8 <__aeabi_dmul>
 800d326:	4602      	mov	r2, r0
 800d328:	460b      	mov	r3, r1
 800d32a:	4630      	mov	r0, r6
 800d32c:	4639      	mov	r1, r7
 800d32e:	f7f3 f9d3 	bl	80006d8 <__aeabi_dmul>
 800d332:	4606      	mov	r6, r0
 800d334:	460f      	mov	r7, r1
 800d336:	b914      	cbnz	r4, 800d33e <__ieee754_log+0x126>
 800d338:	4632      	mov	r2, r6
 800d33a:	463b      	mov	r3, r7
 800d33c:	e0a0      	b.n	800d480 <__ieee754_log+0x268>
 800d33e:	4620      	mov	r0, r4
 800d340:	f7f3 f960 	bl	8000604 <__aeabi_i2d>
 800d344:	a374      	add	r3, pc, #464	@ (adr r3, 800d518 <__ieee754_log+0x300>)
 800d346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d34a:	4680      	mov	r8, r0
 800d34c:	4689      	mov	r9, r1
 800d34e:	f7f3 f9c3 	bl	80006d8 <__aeabi_dmul>
 800d352:	a373      	add	r3, pc, #460	@ (adr r3, 800d520 <__ieee754_log+0x308>)
 800d354:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d358:	4604      	mov	r4, r0
 800d35a:	460d      	mov	r5, r1
 800d35c:	4640      	mov	r0, r8
 800d35e:	4649      	mov	r1, r9
 800d360:	f7f3 f9ba 	bl	80006d8 <__aeabi_dmul>
 800d364:	e0a5      	b.n	800d4b2 <__ieee754_log+0x29a>
 800d366:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d36a:	f7f2 ffff 	bl	800036c <__adddf3>
 800d36e:	4602      	mov	r2, r0
 800d370:	460b      	mov	r3, r1
 800d372:	4650      	mov	r0, sl
 800d374:	4659      	mov	r1, fp
 800d376:	f7f3 fad9 	bl	800092c <__aeabi_ddiv>
 800d37a:	e9cd 0100 	strd	r0, r1, [sp]
 800d37e:	4620      	mov	r0, r4
 800d380:	f7f3 f940 	bl	8000604 <__aeabi_i2d>
 800d384:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d388:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d38c:	4610      	mov	r0, r2
 800d38e:	4619      	mov	r1, r3
 800d390:	f7f3 f9a2 	bl	80006d8 <__aeabi_dmul>
 800d394:	4602      	mov	r2, r0
 800d396:	460b      	mov	r3, r1
 800d398:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d39c:	f7f3 f99c 	bl	80006d8 <__aeabi_dmul>
 800d3a0:	a363      	add	r3, pc, #396	@ (adr r3, 800d530 <__ieee754_log+0x318>)
 800d3a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3a6:	4680      	mov	r8, r0
 800d3a8:	4689      	mov	r9, r1
 800d3aa:	f7f3 f995 	bl	80006d8 <__aeabi_dmul>
 800d3ae:	a362      	add	r3, pc, #392	@ (adr r3, 800d538 <__ieee754_log+0x320>)
 800d3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3b4:	f7f2 ffda 	bl	800036c <__adddf3>
 800d3b8:	4642      	mov	r2, r8
 800d3ba:	464b      	mov	r3, r9
 800d3bc:	f7f3 f98c 	bl	80006d8 <__aeabi_dmul>
 800d3c0:	a35f      	add	r3, pc, #380	@ (adr r3, 800d540 <__ieee754_log+0x328>)
 800d3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c6:	f7f2 ffd1 	bl	800036c <__adddf3>
 800d3ca:	4642      	mov	r2, r8
 800d3cc:	464b      	mov	r3, r9
 800d3ce:	f7f3 f983 	bl	80006d8 <__aeabi_dmul>
 800d3d2:	a35d      	add	r3, pc, #372	@ (adr r3, 800d548 <__ieee754_log+0x330>)
 800d3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3d8:	f7f2 ffc8 	bl	800036c <__adddf3>
 800d3dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d3e0:	f7f3 f97a 	bl	80006d8 <__aeabi_dmul>
 800d3e4:	a35a      	add	r3, pc, #360	@ (adr r3, 800d550 <__ieee754_log+0x338>)
 800d3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d3ee:	4640      	mov	r0, r8
 800d3f0:	4649      	mov	r1, r9
 800d3f2:	f7f3 f971 	bl	80006d8 <__aeabi_dmul>
 800d3f6:	a358      	add	r3, pc, #352	@ (adr r3, 800d558 <__ieee754_log+0x340>)
 800d3f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3fc:	f7f2 ffb6 	bl	800036c <__adddf3>
 800d400:	4642      	mov	r2, r8
 800d402:	464b      	mov	r3, r9
 800d404:	f7f3 f968 	bl	80006d8 <__aeabi_dmul>
 800d408:	a355      	add	r3, pc, #340	@ (adr r3, 800d560 <__ieee754_log+0x348>)
 800d40a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d40e:	f7f2 ffad 	bl	800036c <__adddf3>
 800d412:	4642      	mov	r2, r8
 800d414:	464b      	mov	r3, r9
 800d416:	f7f3 f95f 	bl	80006d8 <__aeabi_dmul>
 800d41a:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800d41e:	4602      	mov	r2, r0
 800d420:	460b      	mov	r3, r1
 800d422:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800d426:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d42a:	f7f2 ff9f 	bl	800036c <__adddf3>
 800d42e:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800d432:	3551      	adds	r5, #81	@ 0x51
 800d434:	4335      	orrs	r5, r6
 800d436:	2d00      	cmp	r5, #0
 800d438:	4680      	mov	r8, r0
 800d43a:	4689      	mov	r9, r1
 800d43c:	dd48      	ble.n	800d4d0 <__ieee754_log+0x2b8>
 800d43e:	4b50      	ldr	r3, [pc, #320]	@ (800d580 <__ieee754_log+0x368>)
 800d440:	2200      	movs	r2, #0
 800d442:	4650      	mov	r0, sl
 800d444:	4659      	mov	r1, fp
 800d446:	f7f3 f947 	bl	80006d8 <__aeabi_dmul>
 800d44a:	4652      	mov	r2, sl
 800d44c:	465b      	mov	r3, fp
 800d44e:	f7f3 f943 	bl	80006d8 <__aeabi_dmul>
 800d452:	4602      	mov	r2, r0
 800d454:	460b      	mov	r3, r1
 800d456:	4606      	mov	r6, r0
 800d458:	460f      	mov	r7, r1
 800d45a:	4640      	mov	r0, r8
 800d45c:	4649      	mov	r1, r9
 800d45e:	f7f2 ff85 	bl	800036c <__adddf3>
 800d462:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d466:	f7f3 f937 	bl	80006d8 <__aeabi_dmul>
 800d46a:	4680      	mov	r8, r0
 800d46c:	4689      	mov	r9, r1
 800d46e:	b964      	cbnz	r4, 800d48a <__ieee754_log+0x272>
 800d470:	4602      	mov	r2, r0
 800d472:	460b      	mov	r3, r1
 800d474:	4630      	mov	r0, r6
 800d476:	4639      	mov	r1, r7
 800d478:	f7f2 ff76 	bl	8000368 <__aeabi_dsub>
 800d47c:	4602      	mov	r2, r0
 800d47e:	460b      	mov	r3, r1
 800d480:	4650      	mov	r0, sl
 800d482:	4659      	mov	r1, fp
 800d484:	f7f2 ff70 	bl	8000368 <__aeabi_dsub>
 800d488:	e6da      	b.n	800d240 <__ieee754_log+0x28>
 800d48a:	a323      	add	r3, pc, #140	@ (adr r3, 800d518 <__ieee754_log+0x300>)
 800d48c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d490:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d494:	f7f3 f920 	bl	80006d8 <__aeabi_dmul>
 800d498:	a321      	add	r3, pc, #132	@ (adr r3, 800d520 <__ieee754_log+0x308>)
 800d49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d49e:	4604      	mov	r4, r0
 800d4a0:	460d      	mov	r5, r1
 800d4a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d4a6:	f7f3 f917 	bl	80006d8 <__aeabi_dmul>
 800d4aa:	4642      	mov	r2, r8
 800d4ac:	464b      	mov	r3, r9
 800d4ae:	f7f2 ff5d 	bl	800036c <__adddf3>
 800d4b2:	4602      	mov	r2, r0
 800d4b4:	460b      	mov	r3, r1
 800d4b6:	4630      	mov	r0, r6
 800d4b8:	4639      	mov	r1, r7
 800d4ba:	f7f2 ff55 	bl	8000368 <__aeabi_dsub>
 800d4be:	4652      	mov	r2, sl
 800d4c0:	465b      	mov	r3, fp
 800d4c2:	f7f2 ff51 	bl	8000368 <__aeabi_dsub>
 800d4c6:	4602      	mov	r2, r0
 800d4c8:	460b      	mov	r3, r1
 800d4ca:	4620      	mov	r0, r4
 800d4cc:	4629      	mov	r1, r5
 800d4ce:	e7d9      	b.n	800d484 <__ieee754_log+0x26c>
 800d4d0:	4602      	mov	r2, r0
 800d4d2:	460b      	mov	r3, r1
 800d4d4:	4650      	mov	r0, sl
 800d4d6:	4659      	mov	r1, fp
 800d4d8:	f7f2 ff46 	bl	8000368 <__aeabi_dsub>
 800d4dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d4e0:	f7f3 f8fa 	bl	80006d8 <__aeabi_dmul>
 800d4e4:	4606      	mov	r6, r0
 800d4e6:	460f      	mov	r7, r1
 800d4e8:	2c00      	cmp	r4, #0
 800d4ea:	f43f af25 	beq.w	800d338 <__ieee754_log+0x120>
 800d4ee:	a30a      	add	r3, pc, #40	@ (adr r3, 800d518 <__ieee754_log+0x300>)
 800d4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d4f8:	f7f3 f8ee 	bl	80006d8 <__aeabi_dmul>
 800d4fc:	a308      	add	r3, pc, #32	@ (adr r3, 800d520 <__ieee754_log+0x308>)
 800d4fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d502:	4604      	mov	r4, r0
 800d504:	460d      	mov	r5, r1
 800d506:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d50a:	e729      	b.n	800d360 <__ieee754_log+0x148>
 800d50c:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800d568 <__ieee754_log+0x350>
 800d510:	e698      	b.n	800d244 <__ieee754_log+0x2c>
 800d512:	bf00      	nop
 800d514:	f3af 8000 	nop.w
 800d518:	fee00000 	.word	0xfee00000
 800d51c:	3fe62e42 	.word	0x3fe62e42
 800d520:	35793c76 	.word	0x35793c76
 800d524:	3dea39ef 	.word	0x3dea39ef
 800d528:	55555555 	.word	0x55555555
 800d52c:	3fd55555 	.word	0x3fd55555
 800d530:	df3e5244 	.word	0xdf3e5244
 800d534:	3fc2f112 	.word	0x3fc2f112
 800d538:	96cb03de 	.word	0x96cb03de
 800d53c:	3fc74664 	.word	0x3fc74664
 800d540:	94229359 	.word	0x94229359
 800d544:	3fd24924 	.word	0x3fd24924
 800d548:	55555593 	.word	0x55555593
 800d54c:	3fe55555 	.word	0x3fe55555
 800d550:	d078c69f 	.word	0xd078c69f
 800d554:	3fc39a09 	.word	0x3fc39a09
 800d558:	1d8e78af 	.word	0x1d8e78af
 800d55c:	3fcc71c5 	.word	0x3fcc71c5
 800d560:	9997fa04 	.word	0x9997fa04
 800d564:	3fd99999 	.word	0x3fd99999
	...
 800d570:	c3500000 	.word	0xc3500000
 800d574:	43500000 	.word	0x43500000
 800d578:	7fefffff 	.word	0x7fefffff
 800d57c:	3ff00000 	.word	0x3ff00000
 800d580:	3fe00000 	.word	0x3fe00000
 800d584:	00000000 	.word	0x00000000

0800d588 <__ieee754_pow>:
 800d588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d58c:	b091      	sub	sp, #68	@ 0x44
 800d58e:	ed8d 1b00 	vstr	d1, [sp]
 800d592:	e9dd 1900 	ldrd	r1, r9, [sp]
 800d596:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800d59a:	ea5a 0001 	orrs.w	r0, sl, r1
 800d59e:	ec57 6b10 	vmov	r6, r7, d0
 800d5a2:	d113      	bne.n	800d5cc <__ieee754_pow+0x44>
 800d5a4:	19b3      	adds	r3, r6, r6
 800d5a6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800d5aa:	4152      	adcs	r2, r2
 800d5ac:	4298      	cmp	r0, r3
 800d5ae:	4b9a      	ldr	r3, [pc, #616]	@ (800d818 <__ieee754_pow+0x290>)
 800d5b0:	4193      	sbcs	r3, r2
 800d5b2:	f080 84ee 	bcs.w	800df92 <__ieee754_pow+0xa0a>
 800d5b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d5ba:	4630      	mov	r0, r6
 800d5bc:	4639      	mov	r1, r7
 800d5be:	f7f2 fed5 	bl	800036c <__adddf3>
 800d5c2:	ec41 0b10 	vmov	d0, r0, r1
 800d5c6:	b011      	add	sp, #68	@ 0x44
 800d5c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5cc:	4a93      	ldr	r2, [pc, #588]	@ (800d81c <__ieee754_pow+0x294>)
 800d5ce:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800d5d2:	4295      	cmp	r5, r2
 800d5d4:	46b8      	mov	r8, r7
 800d5d6:	4633      	mov	r3, r6
 800d5d8:	d80a      	bhi.n	800d5f0 <__ieee754_pow+0x68>
 800d5da:	d104      	bne.n	800d5e6 <__ieee754_pow+0x5e>
 800d5dc:	2e00      	cmp	r6, #0
 800d5de:	d1ea      	bne.n	800d5b6 <__ieee754_pow+0x2e>
 800d5e0:	45aa      	cmp	sl, r5
 800d5e2:	d8e8      	bhi.n	800d5b6 <__ieee754_pow+0x2e>
 800d5e4:	e001      	b.n	800d5ea <__ieee754_pow+0x62>
 800d5e6:	4592      	cmp	sl, r2
 800d5e8:	d802      	bhi.n	800d5f0 <__ieee754_pow+0x68>
 800d5ea:	4592      	cmp	sl, r2
 800d5ec:	d10f      	bne.n	800d60e <__ieee754_pow+0x86>
 800d5ee:	b171      	cbz	r1, 800d60e <__ieee754_pow+0x86>
 800d5f0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800d5f4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800d5f8:	ea58 0803 	orrs.w	r8, r8, r3
 800d5fc:	d1db      	bne.n	800d5b6 <__ieee754_pow+0x2e>
 800d5fe:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d602:	18db      	adds	r3, r3, r3
 800d604:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800d608:	4152      	adcs	r2, r2
 800d60a:	4598      	cmp	r8, r3
 800d60c:	e7cf      	b.n	800d5ae <__ieee754_pow+0x26>
 800d60e:	f1b8 0f00 	cmp.w	r8, #0
 800d612:	46ab      	mov	fp, r5
 800d614:	da43      	bge.n	800d69e <__ieee754_pow+0x116>
 800d616:	4a82      	ldr	r2, [pc, #520]	@ (800d820 <__ieee754_pow+0x298>)
 800d618:	4592      	cmp	sl, r2
 800d61a:	d856      	bhi.n	800d6ca <__ieee754_pow+0x142>
 800d61c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800d620:	4592      	cmp	sl, r2
 800d622:	f240 84c5 	bls.w	800dfb0 <__ieee754_pow+0xa28>
 800d626:	ea4f 522a 	mov.w	r2, sl, asr #20
 800d62a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800d62e:	2a14      	cmp	r2, #20
 800d630:	dd18      	ble.n	800d664 <__ieee754_pow+0xdc>
 800d632:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800d636:	fa21 f402 	lsr.w	r4, r1, r2
 800d63a:	fa04 f202 	lsl.w	r2, r4, r2
 800d63e:	428a      	cmp	r2, r1
 800d640:	f040 84b6 	bne.w	800dfb0 <__ieee754_pow+0xa28>
 800d644:	f004 0401 	and.w	r4, r4, #1
 800d648:	f1c4 0402 	rsb	r4, r4, #2
 800d64c:	2900      	cmp	r1, #0
 800d64e:	d159      	bne.n	800d704 <__ieee754_pow+0x17c>
 800d650:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800d654:	d148      	bne.n	800d6e8 <__ieee754_pow+0x160>
 800d656:	4632      	mov	r2, r6
 800d658:	463b      	mov	r3, r7
 800d65a:	4630      	mov	r0, r6
 800d65c:	4639      	mov	r1, r7
 800d65e:	f7f3 f83b 	bl	80006d8 <__aeabi_dmul>
 800d662:	e7ae      	b.n	800d5c2 <__ieee754_pow+0x3a>
 800d664:	2900      	cmp	r1, #0
 800d666:	d14c      	bne.n	800d702 <__ieee754_pow+0x17a>
 800d668:	f1c2 0214 	rsb	r2, r2, #20
 800d66c:	fa4a f402 	asr.w	r4, sl, r2
 800d670:	fa04 f202 	lsl.w	r2, r4, r2
 800d674:	4552      	cmp	r2, sl
 800d676:	f040 8498 	bne.w	800dfaa <__ieee754_pow+0xa22>
 800d67a:	f004 0401 	and.w	r4, r4, #1
 800d67e:	f1c4 0402 	rsb	r4, r4, #2
 800d682:	4a68      	ldr	r2, [pc, #416]	@ (800d824 <__ieee754_pow+0x29c>)
 800d684:	4592      	cmp	sl, r2
 800d686:	d1e3      	bne.n	800d650 <__ieee754_pow+0xc8>
 800d688:	f1b9 0f00 	cmp.w	r9, #0
 800d68c:	f280 8489 	bge.w	800dfa2 <__ieee754_pow+0xa1a>
 800d690:	4964      	ldr	r1, [pc, #400]	@ (800d824 <__ieee754_pow+0x29c>)
 800d692:	4632      	mov	r2, r6
 800d694:	463b      	mov	r3, r7
 800d696:	2000      	movs	r0, #0
 800d698:	f7f3 f948 	bl	800092c <__aeabi_ddiv>
 800d69c:	e791      	b.n	800d5c2 <__ieee754_pow+0x3a>
 800d69e:	2400      	movs	r4, #0
 800d6a0:	bb81      	cbnz	r1, 800d704 <__ieee754_pow+0x17c>
 800d6a2:	4a5e      	ldr	r2, [pc, #376]	@ (800d81c <__ieee754_pow+0x294>)
 800d6a4:	4592      	cmp	sl, r2
 800d6a6:	d1ec      	bne.n	800d682 <__ieee754_pow+0xfa>
 800d6a8:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800d6ac:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800d6b0:	431a      	orrs	r2, r3
 800d6b2:	f000 846e 	beq.w	800df92 <__ieee754_pow+0xa0a>
 800d6b6:	4b5c      	ldr	r3, [pc, #368]	@ (800d828 <__ieee754_pow+0x2a0>)
 800d6b8:	429d      	cmp	r5, r3
 800d6ba:	d908      	bls.n	800d6ce <__ieee754_pow+0x146>
 800d6bc:	f1b9 0f00 	cmp.w	r9, #0
 800d6c0:	f280 846b 	bge.w	800df9a <__ieee754_pow+0xa12>
 800d6c4:	2000      	movs	r0, #0
 800d6c6:	2100      	movs	r1, #0
 800d6c8:	e77b      	b.n	800d5c2 <__ieee754_pow+0x3a>
 800d6ca:	2402      	movs	r4, #2
 800d6cc:	e7e8      	b.n	800d6a0 <__ieee754_pow+0x118>
 800d6ce:	f1b9 0f00 	cmp.w	r9, #0
 800d6d2:	f04f 0000 	mov.w	r0, #0
 800d6d6:	f04f 0100 	mov.w	r1, #0
 800d6da:	f6bf af72 	bge.w	800d5c2 <__ieee754_pow+0x3a>
 800d6de:	e9dd 0300 	ldrd	r0, r3, [sp]
 800d6e2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800d6e6:	e76c      	b.n	800d5c2 <__ieee754_pow+0x3a>
 800d6e8:	4a50      	ldr	r2, [pc, #320]	@ (800d82c <__ieee754_pow+0x2a4>)
 800d6ea:	4591      	cmp	r9, r2
 800d6ec:	d10a      	bne.n	800d704 <__ieee754_pow+0x17c>
 800d6ee:	f1b8 0f00 	cmp.w	r8, #0
 800d6f2:	db07      	blt.n	800d704 <__ieee754_pow+0x17c>
 800d6f4:	ec47 6b10 	vmov	d0, r6, r7
 800d6f8:	b011      	add	sp, #68	@ 0x44
 800d6fa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6fe:	f001 b801 	b.w	800e704 <__ieee754_sqrt>
 800d702:	2400      	movs	r4, #0
 800d704:	ec47 6b10 	vmov	d0, r6, r7
 800d708:	9302      	str	r3, [sp, #8]
 800d70a:	f000 fe85 	bl	800e418 <fabs>
 800d70e:	9b02      	ldr	r3, [sp, #8]
 800d710:	ec51 0b10 	vmov	r0, r1, d0
 800d714:	bb43      	cbnz	r3, 800d768 <__ieee754_pow+0x1e0>
 800d716:	4b43      	ldr	r3, [pc, #268]	@ (800d824 <__ieee754_pow+0x29c>)
 800d718:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800d71c:	429a      	cmp	r2, r3
 800d71e:	d000      	beq.n	800d722 <__ieee754_pow+0x19a>
 800d720:	bb15      	cbnz	r5, 800d768 <__ieee754_pow+0x1e0>
 800d722:	f1b9 0f00 	cmp.w	r9, #0
 800d726:	da05      	bge.n	800d734 <__ieee754_pow+0x1ac>
 800d728:	4602      	mov	r2, r0
 800d72a:	460b      	mov	r3, r1
 800d72c:	2000      	movs	r0, #0
 800d72e:	493d      	ldr	r1, [pc, #244]	@ (800d824 <__ieee754_pow+0x29c>)
 800d730:	f7f3 f8fc 	bl	800092c <__aeabi_ddiv>
 800d734:	f1b8 0f00 	cmp.w	r8, #0
 800d738:	f6bf af43 	bge.w	800d5c2 <__ieee754_pow+0x3a>
 800d73c:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800d740:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800d744:	4325      	orrs	r5, r4
 800d746:	d108      	bne.n	800d75a <__ieee754_pow+0x1d2>
 800d748:	4602      	mov	r2, r0
 800d74a:	460b      	mov	r3, r1
 800d74c:	4610      	mov	r0, r2
 800d74e:	4619      	mov	r1, r3
 800d750:	f7f2 fe0a 	bl	8000368 <__aeabi_dsub>
 800d754:	4602      	mov	r2, r0
 800d756:	460b      	mov	r3, r1
 800d758:	e79e      	b.n	800d698 <__ieee754_pow+0x110>
 800d75a:	2c01      	cmp	r4, #1
 800d75c:	f47f af31 	bne.w	800d5c2 <__ieee754_pow+0x3a>
 800d760:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d764:	4619      	mov	r1, r3
 800d766:	e72c      	b.n	800d5c2 <__ieee754_pow+0x3a>
 800d768:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800d76c:	3b01      	subs	r3, #1
 800d76e:	ea53 0204 	orrs.w	r2, r3, r4
 800d772:	d102      	bne.n	800d77a <__ieee754_pow+0x1f2>
 800d774:	4632      	mov	r2, r6
 800d776:	463b      	mov	r3, r7
 800d778:	e7e8      	b.n	800d74c <__ieee754_pow+0x1c4>
 800d77a:	3c01      	subs	r4, #1
 800d77c:	431c      	orrs	r4, r3
 800d77e:	d016      	beq.n	800d7ae <__ieee754_pow+0x226>
 800d780:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d808 <__ieee754_pow+0x280>
 800d784:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800d788:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d78c:	f240 8110 	bls.w	800d9b0 <__ieee754_pow+0x428>
 800d790:	4b27      	ldr	r3, [pc, #156]	@ (800d830 <__ieee754_pow+0x2a8>)
 800d792:	459a      	cmp	sl, r3
 800d794:	4b24      	ldr	r3, [pc, #144]	@ (800d828 <__ieee754_pow+0x2a0>)
 800d796:	d916      	bls.n	800d7c6 <__ieee754_pow+0x23e>
 800d798:	429d      	cmp	r5, r3
 800d79a:	d80b      	bhi.n	800d7b4 <__ieee754_pow+0x22c>
 800d79c:	f1b9 0f00 	cmp.w	r9, #0
 800d7a0:	da0b      	bge.n	800d7ba <__ieee754_pow+0x232>
 800d7a2:	2000      	movs	r0, #0
 800d7a4:	b011      	add	sp, #68	@ 0x44
 800d7a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7aa:	f7ff bafd 	b.w	800cda8 <__math_oflow>
 800d7ae:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800d810 <__ieee754_pow+0x288>
 800d7b2:	e7e7      	b.n	800d784 <__ieee754_pow+0x1fc>
 800d7b4:	f1b9 0f00 	cmp.w	r9, #0
 800d7b8:	dcf3      	bgt.n	800d7a2 <__ieee754_pow+0x21a>
 800d7ba:	2000      	movs	r0, #0
 800d7bc:	b011      	add	sp, #68	@ 0x44
 800d7be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7c2:	f7ff bae9 	b.w	800cd98 <__math_uflow>
 800d7c6:	429d      	cmp	r5, r3
 800d7c8:	d20c      	bcs.n	800d7e4 <__ieee754_pow+0x25c>
 800d7ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d7ce:	2200      	movs	r2, #0
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	f7f3 f9f3 	bl	8000bbc <__aeabi_dcmplt>
 800d7d6:	3800      	subs	r0, #0
 800d7d8:	bf18      	it	ne
 800d7da:	2001      	movne	r0, #1
 800d7dc:	f1b9 0f00 	cmp.w	r9, #0
 800d7e0:	daec      	bge.n	800d7bc <__ieee754_pow+0x234>
 800d7e2:	e7df      	b.n	800d7a4 <__ieee754_pow+0x21c>
 800d7e4:	4b0f      	ldr	r3, [pc, #60]	@ (800d824 <__ieee754_pow+0x29c>)
 800d7e6:	429d      	cmp	r5, r3
 800d7e8:	f04f 0200 	mov.w	r2, #0
 800d7ec:	d922      	bls.n	800d834 <__ieee754_pow+0x2ac>
 800d7ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	f7f3 f9e2 	bl	8000bbc <__aeabi_dcmplt>
 800d7f8:	3800      	subs	r0, #0
 800d7fa:	bf18      	it	ne
 800d7fc:	2001      	movne	r0, #1
 800d7fe:	f1b9 0f00 	cmp.w	r9, #0
 800d802:	dccf      	bgt.n	800d7a4 <__ieee754_pow+0x21c>
 800d804:	e7da      	b.n	800d7bc <__ieee754_pow+0x234>
 800d806:	bf00      	nop
 800d808:	00000000 	.word	0x00000000
 800d80c:	3ff00000 	.word	0x3ff00000
 800d810:	00000000 	.word	0x00000000
 800d814:	bff00000 	.word	0xbff00000
 800d818:	fff00000 	.word	0xfff00000
 800d81c:	7ff00000 	.word	0x7ff00000
 800d820:	433fffff 	.word	0x433fffff
 800d824:	3ff00000 	.word	0x3ff00000
 800d828:	3fefffff 	.word	0x3fefffff
 800d82c:	3fe00000 	.word	0x3fe00000
 800d830:	43f00000 	.word	0x43f00000
 800d834:	4b5a      	ldr	r3, [pc, #360]	@ (800d9a0 <__ieee754_pow+0x418>)
 800d836:	f7f2 fd97 	bl	8000368 <__aeabi_dsub>
 800d83a:	a351      	add	r3, pc, #324	@ (adr r3, 800d980 <__ieee754_pow+0x3f8>)
 800d83c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d840:	4604      	mov	r4, r0
 800d842:	460d      	mov	r5, r1
 800d844:	f7f2 ff48 	bl	80006d8 <__aeabi_dmul>
 800d848:	a34f      	add	r3, pc, #316	@ (adr r3, 800d988 <__ieee754_pow+0x400>)
 800d84a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d84e:	4606      	mov	r6, r0
 800d850:	460f      	mov	r7, r1
 800d852:	4620      	mov	r0, r4
 800d854:	4629      	mov	r1, r5
 800d856:	f7f2 ff3f 	bl	80006d8 <__aeabi_dmul>
 800d85a:	4b52      	ldr	r3, [pc, #328]	@ (800d9a4 <__ieee754_pow+0x41c>)
 800d85c:	4682      	mov	sl, r0
 800d85e:	468b      	mov	fp, r1
 800d860:	2200      	movs	r2, #0
 800d862:	4620      	mov	r0, r4
 800d864:	4629      	mov	r1, r5
 800d866:	f7f2 ff37 	bl	80006d8 <__aeabi_dmul>
 800d86a:	4602      	mov	r2, r0
 800d86c:	460b      	mov	r3, r1
 800d86e:	a148      	add	r1, pc, #288	@ (adr r1, 800d990 <__ieee754_pow+0x408>)
 800d870:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d874:	f7f2 fd78 	bl	8000368 <__aeabi_dsub>
 800d878:	4622      	mov	r2, r4
 800d87a:	462b      	mov	r3, r5
 800d87c:	f7f2 ff2c 	bl	80006d8 <__aeabi_dmul>
 800d880:	4602      	mov	r2, r0
 800d882:	460b      	mov	r3, r1
 800d884:	2000      	movs	r0, #0
 800d886:	4948      	ldr	r1, [pc, #288]	@ (800d9a8 <__ieee754_pow+0x420>)
 800d888:	f7f2 fd6e 	bl	8000368 <__aeabi_dsub>
 800d88c:	4622      	mov	r2, r4
 800d88e:	4680      	mov	r8, r0
 800d890:	4689      	mov	r9, r1
 800d892:	462b      	mov	r3, r5
 800d894:	4620      	mov	r0, r4
 800d896:	4629      	mov	r1, r5
 800d898:	f7f2 ff1e 	bl	80006d8 <__aeabi_dmul>
 800d89c:	4602      	mov	r2, r0
 800d89e:	460b      	mov	r3, r1
 800d8a0:	4640      	mov	r0, r8
 800d8a2:	4649      	mov	r1, r9
 800d8a4:	f7f2 ff18 	bl	80006d8 <__aeabi_dmul>
 800d8a8:	a33b      	add	r3, pc, #236	@ (adr r3, 800d998 <__ieee754_pow+0x410>)
 800d8aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8ae:	f7f2 ff13 	bl	80006d8 <__aeabi_dmul>
 800d8b2:	4602      	mov	r2, r0
 800d8b4:	460b      	mov	r3, r1
 800d8b6:	4650      	mov	r0, sl
 800d8b8:	4659      	mov	r1, fp
 800d8ba:	f7f2 fd55 	bl	8000368 <__aeabi_dsub>
 800d8be:	4602      	mov	r2, r0
 800d8c0:	460b      	mov	r3, r1
 800d8c2:	4680      	mov	r8, r0
 800d8c4:	4689      	mov	r9, r1
 800d8c6:	4630      	mov	r0, r6
 800d8c8:	4639      	mov	r1, r7
 800d8ca:	f7f2 fd4f 	bl	800036c <__adddf3>
 800d8ce:	2400      	movs	r4, #0
 800d8d0:	4632      	mov	r2, r6
 800d8d2:	463b      	mov	r3, r7
 800d8d4:	4620      	mov	r0, r4
 800d8d6:	460d      	mov	r5, r1
 800d8d8:	f7f2 fd46 	bl	8000368 <__aeabi_dsub>
 800d8dc:	4602      	mov	r2, r0
 800d8de:	460b      	mov	r3, r1
 800d8e0:	4640      	mov	r0, r8
 800d8e2:	4649      	mov	r1, r9
 800d8e4:	f7f2 fd40 	bl	8000368 <__aeabi_dsub>
 800d8e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d8ec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	9304      	str	r3, [sp, #16]
 800d8f4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800d8f8:	4606      	mov	r6, r0
 800d8fa:	460f      	mov	r7, r1
 800d8fc:	465b      	mov	r3, fp
 800d8fe:	4652      	mov	r2, sl
 800d900:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d904:	f7f2 fd30 	bl	8000368 <__aeabi_dsub>
 800d908:	4622      	mov	r2, r4
 800d90a:	462b      	mov	r3, r5
 800d90c:	f7f2 fee4 	bl	80006d8 <__aeabi_dmul>
 800d910:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d914:	4680      	mov	r8, r0
 800d916:	4689      	mov	r9, r1
 800d918:	4630      	mov	r0, r6
 800d91a:	4639      	mov	r1, r7
 800d91c:	f7f2 fedc 	bl	80006d8 <__aeabi_dmul>
 800d920:	4602      	mov	r2, r0
 800d922:	460b      	mov	r3, r1
 800d924:	4640      	mov	r0, r8
 800d926:	4649      	mov	r1, r9
 800d928:	f7f2 fd20 	bl	800036c <__adddf3>
 800d92c:	465b      	mov	r3, fp
 800d92e:	4606      	mov	r6, r0
 800d930:	460f      	mov	r7, r1
 800d932:	4652      	mov	r2, sl
 800d934:	4620      	mov	r0, r4
 800d936:	4629      	mov	r1, r5
 800d938:	f7f2 fece 	bl	80006d8 <__aeabi_dmul>
 800d93c:	460b      	mov	r3, r1
 800d93e:	4602      	mov	r2, r0
 800d940:	4680      	mov	r8, r0
 800d942:	4689      	mov	r9, r1
 800d944:	4630      	mov	r0, r6
 800d946:	4639      	mov	r1, r7
 800d948:	f7f2 fd10 	bl	800036c <__adddf3>
 800d94c:	4b17      	ldr	r3, [pc, #92]	@ (800d9ac <__ieee754_pow+0x424>)
 800d94e:	4299      	cmp	r1, r3
 800d950:	4604      	mov	r4, r0
 800d952:	460d      	mov	r5, r1
 800d954:	468b      	mov	fp, r1
 800d956:	f340 820b 	ble.w	800dd70 <__ieee754_pow+0x7e8>
 800d95a:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800d95e:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800d962:	4303      	orrs	r3, r0
 800d964:	f000 81ea 	beq.w	800dd3c <__ieee754_pow+0x7b4>
 800d968:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d96c:	2200      	movs	r2, #0
 800d96e:	2300      	movs	r3, #0
 800d970:	f7f3 f924 	bl	8000bbc <__aeabi_dcmplt>
 800d974:	3800      	subs	r0, #0
 800d976:	bf18      	it	ne
 800d978:	2001      	movne	r0, #1
 800d97a:	e713      	b.n	800d7a4 <__ieee754_pow+0x21c>
 800d97c:	f3af 8000 	nop.w
 800d980:	60000000 	.word	0x60000000
 800d984:	3ff71547 	.word	0x3ff71547
 800d988:	f85ddf44 	.word	0xf85ddf44
 800d98c:	3e54ae0b 	.word	0x3e54ae0b
 800d990:	55555555 	.word	0x55555555
 800d994:	3fd55555 	.word	0x3fd55555
 800d998:	652b82fe 	.word	0x652b82fe
 800d99c:	3ff71547 	.word	0x3ff71547
 800d9a0:	3ff00000 	.word	0x3ff00000
 800d9a4:	3fd00000 	.word	0x3fd00000
 800d9a8:	3fe00000 	.word	0x3fe00000
 800d9ac:	408fffff 	.word	0x408fffff
 800d9b0:	4bd5      	ldr	r3, [pc, #852]	@ (800dd08 <__ieee754_pow+0x780>)
 800d9b2:	ea08 0303 	and.w	r3, r8, r3
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	b92b      	cbnz	r3, 800d9c6 <__ieee754_pow+0x43e>
 800d9ba:	4bd4      	ldr	r3, [pc, #848]	@ (800dd0c <__ieee754_pow+0x784>)
 800d9bc:	f7f2 fe8c 	bl	80006d8 <__aeabi_dmul>
 800d9c0:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800d9c4:	468b      	mov	fp, r1
 800d9c6:	ea4f 532b 	mov.w	r3, fp, asr #20
 800d9ca:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800d9ce:	4413      	add	r3, r2
 800d9d0:	930a      	str	r3, [sp, #40]	@ 0x28
 800d9d2:	4bcf      	ldr	r3, [pc, #828]	@ (800dd10 <__ieee754_pow+0x788>)
 800d9d4:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800d9d8:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800d9dc:	459b      	cmp	fp, r3
 800d9de:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d9e2:	dd08      	ble.n	800d9f6 <__ieee754_pow+0x46e>
 800d9e4:	4bcb      	ldr	r3, [pc, #812]	@ (800dd14 <__ieee754_pow+0x78c>)
 800d9e6:	459b      	cmp	fp, r3
 800d9e8:	f340 81a5 	ble.w	800dd36 <__ieee754_pow+0x7ae>
 800d9ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d9ee:	3301      	adds	r3, #1
 800d9f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800d9f2:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800d9f6:	f04f 0a00 	mov.w	sl, #0
 800d9fa:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800d9fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800da00:	4bc5      	ldr	r3, [pc, #788]	@ (800dd18 <__ieee754_pow+0x790>)
 800da02:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800da06:	ed93 7b00 	vldr	d7, [r3]
 800da0a:	4629      	mov	r1, r5
 800da0c:	ec53 2b17 	vmov	r2, r3, d7
 800da10:	ed8d 7b06 	vstr	d7, [sp, #24]
 800da14:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800da18:	f7f2 fca6 	bl	8000368 <__aeabi_dsub>
 800da1c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800da20:	4606      	mov	r6, r0
 800da22:	460f      	mov	r7, r1
 800da24:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da28:	f7f2 fca0 	bl	800036c <__adddf3>
 800da2c:	4602      	mov	r2, r0
 800da2e:	460b      	mov	r3, r1
 800da30:	2000      	movs	r0, #0
 800da32:	49ba      	ldr	r1, [pc, #744]	@ (800dd1c <__ieee754_pow+0x794>)
 800da34:	f7f2 ff7a 	bl	800092c <__aeabi_ddiv>
 800da38:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800da3c:	4602      	mov	r2, r0
 800da3e:	460b      	mov	r3, r1
 800da40:	4630      	mov	r0, r6
 800da42:	4639      	mov	r1, r7
 800da44:	f7f2 fe48 	bl	80006d8 <__aeabi_dmul>
 800da48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800da4c:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800da50:	106d      	asrs	r5, r5, #1
 800da52:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800da56:	f04f 0b00 	mov.w	fp, #0
 800da5a:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800da5e:	4661      	mov	r1, ip
 800da60:	2200      	movs	r2, #0
 800da62:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800da66:	4658      	mov	r0, fp
 800da68:	46e1      	mov	r9, ip
 800da6a:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800da6e:	4614      	mov	r4, r2
 800da70:	461d      	mov	r5, r3
 800da72:	f7f2 fe31 	bl	80006d8 <__aeabi_dmul>
 800da76:	4602      	mov	r2, r0
 800da78:	460b      	mov	r3, r1
 800da7a:	4630      	mov	r0, r6
 800da7c:	4639      	mov	r1, r7
 800da7e:	f7f2 fc73 	bl	8000368 <__aeabi_dsub>
 800da82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800da86:	4606      	mov	r6, r0
 800da88:	460f      	mov	r7, r1
 800da8a:	4620      	mov	r0, r4
 800da8c:	4629      	mov	r1, r5
 800da8e:	f7f2 fc6b 	bl	8000368 <__aeabi_dsub>
 800da92:	4602      	mov	r2, r0
 800da94:	460b      	mov	r3, r1
 800da96:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800da9a:	f7f2 fc65 	bl	8000368 <__aeabi_dsub>
 800da9e:	465a      	mov	r2, fp
 800daa0:	464b      	mov	r3, r9
 800daa2:	f7f2 fe19 	bl	80006d8 <__aeabi_dmul>
 800daa6:	4602      	mov	r2, r0
 800daa8:	460b      	mov	r3, r1
 800daaa:	4630      	mov	r0, r6
 800daac:	4639      	mov	r1, r7
 800daae:	f7f2 fc5b 	bl	8000368 <__aeabi_dsub>
 800dab2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800dab6:	f7f2 fe0f 	bl	80006d8 <__aeabi_dmul>
 800daba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dabe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dac2:	4610      	mov	r0, r2
 800dac4:	4619      	mov	r1, r3
 800dac6:	f7f2 fe07 	bl	80006d8 <__aeabi_dmul>
 800daca:	a37d      	add	r3, pc, #500	@ (adr r3, 800dcc0 <__ieee754_pow+0x738>)
 800dacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dad0:	4604      	mov	r4, r0
 800dad2:	460d      	mov	r5, r1
 800dad4:	f7f2 fe00 	bl	80006d8 <__aeabi_dmul>
 800dad8:	a37b      	add	r3, pc, #492	@ (adr r3, 800dcc8 <__ieee754_pow+0x740>)
 800dada:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dade:	f7f2 fc45 	bl	800036c <__adddf3>
 800dae2:	4622      	mov	r2, r4
 800dae4:	462b      	mov	r3, r5
 800dae6:	f7f2 fdf7 	bl	80006d8 <__aeabi_dmul>
 800daea:	a379      	add	r3, pc, #484	@ (adr r3, 800dcd0 <__ieee754_pow+0x748>)
 800daec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daf0:	f7f2 fc3c 	bl	800036c <__adddf3>
 800daf4:	4622      	mov	r2, r4
 800daf6:	462b      	mov	r3, r5
 800daf8:	f7f2 fdee 	bl	80006d8 <__aeabi_dmul>
 800dafc:	a376      	add	r3, pc, #472	@ (adr r3, 800dcd8 <__ieee754_pow+0x750>)
 800dafe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db02:	f7f2 fc33 	bl	800036c <__adddf3>
 800db06:	4622      	mov	r2, r4
 800db08:	462b      	mov	r3, r5
 800db0a:	f7f2 fde5 	bl	80006d8 <__aeabi_dmul>
 800db0e:	a374      	add	r3, pc, #464	@ (adr r3, 800dce0 <__ieee754_pow+0x758>)
 800db10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db14:	f7f2 fc2a 	bl	800036c <__adddf3>
 800db18:	4622      	mov	r2, r4
 800db1a:	462b      	mov	r3, r5
 800db1c:	f7f2 fddc 	bl	80006d8 <__aeabi_dmul>
 800db20:	a371      	add	r3, pc, #452	@ (adr r3, 800dce8 <__ieee754_pow+0x760>)
 800db22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db26:	f7f2 fc21 	bl	800036c <__adddf3>
 800db2a:	4622      	mov	r2, r4
 800db2c:	4606      	mov	r6, r0
 800db2e:	460f      	mov	r7, r1
 800db30:	462b      	mov	r3, r5
 800db32:	4620      	mov	r0, r4
 800db34:	4629      	mov	r1, r5
 800db36:	f7f2 fdcf 	bl	80006d8 <__aeabi_dmul>
 800db3a:	4602      	mov	r2, r0
 800db3c:	460b      	mov	r3, r1
 800db3e:	4630      	mov	r0, r6
 800db40:	4639      	mov	r1, r7
 800db42:	f7f2 fdc9 	bl	80006d8 <__aeabi_dmul>
 800db46:	465a      	mov	r2, fp
 800db48:	4604      	mov	r4, r0
 800db4a:	460d      	mov	r5, r1
 800db4c:	464b      	mov	r3, r9
 800db4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db52:	f7f2 fc0b 	bl	800036c <__adddf3>
 800db56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800db5a:	f7f2 fdbd 	bl	80006d8 <__aeabi_dmul>
 800db5e:	4622      	mov	r2, r4
 800db60:	462b      	mov	r3, r5
 800db62:	f7f2 fc03 	bl	800036c <__adddf3>
 800db66:	465a      	mov	r2, fp
 800db68:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800db6c:	464b      	mov	r3, r9
 800db6e:	4658      	mov	r0, fp
 800db70:	4649      	mov	r1, r9
 800db72:	f7f2 fdb1 	bl	80006d8 <__aeabi_dmul>
 800db76:	4b6a      	ldr	r3, [pc, #424]	@ (800dd20 <__ieee754_pow+0x798>)
 800db78:	2200      	movs	r2, #0
 800db7a:	4606      	mov	r6, r0
 800db7c:	460f      	mov	r7, r1
 800db7e:	f7f2 fbf5 	bl	800036c <__adddf3>
 800db82:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800db86:	f7f2 fbf1 	bl	800036c <__adddf3>
 800db8a:	46d8      	mov	r8, fp
 800db8c:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800db90:	460d      	mov	r5, r1
 800db92:	465a      	mov	r2, fp
 800db94:	460b      	mov	r3, r1
 800db96:	4640      	mov	r0, r8
 800db98:	4649      	mov	r1, r9
 800db9a:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800db9e:	f7f2 fd9b 	bl	80006d8 <__aeabi_dmul>
 800dba2:	465c      	mov	r4, fp
 800dba4:	4680      	mov	r8, r0
 800dba6:	4689      	mov	r9, r1
 800dba8:	4b5d      	ldr	r3, [pc, #372]	@ (800dd20 <__ieee754_pow+0x798>)
 800dbaa:	2200      	movs	r2, #0
 800dbac:	4620      	mov	r0, r4
 800dbae:	4629      	mov	r1, r5
 800dbb0:	f7f2 fbda 	bl	8000368 <__aeabi_dsub>
 800dbb4:	4632      	mov	r2, r6
 800dbb6:	463b      	mov	r3, r7
 800dbb8:	f7f2 fbd6 	bl	8000368 <__aeabi_dsub>
 800dbbc:	4602      	mov	r2, r0
 800dbbe:	460b      	mov	r3, r1
 800dbc0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800dbc4:	f7f2 fbd0 	bl	8000368 <__aeabi_dsub>
 800dbc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dbcc:	f7f2 fd84 	bl	80006d8 <__aeabi_dmul>
 800dbd0:	4622      	mov	r2, r4
 800dbd2:	4606      	mov	r6, r0
 800dbd4:	460f      	mov	r7, r1
 800dbd6:	462b      	mov	r3, r5
 800dbd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dbdc:	f7f2 fd7c 	bl	80006d8 <__aeabi_dmul>
 800dbe0:	4602      	mov	r2, r0
 800dbe2:	460b      	mov	r3, r1
 800dbe4:	4630      	mov	r0, r6
 800dbe6:	4639      	mov	r1, r7
 800dbe8:	f7f2 fbc0 	bl	800036c <__adddf3>
 800dbec:	4606      	mov	r6, r0
 800dbee:	460f      	mov	r7, r1
 800dbf0:	4602      	mov	r2, r0
 800dbf2:	460b      	mov	r3, r1
 800dbf4:	4640      	mov	r0, r8
 800dbf6:	4649      	mov	r1, r9
 800dbf8:	f7f2 fbb8 	bl	800036c <__adddf3>
 800dbfc:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800dc00:	a33b      	add	r3, pc, #236	@ (adr r3, 800dcf0 <__ieee754_pow+0x768>)
 800dc02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc06:	4658      	mov	r0, fp
 800dc08:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800dc0c:	460d      	mov	r5, r1
 800dc0e:	f7f2 fd63 	bl	80006d8 <__aeabi_dmul>
 800dc12:	465c      	mov	r4, fp
 800dc14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dc18:	4642      	mov	r2, r8
 800dc1a:	464b      	mov	r3, r9
 800dc1c:	4620      	mov	r0, r4
 800dc1e:	4629      	mov	r1, r5
 800dc20:	f7f2 fba2 	bl	8000368 <__aeabi_dsub>
 800dc24:	4602      	mov	r2, r0
 800dc26:	460b      	mov	r3, r1
 800dc28:	4630      	mov	r0, r6
 800dc2a:	4639      	mov	r1, r7
 800dc2c:	f7f2 fb9c 	bl	8000368 <__aeabi_dsub>
 800dc30:	a331      	add	r3, pc, #196	@ (adr r3, 800dcf8 <__ieee754_pow+0x770>)
 800dc32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc36:	f7f2 fd4f 	bl	80006d8 <__aeabi_dmul>
 800dc3a:	a331      	add	r3, pc, #196	@ (adr r3, 800dd00 <__ieee754_pow+0x778>)
 800dc3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc40:	4606      	mov	r6, r0
 800dc42:	460f      	mov	r7, r1
 800dc44:	4620      	mov	r0, r4
 800dc46:	4629      	mov	r1, r5
 800dc48:	f7f2 fd46 	bl	80006d8 <__aeabi_dmul>
 800dc4c:	4602      	mov	r2, r0
 800dc4e:	460b      	mov	r3, r1
 800dc50:	4630      	mov	r0, r6
 800dc52:	4639      	mov	r1, r7
 800dc54:	f7f2 fb8a 	bl	800036c <__adddf3>
 800dc58:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800dc5a:	4b32      	ldr	r3, [pc, #200]	@ (800dd24 <__ieee754_pow+0x79c>)
 800dc5c:	4413      	add	r3, r2
 800dc5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc62:	f7f2 fb83 	bl	800036c <__adddf3>
 800dc66:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dc6a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800dc6c:	f7f2 fcca 	bl	8000604 <__aeabi_i2d>
 800dc70:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800dc72:	4b2d      	ldr	r3, [pc, #180]	@ (800dd28 <__ieee754_pow+0x7a0>)
 800dc74:	4413      	add	r3, r2
 800dc76:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dc7a:	4606      	mov	r6, r0
 800dc7c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc80:	460f      	mov	r7, r1
 800dc82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dc86:	f7f2 fb71 	bl	800036c <__adddf3>
 800dc8a:	4642      	mov	r2, r8
 800dc8c:	464b      	mov	r3, r9
 800dc8e:	f7f2 fb6d 	bl	800036c <__adddf3>
 800dc92:	4632      	mov	r2, r6
 800dc94:	463b      	mov	r3, r7
 800dc96:	f7f2 fb69 	bl	800036c <__adddf3>
 800dc9a:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800dc9e:	4632      	mov	r2, r6
 800dca0:	463b      	mov	r3, r7
 800dca2:	4658      	mov	r0, fp
 800dca4:	460d      	mov	r5, r1
 800dca6:	f7f2 fb5f 	bl	8000368 <__aeabi_dsub>
 800dcaa:	4642      	mov	r2, r8
 800dcac:	464b      	mov	r3, r9
 800dcae:	f7f2 fb5b 	bl	8000368 <__aeabi_dsub>
 800dcb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dcb6:	f7f2 fb57 	bl	8000368 <__aeabi_dsub>
 800dcba:	465c      	mov	r4, fp
 800dcbc:	e036      	b.n	800dd2c <__ieee754_pow+0x7a4>
 800dcbe:	bf00      	nop
 800dcc0:	4a454eef 	.word	0x4a454eef
 800dcc4:	3fca7e28 	.word	0x3fca7e28
 800dcc8:	93c9db65 	.word	0x93c9db65
 800dccc:	3fcd864a 	.word	0x3fcd864a
 800dcd0:	a91d4101 	.word	0xa91d4101
 800dcd4:	3fd17460 	.word	0x3fd17460
 800dcd8:	518f264d 	.word	0x518f264d
 800dcdc:	3fd55555 	.word	0x3fd55555
 800dce0:	db6fabff 	.word	0xdb6fabff
 800dce4:	3fdb6db6 	.word	0x3fdb6db6
 800dce8:	33333303 	.word	0x33333303
 800dcec:	3fe33333 	.word	0x3fe33333
 800dcf0:	e0000000 	.word	0xe0000000
 800dcf4:	3feec709 	.word	0x3feec709
 800dcf8:	dc3a03fd 	.word	0xdc3a03fd
 800dcfc:	3feec709 	.word	0x3feec709
 800dd00:	145b01f5 	.word	0x145b01f5
 800dd04:	be3e2fe0 	.word	0xbe3e2fe0
 800dd08:	7ff00000 	.word	0x7ff00000
 800dd0c:	43400000 	.word	0x43400000
 800dd10:	0003988e 	.word	0x0003988e
 800dd14:	000bb679 	.word	0x000bb679
 800dd18:	08029af0 	.word	0x08029af0
 800dd1c:	3ff00000 	.word	0x3ff00000
 800dd20:	40080000 	.word	0x40080000
 800dd24:	08029ad0 	.word	0x08029ad0
 800dd28:	08029ae0 	.word	0x08029ae0
 800dd2c:	4602      	mov	r2, r0
 800dd2e:	460b      	mov	r3, r1
 800dd30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd34:	e5d6      	b.n	800d8e4 <__ieee754_pow+0x35c>
 800dd36:	f04f 0a01 	mov.w	sl, #1
 800dd3a:	e65e      	b.n	800d9fa <__ieee754_pow+0x472>
 800dd3c:	a3b5      	add	r3, pc, #724	@ (adr r3, 800e014 <__ieee754_pow+0xa8c>)
 800dd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd42:	4630      	mov	r0, r6
 800dd44:	4639      	mov	r1, r7
 800dd46:	f7f2 fb11 	bl	800036c <__adddf3>
 800dd4a:	4642      	mov	r2, r8
 800dd4c:	e9cd 0100 	strd	r0, r1, [sp]
 800dd50:	464b      	mov	r3, r9
 800dd52:	4620      	mov	r0, r4
 800dd54:	4629      	mov	r1, r5
 800dd56:	f7f2 fb07 	bl	8000368 <__aeabi_dsub>
 800dd5a:	4602      	mov	r2, r0
 800dd5c:	460b      	mov	r3, r1
 800dd5e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd62:	f7f2 ff49 	bl	8000bf8 <__aeabi_dcmpgt>
 800dd66:	2800      	cmp	r0, #0
 800dd68:	f47f adfe 	bne.w	800d968 <__ieee754_pow+0x3e0>
 800dd6c:	4ba2      	ldr	r3, [pc, #648]	@ (800dff8 <__ieee754_pow+0xa70>)
 800dd6e:	e022      	b.n	800ddb6 <__ieee754_pow+0x82e>
 800dd70:	4ca2      	ldr	r4, [pc, #648]	@ (800dffc <__ieee754_pow+0xa74>)
 800dd72:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800dd76:	42a3      	cmp	r3, r4
 800dd78:	d919      	bls.n	800ddae <__ieee754_pow+0x826>
 800dd7a:	4ba1      	ldr	r3, [pc, #644]	@ (800e000 <__ieee754_pow+0xa78>)
 800dd7c:	440b      	add	r3, r1
 800dd7e:	4303      	orrs	r3, r0
 800dd80:	d009      	beq.n	800dd96 <__ieee754_pow+0x80e>
 800dd82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dd86:	2200      	movs	r2, #0
 800dd88:	2300      	movs	r3, #0
 800dd8a:	f7f2 ff17 	bl	8000bbc <__aeabi_dcmplt>
 800dd8e:	3800      	subs	r0, #0
 800dd90:	bf18      	it	ne
 800dd92:	2001      	movne	r0, #1
 800dd94:	e512      	b.n	800d7bc <__ieee754_pow+0x234>
 800dd96:	4642      	mov	r2, r8
 800dd98:	464b      	mov	r3, r9
 800dd9a:	f7f2 fae5 	bl	8000368 <__aeabi_dsub>
 800dd9e:	4632      	mov	r2, r6
 800dda0:	463b      	mov	r3, r7
 800dda2:	f7f2 ff1f 	bl	8000be4 <__aeabi_dcmpge>
 800dda6:	2800      	cmp	r0, #0
 800dda8:	d1eb      	bne.n	800dd82 <__ieee754_pow+0x7fa>
 800ddaa:	4b96      	ldr	r3, [pc, #600]	@ (800e004 <__ieee754_pow+0xa7c>)
 800ddac:	e003      	b.n	800ddb6 <__ieee754_pow+0x82e>
 800ddae:	4a96      	ldr	r2, [pc, #600]	@ (800e008 <__ieee754_pow+0xa80>)
 800ddb0:	4293      	cmp	r3, r2
 800ddb2:	f240 80e7 	bls.w	800df84 <__ieee754_pow+0x9fc>
 800ddb6:	151b      	asrs	r3, r3, #20
 800ddb8:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800ddbc:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800ddc0:	fa4a fa03 	asr.w	sl, sl, r3
 800ddc4:	44da      	add	sl, fp
 800ddc6:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800ddca:	4890      	ldr	r0, [pc, #576]	@ (800e00c <__ieee754_pow+0xa84>)
 800ddcc:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800ddd0:	4108      	asrs	r0, r1
 800ddd2:	ea00 030a 	and.w	r3, r0, sl
 800ddd6:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800ddda:	f1c1 0114 	rsb	r1, r1, #20
 800ddde:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800dde2:	fa4a fa01 	asr.w	sl, sl, r1
 800dde6:	f1bb 0f00 	cmp.w	fp, #0
 800ddea:	4640      	mov	r0, r8
 800ddec:	4649      	mov	r1, r9
 800ddee:	f04f 0200 	mov.w	r2, #0
 800ddf2:	bfb8      	it	lt
 800ddf4:	f1ca 0a00 	rsblt	sl, sl, #0
 800ddf8:	f7f2 fab6 	bl	8000368 <__aeabi_dsub>
 800ddfc:	4680      	mov	r8, r0
 800ddfe:	4689      	mov	r9, r1
 800de00:	4632      	mov	r2, r6
 800de02:	463b      	mov	r3, r7
 800de04:	4640      	mov	r0, r8
 800de06:	4649      	mov	r1, r9
 800de08:	f7f2 fab0 	bl	800036c <__adddf3>
 800de0c:	2400      	movs	r4, #0
 800de0e:	a36a      	add	r3, pc, #424	@ (adr r3, 800dfb8 <__ieee754_pow+0xa30>)
 800de10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de14:	4620      	mov	r0, r4
 800de16:	460d      	mov	r5, r1
 800de18:	f7f2 fc5e 	bl	80006d8 <__aeabi_dmul>
 800de1c:	4642      	mov	r2, r8
 800de1e:	e9cd 0100 	strd	r0, r1, [sp]
 800de22:	464b      	mov	r3, r9
 800de24:	4620      	mov	r0, r4
 800de26:	4629      	mov	r1, r5
 800de28:	f7f2 fa9e 	bl	8000368 <__aeabi_dsub>
 800de2c:	4602      	mov	r2, r0
 800de2e:	460b      	mov	r3, r1
 800de30:	4630      	mov	r0, r6
 800de32:	4639      	mov	r1, r7
 800de34:	f7f2 fa98 	bl	8000368 <__aeabi_dsub>
 800de38:	a361      	add	r3, pc, #388	@ (adr r3, 800dfc0 <__ieee754_pow+0xa38>)
 800de3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de3e:	f7f2 fc4b 	bl	80006d8 <__aeabi_dmul>
 800de42:	a361      	add	r3, pc, #388	@ (adr r3, 800dfc8 <__ieee754_pow+0xa40>)
 800de44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de48:	4680      	mov	r8, r0
 800de4a:	4689      	mov	r9, r1
 800de4c:	4620      	mov	r0, r4
 800de4e:	4629      	mov	r1, r5
 800de50:	f7f2 fc42 	bl	80006d8 <__aeabi_dmul>
 800de54:	4602      	mov	r2, r0
 800de56:	460b      	mov	r3, r1
 800de58:	4640      	mov	r0, r8
 800de5a:	4649      	mov	r1, r9
 800de5c:	f7f2 fa86 	bl	800036c <__adddf3>
 800de60:	4604      	mov	r4, r0
 800de62:	460d      	mov	r5, r1
 800de64:	4602      	mov	r2, r0
 800de66:	460b      	mov	r3, r1
 800de68:	e9dd 0100 	ldrd	r0, r1, [sp]
 800de6c:	f7f2 fa7e 	bl	800036c <__adddf3>
 800de70:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de74:	4680      	mov	r8, r0
 800de76:	4689      	mov	r9, r1
 800de78:	f7f2 fa76 	bl	8000368 <__aeabi_dsub>
 800de7c:	4602      	mov	r2, r0
 800de7e:	460b      	mov	r3, r1
 800de80:	4620      	mov	r0, r4
 800de82:	4629      	mov	r1, r5
 800de84:	f7f2 fa70 	bl	8000368 <__aeabi_dsub>
 800de88:	4642      	mov	r2, r8
 800de8a:	4606      	mov	r6, r0
 800de8c:	460f      	mov	r7, r1
 800de8e:	464b      	mov	r3, r9
 800de90:	4640      	mov	r0, r8
 800de92:	4649      	mov	r1, r9
 800de94:	f7f2 fc20 	bl	80006d8 <__aeabi_dmul>
 800de98:	a34d      	add	r3, pc, #308	@ (adr r3, 800dfd0 <__ieee754_pow+0xa48>)
 800de9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de9e:	4604      	mov	r4, r0
 800dea0:	460d      	mov	r5, r1
 800dea2:	f7f2 fc19 	bl	80006d8 <__aeabi_dmul>
 800dea6:	a34c      	add	r3, pc, #304	@ (adr r3, 800dfd8 <__ieee754_pow+0xa50>)
 800dea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deac:	f7f2 fa5c 	bl	8000368 <__aeabi_dsub>
 800deb0:	4622      	mov	r2, r4
 800deb2:	462b      	mov	r3, r5
 800deb4:	f7f2 fc10 	bl	80006d8 <__aeabi_dmul>
 800deb8:	a349      	add	r3, pc, #292	@ (adr r3, 800dfe0 <__ieee754_pow+0xa58>)
 800deba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800debe:	f7f2 fa55 	bl	800036c <__adddf3>
 800dec2:	4622      	mov	r2, r4
 800dec4:	462b      	mov	r3, r5
 800dec6:	f7f2 fc07 	bl	80006d8 <__aeabi_dmul>
 800deca:	a347      	add	r3, pc, #284	@ (adr r3, 800dfe8 <__ieee754_pow+0xa60>)
 800decc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ded0:	f7f2 fa4a 	bl	8000368 <__aeabi_dsub>
 800ded4:	4622      	mov	r2, r4
 800ded6:	462b      	mov	r3, r5
 800ded8:	f7f2 fbfe 	bl	80006d8 <__aeabi_dmul>
 800dedc:	a344      	add	r3, pc, #272	@ (adr r3, 800dff0 <__ieee754_pow+0xa68>)
 800dede:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dee2:	f7f2 fa43 	bl	800036c <__adddf3>
 800dee6:	4622      	mov	r2, r4
 800dee8:	462b      	mov	r3, r5
 800deea:	f7f2 fbf5 	bl	80006d8 <__aeabi_dmul>
 800deee:	4602      	mov	r2, r0
 800def0:	460b      	mov	r3, r1
 800def2:	4640      	mov	r0, r8
 800def4:	4649      	mov	r1, r9
 800def6:	f7f2 fa37 	bl	8000368 <__aeabi_dsub>
 800defa:	4604      	mov	r4, r0
 800defc:	460d      	mov	r5, r1
 800defe:	4602      	mov	r2, r0
 800df00:	460b      	mov	r3, r1
 800df02:	4640      	mov	r0, r8
 800df04:	4649      	mov	r1, r9
 800df06:	f7f2 fbe7 	bl	80006d8 <__aeabi_dmul>
 800df0a:	2200      	movs	r2, #0
 800df0c:	e9cd 0100 	strd	r0, r1, [sp]
 800df10:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800df14:	4620      	mov	r0, r4
 800df16:	4629      	mov	r1, r5
 800df18:	f7f2 fa26 	bl	8000368 <__aeabi_dsub>
 800df1c:	4602      	mov	r2, r0
 800df1e:	460b      	mov	r3, r1
 800df20:	e9dd 0100 	ldrd	r0, r1, [sp]
 800df24:	f7f2 fd02 	bl	800092c <__aeabi_ddiv>
 800df28:	4632      	mov	r2, r6
 800df2a:	4604      	mov	r4, r0
 800df2c:	460d      	mov	r5, r1
 800df2e:	463b      	mov	r3, r7
 800df30:	4640      	mov	r0, r8
 800df32:	4649      	mov	r1, r9
 800df34:	f7f2 fbd0 	bl	80006d8 <__aeabi_dmul>
 800df38:	4632      	mov	r2, r6
 800df3a:	463b      	mov	r3, r7
 800df3c:	f7f2 fa16 	bl	800036c <__adddf3>
 800df40:	4602      	mov	r2, r0
 800df42:	460b      	mov	r3, r1
 800df44:	4620      	mov	r0, r4
 800df46:	4629      	mov	r1, r5
 800df48:	f7f2 fa0e 	bl	8000368 <__aeabi_dsub>
 800df4c:	4642      	mov	r2, r8
 800df4e:	464b      	mov	r3, r9
 800df50:	f7f2 fa0a 	bl	8000368 <__aeabi_dsub>
 800df54:	460b      	mov	r3, r1
 800df56:	4602      	mov	r2, r0
 800df58:	492d      	ldr	r1, [pc, #180]	@ (800e010 <__ieee754_pow+0xa88>)
 800df5a:	2000      	movs	r0, #0
 800df5c:	f7f2 fa04 	bl	8000368 <__aeabi_dsub>
 800df60:	ec41 0b10 	vmov	d0, r0, r1
 800df64:	ee10 3a90 	vmov	r3, s1
 800df68:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800df6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800df70:	da0b      	bge.n	800df8a <__ieee754_pow+0xa02>
 800df72:	4650      	mov	r0, sl
 800df74:	f000 fb4c 	bl	800e610 <scalbn>
 800df78:	ec51 0b10 	vmov	r0, r1, d0
 800df7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800df80:	f7ff bb6d 	b.w	800d65e <__ieee754_pow+0xd6>
 800df84:	f8dd a010 	ldr.w	sl, [sp, #16]
 800df88:	e73a      	b.n	800de00 <__ieee754_pow+0x878>
 800df8a:	ec51 0b10 	vmov	r0, r1, d0
 800df8e:	4619      	mov	r1, r3
 800df90:	e7f4      	b.n	800df7c <__ieee754_pow+0x9f4>
 800df92:	491f      	ldr	r1, [pc, #124]	@ (800e010 <__ieee754_pow+0xa88>)
 800df94:	2000      	movs	r0, #0
 800df96:	f7ff bb14 	b.w	800d5c2 <__ieee754_pow+0x3a>
 800df9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800df9e:	f7ff bb10 	b.w	800d5c2 <__ieee754_pow+0x3a>
 800dfa2:	4630      	mov	r0, r6
 800dfa4:	4639      	mov	r1, r7
 800dfa6:	f7ff bb0c 	b.w	800d5c2 <__ieee754_pow+0x3a>
 800dfaa:	460c      	mov	r4, r1
 800dfac:	f7ff bb69 	b.w	800d682 <__ieee754_pow+0xfa>
 800dfb0:	2400      	movs	r4, #0
 800dfb2:	f7ff bb4b 	b.w	800d64c <__ieee754_pow+0xc4>
 800dfb6:	bf00      	nop
 800dfb8:	00000000 	.word	0x00000000
 800dfbc:	3fe62e43 	.word	0x3fe62e43
 800dfc0:	fefa39ef 	.word	0xfefa39ef
 800dfc4:	3fe62e42 	.word	0x3fe62e42
 800dfc8:	0ca86c39 	.word	0x0ca86c39
 800dfcc:	be205c61 	.word	0xbe205c61
 800dfd0:	72bea4d0 	.word	0x72bea4d0
 800dfd4:	3e663769 	.word	0x3e663769
 800dfd8:	c5d26bf1 	.word	0xc5d26bf1
 800dfdc:	3ebbbd41 	.word	0x3ebbbd41
 800dfe0:	af25de2c 	.word	0xaf25de2c
 800dfe4:	3f11566a 	.word	0x3f11566a
 800dfe8:	16bebd93 	.word	0x16bebd93
 800dfec:	3f66c16c 	.word	0x3f66c16c
 800dff0:	5555553e 	.word	0x5555553e
 800dff4:	3fc55555 	.word	0x3fc55555
 800dff8:	40900000 	.word	0x40900000
 800dffc:	4090cbff 	.word	0x4090cbff
 800e000:	3f6f3400 	.word	0x3f6f3400
 800e004:	4090cc00 	.word	0x4090cc00
 800e008:	3fe00000 	.word	0x3fe00000
 800e00c:	fff00000 	.word	0xfff00000
 800e010:	3ff00000 	.word	0x3ff00000
 800e014:	652b82fe 	.word	0x652b82fe
 800e018:	3c971547 	.word	0x3c971547
 800e01c:	00000000 	.word	0x00000000

0800e020 <__ieee754_rem_pio2>:
 800e020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e024:	ec57 6b10 	vmov	r6, r7, d0
 800e028:	4bc5      	ldr	r3, [pc, #788]	@ (800e340 <__ieee754_rem_pio2+0x320>)
 800e02a:	b08d      	sub	sp, #52	@ 0x34
 800e02c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800e030:	4598      	cmp	r8, r3
 800e032:	4604      	mov	r4, r0
 800e034:	9704      	str	r7, [sp, #16]
 800e036:	d807      	bhi.n	800e048 <__ieee754_rem_pio2+0x28>
 800e038:	2200      	movs	r2, #0
 800e03a:	2300      	movs	r3, #0
 800e03c:	ed80 0b00 	vstr	d0, [r0]
 800e040:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800e044:	2500      	movs	r5, #0
 800e046:	e028      	b.n	800e09a <__ieee754_rem_pio2+0x7a>
 800e048:	4bbe      	ldr	r3, [pc, #760]	@ (800e344 <__ieee754_rem_pio2+0x324>)
 800e04a:	4598      	cmp	r8, r3
 800e04c:	d878      	bhi.n	800e140 <__ieee754_rem_pio2+0x120>
 800e04e:	9b04      	ldr	r3, [sp, #16]
 800e050:	4dbd      	ldr	r5, [pc, #756]	@ (800e348 <__ieee754_rem_pio2+0x328>)
 800e052:	2b00      	cmp	r3, #0
 800e054:	4630      	mov	r0, r6
 800e056:	a3ac      	add	r3, pc, #688	@ (adr r3, 800e308 <__ieee754_rem_pio2+0x2e8>)
 800e058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e05c:	4639      	mov	r1, r7
 800e05e:	dd38      	ble.n	800e0d2 <__ieee754_rem_pio2+0xb2>
 800e060:	f7f2 f982 	bl	8000368 <__aeabi_dsub>
 800e064:	45a8      	cmp	r8, r5
 800e066:	4606      	mov	r6, r0
 800e068:	460f      	mov	r7, r1
 800e06a:	d01a      	beq.n	800e0a2 <__ieee754_rem_pio2+0x82>
 800e06c:	a3a8      	add	r3, pc, #672	@ (adr r3, 800e310 <__ieee754_rem_pio2+0x2f0>)
 800e06e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e072:	f7f2 f979 	bl	8000368 <__aeabi_dsub>
 800e076:	4602      	mov	r2, r0
 800e078:	460b      	mov	r3, r1
 800e07a:	4680      	mov	r8, r0
 800e07c:	4689      	mov	r9, r1
 800e07e:	4630      	mov	r0, r6
 800e080:	4639      	mov	r1, r7
 800e082:	f7f2 f971 	bl	8000368 <__aeabi_dsub>
 800e086:	a3a2      	add	r3, pc, #648	@ (adr r3, 800e310 <__ieee754_rem_pio2+0x2f0>)
 800e088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e08c:	f7f2 f96c 	bl	8000368 <__aeabi_dsub>
 800e090:	e9c4 8900 	strd	r8, r9, [r4]
 800e094:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e098:	2501      	movs	r5, #1
 800e09a:	4628      	mov	r0, r5
 800e09c:	b00d      	add	sp, #52	@ 0x34
 800e09e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0a2:	a39d      	add	r3, pc, #628	@ (adr r3, 800e318 <__ieee754_rem_pio2+0x2f8>)
 800e0a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0a8:	f7f2 f95e 	bl	8000368 <__aeabi_dsub>
 800e0ac:	a39c      	add	r3, pc, #624	@ (adr r3, 800e320 <__ieee754_rem_pio2+0x300>)
 800e0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0b2:	4606      	mov	r6, r0
 800e0b4:	460f      	mov	r7, r1
 800e0b6:	f7f2 f957 	bl	8000368 <__aeabi_dsub>
 800e0ba:	4602      	mov	r2, r0
 800e0bc:	460b      	mov	r3, r1
 800e0be:	4680      	mov	r8, r0
 800e0c0:	4689      	mov	r9, r1
 800e0c2:	4630      	mov	r0, r6
 800e0c4:	4639      	mov	r1, r7
 800e0c6:	f7f2 f94f 	bl	8000368 <__aeabi_dsub>
 800e0ca:	a395      	add	r3, pc, #596	@ (adr r3, 800e320 <__ieee754_rem_pio2+0x300>)
 800e0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0d0:	e7dc      	b.n	800e08c <__ieee754_rem_pio2+0x6c>
 800e0d2:	f7f2 f94b 	bl	800036c <__adddf3>
 800e0d6:	45a8      	cmp	r8, r5
 800e0d8:	4606      	mov	r6, r0
 800e0da:	460f      	mov	r7, r1
 800e0dc:	d018      	beq.n	800e110 <__ieee754_rem_pio2+0xf0>
 800e0de:	a38c      	add	r3, pc, #560	@ (adr r3, 800e310 <__ieee754_rem_pio2+0x2f0>)
 800e0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0e4:	f7f2 f942 	bl	800036c <__adddf3>
 800e0e8:	4602      	mov	r2, r0
 800e0ea:	460b      	mov	r3, r1
 800e0ec:	4680      	mov	r8, r0
 800e0ee:	4689      	mov	r9, r1
 800e0f0:	4630      	mov	r0, r6
 800e0f2:	4639      	mov	r1, r7
 800e0f4:	f7f2 f938 	bl	8000368 <__aeabi_dsub>
 800e0f8:	a385      	add	r3, pc, #532	@ (adr r3, 800e310 <__ieee754_rem_pio2+0x2f0>)
 800e0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0fe:	f7f2 f935 	bl	800036c <__adddf3>
 800e102:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800e106:	e9c4 8900 	strd	r8, r9, [r4]
 800e10a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e10e:	e7c4      	b.n	800e09a <__ieee754_rem_pio2+0x7a>
 800e110:	a381      	add	r3, pc, #516	@ (adr r3, 800e318 <__ieee754_rem_pio2+0x2f8>)
 800e112:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e116:	f7f2 f929 	bl	800036c <__adddf3>
 800e11a:	a381      	add	r3, pc, #516	@ (adr r3, 800e320 <__ieee754_rem_pio2+0x300>)
 800e11c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e120:	4606      	mov	r6, r0
 800e122:	460f      	mov	r7, r1
 800e124:	f7f2 f922 	bl	800036c <__adddf3>
 800e128:	4602      	mov	r2, r0
 800e12a:	460b      	mov	r3, r1
 800e12c:	4680      	mov	r8, r0
 800e12e:	4689      	mov	r9, r1
 800e130:	4630      	mov	r0, r6
 800e132:	4639      	mov	r1, r7
 800e134:	f7f2 f918 	bl	8000368 <__aeabi_dsub>
 800e138:	a379      	add	r3, pc, #484	@ (adr r3, 800e320 <__ieee754_rem_pio2+0x300>)
 800e13a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e13e:	e7de      	b.n	800e0fe <__ieee754_rem_pio2+0xde>
 800e140:	4b82      	ldr	r3, [pc, #520]	@ (800e34c <__ieee754_rem_pio2+0x32c>)
 800e142:	4598      	cmp	r8, r3
 800e144:	f200 80d1 	bhi.w	800e2ea <__ieee754_rem_pio2+0x2ca>
 800e148:	f000 f966 	bl	800e418 <fabs>
 800e14c:	ec57 6b10 	vmov	r6, r7, d0
 800e150:	a375      	add	r3, pc, #468	@ (adr r3, 800e328 <__ieee754_rem_pio2+0x308>)
 800e152:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e156:	4630      	mov	r0, r6
 800e158:	4639      	mov	r1, r7
 800e15a:	f7f2 fabd 	bl	80006d8 <__aeabi_dmul>
 800e15e:	4b7c      	ldr	r3, [pc, #496]	@ (800e350 <__ieee754_rem_pio2+0x330>)
 800e160:	2200      	movs	r2, #0
 800e162:	f7f2 f903 	bl	800036c <__adddf3>
 800e166:	f7f2 fd67 	bl	8000c38 <__aeabi_d2iz>
 800e16a:	4605      	mov	r5, r0
 800e16c:	f7f2 fa4a 	bl	8000604 <__aeabi_i2d>
 800e170:	4602      	mov	r2, r0
 800e172:	460b      	mov	r3, r1
 800e174:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e178:	a363      	add	r3, pc, #396	@ (adr r3, 800e308 <__ieee754_rem_pio2+0x2e8>)
 800e17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e17e:	f7f2 faab 	bl	80006d8 <__aeabi_dmul>
 800e182:	4602      	mov	r2, r0
 800e184:	460b      	mov	r3, r1
 800e186:	4630      	mov	r0, r6
 800e188:	4639      	mov	r1, r7
 800e18a:	f7f2 f8ed 	bl	8000368 <__aeabi_dsub>
 800e18e:	a360      	add	r3, pc, #384	@ (adr r3, 800e310 <__ieee754_rem_pio2+0x2f0>)
 800e190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e194:	4682      	mov	sl, r0
 800e196:	468b      	mov	fp, r1
 800e198:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e19c:	f7f2 fa9c 	bl	80006d8 <__aeabi_dmul>
 800e1a0:	2d1f      	cmp	r5, #31
 800e1a2:	4606      	mov	r6, r0
 800e1a4:	460f      	mov	r7, r1
 800e1a6:	dc0c      	bgt.n	800e1c2 <__ieee754_rem_pio2+0x1a2>
 800e1a8:	4b6a      	ldr	r3, [pc, #424]	@ (800e354 <__ieee754_rem_pio2+0x334>)
 800e1aa:	1e6a      	subs	r2, r5, #1
 800e1ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1b0:	4543      	cmp	r3, r8
 800e1b2:	d006      	beq.n	800e1c2 <__ieee754_rem_pio2+0x1a2>
 800e1b4:	4632      	mov	r2, r6
 800e1b6:	463b      	mov	r3, r7
 800e1b8:	4650      	mov	r0, sl
 800e1ba:	4659      	mov	r1, fp
 800e1bc:	f7f2 f8d4 	bl	8000368 <__aeabi_dsub>
 800e1c0:	e00e      	b.n	800e1e0 <__ieee754_rem_pio2+0x1c0>
 800e1c2:	463b      	mov	r3, r7
 800e1c4:	4632      	mov	r2, r6
 800e1c6:	4650      	mov	r0, sl
 800e1c8:	4659      	mov	r1, fp
 800e1ca:	f7f2 f8cd 	bl	8000368 <__aeabi_dsub>
 800e1ce:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e1d2:	9305      	str	r3, [sp, #20]
 800e1d4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e1d8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800e1dc:	2b10      	cmp	r3, #16
 800e1de:	dc02      	bgt.n	800e1e6 <__ieee754_rem_pio2+0x1c6>
 800e1e0:	e9c4 0100 	strd	r0, r1, [r4]
 800e1e4:	e039      	b.n	800e25a <__ieee754_rem_pio2+0x23a>
 800e1e6:	a34c      	add	r3, pc, #304	@ (adr r3, 800e318 <__ieee754_rem_pio2+0x2f8>)
 800e1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1f0:	f7f2 fa72 	bl	80006d8 <__aeabi_dmul>
 800e1f4:	4606      	mov	r6, r0
 800e1f6:	460f      	mov	r7, r1
 800e1f8:	4602      	mov	r2, r0
 800e1fa:	460b      	mov	r3, r1
 800e1fc:	4650      	mov	r0, sl
 800e1fe:	4659      	mov	r1, fp
 800e200:	f7f2 f8b2 	bl	8000368 <__aeabi_dsub>
 800e204:	4602      	mov	r2, r0
 800e206:	460b      	mov	r3, r1
 800e208:	4680      	mov	r8, r0
 800e20a:	4689      	mov	r9, r1
 800e20c:	4650      	mov	r0, sl
 800e20e:	4659      	mov	r1, fp
 800e210:	f7f2 f8aa 	bl	8000368 <__aeabi_dsub>
 800e214:	4632      	mov	r2, r6
 800e216:	463b      	mov	r3, r7
 800e218:	f7f2 f8a6 	bl	8000368 <__aeabi_dsub>
 800e21c:	a340      	add	r3, pc, #256	@ (adr r3, 800e320 <__ieee754_rem_pio2+0x300>)
 800e21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e222:	4606      	mov	r6, r0
 800e224:	460f      	mov	r7, r1
 800e226:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e22a:	f7f2 fa55 	bl	80006d8 <__aeabi_dmul>
 800e22e:	4632      	mov	r2, r6
 800e230:	463b      	mov	r3, r7
 800e232:	f7f2 f899 	bl	8000368 <__aeabi_dsub>
 800e236:	4602      	mov	r2, r0
 800e238:	460b      	mov	r3, r1
 800e23a:	4606      	mov	r6, r0
 800e23c:	460f      	mov	r7, r1
 800e23e:	4640      	mov	r0, r8
 800e240:	4649      	mov	r1, r9
 800e242:	f7f2 f891 	bl	8000368 <__aeabi_dsub>
 800e246:	9a05      	ldr	r2, [sp, #20]
 800e248:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e24c:	1ad3      	subs	r3, r2, r3
 800e24e:	2b31      	cmp	r3, #49	@ 0x31
 800e250:	dc20      	bgt.n	800e294 <__ieee754_rem_pio2+0x274>
 800e252:	e9c4 0100 	strd	r0, r1, [r4]
 800e256:	46c2      	mov	sl, r8
 800e258:	46cb      	mov	fp, r9
 800e25a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800e25e:	4650      	mov	r0, sl
 800e260:	4642      	mov	r2, r8
 800e262:	464b      	mov	r3, r9
 800e264:	4659      	mov	r1, fp
 800e266:	f7f2 f87f 	bl	8000368 <__aeabi_dsub>
 800e26a:	463b      	mov	r3, r7
 800e26c:	4632      	mov	r2, r6
 800e26e:	f7f2 f87b 	bl	8000368 <__aeabi_dsub>
 800e272:	9b04      	ldr	r3, [sp, #16]
 800e274:	2b00      	cmp	r3, #0
 800e276:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e27a:	f6bf af0e 	bge.w	800e09a <__ieee754_rem_pio2+0x7a>
 800e27e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800e282:	6063      	str	r3, [r4, #4]
 800e284:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e288:	f8c4 8000 	str.w	r8, [r4]
 800e28c:	60a0      	str	r0, [r4, #8]
 800e28e:	60e3      	str	r3, [r4, #12]
 800e290:	426d      	negs	r5, r5
 800e292:	e702      	b.n	800e09a <__ieee754_rem_pio2+0x7a>
 800e294:	a326      	add	r3, pc, #152	@ (adr r3, 800e330 <__ieee754_rem_pio2+0x310>)
 800e296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e29a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e29e:	f7f2 fa1b 	bl	80006d8 <__aeabi_dmul>
 800e2a2:	4606      	mov	r6, r0
 800e2a4:	460f      	mov	r7, r1
 800e2a6:	4602      	mov	r2, r0
 800e2a8:	460b      	mov	r3, r1
 800e2aa:	4640      	mov	r0, r8
 800e2ac:	4649      	mov	r1, r9
 800e2ae:	f7f2 f85b 	bl	8000368 <__aeabi_dsub>
 800e2b2:	4602      	mov	r2, r0
 800e2b4:	460b      	mov	r3, r1
 800e2b6:	4682      	mov	sl, r0
 800e2b8:	468b      	mov	fp, r1
 800e2ba:	4640      	mov	r0, r8
 800e2bc:	4649      	mov	r1, r9
 800e2be:	f7f2 f853 	bl	8000368 <__aeabi_dsub>
 800e2c2:	4632      	mov	r2, r6
 800e2c4:	463b      	mov	r3, r7
 800e2c6:	f7f2 f84f 	bl	8000368 <__aeabi_dsub>
 800e2ca:	a31b      	add	r3, pc, #108	@ (adr r3, 800e338 <__ieee754_rem_pio2+0x318>)
 800e2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2d0:	4606      	mov	r6, r0
 800e2d2:	460f      	mov	r7, r1
 800e2d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e2d8:	f7f2 f9fe 	bl	80006d8 <__aeabi_dmul>
 800e2dc:	4632      	mov	r2, r6
 800e2de:	463b      	mov	r3, r7
 800e2e0:	f7f2 f842 	bl	8000368 <__aeabi_dsub>
 800e2e4:	4606      	mov	r6, r0
 800e2e6:	460f      	mov	r7, r1
 800e2e8:	e764      	b.n	800e1b4 <__ieee754_rem_pio2+0x194>
 800e2ea:	4b1b      	ldr	r3, [pc, #108]	@ (800e358 <__ieee754_rem_pio2+0x338>)
 800e2ec:	4598      	cmp	r8, r3
 800e2ee:	d935      	bls.n	800e35c <__ieee754_rem_pio2+0x33c>
 800e2f0:	4632      	mov	r2, r6
 800e2f2:	463b      	mov	r3, r7
 800e2f4:	4630      	mov	r0, r6
 800e2f6:	4639      	mov	r1, r7
 800e2f8:	f7f2 f836 	bl	8000368 <__aeabi_dsub>
 800e2fc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e300:	e9c4 0100 	strd	r0, r1, [r4]
 800e304:	e69e      	b.n	800e044 <__ieee754_rem_pio2+0x24>
 800e306:	bf00      	nop
 800e308:	54400000 	.word	0x54400000
 800e30c:	3ff921fb 	.word	0x3ff921fb
 800e310:	1a626331 	.word	0x1a626331
 800e314:	3dd0b461 	.word	0x3dd0b461
 800e318:	1a600000 	.word	0x1a600000
 800e31c:	3dd0b461 	.word	0x3dd0b461
 800e320:	2e037073 	.word	0x2e037073
 800e324:	3ba3198a 	.word	0x3ba3198a
 800e328:	6dc9c883 	.word	0x6dc9c883
 800e32c:	3fe45f30 	.word	0x3fe45f30
 800e330:	2e000000 	.word	0x2e000000
 800e334:	3ba3198a 	.word	0x3ba3198a
 800e338:	252049c1 	.word	0x252049c1
 800e33c:	397b839a 	.word	0x397b839a
 800e340:	3fe921fb 	.word	0x3fe921fb
 800e344:	4002d97b 	.word	0x4002d97b
 800e348:	3ff921fb 	.word	0x3ff921fb
 800e34c:	413921fb 	.word	0x413921fb
 800e350:	3fe00000 	.word	0x3fe00000
 800e354:	08029b00 	.word	0x08029b00
 800e358:	7fefffff 	.word	0x7fefffff
 800e35c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800e360:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800e364:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800e368:	4630      	mov	r0, r6
 800e36a:	460f      	mov	r7, r1
 800e36c:	f7f2 fc64 	bl	8000c38 <__aeabi_d2iz>
 800e370:	f7f2 f948 	bl	8000604 <__aeabi_i2d>
 800e374:	4602      	mov	r2, r0
 800e376:	460b      	mov	r3, r1
 800e378:	4630      	mov	r0, r6
 800e37a:	4639      	mov	r1, r7
 800e37c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e380:	f7f1 fff2 	bl	8000368 <__aeabi_dsub>
 800e384:	4b22      	ldr	r3, [pc, #136]	@ (800e410 <__ieee754_rem_pio2+0x3f0>)
 800e386:	2200      	movs	r2, #0
 800e388:	f7f2 f9a6 	bl	80006d8 <__aeabi_dmul>
 800e38c:	460f      	mov	r7, r1
 800e38e:	4606      	mov	r6, r0
 800e390:	f7f2 fc52 	bl	8000c38 <__aeabi_d2iz>
 800e394:	f7f2 f936 	bl	8000604 <__aeabi_i2d>
 800e398:	4602      	mov	r2, r0
 800e39a:	460b      	mov	r3, r1
 800e39c:	4630      	mov	r0, r6
 800e39e:	4639      	mov	r1, r7
 800e3a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e3a4:	f7f1 ffe0 	bl	8000368 <__aeabi_dsub>
 800e3a8:	4b19      	ldr	r3, [pc, #100]	@ (800e410 <__ieee754_rem_pio2+0x3f0>)
 800e3aa:	2200      	movs	r2, #0
 800e3ac:	f7f2 f994 	bl	80006d8 <__aeabi_dmul>
 800e3b0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800e3b4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800e3b8:	f04f 0803 	mov.w	r8, #3
 800e3bc:	2600      	movs	r6, #0
 800e3be:	2700      	movs	r7, #0
 800e3c0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800e3c4:	4632      	mov	r2, r6
 800e3c6:	463b      	mov	r3, r7
 800e3c8:	46c2      	mov	sl, r8
 800e3ca:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800e3ce:	f7f2 fbeb 	bl	8000ba8 <__aeabi_dcmpeq>
 800e3d2:	2800      	cmp	r0, #0
 800e3d4:	d1f4      	bne.n	800e3c0 <__ieee754_rem_pio2+0x3a0>
 800e3d6:	4b0f      	ldr	r3, [pc, #60]	@ (800e414 <__ieee754_rem_pio2+0x3f4>)
 800e3d8:	9301      	str	r3, [sp, #4]
 800e3da:	2302      	movs	r3, #2
 800e3dc:	9300      	str	r3, [sp, #0]
 800e3de:	462a      	mov	r2, r5
 800e3e0:	4653      	mov	r3, sl
 800e3e2:	4621      	mov	r1, r4
 800e3e4:	a806      	add	r0, sp, #24
 800e3e6:	f000 fa63 	bl	800e8b0 <__kernel_rem_pio2>
 800e3ea:	9b04      	ldr	r3, [sp, #16]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	4605      	mov	r5, r0
 800e3f0:	f6bf ae53 	bge.w	800e09a <__ieee754_rem_pio2+0x7a>
 800e3f4:	e9d4 2100 	ldrd	r2, r1, [r4]
 800e3f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e3fc:	e9c4 2300 	strd	r2, r3, [r4]
 800e400:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800e404:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e408:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800e40c:	e740      	b.n	800e290 <__ieee754_rem_pio2+0x270>
 800e40e:	bf00      	nop
 800e410:	41700000 	.word	0x41700000
 800e414:	08029b80 	.word	0x08029b80

0800e418 <fabs>:
 800e418:	ec51 0b10 	vmov	r0, r1, d0
 800e41c:	4602      	mov	r2, r0
 800e41e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e422:	ec43 2b10 	vmov	d0, r2, r3
 800e426:	4770      	bx	lr

0800e428 <__ieee754_logf>:
 800e428:	ee10 3a10 	vmov	r3, s0
 800e42c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e430:	d106      	bne.n	800e440 <__ieee754_logf+0x18>
 800e432:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800e5cc <__ieee754_logf+0x1a4>
 800e436:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800e5d0 <__ieee754_logf+0x1a8>
 800e43a:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800e43e:	4770      	bx	lr
 800e440:	2b00      	cmp	r3, #0
 800e442:	461a      	mov	r2, r3
 800e444:	da02      	bge.n	800e44c <__ieee754_logf+0x24>
 800e446:	ee30 7a40 	vsub.f32	s14, s0, s0
 800e44a:	e7f4      	b.n	800e436 <__ieee754_logf+0xe>
 800e44c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e450:	db02      	blt.n	800e458 <__ieee754_logf+0x30>
 800e452:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e456:	4770      	bx	lr
 800e458:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e45c:	bfb8      	it	lt
 800e45e:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800e5d4 <__ieee754_logf+0x1ac>
 800e462:	485d      	ldr	r0, [pc, #372]	@ (800e5d8 <__ieee754_logf+0x1b0>)
 800e464:	bfbe      	ittt	lt
 800e466:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800e46a:	f06f 0118 	mvnlt.w	r1, #24
 800e46e:	ee17 2a90 	vmovlt	r2, s15
 800e472:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800e476:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800e47a:	4410      	add	r0, r2
 800e47c:	bfa8      	it	ge
 800e47e:	2100      	movge	r1, #0
 800e480:	3b7f      	subs	r3, #127	@ 0x7f
 800e482:	440b      	add	r3, r1
 800e484:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800e488:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800e48c:	4311      	orrs	r1, r2
 800e48e:	ee00 1a10 	vmov	s0, r1
 800e492:	4952      	ldr	r1, [pc, #328]	@ (800e5dc <__ieee754_logf+0x1b4>)
 800e494:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800e498:	f102 000f 	add.w	r0, r2, #15
 800e49c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e4a0:	4001      	ands	r1, r0
 800e4a2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e4a6:	bb89      	cbnz	r1, 800e50c <__ieee754_logf+0xe4>
 800e4a8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e4ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4b0:	d10f      	bne.n	800e4d2 <__ieee754_logf+0xaa>
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	f000 8087 	beq.w	800e5c6 <__ieee754_logf+0x19e>
 800e4b8:	ee07 3a90 	vmov	s15, r3
 800e4bc:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800e5e0 <__ieee754_logf+0x1b8>
 800e4c0:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800e5e4 <__ieee754_logf+0x1bc>
 800e4c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e4c8:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e4cc:	eea7 0a87 	vfma.f32	s0, s15, s14
 800e4d0:	4770      	bx	lr
 800e4d2:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800e5e8 <__ieee754_logf+0x1c0>
 800e4d6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e4da:	eee0 7a66 	vfms.f32	s15, s0, s13
 800e4de:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e4e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e4e6:	b913      	cbnz	r3, 800e4ee <__ieee754_logf+0xc6>
 800e4e8:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e4ec:	4770      	bx	lr
 800e4ee:	ee07 3a90 	vmov	s15, r3
 800e4f2:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800e5e0 <__ieee754_logf+0x1b8>
 800e4f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e4fa:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800e4fe:	ee37 0a40 	vsub.f32	s0, s14, s0
 800e502:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800e5e4 <__ieee754_logf+0x1bc>
 800e506:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800e50a:	4770      	bx	lr
 800e50c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800e510:	ee70 7a27 	vadd.f32	s15, s0, s15
 800e514:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800e5ec <__ieee754_logf+0x1c4>
 800e518:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800e5f0 <__ieee754_logf+0x1c8>
 800e51c:	4935      	ldr	r1, [pc, #212]	@ (800e5f4 <__ieee754_logf+0x1cc>)
 800e51e:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800e522:	4411      	add	r1, r2
 800e524:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800e528:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800e52c:	430a      	orrs	r2, r1
 800e52e:	2a00      	cmp	r2, #0
 800e530:	ee07 3a90 	vmov	s15, r3
 800e534:	ee26 5a06 	vmul.f32	s10, s12, s12
 800e538:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800e53c:	ee25 7a05 	vmul.f32	s14, s10, s10
 800e540:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800e5f8 <__ieee754_logf+0x1d0>
 800e544:	eee7 7a25 	vfma.f32	s15, s14, s11
 800e548:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800e5fc <__ieee754_logf+0x1d4>
 800e54c:	eee7 5a87 	vfma.f32	s11, s15, s14
 800e550:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800e600 <__ieee754_logf+0x1d8>
 800e554:	eee7 7a24 	vfma.f32	s15, s14, s9
 800e558:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800e604 <__ieee754_logf+0x1dc>
 800e55c:	eee7 4a87 	vfma.f32	s9, s15, s14
 800e560:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800e608 <__ieee754_logf+0x1e0>
 800e564:	eee4 7a87 	vfma.f32	s15, s9, s14
 800e568:	ee67 7a85 	vmul.f32	s15, s15, s10
 800e56c:	eee5 7a87 	vfma.f32	s15, s11, s14
 800e570:	dd1a      	ble.n	800e5a8 <__ieee754_logf+0x180>
 800e572:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800e576:	ee20 7a07 	vmul.f32	s14, s0, s14
 800e57a:	ee27 7a00 	vmul.f32	s14, s14, s0
 800e57e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e582:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e586:	b913      	cbnz	r3, 800e58e <__ieee754_logf+0x166>
 800e588:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e58c:	e7ac      	b.n	800e4e8 <__ieee754_logf+0xc0>
 800e58e:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800e5e0 <__ieee754_logf+0x1b8>
 800e592:	eee6 7a86 	vfma.f32	s15, s13, s12
 800e596:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e59a:	ee37 0a40 	vsub.f32	s0, s14, s0
 800e59e:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800e5e4 <__ieee754_logf+0x1bc>
 800e5a2:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800e5a6:	4770      	bx	lr
 800e5a8:	ee70 7a67 	vsub.f32	s15, s0, s15
 800e5ac:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e5b0:	b913      	cbnz	r3, 800e5b8 <__ieee754_logf+0x190>
 800e5b2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e5b6:	4770      	bx	lr
 800e5b8:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800e5e0 <__ieee754_logf+0x1b8>
 800e5bc:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800e5c0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800e5c4:	e7eb      	b.n	800e59e <__ieee754_logf+0x176>
 800e5c6:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800e5d0 <__ieee754_logf+0x1a8>
 800e5ca:	4770      	bx	lr
 800e5cc:	cc000000 	.word	0xcc000000
 800e5d0:	00000000 	.word	0x00000000
 800e5d4:	4c000000 	.word	0x4c000000
 800e5d8:	004afb20 	.word	0x004afb20
 800e5dc:	007ffff0 	.word	0x007ffff0
 800e5e0:	3717f7d1 	.word	0x3717f7d1
 800e5e4:	3f317180 	.word	0x3f317180
 800e5e8:	3eaaaaab 	.word	0x3eaaaaab
 800e5ec:	3e1cd04f 	.word	0x3e1cd04f
 800e5f0:	3e178897 	.word	0x3e178897
 800e5f4:	ffcf5c30 	.word	0xffcf5c30
 800e5f8:	3e638e29 	.word	0x3e638e29
 800e5fc:	3ecccccd 	.word	0x3ecccccd
 800e600:	3e3a3325 	.word	0x3e3a3325
 800e604:	3e924925 	.word	0x3e924925
 800e608:	3f2aaaab 	.word	0x3f2aaaab
 800e60c:	00000000 	.word	0x00000000

0800e610 <scalbn>:
 800e610:	b570      	push	{r4, r5, r6, lr}
 800e612:	ec55 4b10 	vmov	r4, r5, d0
 800e616:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800e61a:	4606      	mov	r6, r0
 800e61c:	462b      	mov	r3, r5
 800e61e:	b991      	cbnz	r1, 800e646 <scalbn+0x36>
 800e620:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800e624:	4323      	orrs	r3, r4
 800e626:	d03b      	beq.n	800e6a0 <scalbn+0x90>
 800e628:	4b33      	ldr	r3, [pc, #204]	@ (800e6f8 <scalbn+0xe8>)
 800e62a:	4620      	mov	r0, r4
 800e62c:	4629      	mov	r1, r5
 800e62e:	2200      	movs	r2, #0
 800e630:	f7f2 f852 	bl	80006d8 <__aeabi_dmul>
 800e634:	4b31      	ldr	r3, [pc, #196]	@ (800e6fc <scalbn+0xec>)
 800e636:	429e      	cmp	r6, r3
 800e638:	4604      	mov	r4, r0
 800e63a:	460d      	mov	r5, r1
 800e63c:	da0f      	bge.n	800e65e <scalbn+0x4e>
 800e63e:	a326      	add	r3, pc, #152	@ (adr r3, 800e6d8 <scalbn+0xc8>)
 800e640:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e644:	e01e      	b.n	800e684 <scalbn+0x74>
 800e646:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800e64a:	4291      	cmp	r1, r2
 800e64c:	d10b      	bne.n	800e666 <scalbn+0x56>
 800e64e:	4622      	mov	r2, r4
 800e650:	4620      	mov	r0, r4
 800e652:	4629      	mov	r1, r5
 800e654:	f7f1 fe8a 	bl	800036c <__adddf3>
 800e658:	4604      	mov	r4, r0
 800e65a:	460d      	mov	r5, r1
 800e65c:	e020      	b.n	800e6a0 <scalbn+0x90>
 800e65e:	460b      	mov	r3, r1
 800e660:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800e664:	3936      	subs	r1, #54	@ 0x36
 800e666:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800e66a:	4296      	cmp	r6, r2
 800e66c:	dd0d      	ble.n	800e68a <scalbn+0x7a>
 800e66e:	2d00      	cmp	r5, #0
 800e670:	a11b      	add	r1, pc, #108	@ (adr r1, 800e6e0 <scalbn+0xd0>)
 800e672:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e676:	da02      	bge.n	800e67e <scalbn+0x6e>
 800e678:	a11b      	add	r1, pc, #108	@ (adr r1, 800e6e8 <scalbn+0xd8>)
 800e67a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e67e:	a318      	add	r3, pc, #96	@ (adr r3, 800e6e0 <scalbn+0xd0>)
 800e680:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e684:	f7f2 f828 	bl	80006d8 <__aeabi_dmul>
 800e688:	e7e6      	b.n	800e658 <scalbn+0x48>
 800e68a:	1872      	adds	r2, r6, r1
 800e68c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800e690:	428a      	cmp	r2, r1
 800e692:	dcec      	bgt.n	800e66e <scalbn+0x5e>
 800e694:	2a00      	cmp	r2, #0
 800e696:	dd06      	ble.n	800e6a6 <scalbn+0x96>
 800e698:	f36f 531e 	bfc	r3, #20, #11
 800e69c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e6a0:	ec45 4b10 	vmov	d0, r4, r5
 800e6a4:	bd70      	pop	{r4, r5, r6, pc}
 800e6a6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800e6aa:	da08      	bge.n	800e6be <scalbn+0xae>
 800e6ac:	2d00      	cmp	r5, #0
 800e6ae:	a10a      	add	r1, pc, #40	@ (adr r1, 800e6d8 <scalbn+0xc8>)
 800e6b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e6b4:	dac3      	bge.n	800e63e <scalbn+0x2e>
 800e6b6:	a10e      	add	r1, pc, #56	@ (adr r1, 800e6f0 <scalbn+0xe0>)
 800e6b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e6bc:	e7bf      	b.n	800e63e <scalbn+0x2e>
 800e6be:	3236      	adds	r2, #54	@ 0x36
 800e6c0:	f36f 531e 	bfc	r3, #20, #11
 800e6c4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e6c8:	4620      	mov	r0, r4
 800e6ca:	4b0d      	ldr	r3, [pc, #52]	@ (800e700 <scalbn+0xf0>)
 800e6cc:	4629      	mov	r1, r5
 800e6ce:	2200      	movs	r2, #0
 800e6d0:	e7d8      	b.n	800e684 <scalbn+0x74>
 800e6d2:	bf00      	nop
 800e6d4:	f3af 8000 	nop.w
 800e6d8:	c2f8f359 	.word	0xc2f8f359
 800e6dc:	01a56e1f 	.word	0x01a56e1f
 800e6e0:	8800759c 	.word	0x8800759c
 800e6e4:	7e37e43c 	.word	0x7e37e43c
 800e6e8:	8800759c 	.word	0x8800759c
 800e6ec:	fe37e43c 	.word	0xfe37e43c
 800e6f0:	c2f8f359 	.word	0xc2f8f359
 800e6f4:	81a56e1f 	.word	0x81a56e1f
 800e6f8:	43500000 	.word	0x43500000
 800e6fc:	ffff3cb0 	.word	0xffff3cb0
 800e700:	3c900000 	.word	0x3c900000

0800e704 <__ieee754_sqrt>:
 800e704:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e708:	4a66      	ldr	r2, [pc, #408]	@ (800e8a4 <__ieee754_sqrt+0x1a0>)
 800e70a:	ec55 4b10 	vmov	r4, r5, d0
 800e70e:	43aa      	bics	r2, r5
 800e710:	462b      	mov	r3, r5
 800e712:	4621      	mov	r1, r4
 800e714:	d110      	bne.n	800e738 <__ieee754_sqrt+0x34>
 800e716:	4622      	mov	r2, r4
 800e718:	4620      	mov	r0, r4
 800e71a:	4629      	mov	r1, r5
 800e71c:	f7f1 ffdc 	bl	80006d8 <__aeabi_dmul>
 800e720:	4602      	mov	r2, r0
 800e722:	460b      	mov	r3, r1
 800e724:	4620      	mov	r0, r4
 800e726:	4629      	mov	r1, r5
 800e728:	f7f1 fe20 	bl	800036c <__adddf3>
 800e72c:	4604      	mov	r4, r0
 800e72e:	460d      	mov	r5, r1
 800e730:	ec45 4b10 	vmov	d0, r4, r5
 800e734:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e738:	2d00      	cmp	r5, #0
 800e73a:	dc0e      	bgt.n	800e75a <__ieee754_sqrt+0x56>
 800e73c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800e740:	4322      	orrs	r2, r4
 800e742:	d0f5      	beq.n	800e730 <__ieee754_sqrt+0x2c>
 800e744:	b19d      	cbz	r5, 800e76e <__ieee754_sqrt+0x6a>
 800e746:	4622      	mov	r2, r4
 800e748:	4620      	mov	r0, r4
 800e74a:	4629      	mov	r1, r5
 800e74c:	f7f1 fe0c 	bl	8000368 <__aeabi_dsub>
 800e750:	4602      	mov	r2, r0
 800e752:	460b      	mov	r3, r1
 800e754:	f7f2 f8ea 	bl	800092c <__aeabi_ddiv>
 800e758:	e7e8      	b.n	800e72c <__ieee754_sqrt+0x28>
 800e75a:	152a      	asrs	r2, r5, #20
 800e75c:	d115      	bne.n	800e78a <__ieee754_sqrt+0x86>
 800e75e:	2000      	movs	r0, #0
 800e760:	e009      	b.n	800e776 <__ieee754_sqrt+0x72>
 800e762:	0acb      	lsrs	r3, r1, #11
 800e764:	3a15      	subs	r2, #21
 800e766:	0549      	lsls	r1, r1, #21
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d0fa      	beq.n	800e762 <__ieee754_sqrt+0x5e>
 800e76c:	e7f7      	b.n	800e75e <__ieee754_sqrt+0x5a>
 800e76e:	462a      	mov	r2, r5
 800e770:	e7fa      	b.n	800e768 <__ieee754_sqrt+0x64>
 800e772:	005b      	lsls	r3, r3, #1
 800e774:	3001      	adds	r0, #1
 800e776:	02dc      	lsls	r4, r3, #11
 800e778:	d5fb      	bpl.n	800e772 <__ieee754_sqrt+0x6e>
 800e77a:	1e44      	subs	r4, r0, #1
 800e77c:	1b12      	subs	r2, r2, r4
 800e77e:	f1c0 0420 	rsb	r4, r0, #32
 800e782:	fa21 f404 	lsr.w	r4, r1, r4
 800e786:	4323      	orrs	r3, r4
 800e788:	4081      	lsls	r1, r0
 800e78a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e78e:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800e792:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e796:	07d2      	lsls	r2, r2, #31
 800e798:	bf5c      	itt	pl
 800e79a:	005b      	lslpl	r3, r3, #1
 800e79c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800e7a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e7a4:	bf58      	it	pl
 800e7a6:	0049      	lslpl	r1, r1, #1
 800e7a8:	2600      	movs	r6, #0
 800e7aa:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800e7ae:	107f      	asrs	r7, r7, #1
 800e7b0:	0049      	lsls	r1, r1, #1
 800e7b2:	2016      	movs	r0, #22
 800e7b4:	4632      	mov	r2, r6
 800e7b6:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800e7ba:	1915      	adds	r5, r2, r4
 800e7bc:	429d      	cmp	r5, r3
 800e7be:	bfde      	ittt	le
 800e7c0:	192a      	addle	r2, r5, r4
 800e7c2:	1b5b      	suble	r3, r3, r5
 800e7c4:	1936      	addle	r6, r6, r4
 800e7c6:	0fcd      	lsrs	r5, r1, #31
 800e7c8:	3801      	subs	r0, #1
 800e7ca:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800e7ce:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e7d2:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800e7d6:	d1f0      	bne.n	800e7ba <__ieee754_sqrt+0xb6>
 800e7d8:	4605      	mov	r5, r0
 800e7da:	2420      	movs	r4, #32
 800e7dc:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800e7e0:	4293      	cmp	r3, r2
 800e7e2:	eb0c 0e00 	add.w	lr, ip, r0
 800e7e6:	dc02      	bgt.n	800e7ee <__ieee754_sqrt+0xea>
 800e7e8:	d113      	bne.n	800e812 <__ieee754_sqrt+0x10e>
 800e7ea:	458e      	cmp	lr, r1
 800e7ec:	d811      	bhi.n	800e812 <__ieee754_sqrt+0x10e>
 800e7ee:	f1be 0f00 	cmp.w	lr, #0
 800e7f2:	eb0e 000c 	add.w	r0, lr, ip
 800e7f6:	da3f      	bge.n	800e878 <__ieee754_sqrt+0x174>
 800e7f8:	2800      	cmp	r0, #0
 800e7fa:	db3d      	blt.n	800e878 <__ieee754_sqrt+0x174>
 800e7fc:	f102 0801 	add.w	r8, r2, #1
 800e800:	1a9b      	subs	r3, r3, r2
 800e802:	458e      	cmp	lr, r1
 800e804:	bf88      	it	hi
 800e806:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 800e80a:	eba1 010e 	sub.w	r1, r1, lr
 800e80e:	4465      	add	r5, ip
 800e810:	4642      	mov	r2, r8
 800e812:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800e816:	3c01      	subs	r4, #1
 800e818:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800e81c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e820:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800e824:	d1dc      	bne.n	800e7e0 <__ieee754_sqrt+0xdc>
 800e826:	4319      	orrs	r1, r3
 800e828:	d01b      	beq.n	800e862 <__ieee754_sqrt+0x15e>
 800e82a:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800e8a8 <__ieee754_sqrt+0x1a4>
 800e82e:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800e8ac <__ieee754_sqrt+0x1a8>
 800e832:	e9da 0100 	ldrd	r0, r1, [sl]
 800e836:	e9db 2300 	ldrd	r2, r3, [fp]
 800e83a:	f7f1 fd95 	bl	8000368 <__aeabi_dsub>
 800e83e:	e9da 8900 	ldrd	r8, r9, [sl]
 800e842:	4602      	mov	r2, r0
 800e844:	460b      	mov	r3, r1
 800e846:	4640      	mov	r0, r8
 800e848:	4649      	mov	r1, r9
 800e84a:	f7f2 f9c1 	bl	8000bd0 <__aeabi_dcmple>
 800e84e:	b140      	cbz	r0, 800e862 <__ieee754_sqrt+0x15e>
 800e850:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 800e854:	e9da 0100 	ldrd	r0, r1, [sl]
 800e858:	e9db 2300 	ldrd	r2, r3, [fp]
 800e85c:	d10e      	bne.n	800e87c <__ieee754_sqrt+0x178>
 800e85e:	3601      	adds	r6, #1
 800e860:	4625      	mov	r5, r4
 800e862:	1073      	asrs	r3, r6, #1
 800e864:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800e868:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800e86c:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800e870:	086b      	lsrs	r3, r5, #1
 800e872:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800e876:	e759      	b.n	800e72c <__ieee754_sqrt+0x28>
 800e878:	4690      	mov	r8, r2
 800e87a:	e7c1      	b.n	800e800 <__ieee754_sqrt+0xfc>
 800e87c:	f7f1 fd76 	bl	800036c <__adddf3>
 800e880:	e9da 8900 	ldrd	r8, r9, [sl]
 800e884:	4602      	mov	r2, r0
 800e886:	460b      	mov	r3, r1
 800e888:	4640      	mov	r0, r8
 800e88a:	4649      	mov	r1, r9
 800e88c:	f7f2 f996 	bl	8000bbc <__aeabi_dcmplt>
 800e890:	b120      	cbz	r0, 800e89c <__ieee754_sqrt+0x198>
 800e892:	1cab      	adds	r3, r5, #2
 800e894:	bf08      	it	eq
 800e896:	3601      	addeq	r6, #1
 800e898:	3502      	adds	r5, #2
 800e89a:	e7e2      	b.n	800e862 <__ieee754_sqrt+0x15e>
 800e89c:	1c6b      	adds	r3, r5, #1
 800e89e:	f023 0501 	bic.w	r5, r3, #1
 800e8a2:	e7de      	b.n	800e862 <__ieee754_sqrt+0x15e>
 800e8a4:	7ff00000 	.word	0x7ff00000
 800e8a8:	08029c90 	.word	0x08029c90
 800e8ac:	08029c88 	.word	0x08029c88

0800e8b0 <__kernel_rem_pio2>:
 800e8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8b4:	ed2d 8b02 	vpush	{d8}
 800e8b8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800e8bc:	f112 0f14 	cmn.w	r2, #20
 800e8c0:	9306      	str	r3, [sp, #24]
 800e8c2:	9104      	str	r1, [sp, #16]
 800e8c4:	4bc2      	ldr	r3, [pc, #776]	@ (800ebd0 <__kernel_rem_pio2+0x320>)
 800e8c6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800e8c8:	9008      	str	r0, [sp, #32]
 800e8ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e8ce:	9300      	str	r3, [sp, #0]
 800e8d0:	9b06      	ldr	r3, [sp, #24]
 800e8d2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800e8d6:	bfa8      	it	ge
 800e8d8:	1ed4      	subge	r4, r2, #3
 800e8da:	9305      	str	r3, [sp, #20]
 800e8dc:	bfb2      	itee	lt
 800e8de:	2400      	movlt	r4, #0
 800e8e0:	2318      	movge	r3, #24
 800e8e2:	fb94 f4f3 	sdivge	r4, r4, r3
 800e8e6:	f06f 0317 	mvn.w	r3, #23
 800e8ea:	fb04 3303 	mla	r3, r4, r3, r3
 800e8ee:	eb03 0b02 	add.w	fp, r3, r2
 800e8f2:	9b00      	ldr	r3, [sp, #0]
 800e8f4:	9a05      	ldr	r2, [sp, #20]
 800e8f6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800ebc0 <__kernel_rem_pio2+0x310>
 800e8fa:	eb03 0802 	add.w	r8, r3, r2
 800e8fe:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800e900:	1aa7      	subs	r7, r4, r2
 800e902:	ae20      	add	r6, sp, #128	@ 0x80
 800e904:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800e908:	2500      	movs	r5, #0
 800e90a:	4545      	cmp	r5, r8
 800e90c:	dd12      	ble.n	800e934 <__kernel_rem_pio2+0x84>
 800e90e:	9b06      	ldr	r3, [sp, #24]
 800e910:	aa20      	add	r2, sp, #128	@ 0x80
 800e912:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800e916:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800e91a:	2700      	movs	r7, #0
 800e91c:	9b00      	ldr	r3, [sp, #0]
 800e91e:	429f      	cmp	r7, r3
 800e920:	dc2e      	bgt.n	800e980 <__kernel_rem_pio2+0xd0>
 800e922:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800ebc0 <__kernel_rem_pio2+0x310>
 800e926:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e92a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e92e:	46a8      	mov	r8, r5
 800e930:	2600      	movs	r6, #0
 800e932:	e01b      	b.n	800e96c <__kernel_rem_pio2+0xbc>
 800e934:	42ef      	cmn	r7, r5
 800e936:	d407      	bmi.n	800e948 <__kernel_rem_pio2+0x98>
 800e938:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e93c:	f7f1 fe62 	bl	8000604 <__aeabi_i2d>
 800e940:	e8e6 0102 	strd	r0, r1, [r6], #8
 800e944:	3501      	adds	r5, #1
 800e946:	e7e0      	b.n	800e90a <__kernel_rem_pio2+0x5a>
 800e948:	ec51 0b18 	vmov	r0, r1, d8
 800e94c:	e7f8      	b.n	800e940 <__kernel_rem_pio2+0x90>
 800e94e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800e952:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800e956:	f7f1 febf 	bl	80006d8 <__aeabi_dmul>
 800e95a:	4602      	mov	r2, r0
 800e95c:	460b      	mov	r3, r1
 800e95e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e962:	f7f1 fd03 	bl	800036c <__adddf3>
 800e966:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e96a:	3601      	adds	r6, #1
 800e96c:	9b05      	ldr	r3, [sp, #20]
 800e96e:	429e      	cmp	r6, r3
 800e970:	dded      	ble.n	800e94e <__kernel_rem_pio2+0x9e>
 800e972:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e976:	3701      	adds	r7, #1
 800e978:	ecaa 7b02 	vstmia	sl!, {d7}
 800e97c:	3508      	adds	r5, #8
 800e97e:	e7cd      	b.n	800e91c <__kernel_rem_pio2+0x6c>
 800e980:	9b00      	ldr	r3, [sp, #0]
 800e982:	f8dd 8000 	ldr.w	r8, [sp]
 800e986:	aa0c      	add	r2, sp, #48	@ 0x30
 800e988:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e98c:	930a      	str	r3, [sp, #40]	@ 0x28
 800e98e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800e990:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e994:	9309      	str	r3, [sp, #36]	@ 0x24
 800e996:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800e99a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e99c:	ab98      	add	r3, sp, #608	@ 0x260
 800e99e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e9a2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800e9a6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e9aa:	ac0c      	add	r4, sp, #48	@ 0x30
 800e9ac:	ab70      	add	r3, sp, #448	@ 0x1c0
 800e9ae:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800e9b2:	46a1      	mov	r9, r4
 800e9b4:	46c2      	mov	sl, r8
 800e9b6:	f1ba 0f00 	cmp.w	sl, #0
 800e9ba:	dc77      	bgt.n	800eaac <__kernel_rem_pio2+0x1fc>
 800e9bc:	4658      	mov	r0, fp
 800e9be:	ed9d 0b02 	vldr	d0, [sp, #8]
 800e9c2:	f7ff fe25 	bl	800e610 <scalbn>
 800e9c6:	ec57 6b10 	vmov	r6, r7, d0
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800e9d0:	4630      	mov	r0, r6
 800e9d2:	4639      	mov	r1, r7
 800e9d4:	f7f1 fe80 	bl	80006d8 <__aeabi_dmul>
 800e9d8:	ec41 0b10 	vmov	d0, r0, r1
 800e9dc:	f000 fab8 	bl	800ef50 <floor>
 800e9e0:	4b7c      	ldr	r3, [pc, #496]	@ (800ebd4 <__kernel_rem_pio2+0x324>)
 800e9e2:	ec51 0b10 	vmov	r0, r1, d0
 800e9e6:	2200      	movs	r2, #0
 800e9e8:	f7f1 fe76 	bl	80006d8 <__aeabi_dmul>
 800e9ec:	4602      	mov	r2, r0
 800e9ee:	460b      	mov	r3, r1
 800e9f0:	4630      	mov	r0, r6
 800e9f2:	4639      	mov	r1, r7
 800e9f4:	f7f1 fcb8 	bl	8000368 <__aeabi_dsub>
 800e9f8:	460f      	mov	r7, r1
 800e9fa:	4606      	mov	r6, r0
 800e9fc:	f7f2 f91c 	bl	8000c38 <__aeabi_d2iz>
 800ea00:	9002      	str	r0, [sp, #8]
 800ea02:	f7f1 fdff 	bl	8000604 <__aeabi_i2d>
 800ea06:	4602      	mov	r2, r0
 800ea08:	460b      	mov	r3, r1
 800ea0a:	4630      	mov	r0, r6
 800ea0c:	4639      	mov	r1, r7
 800ea0e:	f7f1 fcab 	bl	8000368 <__aeabi_dsub>
 800ea12:	f1bb 0f00 	cmp.w	fp, #0
 800ea16:	4606      	mov	r6, r0
 800ea18:	460f      	mov	r7, r1
 800ea1a:	dd6c      	ble.n	800eaf6 <__kernel_rem_pio2+0x246>
 800ea1c:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 800ea20:	ab0c      	add	r3, sp, #48	@ 0x30
 800ea22:	9d02      	ldr	r5, [sp, #8]
 800ea24:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ea28:	f1cb 0018 	rsb	r0, fp, #24
 800ea2c:	fa43 f200 	asr.w	r2, r3, r0
 800ea30:	4415      	add	r5, r2
 800ea32:	4082      	lsls	r2, r0
 800ea34:	1a9b      	subs	r3, r3, r2
 800ea36:	aa0c      	add	r2, sp, #48	@ 0x30
 800ea38:	9502      	str	r5, [sp, #8]
 800ea3a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800ea3e:	f1cb 0217 	rsb	r2, fp, #23
 800ea42:	fa43 f902 	asr.w	r9, r3, r2
 800ea46:	f1b9 0f00 	cmp.w	r9, #0
 800ea4a:	dd64      	ble.n	800eb16 <__kernel_rem_pio2+0x266>
 800ea4c:	9b02      	ldr	r3, [sp, #8]
 800ea4e:	2200      	movs	r2, #0
 800ea50:	3301      	adds	r3, #1
 800ea52:	9302      	str	r3, [sp, #8]
 800ea54:	4615      	mov	r5, r2
 800ea56:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800ea5a:	4590      	cmp	r8, r2
 800ea5c:	f300 80a1 	bgt.w	800eba2 <__kernel_rem_pio2+0x2f2>
 800ea60:	f1bb 0f00 	cmp.w	fp, #0
 800ea64:	dd07      	ble.n	800ea76 <__kernel_rem_pio2+0x1c6>
 800ea66:	f1bb 0f01 	cmp.w	fp, #1
 800ea6a:	f000 80c1 	beq.w	800ebf0 <__kernel_rem_pio2+0x340>
 800ea6e:	f1bb 0f02 	cmp.w	fp, #2
 800ea72:	f000 80c8 	beq.w	800ec06 <__kernel_rem_pio2+0x356>
 800ea76:	f1b9 0f02 	cmp.w	r9, #2
 800ea7a:	d14c      	bne.n	800eb16 <__kernel_rem_pio2+0x266>
 800ea7c:	4632      	mov	r2, r6
 800ea7e:	463b      	mov	r3, r7
 800ea80:	4955      	ldr	r1, [pc, #340]	@ (800ebd8 <__kernel_rem_pio2+0x328>)
 800ea82:	2000      	movs	r0, #0
 800ea84:	f7f1 fc70 	bl	8000368 <__aeabi_dsub>
 800ea88:	4606      	mov	r6, r0
 800ea8a:	460f      	mov	r7, r1
 800ea8c:	2d00      	cmp	r5, #0
 800ea8e:	d042      	beq.n	800eb16 <__kernel_rem_pio2+0x266>
 800ea90:	4658      	mov	r0, fp
 800ea92:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800ebc8 <__kernel_rem_pio2+0x318>
 800ea96:	f7ff fdbb 	bl	800e610 <scalbn>
 800ea9a:	4630      	mov	r0, r6
 800ea9c:	4639      	mov	r1, r7
 800ea9e:	ec53 2b10 	vmov	r2, r3, d0
 800eaa2:	f7f1 fc61 	bl	8000368 <__aeabi_dsub>
 800eaa6:	4606      	mov	r6, r0
 800eaa8:	460f      	mov	r7, r1
 800eaaa:	e034      	b.n	800eb16 <__kernel_rem_pio2+0x266>
 800eaac:	4b4b      	ldr	r3, [pc, #300]	@ (800ebdc <__kernel_rem_pio2+0x32c>)
 800eaae:	2200      	movs	r2, #0
 800eab0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eab4:	f7f1 fe10 	bl	80006d8 <__aeabi_dmul>
 800eab8:	f7f2 f8be 	bl	8000c38 <__aeabi_d2iz>
 800eabc:	f7f1 fda2 	bl	8000604 <__aeabi_i2d>
 800eac0:	4b47      	ldr	r3, [pc, #284]	@ (800ebe0 <__kernel_rem_pio2+0x330>)
 800eac2:	2200      	movs	r2, #0
 800eac4:	4606      	mov	r6, r0
 800eac6:	460f      	mov	r7, r1
 800eac8:	f7f1 fe06 	bl	80006d8 <__aeabi_dmul>
 800eacc:	4602      	mov	r2, r0
 800eace:	460b      	mov	r3, r1
 800ead0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ead4:	f7f1 fc48 	bl	8000368 <__aeabi_dsub>
 800ead8:	f7f2 f8ae 	bl	8000c38 <__aeabi_d2iz>
 800eadc:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800eae0:	f849 0b04 	str.w	r0, [r9], #4
 800eae4:	4639      	mov	r1, r7
 800eae6:	4630      	mov	r0, r6
 800eae8:	f7f1 fc40 	bl	800036c <__adddf3>
 800eaec:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800eaf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eaf4:	e75f      	b.n	800e9b6 <__kernel_rem_pio2+0x106>
 800eaf6:	d107      	bne.n	800eb08 <__kernel_rem_pio2+0x258>
 800eaf8:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800eafc:	aa0c      	add	r2, sp, #48	@ 0x30
 800eafe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eb02:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800eb06:	e79e      	b.n	800ea46 <__kernel_rem_pio2+0x196>
 800eb08:	4b36      	ldr	r3, [pc, #216]	@ (800ebe4 <__kernel_rem_pio2+0x334>)
 800eb0a:	2200      	movs	r2, #0
 800eb0c:	f7f2 f86a 	bl	8000be4 <__aeabi_dcmpge>
 800eb10:	2800      	cmp	r0, #0
 800eb12:	d143      	bne.n	800eb9c <__kernel_rem_pio2+0x2ec>
 800eb14:	4681      	mov	r9, r0
 800eb16:	2200      	movs	r2, #0
 800eb18:	2300      	movs	r3, #0
 800eb1a:	4630      	mov	r0, r6
 800eb1c:	4639      	mov	r1, r7
 800eb1e:	f7f2 f843 	bl	8000ba8 <__aeabi_dcmpeq>
 800eb22:	2800      	cmp	r0, #0
 800eb24:	f000 80c1 	beq.w	800ecaa <__kernel_rem_pio2+0x3fa>
 800eb28:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800eb2c:	2200      	movs	r2, #0
 800eb2e:	9900      	ldr	r1, [sp, #0]
 800eb30:	428b      	cmp	r3, r1
 800eb32:	da70      	bge.n	800ec16 <__kernel_rem_pio2+0x366>
 800eb34:	2a00      	cmp	r2, #0
 800eb36:	f000 808b 	beq.w	800ec50 <__kernel_rem_pio2+0x3a0>
 800eb3a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800eb3e:	ab0c      	add	r3, sp, #48	@ 0x30
 800eb40:	f1ab 0b18 	sub.w	fp, fp, #24
 800eb44:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d0f6      	beq.n	800eb3a <__kernel_rem_pio2+0x28a>
 800eb4c:	4658      	mov	r0, fp
 800eb4e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800ebc8 <__kernel_rem_pio2+0x318>
 800eb52:	f7ff fd5d 	bl	800e610 <scalbn>
 800eb56:	f108 0301 	add.w	r3, r8, #1
 800eb5a:	00da      	lsls	r2, r3, #3
 800eb5c:	9205      	str	r2, [sp, #20]
 800eb5e:	ec55 4b10 	vmov	r4, r5, d0
 800eb62:	aa70      	add	r2, sp, #448	@ 0x1c0
 800eb64:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800ebdc <__kernel_rem_pio2+0x32c>
 800eb68:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800eb6c:	4646      	mov	r6, r8
 800eb6e:	f04f 0a00 	mov.w	sl, #0
 800eb72:	2e00      	cmp	r6, #0
 800eb74:	f280 80d1 	bge.w	800ed1a <__kernel_rem_pio2+0x46a>
 800eb78:	4644      	mov	r4, r8
 800eb7a:	2c00      	cmp	r4, #0
 800eb7c:	f2c0 80ff 	blt.w	800ed7e <__kernel_rem_pio2+0x4ce>
 800eb80:	4b19      	ldr	r3, [pc, #100]	@ (800ebe8 <__kernel_rem_pio2+0x338>)
 800eb82:	461f      	mov	r7, r3
 800eb84:	ab70      	add	r3, sp, #448	@ 0x1c0
 800eb86:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800eb8a:	9306      	str	r3, [sp, #24]
 800eb8c:	f04f 0a00 	mov.w	sl, #0
 800eb90:	f04f 0b00 	mov.w	fp, #0
 800eb94:	2600      	movs	r6, #0
 800eb96:	eba8 0504 	sub.w	r5, r8, r4
 800eb9a:	e0e4      	b.n	800ed66 <__kernel_rem_pio2+0x4b6>
 800eb9c:	f04f 0902 	mov.w	r9, #2
 800eba0:	e754      	b.n	800ea4c <__kernel_rem_pio2+0x19c>
 800eba2:	f854 3b04 	ldr.w	r3, [r4], #4
 800eba6:	bb0d      	cbnz	r5, 800ebec <__kernel_rem_pio2+0x33c>
 800eba8:	b123      	cbz	r3, 800ebb4 <__kernel_rem_pio2+0x304>
 800ebaa:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800ebae:	f844 3c04 	str.w	r3, [r4, #-4]
 800ebb2:	2301      	movs	r3, #1
 800ebb4:	3201      	adds	r2, #1
 800ebb6:	461d      	mov	r5, r3
 800ebb8:	e74f      	b.n	800ea5a <__kernel_rem_pio2+0x1aa>
 800ebba:	bf00      	nop
 800ebbc:	f3af 8000 	nop.w
	...
 800ebcc:	3ff00000 	.word	0x3ff00000
 800ebd0:	08029cd8 	.word	0x08029cd8
 800ebd4:	40200000 	.word	0x40200000
 800ebd8:	3ff00000 	.word	0x3ff00000
 800ebdc:	3e700000 	.word	0x3e700000
 800ebe0:	41700000 	.word	0x41700000
 800ebe4:	3fe00000 	.word	0x3fe00000
 800ebe8:	08029c98 	.word	0x08029c98
 800ebec:	1acb      	subs	r3, r1, r3
 800ebee:	e7de      	b.n	800ebae <__kernel_rem_pio2+0x2fe>
 800ebf0:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800ebf4:	ab0c      	add	r3, sp, #48	@ 0x30
 800ebf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ebfa:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ebfe:	a90c      	add	r1, sp, #48	@ 0x30
 800ec00:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ec04:	e737      	b.n	800ea76 <__kernel_rem_pio2+0x1c6>
 800ec06:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800ec0a:	ab0c      	add	r3, sp, #48	@ 0x30
 800ec0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec10:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ec14:	e7f3      	b.n	800ebfe <__kernel_rem_pio2+0x34e>
 800ec16:	a90c      	add	r1, sp, #48	@ 0x30
 800ec18:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800ec1c:	3b01      	subs	r3, #1
 800ec1e:	430a      	orrs	r2, r1
 800ec20:	e785      	b.n	800eb2e <__kernel_rem_pio2+0x27e>
 800ec22:	3401      	adds	r4, #1
 800ec24:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ec28:	2a00      	cmp	r2, #0
 800ec2a:	d0fa      	beq.n	800ec22 <__kernel_rem_pio2+0x372>
 800ec2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ec2e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ec32:	eb0d 0503 	add.w	r5, sp, r3
 800ec36:	9b06      	ldr	r3, [sp, #24]
 800ec38:	aa20      	add	r2, sp, #128	@ 0x80
 800ec3a:	4443      	add	r3, r8
 800ec3c:	f108 0701 	add.w	r7, r8, #1
 800ec40:	3d98      	subs	r5, #152	@ 0x98
 800ec42:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800ec46:	4444      	add	r4, r8
 800ec48:	42bc      	cmp	r4, r7
 800ec4a:	da04      	bge.n	800ec56 <__kernel_rem_pio2+0x3a6>
 800ec4c:	46a0      	mov	r8, r4
 800ec4e:	e6a2      	b.n	800e996 <__kernel_rem_pio2+0xe6>
 800ec50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec52:	2401      	movs	r4, #1
 800ec54:	e7e6      	b.n	800ec24 <__kernel_rem_pio2+0x374>
 800ec56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec58:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800ec5c:	f7f1 fcd2 	bl	8000604 <__aeabi_i2d>
 800ec60:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800ef20 <__kernel_rem_pio2+0x670>
 800ec64:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ec68:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ec6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ec70:	46b2      	mov	sl, r6
 800ec72:	f04f 0800 	mov.w	r8, #0
 800ec76:	9b05      	ldr	r3, [sp, #20]
 800ec78:	4598      	cmp	r8, r3
 800ec7a:	dd05      	ble.n	800ec88 <__kernel_rem_pio2+0x3d8>
 800ec7c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ec80:	3701      	adds	r7, #1
 800ec82:	eca5 7b02 	vstmia	r5!, {d7}
 800ec86:	e7df      	b.n	800ec48 <__kernel_rem_pio2+0x398>
 800ec88:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800ec8c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ec90:	f7f1 fd22 	bl	80006d8 <__aeabi_dmul>
 800ec94:	4602      	mov	r2, r0
 800ec96:	460b      	mov	r3, r1
 800ec98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ec9c:	f7f1 fb66 	bl	800036c <__adddf3>
 800eca0:	f108 0801 	add.w	r8, r8, #1
 800eca4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eca8:	e7e5      	b.n	800ec76 <__kernel_rem_pio2+0x3c6>
 800ecaa:	f1cb 0000 	rsb	r0, fp, #0
 800ecae:	ec47 6b10 	vmov	d0, r6, r7
 800ecb2:	f7ff fcad 	bl	800e610 <scalbn>
 800ecb6:	ec55 4b10 	vmov	r4, r5, d0
 800ecba:	4b9b      	ldr	r3, [pc, #620]	@ (800ef28 <__kernel_rem_pio2+0x678>)
 800ecbc:	2200      	movs	r2, #0
 800ecbe:	4620      	mov	r0, r4
 800ecc0:	4629      	mov	r1, r5
 800ecc2:	f7f1 ff8f 	bl	8000be4 <__aeabi_dcmpge>
 800ecc6:	b300      	cbz	r0, 800ed0a <__kernel_rem_pio2+0x45a>
 800ecc8:	4b98      	ldr	r3, [pc, #608]	@ (800ef2c <__kernel_rem_pio2+0x67c>)
 800ecca:	2200      	movs	r2, #0
 800eccc:	4620      	mov	r0, r4
 800ecce:	4629      	mov	r1, r5
 800ecd0:	f7f1 fd02 	bl	80006d8 <__aeabi_dmul>
 800ecd4:	f7f1 ffb0 	bl	8000c38 <__aeabi_d2iz>
 800ecd8:	4606      	mov	r6, r0
 800ecda:	f7f1 fc93 	bl	8000604 <__aeabi_i2d>
 800ecde:	4b92      	ldr	r3, [pc, #584]	@ (800ef28 <__kernel_rem_pio2+0x678>)
 800ece0:	2200      	movs	r2, #0
 800ece2:	f7f1 fcf9 	bl	80006d8 <__aeabi_dmul>
 800ece6:	460b      	mov	r3, r1
 800ece8:	4602      	mov	r2, r0
 800ecea:	4629      	mov	r1, r5
 800ecec:	4620      	mov	r0, r4
 800ecee:	f7f1 fb3b 	bl	8000368 <__aeabi_dsub>
 800ecf2:	f7f1 ffa1 	bl	8000c38 <__aeabi_d2iz>
 800ecf6:	ab0c      	add	r3, sp, #48	@ 0x30
 800ecf8:	f10b 0b18 	add.w	fp, fp, #24
 800ecfc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ed00:	f108 0801 	add.w	r8, r8, #1
 800ed04:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800ed08:	e720      	b.n	800eb4c <__kernel_rem_pio2+0x29c>
 800ed0a:	4620      	mov	r0, r4
 800ed0c:	4629      	mov	r1, r5
 800ed0e:	f7f1 ff93 	bl	8000c38 <__aeabi_d2iz>
 800ed12:	ab0c      	add	r3, sp, #48	@ 0x30
 800ed14:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ed18:	e718      	b.n	800eb4c <__kernel_rem_pio2+0x29c>
 800ed1a:	ab0c      	add	r3, sp, #48	@ 0x30
 800ed1c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ed20:	f7f1 fc70 	bl	8000604 <__aeabi_i2d>
 800ed24:	4622      	mov	r2, r4
 800ed26:	462b      	mov	r3, r5
 800ed28:	f7f1 fcd6 	bl	80006d8 <__aeabi_dmul>
 800ed2c:	4652      	mov	r2, sl
 800ed2e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800ed32:	465b      	mov	r3, fp
 800ed34:	4620      	mov	r0, r4
 800ed36:	4629      	mov	r1, r5
 800ed38:	f7f1 fcce 	bl	80006d8 <__aeabi_dmul>
 800ed3c:	3e01      	subs	r6, #1
 800ed3e:	4604      	mov	r4, r0
 800ed40:	460d      	mov	r5, r1
 800ed42:	e716      	b.n	800eb72 <__kernel_rem_pio2+0x2c2>
 800ed44:	9906      	ldr	r1, [sp, #24]
 800ed46:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800ed4a:	9106      	str	r1, [sp, #24]
 800ed4c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800ed50:	f7f1 fcc2 	bl	80006d8 <__aeabi_dmul>
 800ed54:	4602      	mov	r2, r0
 800ed56:	460b      	mov	r3, r1
 800ed58:	4650      	mov	r0, sl
 800ed5a:	4659      	mov	r1, fp
 800ed5c:	f7f1 fb06 	bl	800036c <__adddf3>
 800ed60:	3601      	adds	r6, #1
 800ed62:	4682      	mov	sl, r0
 800ed64:	468b      	mov	fp, r1
 800ed66:	9b00      	ldr	r3, [sp, #0]
 800ed68:	429e      	cmp	r6, r3
 800ed6a:	dc01      	bgt.n	800ed70 <__kernel_rem_pio2+0x4c0>
 800ed6c:	42ae      	cmp	r6, r5
 800ed6e:	dde9      	ble.n	800ed44 <__kernel_rem_pio2+0x494>
 800ed70:	ab48      	add	r3, sp, #288	@ 0x120
 800ed72:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800ed76:	e9c5 ab00 	strd	sl, fp, [r5]
 800ed7a:	3c01      	subs	r4, #1
 800ed7c:	e6fd      	b.n	800eb7a <__kernel_rem_pio2+0x2ca>
 800ed7e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800ed80:	2b02      	cmp	r3, #2
 800ed82:	dc0b      	bgt.n	800ed9c <__kernel_rem_pio2+0x4ec>
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	dc35      	bgt.n	800edf4 <__kernel_rem_pio2+0x544>
 800ed88:	d059      	beq.n	800ee3e <__kernel_rem_pio2+0x58e>
 800ed8a:	9b02      	ldr	r3, [sp, #8]
 800ed8c:	f003 0007 	and.w	r0, r3, #7
 800ed90:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800ed94:	ecbd 8b02 	vpop	{d8}
 800ed98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed9c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800ed9e:	2b03      	cmp	r3, #3
 800eda0:	d1f3      	bne.n	800ed8a <__kernel_rem_pio2+0x4da>
 800eda2:	9b05      	ldr	r3, [sp, #20]
 800eda4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800eda8:	eb0d 0403 	add.w	r4, sp, r3
 800edac:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800edb0:	4625      	mov	r5, r4
 800edb2:	46c2      	mov	sl, r8
 800edb4:	f1ba 0f00 	cmp.w	sl, #0
 800edb8:	dc69      	bgt.n	800ee8e <__kernel_rem_pio2+0x5de>
 800edba:	4645      	mov	r5, r8
 800edbc:	2d01      	cmp	r5, #1
 800edbe:	f300 8087 	bgt.w	800eed0 <__kernel_rem_pio2+0x620>
 800edc2:	9c05      	ldr	r4, [sp, #20]
 800edc4:	ab48      	add	r3, sp, #288	@ 0x120
 800edc6:	441c      	add	r4, r3
 800edc8:	2000      	movs	r0, #0
 800edca:	2100      	movs	r1, #0
 800edcc:	f1b8 0f01 	cmp.w	r8, #1
 800edd0:	f300 809c 	bgt.w	800ef0c <__kernel_rem_pio2+0x65c>
 800edd4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800edd8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800eddc:	f1b9 0f00 	cmp.w	r9, #0
 800ede0:	f040 80a6 	bne.w	800ef30 <__kernel_rem_pio2+0x680>
 800ede4:	9b04      	ldr	r3, [sp, #16]
 800ede6:	e9c3 5600 	strd	r5, r6, [r3]
 800edea:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800edee:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800edf2:	e7ca      	b.n	800ed8a <__kernel_rem_pio2+0x4da>
 800edf4:	9d05      	ldr	r5, [sp, #20]
 800edf6:	ab48      	add	r3, sp, #288	@ 0x120
 800edf8:	441d      	add	r5, r3
 800edfa:	4644      	mov	r4, r8
 800edfc:	2000      	movs	r0, #0
 800edfe:	2100      	movs	r1, #0
 800ee00:	2c00      	cmp	r4, #0
 800ee02:	da35      	bge.n	800ee70 <__kernel_rem_pio2+0x5c0>
 800ee04:	f1b9 0f00 	cmp.w	r9, #0
 800ee08:	d038      	beq.n	800ee7c <__kernel_rem_pio2+0x5cc>
 800ee0a:	4602      	mov	r2, r0
 800ee0c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ee10:	9c04      	ldr	r4, [sp, #16]
 800ee12:	e9c4 2300 	strd	r2, r3, [r4]
 800ee16:	4602      	mov	r2, r0
 800ee18:	460b      	mov	r3, r1
 800ee1a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800ee1e:	f7f1 faa3 	bl	8000368 <__aeabi_dsub>
 800ee22:	ad4a      	add	r5, sp, #296	@ 0x128
 800ee24:	2401      	movs	r4, #1
 800ee26:	45a0      	cmp	r8, r4
 800ee28:	da2b      	bge.n	800ee82 <__kernel_rem_pio2+0x5d2>
 800ee2a:	f1b9 0f00 	cmp.w	r9, #0
 800ee2e:	d002      	beq.n	800ee36 <__kernel_rem_pio2+0x586>
 800ee30:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ee34:	4619      	mov	r1, r3
 800ee36:	9b04      	ldr	r3, [sp, #16]
 800ee38:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ee3c:	e7a5      	b.n	800ed8a <__kernel_rem_pio2+0x4da>
 800ee3e:	9c05      	ldr	r4, [sp, #20]
 800ee40:	ab48      	add	r3, sp, #288	@ 0x120
 800ee42:	441c      	add	r4, r3
 800ee44:	2000      	movs	r0, #0
 800ee46:	2100      	movs	r1, #0
 800ee48:	f1b8 0f00 	cmp.w	r8, #0
 800ee4c:	da09      	bge.n	800ee62 <__kernel_rem_pio2+0x5b2>
 800ee4e:	f1b9 0f00 	cmp.w	r9, #0
 800ee52:	d002      	beq.n	800ee5a <__kernel_rem_pio2+0x5aa>
 800ee54:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ee58:	4619      	mov	r1, r3
 800ee5a:	9b04      	ldr	r3, [sp, #16]
 800ee5c:	e9c3 0100 	strd	r0, r1, [r3]
 800ee60:	e793      	b.n	800ed8a <__kernel_rem_pio2+0x4da>
 800ee62:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ee66:	f7f1 fa81 	bl	800036c <__adddf3>
 800ee6a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ee6e:	e7eb      	b.n	800ee48 <__kernel_rem_pio2+0x598>
 800ee70:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800ee74:	f7f1 fa7a 	bl	800036c <__adddf3>
 800ee78:	3c01      	subs	r4, #1
 800ee7a:	e7c1      	b.n	800ee00 <__kernel_rem_pio2+0x550>
 800ee7c:	4602      	mov	r2, r0
 800ee7e:	460b      	mov	r3, r1
 800ee80:	e7c6      	b.n	800ee10 <__kernel_rem_pio2+0x560>
 800ee82:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800ee86:	f7f1 fa71 	bl	800036c <__adddf3>
 800ee8a:	3401      	adds	r4, #1
 800ee8c:	e7cb      	b.n	800ee26 <__kernel_rem_pio2+0x576>
 800ee8e:	ed35 7b02 	vldmdb	r5!, {d7}
 800ee92:	ed8d 7b00 	vstr	d7, [sp]
 800ee96:	ed95 7b02 	vldr	d7, [r5, #8]
 800ee9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ee9e:	ec53 2b17 	vmov	r2, r3, d7
 800eea2:	ed8d 7b06 	vstr	d7, [sp, #24]
 800eea6:	f7f1 fa61 	bl	800036c <__adddf3>
 800eeaa:	4602      	mov	r2, r0
 800eeac:	460b      	mov	r3, r1
 800eeae:	4606      	mov	r6, r0
 800eeb0:	460f      	mov	r7, r1
 800eeb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eeb6:	f7f1 fa57 	bl	8000368 <__aeabi_dsub>
 800eeba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800eebe:	f7f1 fa55 	bl	800036c <__adddf3>
 800eec2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800eec6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800eeca:	e9c5 6700 	strd	r6, r7, [r5]
 800eece:	e771      	b.n	800edb4 <__kernel_rem_pio2+0x504>
 800eed0:	ed34 7b02 	vldmdb	r4!, {d7}
 800eed4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800eed8:	ec51 0b17 	vmov	r0, r1, d7
 800eedc:	4652      	mov	r2, sl
 800eede:	465b      	mov	r3, fp
 800eee0:	ed8d 7b00 	vstr	d7, [sp]
 800eee4:	f7f1 fa42 	bl	800036c <__adddf3>
 800eee8:	4602      	mov	r2, r0
 800eeea:	460b      	mov	r3, r1
 800eeec:	4606      	mov	r6, r0
 800eeee:	460f      	mov	r7, r1
 800eef0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eef4:	f7f1 fa38 	bl	8000368 <__aeabi_dsub>
 800eef8:	4652      	mov	r2, sl
 800eefa:	465b      	mov	r3, fp
 800eefc:	f7f1 fa36 	bl	800036c <__adddf3>
 800ef00:	3d01      	subs	r5, #1
 800ef02:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ef06:	e9c4 6700 	strd	r6, r7, [r4]
 800ef0a:	e757      	b.n	800edbc <__kernel_rem_pio2+0x50c>
 800ef0c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ef10:	f7f1 fa2c 	bl	800036c <__adddf3>
 800ef14:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ef18:	e758      	b.n	800edcc <__kernel_rem_pio2+0x51c>
 800ef1a:	bf00      	nop
 800ef1c:	f3af 8000 	nop.w
	...
 800ef28:	41700000 	.word	0x41700000
 800ef2c:	3e700000 	.word	0x3e700000
 800ef30:	9b04      	ldr	r3, [sp, #16]
 800ef32:	9a04      	ldr	r2, [sp, #16]
 800ef34:	601d      	str	r5, [r3, #0]
 800ef36:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800ef3a:	605c      	str	r4, [r3, #4]
 800ef3c:	609f      	str	r7, [r3, #8]
 800ef3e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800ef42:	60d3      	str	r3, [r2, #12]
 800ef44:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ef48:	6110      	str	r0, [r2, #16]
 800ef4a:	6153      	str	r3, [r2, #20]
 800ef4c:	e71d      	b.n	800ed8a <__kernel_rem_pio2+0x4da>
 800ef4e:	bf00      	nop

0800ef50 <floor>:
 800ef50:	ec51 0b10 	vmov	r0, r1, d0
 800ef54:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ef58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef5c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800ef60:	2e13      	cmp	r6, #19
 800ef62:	460c      	mov	r4, r1
 800ef64:	4605      	mov	r5, r0
 800ef66:	4680      	mov	r8, r0
 800ef68:	dc34      	bgt.n	800efd4 <floor+0x84>
 800ef6a:	2e00      	cmp	r6, #0
 800ef6c:	da17      	bge.n	800ef9e <floor+0x4e>
 800ef6e:	a332      	add	r3, pc, #200	@ (adr r3, 800f038 <floor+0xe8>)
 800ef70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef74:	f7f1 f9fa 	bl	800036c <__adddf3>
 800ef78:	2200      	movs	r2, #0
 800ef7a:	2300      	movs	r3, #0
 800ef7c:	f7f1 fe3c 	bl	8000bf8 <__aeabi_dcmpgt>
 800ef80:	b150      	cbz	r0, 800ef98 <floor+0x48>
 800ef82:	2c00      	cmp	r4, #0
 800ef84:	da55      	bge.n	800f032 <floor+0xe2>
 800ef86:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800ef8a:	432c      	orrs	r4, r5
 800ef8c:	2500      	movs	r5, #0
 800ef8e:	42ac      	cmp	r4, r5
 800ef90:	4c2b      	ldr	r4, [pc, #172]	@ (800f040 <floor+0xf0>)
 800ef92:	bf08      	it	eq
 800ef94:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800ef98:	4621      	mov	r1, r4
 800ef9a:	4628      	mov	r0, r5
 800ef9c:	e023      	b.n	800efe6 <floor+0x96>
 800ef9e:	4f29      	ldr	r7, [pc, #164]	@ (800f044 <floor+0xf4>)
 800efa0:	4137      	asrs	r7, r6
 800efa2:	ea01 0307 	and.w	r3, r1, r7
 800efa6:	4303      	orrs	r3, r0
 800efa8:	d01d      	beq.n	800efe6 <floor+0x96>
 800efaa:	a323      	add	r3, pc, #140	@ (adr r3, 800f038 <floor+0xe8>)
 800efac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efb0:	f7f1 f9dc 	bl	800036c <__adddf3>
 800efb4:	2200      	movs	r2, #0
 800efb6:	2300      	movs	r3, #0
 800efb8:	f7f1 fe1e 	bl	8000bf8 <__aeabi_dcmpgt>
 800efbc:	2800      	cmp	r0, #0
 800efbe:	d0eb      	beq.n	800ef98 <floor+0x48>
 800efc0:	2c00      	cmp	r4, #0
 800efc2:	bfbe      	ittt	lt
 800efc4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800efc8:	4133      	asrlt	r3, r6
 800efca:	18e4      	addlt	r4, r4, r3
 800efcc:	ea24 0407 	bic.w	r4, r4, r7
 800efd0:	2500      	movs	r5, #0
 800efd2:	e7e1      	b.n	800ef98 <floor+0x48>
 800efd4:	2e33      	cmp	r6, #51	@ 0x33
 800efd6:	dd0a      	ble.n	800efee <floor+0x9e>
 800efd8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800efdc:	d103      	bne.n	800efe6 <floor+0x96>
 800efde:	4602      	mov	r2, r0
 800efe0:	460b      	mov	r3, r1
 800efe2:	f7f1 f9c3 	bl	800036c <__adddf3>
 800efe6:	ec41 0b10 	vmov	d0, r0, r1
 800efea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efee:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800eff2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800eff6:	40df      	lsrs	r7, r3
 800eff8:	4207      	tst	r7, r0
 800effa:	d0f4      	beq.n	800efe6 <floor+0x96>
 800effc:	a30e      	add	r3, pc, #56	@ (adr r3, 800f038 <floor+0xe8>)
 800effe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f002:	f7f1 f9b3 	bl	800036c <__adddf3>
 800f006:	2200      	movs	r2, #0
 800f008:	2300      	movs	r3, #0
 800f00a:	f7f1 fdf5 	bl	8000bf8 <__aeabi_dcmpgt>
 800f00e:	2800      	cmp	r0, #0
 800f010:	d0c2      	beq.n	800ef98 <floor+0x48>
 800f012:	2c00      	cmp	r4, #0
 800f014:	da0a      	bge.n	800f02c <floor+0xdc>
 800f016:	2e14      	cmp	r6, #20
 800f018:	d101      	bne.n	800f01e <floor+0xce>
 800f01a:	3401      	adds	r4, #1
 800f01c:	e006      	b.n	800f02c <floor+0xdc>
 800f01e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800f022:	2301      	movs	r3, #1
 800f024:	40b3      	lsls	r3, r6
 800f026:	441d      	add	r5, r3
 800f028:	4545      	cmp	r5, r8
 800f02a:	d3f6      	bcc.n	800f01a <floor+0xca>
 800f02c:	ea25 0507 	bic.w	r5, r5, r7
 800f030:	e7b2      	b.n	800ef98 <floor+0x48>
 800f032:	2500      	movs	r5, #0
 800f034:	462c      	mov	r4, r5
 800f036:	e7af      	b.n	800ef98 <floor+0x48>
 800f038:	8800759c 	.word	0x8800759c
 800f03c:	7e37e43c 	.word	0x7e37e43c
 800f040:	bff00000 	.word	0xbff00000
 800f044:	000fffff 	.word	0x000fffff

0800f048 <abort>:
 800f048:	b508      	push	{r3, lr}
 800f04a:	2006      	movs	r0, #6
 800f04c:	f000 fb7a 	bl	800f744 <raise>
 800f050:	2001      	movs	r0, #1
 800f052:	f001 fa0d 	bl	8010470 <_exit>
	...

0800f058 <malloc>:
 800f058:	4b02      	ldr	r3, [pc, #8]	@ (800f064 <malloc+0xc>)
 800f05a:	4601      	mov	r1, r0
 800f05c:	6818      	ldr	r0, [r3, #0]
 800f05e:	f000 b82d 	b.w	800f0bc <_malloc_r>
 800f062:	bf00      	nop
 800f064:	2000092c 	.word	0x2000092c

0800f068 <free>:
 800f068:	4b02      	ldr	r3, [pc, #8]	@ (800f074 <free+0xc>)
 800f06a:	4601      	mov	r1, r0
 800f06c:	6818      	ldr	r0, [r3, #0]
 800f06e:	f000 bc17 	b.w	800f8a0 <_free_r>
 800f072:	bf00      	nop
 800f074:	2000092c 	.word	0x2000092c

0800f078 <sbrk_aligned>:
 800f078:	b570      	push	{r4, r5, r6, lr}
 800f07a:	4e0f      	ldr	r6, [pc, #60]	@ (800f0b8 <sbrk_aligned+0x40>)
 800f07c:	460c      	mov	r4, r1
 800f07e:	6831      	ldr	r1, [r6, #0]
 800f080:	4605      	mov	r5, r0
 800f082:	b911      	cbnz	r1, 800f08a <sbrk_aligned+0x12>
 800f084:	f000 fbae 	bl	800f7e4 <_sbrk_r>
 800f088:	6030      	str	r0, [r6, #0]
 800f08a:	4621      	mov	r1, r4
 800f08c:	4628      	mov	r0, r5
 800f08e:	f000 fba9 	bl	800f7e4 <_sbrk_r>
 800f092:	1c43      	adds	r3, r0, #1
 800f094:	d103      	bne.n	800f09e <sbrk_aligned+0x26>
 800f096:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800f09a:	4620      	mov	r0, r4
 800f09c:	bd70      	pop	{r4, r5, r6, pc}
 800f09e:	1cc4      	adds	r4, r0, #3
 800f0a0:	f024 0403 	bic.w	r4, r4, #3
 800f0a4:	42a0      	cmp	r0, r4
 800f0a6:	d0f8      	beq.n	800f09a <sbrk_aligned+0x22>
 800f0a8:	1a21      	subs	r1, r4, r0
 800f0aa:	4628      	mov	r0, r5
 800f0ac:	f000 fb9a 	bl	800f7e4 <_sbrk_r>
 800f0b0:	3001      	adds	r0, #1
 800f0b2:	d1f2      	bne.n	800f09a <sbrk_aligned+0x22>
 800f0b4:	e7ef      	b.n	800f096 <sbrk_aligned+0x1e>
 800f0b6:	bf00      	nop
 800f0b8:	20015f4c 	.word	0x20015f4c

0800f0bc <_malloc_r>:
 800f0bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0c0:	1ccd      	adds	r5, r1, #3
 800f0c2:	f025 0503 	bic.w	r5, r5, #3
 800f0c6:	3508      	adds	r5, #8
 800f0c8:	2d0c      	cmp	r5, #12
 800f0ca:	bf38      	it	cc
 800f0cc:	250c      	movcc	r5, #12
 800f0ce:	2d00      	cmp	r5, #0
 800f0d0:	4606      	mov	r6, r0
 800f0d2:	db01      	blt.n	800f0d8 <_malloc_r+0x1c>
 800f0d4:	42a9      	cmp	r1, r5
 800f0d6:	d904      	bls.n	800f0e2 <_malloc_r+0x26>
 800f0d8:	230c      	movs	r3, #12
 800f0da:	6033      	str	r3, [r6, #0]
 800f0dc:	2000      	movs	r0, #0
 800f0de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f0e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f1b8 <_malloc_r+0xfc>
 800f0e6:	f000 f869 	bl	800f1bc <__malloc_lock>
 800f0ea:	f8d8 3000 	ldr.w	r3, [r8]
 800f0ee:	461c      	mov	r4, r3
 800f0f0:	bb44      	cbnz	r4, 800f144 <_malloc_r+0x88>
 800f0f2:	4629      	mov	r1, r5
 800f0f4:	4630      	mov	r0, r6
 800f0f6:	f7ff ffbf 	bl	800f078 <sbrk_aligned>
 800f0fa:	1c43      	adds	r3, r0, #1
 800f0fc:	4604      	mov	r4, r0
 800f0fe:	d158      	bne.n	800f1b2 <_malloc_r+0xf6>
 800f100:	f8d8 4000 	ldr.w	r4, [r8]
 800f104:	4627      	mov	r7, r4
 800f106:	2f00      	cmp	r7, #0
 800f108:	d143      	bne.n	800f192 <_malloc_r+0xd6>
 800f10a:	2c00      	cmp	r4, #0
 800f10c:	d04b      	beq.n	800f1a6 <_malloc_r+0xea>
 800f10e:	6823      	ldr	r3, [r4, #0]
 800f110:	4639      	mov	r1, r7
 800f112:	4630      	mov	r0, r6
 800f114:	eb04 0903 	add.w	r9, r4, r3
 800f118:	f000 fb64 	bl	800f7e4 <_sbrk_r>
 800f11c:	4581      	cmp	r9, r0
 800f11e:	d142      	bne.n	800f1a6 <_malloc_r+0xea>
 800f120:	6821      	ldr	r1, [r4, #0]
 800f122:	1a6d      	subs	r5, r5, r1
 800f124:	4629      	mov	r1, r5
 800f126:	4630      	mov	r0, r6
 800f128:	f7ff ffa6 	bl	800f078 <sbrk_aligned>
 800f12c:	3001      	adds	r0, #1
 800f12e:	d03a      	beq.n	800f1a6 <_malloc_r+0xea>
 800f130:	6823      	ldr	r3, [r4, #0]
 800f132:	442b      	add	r3, r5
 800f134:	6023      	str	r3, [r4, #0]
 800f136:	f8d8 3000 	ldr.w	r3, [r8]
 800f13a:	685a      	ldr	r2, [r3, #4]
 800f13c:	bb62      	cbnz	r2, 800f198 <_malloc_r+0xdc>
 800f13e:	f8c8 7000 	str.w	r7, [r8]
 800f142:	e00f      	b.n	800f164 <_malloc_r+0xa8>
 800f144:	6822      	ldr	r2, [r4, #0]
 800f146:	1b52      	subs	r2, r2, r5
 800f148:	d420      	bmi.n	800f18c <_malloc_r+0xd0>
 800f14a:	2a0b      	cmp	r2, #11
 800f14c:	d917      	bls.n	800f17e <_malloc_r+0xc2>
 800f14e:	1961      	adds	r1, r4, r5
 800f150:	42a3      	cmp	r3, r4
 800f152:	6025      	str	r5, [r4, #0]
 800f154:	bf18      	it	ne
 800f156:	6059      	strne	r1, [r3, #4]
 800f158:	6863      	ldr	r3, [r4, #4]
 800f15a:	bf08      	it	eq
 800f15c:	f8c8 1000 	streq.w	r1, [r8]
 800f160:	5162      	str	r2, [r4, r5]
 800f162:	604b      	str	r3, [r1, #4]
 800f164:	4630      	mov	r0, r6
 800f166:	f000 f82f 	bl	800f1c8 <__malloc_unlock>
 800f16a:	f104 000b 	add.w	r0, r4, #11
 800f16e:	1d23      	adds	r3, r4, #4
 800f170:	f020 0007 	bic.w	r0, r0, #7
 800f174:	1ac2      	subs	r2, r0, r3
 800f176:	bf1c      	itt	ne
 800f178:	1a1b      	subne	r3, r3, r0
 800f17a:	50a3      	strne	r3, [r4, r2]
 800f17c:	e7af      	b.n	800f0de <_malloc_r+0x22>
 800f17e:	6862      	ldr	r2, [r4, #4]
 800f180:	42a3      	cmp	r3, r4
 800f182:	bf0c      	ite	eq
 800f184:	f8c8 2000 	streq.w	r2, [r8]
 800f188:	605a      	strne	r2, [r3, #4]
 800f18a:	e7eb      	b.n	800f164 <_malloc_r+0xa8>
 800f18c:	4623      	mov	r3, r4
 800f18e:	6864      	ldr	r4, [r4, #4]
 800f190:	e7ae      	b.n	800f0f0 <_malloc_r+0x34>
 800f192:	463c      	mov	r4, r7
 800f194:	687f      	ldr	r7, [r7, #4]
 800f196:	e7b6      	b.n	800f106 <_malloc_r+0x4a>
 800f198:	461a      	mov	r2, r3
 800f19a:	685b      	ldr	r3, [r3, #4]
 800f19c:	42a3      	cmp	r3, r4
 800f19e:	d1fb      	bne.n	800f198 <_malloc_r+0xdc>
 800f1a0:	2300      	movs	r3, #0
 800f1a2:	6053      	str	r3, [r2, #4]
 800f1a4:	e7de      	b.n	800f164 <_malloc_r+0xa8>
 800f1a6:	230c      	movs	r3, #12
 800f1a8:	6033      	str	r3, [r6, #0]
 800f1aa:	4630      	mov	r0, r6
 800f1ac:	f000 f80c 	bl	800f1c8 <__malloc_unlock>
 800f1b0:	e794      	b.n	800f0dc <_malloc_r+0x20>
 800f1b2:	6005      	str	r5, [r0, #0]
 800f1b4:	e7d6      	b.n	800f164 <_malloc_r+0xa8>
 800f1b6:	bf00      	nop
 800f1b8:	20015f50 	.word	0x20015f50

0800f1bc <__malloc_lock>:
 800f1bc:	4801      	ldr	r0, [pc, #4]	@ (800f1c4 <__malloc_lock+0x8>)
 800f1be:	f000 bb5e 	b.w	800f87e <__retarget_lock_acquire_recursive>
 800f1c2:	bf00      	nop
 800f1c4:	20016094 	.word	0x20016094

0800f1c8 <__malloc_unlock>:
 800f1c8:	4801      	ldr	r0, [pc, #4]	@ (800f1d0 <__malloc_unlock+0x8>)
 800f1ca:	f000 bb59 	b.w	800f880 <__retarget_lock_release_recursive>
 800f1ce:	bf00      	nop
 800f1d0:	20016094 	.word	0x20016094

0800f1d4 <_realloc_r>:
 800f1d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1d8:	4607      	mov	r7, r0
 800f1da:	4614      	mov	r4, r2
 800f1dc:	460d      	mov	r5, r1
 800f1de:	b921      	cbnz	r1, 800f1ea <_realloc_r+0x16>
 800f1e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f1e4:	4611      	mov	r1, r2
 800f1e6:	f7ff bf69 	b.w	800f0bc <_malloc_r>
 800f1ea:	b92a      	cbnz	r2, 800f1f8 <_realloc_r+0x24>
 800f1ec:	f000 fb58 	bl	800f8a0 <_free_r>
 800f1f0:	4625      	mov	r5, r4
 800f1f2:	4628      	mov	r0, r5
 800f1f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1f8:	f000 fb9c 	bl	800f934 <_malloc_usable_size_r>
 800f1fc:	4284      	cmp	r4, r0
 800f1fe:	4606      	mov	r6, r0
 800f200:	d802      	bhi.n	800f208 <_realloc_r+0x34>
 800f202:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f206:	d8f4      	bhi.n	800f1f2 <_realloc_r+0x1e>
 800f208:	4621      	mov	r1, r4
 800f20a:	4638      	mov	r0, r7
 800f20c:	f7ff ff56 	bl	800f0bc <_malloc_r>
 800f210:	4680      	mov	r8, r0
 800f212:	b908      	cbnz	r0, 800f218 <_realloc_r+0x44>
 800f214:	4645      	mov	r5, r8
 800f216:	e7ec      	b.n	800f1f2 <_realloc_r+0x1e>
 800f218:	42b4      	cmp	r4, r6
 800f21a:	4622      	mov	r2, r4
 800f21c:	4629      	mov	r1, r5
 800f21e:	bf28      	it	cs
 800f220:	4632      	movcs	r2, r6
 800f222:	f000 fb2e 	bl	800f882 <memcpy>
 800f226:	4629      	mov	r1, r5
 800f228:	4638      	mov	r0, r7
 800f22a:	f000 fb39 	bl	800f8a0 <_free_r>
 800f22e:	e7f1      	b.n	800f214 <_realloc_r+0x40>

0800f230 <std>:
 800f230:	2300      	movs	r3, #0
 800f232:	b510      	push	{r4, lr}
 800f234:	4604      	mov	r4, r0
 800f236:	e9c0 3300 	strd	r3, r3, [r0]
 800f23a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f23e:	6083      	str	r3, [r0, #8]
 800f240:	8181      	strh	r1, [r0, #12]
 800f242:	6643      	str	r3, [r0, #100]	@ 0x64
 800f244:	81c2      	strh	r2, [r0, #14]
 800f246:	6183      	str	r3, [r0, #24]
 800f248:	4619      	mov	r1, r3
 800f24a:	2208      	movs	r2, #8
 800f24c:	305c      	adds	r0, #92	@ 0x5c
 800f24e:	f000 fa49 	bl	800f6e4 <memset>
 800f252:	4b0d      	ldr	r3, [pc, #52]	@ (800f288 <std+0x58>)
 800f254:	6263      	str	r3, [r4, #36]	@ 0x24
 800f256:	4b0d      	ldr	r3, [pc, #52]	@ (800f28c <std+0x5c>)
 800f258:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f25a:	4b0d      	ldr	r3, [pc, #52]	@ (800f290 <std+0x60>)
 800f25c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f25e:	4b0d      	ldr	r3, [pc, #52]	@ (800f294 <std+0x64>)
 800f260:	6323      	str	r3, [r4, #48]	@ 0x30
 800f262:	4b0d      	ldr	r3, [pc, #52]	@ (800f298 <std+0x68>)
 800f264:	6224      	str	r4, [r4, #32]
 800f266:	429c      	cmp	r4, r3
 800f268:	d006      	beq.n	800f278 <std+0x48>
 800f26a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f26e:	4294      	cmp	r4, r2
 800f270:	d002      	beq.n	800f278 <std+0x48>
 800f272:	33d0      	adds	r3, #208	@ 0xd0
 800f274:	429c      	cmp	r4, r3
 800f276:	d105      	bne.n	800f284 <std+0x54>
 800f278:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f27c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f280:	f000 bafc 	b.w	800f87c <__retarget_lock_init_recursive>
 800f284:	bd10      	pop	{r4, pc}
 800f286:	bf00      	nop
 800f288:	0800f501 	.word	0x0800f501
 800f28c:	0800f523 	.word	0x0800f523
 800f290:	0800f55b 	.word	0x0800f55b
 800f294:	0800f57f 	.word	0x0800f57f
 800f298:	20015f54 	.word	0x20015f54

0800f29c <stdio_exit_handler>:
 800f29c:	4a02      	ldr	r2, [pc, #8]	@ (800f2a8 <stdio_exit_handler+0xc>)
 800f29e:	4903      	ldr	r1, [pc, #12]	@ (800f2ac <stdio_exit_handler+0x10>)
 800f2a0:	4803      	ldr	r0, [pc, #12]	@ (800f2b0 <stdio_exit_handler+0x14>)
 800f2a2:	f000 b869 	b.w	800f378 <_fwalk_sglue>
 800f2a6:	bf00      	nop
 800f2a8:	20000920 	.word	0x20000920
 800f2ac:	08010299 	.word	0x08010299
 800f2b0:	20000930 	.word	0x20000930

0800f2b4 <cleanup_stdio>:
 800f2b4:	6841      	ldr	r1, [r0, #4]
 800f2b6:	4b0c      	ldr	r3, [pc, #48]	@ (800f2e8 <cleanup_stdio+0x34>)
 800f2b8:	4299      	cmp	r1, r3
 800f2ba:	b510      	push	{r4, lr}
 800f2bc:	4604      	mov	r4, r0
 800f2be:	d001      	beq.n	800f2c4 <cleanup_stdio+0x10>
 800f2c0:	f000 ffea 	bl	8010298 <_fflush_r>
 800f2c4:	68a1      	ldr	r1, [r4, #8]
 800f2c6:	4b09      	ldr	r3, [pc, #36]	@ (800f2ec <cleanup_stdio+0x38>)
 800f2c8:	4299      	cmp	r1, r3
 800f2ca:	d002      	beq.n	800f2d2 <cleanup_stdio+0x1e>
 800f2cc:	4620      	mov	r0, r4
 800f2ce:	f000 ffe3 	bl	8010298 <_fflush_r>
 800f2d2:	68e1      	ldr	r1, [r4, #12]
 800f2d4:	4b06      	ldr	r3, [pc, #24]	@ (800f2f0 <cleanup_stdio+0x3c>)
 800f2d6:	4299      	cmp	r1, r3
 800f2d8:	d004      	beq.n	800f2e4 <cleanup_stdio+0x30>
 800f2da:	4620      	mov	r0, r4
 800f2dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f2e0:	f000 bfda 	b.w	8010298 <_fflush_r>
 800f2e4:	bd10      	pop	{r4, pc}
 800f2e6:	bf00      	nop
 800f2e8:	20015f54 	.word	0x20015f54
 800f2ec:	20015fbc 	.word	0x20015fbc
 800f2f0:	20016024 	.word	0x20016024

0800f2f4 <global_stdio_init.part.0>:
 800f2f4:	b510      	push	{r4, lr}
 800f2f6:	4b0b      	ldr	r3, [pc, #44]	@ (800f324 <global_stdio_init.part.0+0x30>)
 800f2f8:	4c0b      	ldr	r4, [pc, #44]	@ (800f328 <global_stdio_init.part.0+0x34>)
 800f2fa:	4a0c      	ldr	r2, [pc, #48]	@ (800f32c <global_stdio_init.part.0+0x38>)
 800f2fc:	601a      	str	r2, [r3, #0]
 800f2fe:	4620      	mov	r0, r4
 800f300:	2200      	movs	r2, #0
 800f302:	2104      	movs	r1, #4
 800f304:	f7ff ff94 	bl	800f230 <std>
 800f308:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f30c:	2201      	movs	r2, #1
 800f30e:	2109      	movs	r1, #9
 800f310:	f7ff ff8e 	bl	800f230 <std>
 800f314:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f318:	2202      	movs	r2, #2
 800f31a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f31e:	2112      	movs	r1, #18
 800f320:	f7ff bf86 	b.w	800f230 <std>
 800f324:	2001608c 	.word	0x2001608c
 800f328:	20015f54 	.word	0x20015f54
 800f32c:	0800f29d 	.word	0x0800f29d

0800f330 <__sfp_lock_acquire>:
 800f330:	4801      	ldr	r0, [pc, #4]	@ (800f338 <__sfp_lock_acquire+0x8>)
 800f332:	f000 baa4 	b.w	800f87e <__retarget_lock_acquire_recursive>
 800f336:	bf00      	nop
 800f338:	20016095 	.word	0x20016095

0800f33c <__sfp_lock_release>:
 800f33c:	4801      	ldr	r0, [pc, #4]	@ (800f344 <__sfp_lock_release+0x8>)
 800f33e:	f000 ba9f 	b.w	800f880 <__retarget_lock_release_recursive>
 800f342:	bf00      	nop
 800f344:	20016095 	.word	0x20016095

0800f348 <__sinit>:
 800f348:	b510      	push	{r4, lr}
 800f34a:	4604      	mov	r4, r0
 800f34c:	f7ff fff0 	bl	800f330 <__sfp_lock_acquire>
 800f350:	6a23      	ldr	r3, [r4, #32]
 800f352:	b11b      	cbz	r3, 800f35c <__sinit+0x14>
 800f354:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f358:	f7ff bff0 	b.w	800f33c <__sfp_lock_release>
 800f35c:	4b04      	ldr	r3, [pc, #16]	@ (800f370 <__sinit+0x28>)
 800f35e:	6223      	str	r3, [r4, #32]
 800f360:	4b04      	ldr	r3, [pc, #16]	@ (800f374 <__sinit+0x2c>)
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	2b00      	cmp	r3, #0
 800f366:	d1f5      	bne.n	800f354 <__sinit+0xc>
 800f368:	f7ff ffc4 	bl	800f2f4 <global_stdio_init.part.0>
 800f36c:	e7f2      	b.n	800f354 <__sinit+0xc>
 800f36e:	bf00      	nop
 800f370:	0800f2b5 	.word	0x0800f2b5
 800f374:	2001608c 	.word	0x2001608c

0800f378 <_fwalk_sglue>:
 800f378:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f37c:	4607      	mov	r7, r0
 800f37e:	4688      	mov	r8, r1
 800f380:	4614      	mov	r4, r2
 800f382:	2600      	movs	r6, #0
 800f384:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f388:	f1b9 0901 	subs.w	r9, r9, #1
 800f38c:	d505      	bpl.n	800f39a <_fwalk_sglue+0x22>
 800f38e:	6824      	ldr	r4, [r4, #0]
 800f390:	2c00      	cmp	r4, #0
 800f392:	d1f7      	bne.n	800f384 <_fwalk_sglue+0xc>
 800f394:	4630      	mov	r0, r6
 800f396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f39a:	89ab      	ldrh	r3, [r5, #12]
 800f39c:	2b01      	cmp	r3, #1
 800f39e:	d907      	bls.n	800f3b0 <_fwalk_sglue+0x38>
 800f3a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f3a4:	3301      	adds	r3, #1
 800f3a6:	d003      	beq.n	800f3b0 <_fwalk_sglue+0x38>
 800f3a8:	4629      	mov	r1, r5
 800f3aa:	4638      	mov	r0, r7
 800f3ac:	47c0      	blx	r8
 800f3ae:	4306      	orrs	r6, r0
 800f3b0:	3568      	adds	r5, #104	@ 0x68
 800f3b2:	e7e9      	b.n	800f388 <_fwalk_sglue+0x10>

0800f3b4 <iprintf>:
 800f3b4:	b40f      	push	{r0, r1, r2, r3}
 800f3b6:	b507      	push	{r0, r1, r2, lr}
 800f3b8:	4906      	ldr	r1, [pc, #24]	@ (800f3d4 <iprintf+0x20>)
 800f3ba:	ab04      	add	r3, sp, #16
 800f3bc:	6808      	ldr	r0, [r1, #0]
 800f3be:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3c2:	6881      	ldr	r1, [r0, #8]
 800f3c4:	9301      	str	r3, [sp, #4]
 800f3c6:	f000 fc3f 	bl	800fc48 <_vfiprintf_r>
 800f3ca:	b003      	add	sp, #12
 800f3cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800f3d0:	b004      	add	sp, #16
 800f3d2:	4770      	bx	lr
 800f3d4:	2000092c 	.word	0x2000092c

0800f3d8 <_puts_r>:
 800f3d8:	6a03      	ldr	r3, [r0, #32]
 800f3da:	b570      	push	{r4, r5, r6, lr}
 800f3dc:	6884      	ldr	r4, [r0, #8]
 800f3de:	4605      	mov	r5, r0
 800f3e0:	460e      	mov	r6, r1
 800f3e2:	b90b      	cbnz	r3, 800f3e8 <_puts_r+0x10>
 800f3e4:	f7ff ffb0 	bl	800f348 <__sinit>
 800f3e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f3ea:	07db      	lsls	r3, r3, #31
 800f3ec:	d405      	bmi.n	800f3fa <_puts_r+0x22>
 800f3ee:	89a3      	ldrh	r3, [r4, #12]
 800f3f0:	0598      	lsls	r0, r3, #22
 800f3f2:	d402      	bmi.n	800f3fa <_puts_r+0x22>
 800f3f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f3f6:	f000 fa42 	bl	800f87e <__retarget_lock_acquire_recursive>
 800f3fa:	89a3      	ldrh	r3, [r4, #12]
 800f3fc:	0719      	lsls	r1, r3, #28
 800f3fe:	d502      	bpl.n	800f406 <_puts_r+0x2e>
 800f400:	6923      	ldr	r3, [r4, #16]
 800f402:	2b00      	cmp	r3, #0
 800f404:	d135      	bne.n	800f472 <_puts_r+0x9a>
 800f406:	4621      	mov	r1, r4
 800f408:	4628      	mov	r0, r5
 800f40a:	f000 f8fb 	bl	800f604 <__swsetup_r>
 800f40e:	b380      	cbz	r0, 800f472 <_puts_r+0x9a>
 800f410:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800f414:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f416:	07da      	lsls	r2, r3, #31
 800f418:	d405      	bmi.n	800f426 <_puts_r+0x4e>
 800f41a:	89a3      	ldrh	r3, [r4, #12]
 800f41c:	059b      	lsls	r3, r3, #22
 800f41e:	d402      	bmi.n	800f426 <_puts_r+0x4e>
 800f420:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f422:	f000 fa2d 	bl	800f880 <__retarget_lock_release_recursive>
 800f426:	4628      	mov	r0, r5
 800f428:	bd70      	pop	{r4, r5, r6, pc}
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	da04      	bge.n	800f438 <_puts_r+0x60>
 800f42e:	69a2      	ldr	r2, [r4, #24]
 800f430:	429a      	cmp	r2, r3
 800f432:	dc17      	bgt.n	800f464 <_puts_r+0x8c>
 800f434:	290a      	cmp	r1, #10
 800f436:	d015      	beq.n	800f464 <_puts_r+0x8c>
 800f438:	6823      	ldr	r3, [r4, #0]
 800f43a:	1c5a      	adds	r2, r3, #1
 800f43c:	6022      	str	r2, [r4, #0]
 800f43e:	7019      	strb	r1, [r3, #0]
 800f440:	68a3      	ldr	r3, [r4, #8]
 800f442:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f446:	3b01      	subs	r3, #1
 800f448:	60a3      	str	r3, [r4, #8]
 800f44a:	2900      	cmp	r1, #0
 800f44c:	d1ed      	bne.n	800f42a <_puts_r+0x52>
 800f44e:	2b00      	cmp	r3, #0
 800f450:	da11      	bge.n	800f476 <_puts_r+0x9e>
 800f452:	4622      	mov	r2, r4
 800f454:	210a      	movs	r1, #10
 800f456:	4628      	mov	r0, r5
 800f458:	f000 f895 	bl	800f586 <__swbuf_r>
 800f45c:	3001      	adds	r0, #1
 800f45e:	d0d7      	beq.n	800f410 <_puts_r+0x38>
 800f460:	250a      	movs	r5, #10
 800f462:	e7d7      	b.n	800f414 <_puts_r+0x3c>
 800f464:	4622      	mov	r2, r4
 800f466:	4628      	mov	r0, r5
 800f468:	f000 f88d 	bl	800f586 <__swbuf_r>
 800f46c:	3001      	adds	r0, #1
 800f46e:	d1e7      	bne.n	800f440 <_puts_r+0x68>
 800f470:	e7ce      	b.n	800f410 <_puts_r+0x38>
 800f472:	3e01      	subs	r6, #1
 800f474:	e7e4      	b.n	800f440 <_puts_r+0x68>
 800f476:	6823      	ldr	r3, [r4, #0]
 800f478:	1c5a      	adds	r2, r3, #1
 800f47a:	6022      	str	r2, [r4, #0]
 800f47c:	220a      	movs	r2, #10
 800f47e:	701a      	strb	r2, [r3, #0]
 800f480:	e7ee      	b.n	800f460 <_puts_r+0x88>
	...

0800f484 <puts>:
 800f484:	4b02      	ldr	r3, [pc, #8]	@ (800f490 <puts+0xc>)
 800f486:	4601      	mov	r1, r0
 800f488:	6818      	ldr	r0, [r3, #0]
 800f48a:	f7ff bfa5 	b.w	800f3d8 <_puts_r>
 800f48e:	bf00      	nop
 800f490:	2000092c 	.word	0x2000092c

0800f494 <sniprintf>:
 800f494:	b40c      	push	{r2, r3}
 800f496:	b530      	push	{r4, r5, lr}
 800f498:	4b18      	ldr	r3, [pc, #96]	@ (800f4fc <sniprintf+0x68>)
 800f49a:	1e0c      	subs	r4, r1, #0
 800f49c:	681d      	ldr	r5, [r3, #0]
 800f49e:	b09d      	sub	sp, #116	@ 0x74
 800f4a0:	da08      	bge.n	800f4b4 <sniprintf+0x20>
 800f4a2:	238b      	movs	r3, #139	@ 0x8b
 800f4a4:	602b      	str	r3, [r5, #0]
 800f4a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f4aa:	b01d      	add	sp, #116	@ 0x74
 800f4ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f4b0:	b002      	add	sp, #8
 800f4b2:	4770      	bx	lr
 800f4b4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f4b8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f4bc:	f04f 0300 	mov.w	r3, #0
 800f4c0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800f4c2:	bf14      	ite	ne
 800f4c4:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800f4c8:	4623      	moveq	r3, r4
 800f4ca:	9304      	str	r3, [sp, #16]
 800f4cc:	9307      	str	r3, [sp, #28]
 800f4ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f4d2:	9002      	str	r0, [sp, #8]
 800f4d4:	9006      	str	r0, [sp, #24]
 800f4d6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f4da:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f4dc:	ab21      	add	r3, sp, #132	@ 0x84
 800f4de:	a902      	add	r1, sp, #8
 800f4e0:	4628      	mov	r0, r5
 800f4e2:	9301      	str	r3, [sp, #4]
 800f4e4:	f000 fa8a 	bl	800f9fc <_svfiprintf_r>
 800f4e8:	1c43      	adds	r3, r0, #1
 800f4ea:	bfbc      	itt	lt
 800f4ec:	238b      	movlt	r3, #139	@ 0x8b
 800f4ee:	602b      	strlt	r3, [r5, #0]
 800f4f0:	2c00      	cmp	r4, #0
 800f4f2:	d0da      	beq.n	800f4aa <sniprintf+0x16>
 800f4f4:	9b02      	ldr	r3, [sp, #8]
 800f4f6:	2200      	movs	r2, #0
 800f4f8:	701a      	strb	r2, [r3, #0]
 800f4fa:	e7d6      	b.n	800f4aa <sniprintf+0x16>
 800f4fc:	2000092c 	.word	0x2000092c

0800f500 <__sread>:
 800f500:	b510      	push	{r4, lr}
 800f502:	460c      	mov	r4, r1
 800f504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f508:	f000 f946 	bl	800f798 <_read_r>
 800f50c:	2800      	cmp	r0, #0
 800f50e:	bfab      	itete	ge
 800f510:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f512:	89a3      	ldrhlt	r3, [r4, #12]
 800f514:	181b      	addge	r3, r3, r0
 800f516:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f51a:	bfac      	ite	ge
 800f51c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f51e:	81a3      	strhlt	r3, [r4, #12]
 800f520:	bd10      	pop	{r4, pc}

0800f522 <__swrite>:
 800f522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f526:	461f      	mov	r7, r3
 800f528:	898b      	ldrh	r3, [r1, #12]
 800f52a:	05db      	lsls	r3, r3, #23
 800f52c:	4605      	mov	r5, r0
 800f52e:	460c      	mov	r4, r1
 800f530:	4616      	mov	r6, r2
 800f532:	d505      	bpl.n	800f540 <__swrite+0x1e>
 800f534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f538:	2302      	movs	r3, #2
 800f53a:	2200      	movs	r2, #0
 800f53c:	f000 f91a 	bl	800f774 <_lseek_r>
 800f540:	89a3      	ldrh	r3, [r4, #12]
 800f542:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f546:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f54a:	81a3      	strh	r3, [r4, #12]
 800f54c:	4632      	mov	r2, r6
 800f54e:	463b      	mov	r3, r7
 800f550:	4628      	mov	r0, r5
 800f552:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f556:	f000 b955 	b.w	800f804 <_write_r>

0800f55a <__sseek>:
 800f55a:	b510      	push	{r4, lr}
 800f55c:	460c      	mov	r4, r1
 800f55e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f562:	f000 f907 	bl	800f774 <_lseek_r>
 800f566:	1c43      	adds	r3, r0, #1
 800f568:	89a3      	ldrh	r3, [r4, #12]
 800f56a:	bf15      	itete	ne
 800f56c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f56e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f572:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f576:	81a3      	strheq	r3, [r4, #12]
 800f578:	bf18      	it	ne
 800f57a:	81a3      	strhne	r3, [r4, #12]
 800f57c:	bd10      	pop	{r4, pc}

0800f57e <__sclose>:
 800f57e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f582:	f000 b8e7 	b.w	800f754 <_close_r>

0800f586 <__swbuf_r>:
 800f586:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f588:	460e      	mov	r6, r1
 800f58a:	4614      	mov	r4, r2
 800f58c:	4605      	mov	r5, r0
 800f58e:	b118      	cbz	r0, 800f598 <__swbuf_r+0x12>
 800f590:	6a03      	ldr	r3, [r0, #32]
 800f592:	b90b      	cbnz	r3, 800f598 <__swbuf_r+0x12>
 800f594:	f7ff fed8 	bl	800f348 <__sinit>
 800f598:	69a3      	ldr	r3, [r4, #24]
 800f59a:	60a3      	str	r3, [r4, #8]
 800f59c:	89a3      	ldrh	r3, [r4, #12]
 800f59e:	071a      	lsls	r2, r3, #28
 800f5a0:	d501      	bpl.n	800f5a6 <__swbuf_r+0x20>
 800f5a2:	6923      	ldr	r3, [r4, #16]
 800f5a4:	b943      	cbnz	r3, 800f5b8 <__swbuf_r+0x32>
 800f5a6:	4621      	mov	r1, r4
 800f5a8:	4628      	mov	r0, r5
 800f5aa:	f000 f82b 	bl	800f604 <__swsetup_r>
 800f5ae:	b118      	cbz	r0, 800f5b8 <__swbuf_r+0x32>
 800f5b0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800f5b4:	4638      	mov	r0, r7
 800f5b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5b8:	6823      	ldr	r3, [r4, #0]
 800f5ba:	6922      	ldr	r2, [r4, #16]
 800f5bc:	1a98      	subs	r0, r3, r2
 800f5be:	6963      	ldr	r3, [r4, #20]
 800f5c0:	b2f6      	uxtb	r6, r6
 800f5c2:	4283      	cmp	r3, r0
 800f5c4:	4637      	mov	r7, r6
 800f5c6:	dc05      	bgt.n	800f5d4 <__swbuf_r+0x4e>
 800f5c8:	4621      	mov	r1, r4
 800f5ca:	4628      	mov	r0, r5
 800f5cc:	f000 fe64 	bl	8010298 <_fflush_r>
 800f5d0:	2800      	cmp	r0, #0
 800f5d2:	d1ed      	bne.n	800f5b0 <__swbuf_r+0x2a>
 800f5d4:	68a3      	ldr	r3, [r4, #8]
 800f5d6:	3b01      	subs	r3, #1
 800f5d8:	60a3      	str	r3, [r4, #8]
 800f5da:	6823      	ldr	r3, [r4, #0]
 800f5dc:	1c5a      	adds	r2, r3, #1
 800f5de:	6022      	str	r2, [r4, #0]
 800f5e0:	701e      	strb	r6, [r3, #0]
 800f5e2:	6962      	ldr	r2, [r4, #20]
 800f5e4:	1c43      	adds	r3, r0, #1
 800f5e6:	429a      	cmp	r2, r3
 800f5e8:	d004      	beq.n	800f5f4 <__swbuf_r+0x6e>
 800f5ea:	89a3      	ldrh	r3, [r4, #12]
 800f5ec:	07db      	lsls	r3, r3, #31
 800f5ee:	d5e1      	bpl.n	800f5b4 <__swbuf_r+0x2e>
 800f5f0:	2e0a      	cmp	r6, #10
 800f5f2:	d1df      	bne.n	800f5b4 <__swbuf_r+0x2e>
 800f5f4:	4621      	mov	r1, r4
 800f5f6:	4628      	mov	r0, r5
 800f5f8:	f000 fe4e 	bl	8010298 <_fflush_r>
 800f5fc:	2800      	cmp	r0, #0
 800f5fe:	d0d9      	beq.n	800f5b4 <__swbuf_r+0x2e>
 800f600:	e7d6      	b.n	800f5b0 <__swbuf_r+0x2a>
	...

0800f604 <__swsetup_r>:
 800f604:	b538      	push	{r3, r4, r5, lr}
 800f606:	4b29      	ldr	r3, [pc, #164]	@ (800f6ac <__swsetup_r+0xa8>)
 800f608:	4605      	mov	r5, r0
 800f60a:	6818      	ldr	r0, [r3, #0]
 800f60c:	460c      	mov	r4, r1
 800f60e:	b118      	cbz	r0, 800f618 <__swsetup_r+0x14>
 800f610:	6a03      	ldr	r3, [r0, #32]
 800f612:	b90b      	cbnz	r3, 800f618 <__swsetup_r+0x14>
 800f614:	f7ff fe98 	bl	800f348 <__sinit>
 800f618:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f61c:	0719      	lsls	r1, r3, #28
 800f61e:	d422      	bmi.n	800f666 <__swsetup_r+0x62>
 800f620:	06da      	lsls	r2, r3, #27
 800f622:	d407      	bmi.n	800f634 <__swsetup_r+0x30>
 800f624:	2209      	movs	r2, #9
 800f626:	602a      	str	r2, [r5, #0]
 800f628:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f62c:	81a3      	strh	r3, [r4, #12]
 800f62e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f632:	e033      	b.n	800f69c <__swsetup_r+0x98>
 800f634:	0758      	lsls	r0, r3, #29
 800f636:	d512      	bpl.n	800f65e <__swsetup_r+0x5a>
 800f638:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f63a:	b141      	cbz	r1, 800f64e <__swsetup_r+0x4a>
 800f63c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f640:	4299      	cmp	r1, r3
 800f642:	d002      	beq.n	800f64a <__swsetup_r+0x46>
 800f644:	4628      	mov	r0, r5
 800f646:	f000 f92b 	bl	800f8a0 <_free_r>
 800f64a:	2300      	movs	r3, #0
 800f64c:	6363      	str	r3, [r4, #52]	@ 0x34
 800f64e:	89a3      	ldrh	r3, [r4, #12]
 800f650:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f654:	81a3      	strh	r3, [r4, #12]
 800f656:	2300      	movs	r3, #0
 800f658:	6063      	str	r3, [r4, #4]
 800f65a:	6923      	ldr	r3, [r4, #16]
 800f65c:	6023      	str	r3, [r4, #0]
 800f65e:	89a3      	ldrh	r3, [r4, #12]
 800f660:	f043 0308 	orr.w	r3, r3, #8
 800f664:	81a3      	strh	r3, [r4, #12]
 800f666:	6923      	ldr	r3, [r4, #16]
 800f668:	b94b      	cbnz	r3, 800f67e <__swsetup_r+0x7a>
 800f66a:	89a3      	ldrh	r3, [r4, #12]
 800f66c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f670:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f674:	d003      	beq.n	800f67e <__swsetup_r+0x7a>
 800f676:	4621      	mov	r1, r4
 800f678:	4628      	mov	r0, r5
 800f67a:	f000 fe5b 	bl	8010334 <__smakebuf_r>
 800f67e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f682:	f013 0201 	ands.w	r2, r3, #1
 800f686:	d00a      	beq.n	800f69e <__swsetup_r+0x9a>
 800f688:	2200      	movs	r2, #0
 800f68a:	60a2      	str	r2, [r4, #8]
 800f68c:	6962      	ldr	r2, [r4, #20]
 800f68e:	4252      	negs	r2, r2
 800f690:	61a2      	str	r2, [r4, #24]
 800f692:	6922      	ldr	r2, [r4, #16]
 800f694:	b942      	cbnz	r2, 800f6a8 <__swsetup_r+0xa4>
 800f696:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f69a:	d1c5      	bne.n	800f628 <__swsetup_r+0x24>
 800f69c:	bd38      	pop	{r3, r4, r5, pc}
 800f69e:	0799      	lsls	r1, r3, #30
 800f6a0:	bf58      	it	pl
 800f6a2:	6962      	ldrpl	r2, [r4, #20]
 800f6a4:	60a2      	str	r2, [r4, #8]
 800f6a6:	e7f4      	b.n	800f692 <__swsetup_r+0x8e>
 800f6a8:	2000      	movs	r0, #0
 800f6aa:	e7f7      	b.n	800f69c <__swsetup_r+0x98>
 800f6ac:	2000092c 	.word	0x2000092c

0800f6b0 <memmove>:
 800f6b0:	4288      	cmp	r0, r1
 800f6b2:	b510      	push	{r4, lr}
 800f6b4:	eb01 0402 	add.w	r4, r1, r2
 800f6b8:	d902      	bls.n	800f6c0 <memmove+0x10>
 800f6ba:	4284      	cmp	r4, r0
 800f6bc:	4623      	mov	r3, r4
 800f6be:	d807      	bhi.n	800f6d0 <memmove+0x20>
 800f6c0:	1e43      	subs	r3, r0, #1
 800f6c2:	42a1      	cmp	r1, r4
 800f6c4:	d008      	beq.n	800f6d8 <memmove+0x28>
 800f6c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f6ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f6ce:	e7f8      	b.n	800f6c2 <memmove+0x12>
 800f6d0:	4402      	add	r2, r0
 800f6d2:	4601      	mov	r1, r0
 800f6d4:	428a      	cmp	r2, r1
 800f6d6:	d100      	bne.n	800f6da <memmove+0x2a>
 800f6d8:	bd10      	pop	{r4, pc}
 800f6da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f6de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f6e2:	e7f7      	b.n	800f6d4 <memmove+0x24>

0800f6e4 <memset>:
 800f6e4:	4402      	add	r2, r0
 800f6e6:	4603      	mov	r3, r0
 800f6e8:	4293      	cmp	r3, r2
 800f6ea:	d100      	bne.n	800f6ee <memset+0xa>
 800f6ec:	4770      	bx	lr
 800f6ee:	f803 1b01 	strb.w	r1, [r3], #1
 800f6f2:	e7f9      	b.n	800f6e8 <memset+0x4>

0800f6f4 <_raise_r>:
 800f6f4:	291f      	cmp	r1, #31
 800f6f6:	b538      	push	{r3, r4, r5, lr}
 800f6f8:	4605      	mov	r5, r0
 800f6fa:	460c      	mov	r4, r1
 800f6fc:	d904      	bls.n	800f708 <_raise_r+0x14>
 800f6fe:	2316      	movs	r3, #22
 800f700:	6003      	str	r3, [r0, #0]
 800f702:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f706:	bd38      	pop	{r3, r4, r5, pc}
 800f708:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f70a:	b112      	cbz	r2, 800f712 <_raise_r+0x1e>
 800f70c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f710:	b94b      	cbnz	r3, 800f726 <_raise_r+0x32>
 800f712:	4628      	mov	r0, r5
 800f714:	f000 f864 	bl	800f7e0 <_getpid_r>
 800f718:	4622      	mov	r2, r4
 800f71a:	4601      	mov	r1, r0
 800f71c:	4628      	mov	r0, r5
 800f71e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f722:	f000 b84b 	b.w	800f7bc <_kill_r>
 800f726:	2b01      	cmp	r3, #1
 800f728:	d00a      	beq.n	800f740 <_raise_r+0x4c>
 800f72a:	1c59      	adds	r1, r3, #1
 800f72c:	d103      	bne.n	800f736 <_raise_r+0x42>
 800f72e:	2316      	movs	r3, #22
 800f730:	6003      	str	r3, [r0, #0]
 800f732:	2001      	movs	r0, #1
 800f734:	e7e7      	b.n	800f706 <_raise_r+0x12>
 800f736:	2100      	movs	r1, #0
 800f738:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f73c:	4620      	mov	r0, r4
 800f73e:	4798      	blx	r3
 800f740:	2000      	movs	r0, #0
 800f742:	e7e0      	b.n	800f706 <_raise_r+0x12>

0800f744 <raise>:
 800f744:	4b02      	ldr	r3, [pc, #8]	@ (800f750 <raise+0xc>)
 800f746:	4601      	mov	r1, r0
 800f748:	6818      	ldr	r0, [r3, #0]
 800f74a:	f7ff bfd3 	b.w	800f6f4 <_raise_r>
 800f74e:	bf00      	nop
 800f750:	2000092c 	.word	0x2000092c

0800f754 <_close_r>:
 800f754:	b538      	push	{r3, r4, r5, lr}
 800f756:	4d06      	ldr	r5, [pc, #24]	@ (800f770 <_close_r+0x1c>)
 800f758:	2300      	movs	r3, #0
 800f75a:	4604      	mov	r4, r0
 800f75c:	4608      	mov	r0, r1
 800f75e:	602b      	str	r3, [r5, #0]
 800f760:	f000 fe46 	bl	80103f0 <_close>
 800f764:	1c43      	adds	r3, r0, #1
 800f766:	d102      	bne.n	800f76e <_close_r+0x1a>
 800f768:	682b      	ldr	r3, [r5, #0]
 800f76a:	b103      	cbz	r3, 800f76e <_close_r+0x1a>
 800f76c:	6023      	str	r3, [r4, #0]
 800f76e:	bd38      	pop	{r3, r4, r5, pc}
 800f770:	20016090 	.word	0x20016090

0800f774 <_lseek_r>:
 800f774:	b538      	push	{r3, r4, r5, lr}
 800f776:	4d07      	ldr	r5, [pc, #28]	@ (800f794 <_lseek_r+0x20>)
 800f778:	4604      	mov	r4, r0
 800f77a:	4608      	mov	r0, r1
 800f77c:	4611      	mov	r1, r2
 800f77e:	2200      	movs	r2, #0
 800f780:	602a      	str	r2, [r5, #0]
 800f782:	461a      	mov	r2, r3
 800f784:	f000 fe5c 	bl	8010440 <_lseek>
 800f788:	1c43      	adds	r3, r0, #1
 800f78a:	d102      	bne.n	800f792 <_lseek_r+0x1e>
 800f78c:	682b      	ldr	r3, [r5, #0]
 800f78e:	b103      	cbz	r3, 800f792 <_lseek_r+0x1e>
 800f790:	6023      	str	r3, [r4, #0]
 800f792:	bd38      	pop	{r3, r4, r5, pc}
 800f794:	20016090 	.word	0x20016090

0800f798 <_read_r>:
 800f798:	b538      	push	{r3, r4, r5, lr}
 800f79a:	4d07      	ldr	r5, [pc, #28]	@ (800f7b8 <_read_r+0x20>)
 800f79c:	4604      	mov	r4, r0
 800f79e:	4608      	mov	r0, r1
 800f7a0:	4611      	mov	r1, r2
 800f7a2:	2200      	movs	r2, #0
 800f7a4:	602a      	str	r2, [r5, #0]
 800f7a6:	461a      	mov	r2, r3
 800f7a8:	f000 fe52 	bl	8010450 <_read>
 800f7ac:	1c43      	adds	r3, r0, #1
 800f7ae:	d102      	bne.n	800f7b6 <_read_r+0x1e>
 800f7b0:	682b      	ldr	r3, [r5, #0]
 800f7b2:	b103      	cbz	r3, 800f7b6 <_read_r+0x1e>
 800f7b4:	6023      	str	r3, [r4, #0]
 800f7b6:	bd38      	pop	{r3, r4, r5, pc}
 800f7b8:	20016090 	.word	0x20016090

0800f7bc <_kill_r>:
 800f7bc:	b538      	push	{r3, r4, r5, lr}
 800f7be:	4d07      	ldr	r5, [pc, #28]	@ (800f7dc <_kill_r+0x20>)
 800f7c0:	2300      	movs	r3, #0
 800f7c2:	4604      	mov	r4, r0
 800f7c4:	4608      	mov	r0, r1
 800f7c6:	4611      	mov	r1, r2
 800f7c8:	602b      	str	r3, [r5, #0]
 800f7ca:	f000 fe31 	bl	8010430 <_kill>
 800f7ce:	1c43      	adds	r3, r0, #1
 800f7d0:	d102      	bne.n	800f7d8 <_kill_r+0x1c>
 800f7d2:	682b      	ldr	r3, [r5, #0]
 800f7d4:	b103      	cbz	r3, 800f7d8 <_kill_r+0x1c>
 800f7d6:	6023      	str	r3, [r4, #0]
 800f7d8:	bd38      	pop	{r3, r4, r5, pc}
 800f7da:	bf00      	nop
 800f7dc:	20016090 	.word	0x20016090

0800f7e0 <_getpid_r>:
 800f7e0:	f000 be16 	b.w	8010410 <_getpid>

0800f7e4 <_sbrk_r>:
 800f7e4:	b538      	push	{r3, r4, r5, lr}
 800f7e6:	4d06      	ldr	r5, [pc, #24]	@ (800f800 <_sbrk_r+0x1c>)
 800f7e8:	2300      	movs	r3, #0
 800f7ea:	4604      	mov	r4, r0
 800f7ec:	4608      	mov	r0, r1
 800f7ee:	602b      	str	r3, [r5, #0]
 800f7f0:	f7f3 fe0e 	bl	8003410 <_sbrk>
 800f7f4:	1c43      	adds	r3, r0, #1
 800f7f6:	d102      	bne.n	800f7fe <_sbrk_r+0x1a>
 800f7f8:	682b      	ldr	r3, [r5, #0]
 800f7fa:	b103      	cbz	r3, 800f7fe <_sbrk_r+0x1a>
 800f7fc:	6023      	str	r3, [r4, #0]
 800f7fe:	bd38      	pop	{r3, r4, r5, pc}
 800f800:	20016090 	.word	0x20016090

0800f804 <_write_r>:
 800f804:	b538      	push	{r3, r4, r5, lr}
 800f806:	4d07      	ldr	r5, [pc, #28]	@ (800f824 <_write_r+0x20>)
 800f808:	4604      	mov	r4, r0
 800f80a:	4608      	mov	r0, r1
 800f80c:	4611      	mov	r1, r2
 800f80e:	2200      	movs	r2, #0
 800f810:	602a      	str	r2, [r5, #0]
 800f812:	461a      	mov	r2, r3
 800f814:	f000 fe24 	bl	8010460 <_write>
 800f818:	1c43      	adds	r3, r0, #1
 800f81a:	d102      	bne.n	800f822 <_write_r+0x1e>
 800f81c:	682b      	ldr	r3, [r5, #0]
 800f81e:	b103      	cbz	r3, 800f822 <_write_r+0x1e>
 800f820:	6023      	str	r3, [r4, #0]
 800f822:	bd38      	pop	{r3, r4, r5, pc}
 800f824:	20016090 	.word	0x20016090

0800f828 <__errno>:
 800f828:	4b01      	ldr	r3, [pc, #4]	@ (800f830 <__errno+0x8>)
 800f82a:	6818      	ldr	r0, [r3, #0]
 800f82c:	4770      	bx	lr
 800f82e:	bf00      	nop
 800f830:	2000092c 	.word	0x2000092c

0800f834 <__libc_init_array>:
 800f834:	b570      	push	{r4, r5, r6, lr}
 800f836:	4d0d      	ldr	r5, [pc, #52]	@ (800f86c <__libc_init_array+0x38>)
 800f838:	4c0d      	ldr	r4, [pc, #52]	@ (800f870 <__libc_init_array+0x3c>)
 800f83a:	1b64      	subs	r4, r4, r5
 800f83c:	10a4      	asrs	r4, r4, #2
 800f83e:	2600      	movs	r6, #0
 800f840:	42a6      	cmp	r6, r4
 800f842:	d109      	bne.n	800f858 <__libc_init_array+0x24>
 800f844:	4d0b      	ldr	r5, [pc, #44]	@ (800f874 <__libc_init_array+0x40>)
 800f846:	4c0c      	ldr	r4, [pc, #48]	@ (800f878 <__libc_init_array+0x44>)
 800f848:	f000 fe14 	bl	8010474 <_init>
 800f84c:	1b64      	subs	r4, r4, r5
 800f84e:	10a4      	asrs	r4, r4, #2
 800f850:	2600      	movs	r6, #0
 800f852:	42a6      	cmp	r6, r4
 800f854:	d105      	bne.n	800f862 <__libc_init_array+0x2e>
 800f856:	bd70      	pop	{r4, r5, r6, pc}
 800f858:	f855 3b04 	ldr.w	r3, [r5], #4
 800f85c:	4798      	blx	r3
 800f85e:	3601      	adds	r6, #1
 800f860:	e7ee      	b.n	800f840 <__libc_init_array+0xc>
 800f862:	f855 3b04 	ldr.w	r3, [r5], #4
 800f866:	4798      	blx	r3
 800f868:	3601      	adds	r6, #1
 800f86a:	e7f2      	b.n	800f852 <__libc_init_array+0x1e>
 800f86c:	08029cf0 	.word	0x08029cf0
 800f870:	08029cf0 	.word	0x08029cf0
 800f874:	08029cf0 	.word	0x08029cf0
 800f878:	08029cf8 	.word	0x08029cf8

0800f87c <__retarget_lock_init_recursive>:
 800f87c:	4770      	bx	lr

0800f87e <__retarget_lock_acquire_recursive>:
 800f87e:	4770      	bx	lr

0800f880 <__retarget_lock_release_recursive>:
 800f880:	4770      	bx	lr

0800f882 <memcpy>:
 800f882:	440a      	add	r2, r1
 800f884:	4291      	cmp	r1, r2
 800f886:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800f88a:	d100      	bne.n	800f88e <memcpy+0xc>
 800f88c:	4770      	bx	lr
 800f88e:	b510      	push	{r4, lr}
 800f890:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f894:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f898:	4291      	cmp	r1, r2
 800f89a:	d1f9      	bne.n	800f890 <memcpy+0xe>
 800f89c:	bd10      	pop	{r4, pc}
	...

0800f8a0 <_free_r>:
 800f8a0:	b538      	push	{r3, r4, r5, lr}
 800f8a2:	4605      	mov	r5, r0
 800f8a4:	2900      	cmp	r1, #0
 800f8a6:	d041      	beq.n	800f92c <_free_r+0x8c>
 800f8a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f8ac:	1f0c      	subs	r4, r1, #4
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	bfb8      	it	lt
 800f8b2:	18e4      	addlt	r4, r4, r3
 800f8b4:	f7ff fc82 	bl	800f1bc <__malloc_lock>
 800f8b8:	4a1d      	ldr	r2, [pc, #116]	@ (800f930 <_free_r+0x90>)
 800f8ba:	6813      	ldr	r3, [r2, #0]
 800f8bc:	b933      	cbnz	r3, 800f8cc <_free_r+0x2c>
 800f8be:	6063      	str	r3, [r4, #4]
 800f8c0:	6014      	str	r4, [r2, #0]
 800f8c2:	4628      	mov	r0, r5
 800f8c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f8c8:	f7ff bc7e 	b.w	800f1c8 <__malloc_unlock>
 800f8cc:	42a3      	cmp	r3, r4
 800f8ce:	d908      	bls.n	800f8e2 <_free_r+0x42>
 800f8d0:	6820      	ldr	r0, [r4, #0]
 800f8d2:	1821      	adds	r1, r4, r0
 800f8d4:	428b      	cmp	r3, r1
 800f8d6:	bf01      	itttt	eq
 800f8d8:	6819      	ldreq	r1, [r3, #0]
 800f8da:	685b      	ldreq	r3, [r3, #4]
 800f8dc:	1809      	addeq	r1, r1, r0
 800f8de:	6021      	streq	r1, [r4, #0]
 800f8e0:	e7ed      	b.n	800f8be <_free_r+0x1e>
 800f8e2:	461a      	mov	r2, r3
 800f8e4:	685b      	ldr	r3, [r3, #4]
 800f8e6:	b10b      	cbz	r3, 800f8ec <_free_r+0x4c>
 800f8e8:	42a3      	cmp	r3, r4
 800f8ea:	d9fa      	bls.n	800f8e2 <_free_r+0x42>
 800f8ec:	6811      	ldr	r1, [r2, #0]
 800f8ee:	1850      	adds	r0, r2, r1
 800f8f0:	42a0      	cmp	r0, r4
 800f8f2:	d10b      	bne.n	800f90c <_free_r+0x6c>
 800f8f4:	6820      	ldr	r0, [r4, #0]
 800f8f6:	4401      	add	r1, r0
 800f8f8:	1850      	adds	r0, r2, r1
 800f8fa:	4283      	cmp	r3, r0
 800f8fc:	6011      	str	r1, [r2, #0]
 800f8fe:	d1e0      	bne.n	800f8c2 <_free_r+0x22>
 800f900:	6818      	ldr	r0, [r3, #0]
 800f902:	685b      	ldr	r3, [r3, #4]
 800f904:	6053      	str	r3, [r2, #4]
 800f906:	4408      	add	r0, r1
 800f908:	6010      	str	r0, [r2, #0]
 800f90a:	e7da      	b.n	800f8c2 <_free_r+0x22>
 800f90c:	d902      	bls.n	800f914 <_free_r+0x74>
 800f90e:	230c      	movs	r3, #12
 800f910:	602b      	str	r3, [r5, #0]
 800f912:	e7d6      	b.n	800f8c2 <_free_r+0x22>
 800f914:	6820      	ldr	r0, [r4, #0]
 800f916:	1821      	adds	r1, r4, r0
 800f918:	428b      	cmp	r3, r1
 800f91a:	bf04      	itt	eq
 800f91c:	6819      	ldreq	r1, [r3, #0]
 800f91e:	685b      	ldreq	r3, [r3, #4]
 800f920:	6063      	str	r3, [r4, #4]
 800f922:	bf04      	itt	eq
 800f924:	1809      	addeq	r1, r1, r0
 800f926:	6021      	streq	r1, [r4, #0]
 800f928:	6054      	str	r4, [r2, #4]
 800f92a:	e7ca      	b.n	800f8c2 <_free_r+0x22>
 800f92c:	bd38      	pop	{r3, r4, r5, pc}
 800f92e:	bf00      	nop
 800f930:	20015f50 	.word	0x20015f50

0800f934 <_malloc_usable_size_r>:
 800f934:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f938:	1f18      	subs	r0, r3, #4
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	bfbc      	itt	lt
 800f93e:	580b      	ldrlt	r3, [r1, r0]
 800f940:	18c0      	addlt	r0, r0, r3
 800f942:	4770      	bx	lr

0800f944 <__ssputs_r>:
 800f944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f948:	688e      	ldr	r6, [r1, #8]
 800f94a:	461f      	mov	r7, r3
 800f94c:	42be      	cmp	r6, r7
 800f94e:	680b      	ldr	r3, [r1, #0]
 800f950:	4682      	mov	sl, r0
 800f952:	460c      	mov	r4, r1
 800f954:	4690      	mov	r8, r2
 800f956:	d82d      	bhi.n	800f9b4 <__ssputs_r+0x70>
 800f958:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f95c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f960:	d026      	beq.n	800f9b0 <__ssputs_r+0x6c>
 800f962:	6965      	ldr	r5, [r4, #20]
 800f964:	6909      	ldr	r1, [r1, #16]
 800f966:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f96a:	eba3 0901 	sub.w	r9, r3, r1
 800f96e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f972:	1c7b      	adds	r3, r7, #1
 800f974:	444b      	add	r3, r9
 800f976:	106d      	asrs	r5, r5, #1
 800f978:	429d      	cmp	r5, r3
 800f97a:	bf38      	it	cc
 800f97c:	461d      	movcc	r5, r3
 800f97e:	0553      	lsls	r3, r2, #21
 800f980:	d527      	bpl.n	800f9d2 <__ssputs_r+0x8e>
 800f982:	4629      	mov	r1, r5
 800f984:	f7ff fb9a 	bl	800f0bc <_malloc_r>
 800f988:	4606      	mov	r6, r0
 800f98a:	b360      	cbz	r0, 800f9e6 <__ssputs_r+0xa2>
 800f98c:	6921      	ldr	r1, [r4, #16]
 800f98e:	464a      	mov	r2, r9
 800f990:	f7ff ff77 	bl	800f882 <memcpy>
 800f994:	89a3      	ldrh	r3, [r4, #12]
 800f996:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f99a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f99e:	81a3      	strh	r3, [r4, #12]
 800f9a0:	6126      	str	r6, [r4, #16]
 800f9a2:	6165      	str	r5, [r4, #20]
 800f9a4:	444e      	add	r6, r9
 800f9a6:	eba5 0509 	sub.w	r5, r5, r9
 800f9aa:	6026      	str	r6, [r4, #0]
 800f9ac:	60a5      	str	r5, [r4, #8]
 800f9ae:	463e      	mov	r6, r7
 800f9b0:	42be      	cmp	r6, r7
 800f9b2:	d900      	bls.n	800f9b6 <__ssputs_r+0x72>
 800f9b4:	463e      	mov	r6, r7
 800f9b6:	6820      	ldr	r0, [r4, #0]
 800f9b8:	4632      	mov	r2, r6
 800f9ba:	4641      	mov	r1, r8
 800f9bc:	f7ff fe78 	bl	800f6b0 <memmove>
 800f9c0:	68a3      	ldr	r3, [r4, #8]
 800f9c2:	1b9b      	subs	r3, r3, r6
 800f9c4:	60a3      	str	r3, [r4, #8]
 800f9c6:	6823      	ldr	r3, [r4, #0]
 800f9c8:	4433      	add	r3, r6
 800f9ca:	6023      	str	r3, [r4, #0]
 800f9cc:	2000      	movs	r0, #0
 800f9ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f9d2:	462a      	mov	r2, r5
 800f9d4:	f7ff fbfe 	bl	800f1d4 <_realloc_r>
 800f9d8:	4606      	mov	r6, r0
 800f9da:	2800      	cmp	r0, #0
 800f9dc:	d1e0      	bne.n	800f9a0 <__ssputs_r+0x5c>
 800f9de:	6921      	ldr	r1, [r4, #16]
 800f9e0:	4650      	mov	r0, sl
 800f9e2:	f7ff ff5d 	bl	800f8a0 <_free_r>
 800f9e6:	230c      	movs	r3, #12
 800f9e8:	f8ca 3000 	str.w	r3, [sl]
 800f9ec:	89a3      	ldrh	r3, [r4, #12]
 800f9ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f9f2:	81a3      	strh	r3, [r4, #12]
 800f9f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f9f8:	e7e9      	b.n	800f9ce <__ssputs_r+0x8a>
	...

0800f9fc <_svfiprintf_r>:
 800f9fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa00:	4698      	mov	r8, r3
 800fa02:	898b      	ldrh	r3, [r1, #12]
 800fa04:	061b      	lsls	r3, r3, #24
 800fa06:	b09d      	sub	sp, #116	@ 0x74
 800fa08:	4607      	mov	r7, r0
 800fa0a:	460d      	mov	r5, r1
 800fa0c:	4614      	mov	r4, r2
 800fa0e:	d510      	bpl.n	800fa32 <_svfiprintf_r+0x36>
 800fa10:	690b      	ldr	r3, [r1, #16]
 800fa12:	b973      	cbnz	r3, 800fa32 <_svfiprintf_r+0x36>
 800fa14:	2140      	movs	r1, #64	@ 0x40
 800fa16:	f7ff fb51 	bl	800f0bc <_malloc_r>
 800fa1a:	6028      	str	r0, [r5, #0]
 800fa1c:	6128      	str	r0, [r5, #16]
 800fa1e:	b930      	cbnz	r0, 800fa2e <_svfiprintf_r+0x32>
 800fa20:	230c      	movs	r3, #12
 800fa22:	603b      	str	r3, [r7, #0]
 800fa24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fa28:	b01d      	add	sp, #116	@ 0x74
 800fa2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa2e:	2340      	movs	r3, #64	@ 0x40
 800fa30:	616b      	str	r3, [r5, #20]
 800fa32:	2300      	movs	r3, #0
 800fa34:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa36:	2320      	movs	r3, #32
 800fa38:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fa3c:	f8cd 800c 	str.w	r8, [sp, #12]
 800fa40:	2330      	movs	r3, #48	@ 0x30
 800fa42:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fbe0 <_svfiprintf_r+0x1e4>
 800fa46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fa4a:	f04f 0901 	mov.w	r9, #1
 800fa4e:	4623      	mov	r3, r4
 800fa50:	469a      	mov	sl, r3
 800fa52:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa56:	b10a      	cbz	r2, 800fa5c <_svfiprintf_r+0x60>
 800fa58:	2a25      	cmp	r2, #37	@ 0x25
 800fa5a:	d1f9      	bne.n	800fa50 <_svfiprintf_r+0x54>
 800fa5c:	ebba 0b04 	subs.w	fp, sl, r4
 800fa60:	d00b      	beq.n	800fa7a <_svfiprintf_r+0x7e>
 800fa62:	465b      	mov	r3, fp
 800fa64:	4622      	mov	r2, r4
 800fa66:	4629      	mov	r1, r5
 800fa68:	4638      	mov	r0, r7
 800fa6a:	f7ff ff6b 	bl	800f944 <__ssputs_r>
 800fa6e:	3001      	adds	r0, #1
 800fa70:	f000 80a7 	beq.w	800fbc2 <_svfiprintf_r+0x1c6>
 800fa74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fa76:	445a      	add	r2, fp
 800fa78:	9209      	str	r2, [sp, #36]	@ 0x24
 800fa7a:	f89a 3000 	ldrb.w	r3, [sl]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	f000 809f 	beq.w	800fbc2 <_svfiprintf_r+0x1c6>
 800fa84:	2300      	movs	r3, #0
 800fa86:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800fa8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fa8e:	f10a 0a01 	add.w	sl, sl, #1
 800fa92:	9304      	str	r3, [sp, #16]
 800fa94:	9307      	str	r3, [sp, #28]
 800fa96:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fa9a:	931a      	str	r3, [sp, #104]	@ 0x68
 800fa9c:	4654      	mov	r4, sl
 800fa9e:	2205      	movs	r2, #5
 800faa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800faa4:	484e      	ldr	r0, [pc, #312]	@ (800fbe0 <_svfiprintf_r+0x1e4>)
 800faa6:	f7f0 fc03 	bl	80002b0 <memchr>
 800faaa:	9a04      	ldr	r2, [sp, #16]
 800faac:	b9d8      	cbnz	r0, 800fae6 <_svfiprintf_r+0xea>
 800faae:	06d0      	lsls	r0, r2, #27
 800fab0:	bf44      	itt	mi
 800fab2:	2320      	movmi	r3, #32
 800fab4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fab8:	0711      	lsls	r1, r2, #28
 800faba:	bf44      	itt	mi
 800fabc:	232b      	movmi	r3, #43	@ 0x2b
 800fabe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fac2:	f89a 3000 	ldrb.w	r3, [sl]
 800fac6:	2b2a      	cmp	r3, #42	@ 0x2a
 800fac8:	d015      	beq.n	800faf6 <_svfiprintf_r+0xfa>
 800faca:	9a07      	ldr	r2, [sp, #28]
 800facc:	4654      	mov	r4, sl
 800face:	2000      	movs	r0, #0
 800fad0:	f04f 0c0a 	mov.w	ip, #10
 800fad4:	4621      	mov	r1, r4
 800fad6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fada:	3b30      	subs	r3, #48	@ 0x30
 800fadc:	2b09      	cmp	r3, #9
 800fade:	d94b      	bls.n	800fb78 <_svfiprintf_r+0x17c>
 800fae0:	b1b0      	cbz	r0, 800fb10 <_svfiprintf_r+0x114>
 800fae2:	9207      	str	r2, [sp, #28]
 800fae4:	e014      	b.n	800fb10 <_svfiprintf_r+0x114>
 800fae6:	eba0 0308 	sub.w	r3, r0, r8
 800faea:	fa09 f303 	lsl.w	r3, r9, r3
 800faee:	4313      	orrs	r3, r2
 800faf0:	9304      	str	r3, [sp, #16]
 800faf2:	46a2      	mov	sl, r4
 800faf4:	e7d2      	b.n	800fa9c <_svfiprintf_r+0xa0>
 800faf6:	9b03      	ldr	r3, [sp, #12]
 800faf8:	1d19      	adds	r1, r3, #4
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	9103      	str	r1, [sp, #12]
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	bfbb      	ittet	lt
 800fb02:	425b      	neglt	r3, r3
 800fb04:	f042 0202 	orrlt.w	r2, r2, #2
 800fb08:	9307      	strge	r3, [sp, #28]
 800fb0a:	9307      	strlt	r3, [sp, #28]
 800fb0c:	bfb8      	it	lt
 800fb0e:	9204      	strlt	r2, [sp, #16]
 800fb10:	7823      	ldrb	r3, [r4, #0]
 800fb12:	2b2e      	cmp	r3, #46	@ 0x2e
 800fb14:	d10a      	bne.n	800fb2c <_svfiprintf_r+0x130>
 800fb16:	7863      	ldrb	r3, [r4, #1]
 800fb18:	2b2a      	cmp	r3, #42	@ 0x2a
 800fb1a:	d132      	bne.n	800fb82 <_svfiprintf_r+0x186>
 800fb1c:	9b03      	ldr	r3, [sp, #12]
 800fb1e:	1d1a      	adds	r2, r3, #4
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	9203      	str	r2, [sp, #12]
 800fb24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fb28:	3402      	adds	r4, #2
 800fb2a:	9305      	str	r3, [sp, #20]
 800fb2c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fbf0 <_svfiprintf_r+0x1f4>
 800fb30:	7821      	ldrb	r1, [r4, #0]
 800fb32:	2203      	movs	r2, #3
 800fb34:	4650      	mov	r0, sl
 800fb36:	f7f0 fbbb 	bl	80002b0 <memchr>
 800fb3a:	b138      	cbz	r0, 800fb4c <_svfiprintf_r+0x150>
 800fb3c:	9b04      	ldr	r3, [sp, #16]
 800fb3e:	eba0 000a 	sub.w	r0, r0, sl
 800fb42:	2240      	movs	r2, #64	@ 0x40
 800fb44:	4082      	lsls	r2, r0
 800fb46:	4313      	orrs	r3, r2
 800fb48:	3401      	adds	r4, #1
 800fb4a:	9304      	str	r3, [sp, #16]
 800fb4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb50:	4824      	ldr	r0, [pc, #144]	@ (800fbe4 <_svfiprintf_r+0x1e8>)
 800fb52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fb56:	2206      	movs	r2, #6
 800fb58:	f7f0 fbaa 	bl	80002b0 <memchr>
 800fb5c:	2800      	cmp	r0, #0
 800fb5e:	d036      	beq.n	800fbce <_svfiprintf_r+0x1d2>
 800fb60:	4b21      	ldr	r3, [pc, #132]	@ (800fbe8 <_svfiprintf_r+0x1ec>)
 800fb62:	bb1b      	cbnz	r3, 800fbac <_svfiprintf_r+0x1b0>
 800fb64:	9b03      	ldr	r3, [sp, #12]
 800fb66:	3307      	adds	r3, #7
 800fb68:	f023 0307 	bic.w	r3, r3, #7
 800fb6c:	3308      	adds	r3, #8
 800fb6e:	9303      	str	r3, [sp, #12]
 800fb70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb72:	4433      	add	r3, r6
 800fb74:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb76:	e76a      	b.n	800fa4e <_svfiprintf_r+0x52>
 800fb78:	fb0c 3202 	mla	r2, ip, r2, r3
 800fb7c:	460c      	mov	r4, r1
 800fb7e:	2001      	movs	r0, #1
 800fb80:	e7a8      	b.n	800fad4 <_svfiprintf_r+0xd8>
 800fb82:	2300      	movs	r3, #0
 800fb84:	3401      	adds	r4, #1
 800fb86:	9305      	str	r3, [sp, #20]
 800fb88:	4619      	mov	r1, r3
 800fb8a:	f04f 0c0a 	mov.w	ip, #10
 800fb8e:	4620      	mov	r0, r4
 800fb90:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb94:	3a30      	subs	r2, #48	@ 0x30
 800fb96:	2a09      	cmp	r2, #9
 800fb98:	d903      	bls.n	800fba2 <_svfiprintf_r+0x1a6>
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d0c6      	beq.n	800fb2c <_svfiprintf_r+0x130>
 800fb9e:	9105      	str	r1, [sp, #20]
 800fba0:	e7c4      	b.n	800fb2c <_svfiprintf_r+0x130>
 800fba2:	fb0c 2101 	mla	r1, ip, r1, r2
 800fba6:	4604      	mov	r4, r0
 800fba8:	2301      	movs	r3, #1
 800fbaa:	e7f0      	b.n	800fb8e <_svfiprintf_r+0x192>
 800fbac:	ab03      	add	r3, sp, #12
 800fbae:	9300      	str	r3, [sp, #0]
 800fbb0:	462a      	mov	r2, r5
 800fbb2:	4b0e      	ldr	r3, [pc, #56]	@ (800fbec <_svfiprintf_r+0x1f0>)
 800fbb4:	a904      	add	r1, sp, #16
 800fbb6:	4638      	mov	r0, r7
 800fbb8:	f3af 8000 	nop.w
 800fbbc:	1c42      	adds	r2, r0, #1
 800fbbe:	4606      	mov	r6, r0
 800fbc0:	d1d6      	bne.n	800fb70 <_svfiprintf_r+0x174>
 800fbc2:	89ab      	ldrh	r3, [r5, #12]
 800fbc4:	065b      	lsls	r3, r3, #25
 800fbc6:	f53f af2d 	bmi.w	800fa24 <_svfiprintf_r+0x28>
 800fbca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fbcc:	e72c      	b.n	800fa28 <_svfiprintf_r+0x2c>
 800fbce:	ab03      	add	r3, sp, #12
 800fbd0:	9300      	str	r3, [sp, #0]
 800fbd2:	462a      	mov	r2, r5
 800fbd4:	4b05      	ldr	r3, [pc, #20]	@ (800fbec <_svfiprintf_r+0x1f0>)
 800fbd6:	a904      	add	r1, sp, #16
 800fbd8:	4638      	mov	r0, r7
 800fbda:	f000 f9bb 	bl	800ff54 <_printf_i>
 800fbde:	e7ed      	b.n	800fbbc <_svfiprintf_r+0x1c0>
 800fbe0:	08029a9a 	.word	0x08029a9a
 800fbe4:	08029aa4 	.word	0x08029aa4
 800fbe8:	00000000 	.word	0x00000000
 800fbec:	0800f945 	.word	0x0800f945
 800fbf0:	08029aa0 	.word	0x08029aa0

0800fbf4 <__sfputc_r>:
 800fbf4:	6893      	ldr	r3, [r2, #8]
 800fbf6:	3b01      	subs	r3, #1
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	b410      	push	{r4}
 800fbfc:	6093      	str	r3, [r2, #8]
 800fbfe:	da08      	bge.n	800fc12 <__sfputc_r+0x1e>
 800fc00:	6994      	ldr	r4, [r2, #24]
 800fc02:	42a3      	cmp	r3, r4
 800fc04:	db01      	blt.n	800fc0a <__sfputc_r+0x16>
 800fc06:	290a      	cmp	r1, #10
 800fc08:	d103      	bne.n	800fc12 <__sfputc_r+0x1e>
 800fc0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fc0e:	f7ff bcba 	b.w	800f586 <__swbuf_r>
 800fc12:	6813      	ldr	r3, [r2, #0]
 800fc14:	1c58      	adds	r0, r3, #1
 800fc16:	6010      	str	r0, [r2, #0]
 800fc18:	7019      	strb	r1, [r3, #0]
 800fc1a:	4608      	mov	r0, r1
 800fc1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fc20:	4770      	bx	lr

0800fc22 <__sfputs_r>:
 800fc22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc24:	4606      	mov	r6, r0
 800fc26:	460f      	mov	r7, r1
 800fc28:	4614      	mov	r4, r2
 800fc2a:	18d5      	adds	r5, r2, r3
 800fc2c:	42ac      	cmp	r4, r5
 800fc2e:	d101      	bne.n	800fc34 <__sfputs_r+0x12>
 800fc30:	2000      	movs	r0, #0
 800fc32:	e007      	b.n	800fc44 <__sfputs_r+0x22>
 800fc34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc38:	463a      	mov	r2, r7
 800fc3a:	4630      	mov	r0, r6
 800fc3c:	f7ff ffda 	bl	800fbf4 <__sfputc_r>
 800fc40:	1c43      	adds	r3, r0, #1
 800fc42:	d1f3      	bne.n	800fc2c <__sfputs_r+0xa>
 800fc44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fc48 <_vfiprintf_r>:
 800fc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc4c:	460d      	mov	r5, r1
 800fc4e:	b09d      	sub	sp, #116	@ 0x74
 800fc50:	4614      	mov	r4, r2
 800fc52:	4698      	mov	r8, r3
 800fc54:	4606      	mov	r6, r0
 800fc56:	b118      	cbz	r0, 800fc60 <_vfiprintf_r+0x18>
 800fc58:	6a03      	ldr	r3, [r0, #32]
 800fc5a:	b90b      	cbnz	r3, 800fc60 <_vfiprintf_r+0x18>
 800fc5c:	f7ff fb74 	bl	800f348 <__sinit>
 800fc60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fc62:	07d9      	lsls	r1, r3, #31
 800fc64:	d405      	bmi.n	800fc72 <_vfiprintf_r+0x2a>
 800fc66:	89ab      	ldrh	r3, [r5, #12]
 800fc68:	059a      	lsls	r2, r3, #22
 800fc6a:	d402      	bmi.n	800fc72 <_vfiprintf_r+0x2a>
 800fc6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fc6e:	f7ff fe06 	bl	800f87e <__retarget_lock_acquire_recursive>
 800fc72:	89ab      	ldrh	r3, [r5, #12]
 800fc74:	071b      	lsls	r3, r3, #28
 800fc76:	d501      	bpl.n	800fc7c <_vfiprintf_r+0x34>
 800fc78:	692b      	ldr	r3, [r5, #16]
 800fc7a:	b99b      	cbnz	r3, 800fca4 <_vfiprintf_r+0x5c>
 800fc7c:	4629      	mov	r1, r5
 800fc7e:	4630      	mov	r0, r6
 800fc80:	f7ff fcc0 	bl	800f604 <__swsetup_r>
 800fc84:	b170      	cbz	r0, 800fca4 <_vfiprintf_r+0x5c>
 800fc86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fc88:	07dc      	lsls	r4, r3, #31
 800fc8a:	d504      	bpl.n	800fc96 <_vfiprintf_r+0x4e>
 800fc8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fc90:	b01d      	add	sp, #116	@ 0x74
 800fc92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc96:	89ab      	ldrh	r3, [r5, #12]
 800fc98:	0598      	lsls	r0, r3, #22
 800fc9a:	d4f7      	bmi.n	800fc8c <_vfiprintf_r+0x44>
 800fc9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fc9e:	f7ff fdef 	bl	800f880 <__retarget_lock_release_recursive>
 800fca2:	e7f3      	b.n	800fc8c <_vfiprintf_r+0x44>
 800fca4:	2300      	movs	r3, #0
 800fca6:	9309      	str	r3, [sp, #36]	@ 0x24
 800fca8:	2320      	movs	r3, #32
 800fcaa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fcae:	f8cd 800c 	str.w	r8, [sp, #12]
 800fcb2:	2330      	movs	r3, #48	@ 0x30
 800fcb4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fe64 <_vfiprintf_r+0x21c>
 800fcb8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fcbc:	f04f 0901 	mov.w	r9, #1
 800fcc0:	4623      	mov	r3, r4
 800fcc2:	469a      	mov	sl, r3
 800fcc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fcc8:	b10a      	cbz	r2, 800fcce <_vfiprintf_r+0x86>
 800fcca:	2a25      	cmp	r2, #37	@ 0x25
 800fccc:	d1f9      	bne.n	800fcc2 <_vfiprintf_r+0x7a>
 800fcce:	ebba 0b04 	subs.w	fp, sl, r4
 800fcd2:	d00b      	beq.n	800fcec <_vfiprintf_r+0xa4>
 800fcd4:	465b      	mov	r3, fp
 800fcd6:	4622      	mov	r2, r4
 800fcd8:	4629      	mov	r1, r5
 800fcda:	4630      	mov	r0, r6
 800fcdc:	f7ff ffa1 	bl	800fc22 <__sfputs_r>
 800fce0:	3001      	adds	r0, #1
 800fce2:	f000 80a7 	beq.w	800fe34 <_vfiprintf_r+0x1ec>
 800fce6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fce8:	445a      	add	r2, fp
 800fcea:	9209      	str	r2, [sp, #36]	@ 0x24
 800fcec:	f89a 3000 	ldrb.w	r3, [sl]
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	f000 809f 	beq.w	800fe34 <_vfiprintf_r+0x1ec>
 800fcf6:	2300      	movs	r3, #0
 800fcf8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800fcfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fd00:	f10a 0a01 	add.w	sl, sl, #1
 800fd04:	9304      	str	r3, [sp, #16]
 800fd06:	9307      	str	r3, [sp, #28]
 800fd08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fd0c:	931a      	str	r3, [sp, #104]	@ 0x68
 800fd0e:	4654      	mov	r4, sl
 800fd10:	2205      	movs	r2, #5
 800fd12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd16:	4853      	ldr	r0, [pc, #332]	@ (800fe64 <_vfiprintf_r+0x21c>)
 800fd18:	f7f0 faca 	bl	80002b0 <memchr>
 800fd1c:	9a04      	ldr	r2, [sp, #16]
 800fd1e:	b9d8      	cbnz	r0, 800fd58 <_vfiprintf_r+0x110>
 800fd20:	06d1      	lsls	r1, r2, #27
 800fd22:	bf44      	itt	mi
 800fd24:	2320      	movmi	r3, #32
 800fd26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fd2a:	0713      	lsls	r3, r2, #28
 800fd2c:	bf44      	itt	mi
 800fd2e:	232b      	movmi	r3, #43	@ 0x2b
 800fd30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fd34:	f89a 3000 	ldrb.w	r3, [sl]
 800fd38:	2b2a      	cmp	r3, #42	@ 0x2a
 800fd3a:	d015      	beq.n	800fd68 <_vfiprintf_r+0x120>
 800fd3c:	9a07      	ldr	r2, [sp, #28]
 800fd3e:	4654      	mov	r4, sl
 800fd40:	2000      	movs	r0, #0
 800fd42:	f04f 0c0a 	mov.w	ip, #10
 800fd46:	4621      	mov	r1, r4
 800fd48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fd4c:	3b30      	subs	r3, #48	@ 0x30
 800fd4e:	2b09      	cmp	r3, #9
 800fd50:	d94b      	bls.n	800fdea <_vfiprintf_r+0x1a2>
 800fd52:	b1b0      	cbz	r0, 800fd82 <_vfiprintf_r+0x13a>
 800fd54:	9207      	str	r2, [sp, #28]
 800fd56:	e014      	b.n	800fd82 <_vfiprintf_r+0x13a>
 800fd58:	eba0 0308 	sub.w	r3, r0, r8
 800fd5c:	fa09 f303 	lsl.w	r3, r9, r3
 800fd60:	4313      	orrs	r3, r2
 800fd62:	9304      	str	r3, [sp, #16]
 800fd64:	46a2      	mov	sl, r4
 800fd66:	e7d2      	b.n	800fd0e <_vfiprintf_r+0xc6>
 800fd68:	9b03      	ldr	r3, [sp, #12]
 800fd6a:	1d19      	adds	r1, r3, #4
 800fd6c:	681b      	ldr	r3, [r3, #0]
 800fd6e:	9103      	str	r1, [sp, #12]
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	bfbb      	ittet	lt
 800fd74:	425b      	neglt	r3, r3
 800fd76:	f042 0202 	orrlt.w	r2, r2, #2
 800fd7a:	9307      	strge	r3, [sp, #28]
 800fd7c:	9307      	strlt	r3, [sp, #28]
 800fd7e:	bfb8      	it	lt
 800fd80:	9204      	strlt	r2, [sp, #16]
 800fd82:	7823      	ldrb	r3, [r4, #0]
 800fd84:	2b2e      	cmp	r3, #46	@ 0x2e
 800fd86:	d10a      	bne.n	800fd9e <_vfiprintf_r+0x156>
 800fd88:	7863      	ldrb	r3, [r4, #1]
 800fd8a:	2b2a      	cmp	r3, #42	@ 0x2a
 800fd8c:	d132      	bne.n	800fdf4 <_vfiprintf_r+0x1ac>
 800fd8e:	9b03      	ldr	r3, [sp, #12]
 800fd90:	1d1a      	adds	r2, r3, #4
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	9203      	str	r2, [sp, #12]
 800fd96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fd9a:	3402      	adds	r4, #2
 800fd9c:	9305      	str	r3, [sp, #20]
 800fd9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fe74 <_vfiprintf_r+0x22c>
 800fda2:	7821      	ldrb	r1, [r4, #0]
 800fda4:	2203      	movs	r2, #3
 800fda6:	4650      	mov	r0, sl
 800fda8:	f7f0 fa82 	bl	80002b0 <memchr>
 800fdac:	b138      	cbz	r0, 800fdbe <_vfiprintf_r+0x176>
 800fdae:	9b04      	ldr	r3, [sp, #16]
 800fdb0:	eba0 000a 	sub.w	r0, r0, sl
 800fdb4:	2240      	movs	r2, #64	@ 0x40
 800fdb6:	4082      	lsls	r2, r0
 800fdb8:	4313      	orrs	r3, r2
 800fdba:	3401      	adds	r4, #1
 800fdbc:	9304      	str	r3, [sp, #16]
 800fdbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fdc2:	4829      	ldr	r0, [pc, #164]	@ (800fe68 <_vfiprintf_r+0x220>)
 800fdc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fdc8:	2206      	movs	r2, #6
 800fdca:	f7f0 fa71 	bl	80002b0 <memchr>
 800fdce:	2800      	cmp	r0, #0
 800fdd0:	d03f      	beq.n	800fe52 <_vfiprintf_r+0x20a>
 800fdd2:	4b26      	ldr	r3, [pc, #152]	@ (800fe6c <_vfiprintf_r+0x224>)
 800fdd4:	bb1b      	cbnz	r3, 800fe1e <_vfiprintf_r+0x1d6>
 800fdd6:	9b03      	ldr	r3, [sp, #12]
 800fdd8:	3307      	adds	r3, #7
 800fdda:	f023 0307 	bic.w	r3, r3, #7
 800fdde:	3308      	adds	r3, #8
 800fde0:	9303      	str	r3, [sp, #12]
 800fde2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fde4:	443b      	add	r3, r7
 800fde6:	9309      	str	r3, [sp, #36]	@ 0x24
 800fde8:	e76a      	b.n	800fcc0 <_vfiprintf_r+0x78>
 800fdea:	fb0c 3202 	mla	r2, ip, r2, r3
 800fdee:	460c      	mov	r4, r1
 800fdf0:	2001      	movs	r0, #1
 800fdf2:	e7a8      	b.n	800fd46 <_vfiprintf_r+0xfe>
 800fdf4:	2300      	movs	r3, #0
 800fdf6:	3401      	adds	r4, #1
 800fdf8:	9305      	str	r3, [sp, #20]
 800fdfa:	4619      	mov	r1, r3
 800fdfc:	f04f 0c0a 	mov.w	ip, #10
 800fe00:	4620      	mov	r0, r4
 800fe02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fe06:	3a30      	subs	r2, #48	@ 0x30
 800fe08:	2a09      	cmp	r2, #9
 800fe0a:	d903      	bls.n	800fe14 <_vfiprintf_r+0x1cc>
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d0c6      	beq.n	800fd9e <_vfiprintf_r+0x156>
 800fe10:	9105      	str	r1, [sp, #20]
 800fe12:	e7c4      	b.n	800fd9e <_vfiprintf_r+0x156>
 800fe14:	fb0c 2101 	mla	r1, ip, r1, r2
 800fe18:	4604      	mov	r4, r0
 800fe1a:	2301      	movs	r3, #1
 800fe1c:	e7f0      	b.n	800fe00 <_vfiprintf_r+0x1b8>
 800fe1e:	ab03      	add	r3, sp, #12
 800fe20:	9300      	str	r3, [sp, #0]
 800fe22:	462a      	mov	r2, r5
 800fe24:	4b12      	ldr	r3, [pc, #72]	@ (800fe70 <_vfiprintf_r+0x228>)
 800fe26:	a904      	add	r1, sp, #16
 800fe28:	4630      	mov	r0, r6
 800fe2a:	f3af 8000 	nop.w
 800fe2e:	4607      	mov	r7, r0
 800fe30:	1c78      	adds	r0, r7, #1
 800fe32:	d1d6      	bne.n	800fde2 <_vfiprintf_r+0x19a>
 800fe34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fe36:	07d9      	lsls	r1, r3, #31
 800fe38:	d405      	bmi.n	800fe46 <_vfiprintf_r+0x1fe>
 800fe3a:	89ab      	ldrh	r3, [r5, #12]
 800fe3c:	059a      	lsls	r2, r3, #22
 800fe3e:	d402      	bmi.n	800fe46 <_vfiprintf_r+0x1fe>
 800fe40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fe42:	f7ff fd1d 	bl	800f880 <__retarget_lock_release_recursive>
 800fe46:	89ab      	ldrh	r3, [r5, #12]
 800fe48:	065b      	lsls	r3, r3, #25
 800fe4a:	f53f af1f 	bmi.w	800fc8c <_vfiprintf_r+0x44>
 800fe4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fe50:	e71e      	b.n	800fc90 <_vfiprintf_r+0x48>
 800fe52:	ab03      	add	r3, sp, #12
 800fe54:	9300      	str	r3, [sp, #0]
 800fe56:	462a      	mov	r2, r5
 800fe58:	4b05      	ldr	r3, [pc, #20]	@ (800fe70 <_vfiprintf_r+0x228>)
 800fe5a:	a904      	add	r1, sp, #16
 800fe5c:	4630      	mov	r0, r6
 800fe5e:	f000 f879 	bl	800ff54 <_printf_i>
 800fe62:	e7e4      	b.n	800fe2e <_vfiprintf_r+0x1e6>
 800fe64:	08029a9a 	.word	0x08029a9a
 800fe68:	08029aa4 	.word	0x08029aa4
 800fe6c:	00000000 	.word	0x00000000
 800fe70:	0800fc23 	.word	0x0800fc23
 800fe74:	08029aa0 	.word	0x08029aa0

0800fe78 <_printf_common>:
 800fe78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe7c:	4616      	mov	r6, r2
 800fe7e:	4698      	mov	r8, r3
 800fe80:	688a      	ldr	r2, [r1, #8]
 800fe82:	690b      	ldr	r3, [r1, #16]
 800fe84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fe88:	4293      	cmp	r3, r2
 800fe8a:	bfb8      	it	lt
 800fe8c:	4613      	movlt	r3, r2
 800fe8e:	6033      	str	r3, [r6, #0]
 800fe90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fe94:	4607      	mov	r7, r0
 800fe96:	460c      	mov	r4, r1
 800fe98:	b10a      	cbz	r2, 800fe9e <_printf_common+0x26>
 800fe9a:	3301      	adds	r3, #1
 800fe9c:	6033      	str	r3, [r6, #0]
 800fe9e:	6823      	ldr	r3, [r4, #0]
 800fea0:	0699      	lsls	r1, r3, #26
 800fea2:	bf42      	ittt	mi
 800fea4:	6833      	ldrmi	r3, [r6, #0]
 800fea6:	3302      	addmi	r3, #2
 800fea8:	6033      	strmi	r3, [r6, #0]
 800feaa:	6825      	ldr	r5, [r4, #0]
 800feac:	f015 0506 	ands.w	r5, r5, #6
 800feb0:	d106      	bne.n	800fec0 <_printf_common+0x48>
 800feb2:	f104 0a19 	add.w	sl, r4, #25
 800feb6:	68e3      	ldr	r3, [r4, #12]
 800feb8:	6832      	ldr	r2, [r6, #0]
 800feba:	1a9b      	subs	r3, r3, r2
 800febc:	42ab      	cmp	r3, r5
 800febe:	dc26      	bgt.n	800ff0e <_printf_common+0x96>
 800fec0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fec4:	6822      	ldr	r2, [r4, #0]
 800fec6:	3b00      	subs	r3, #0
 800fec8:	bf18      	it	ne
 800feca:	2301      	movne	r3, #1
 800fecc:	0692      	lsls	r2, r2, #26
 800fece:	d42b      	bmi.n	800ff28 <_printf_common+0xb0>
 800fed0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fed4:	4641      	mov	r1, r8
 800fed6:	4638      	mov	r0, r7
 800fed8:	47c8      	blx	r9
 800feda:	3001      	adds	r0, #1
 800fedc:	d01e      	beq.n	800ff1c <_printf_common+0xa4>
 800fede:	6823      	ldr	r3, [r4, #0]
 800fee0:	6922      	ldr	r2, [r4, #16]
 800fee2:	f003 0306 	and.w	r3, r3, #6
 800fee6:	2b04      	cmp	r3, #4
 800fee8:	bf02      	ittt	eq
 800feea:	68e5      	ldreq	r5, [r4, #12]
 800feec:	6833      	ldreq	r3, [r6, #0]
 800feee:	1aed      	subeq	r5, r5, r3
 800fef0:	68a3      	ldr	r3, [r4, #8]
 800fef2:	bf0c      	ite	eq
 800fef4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fef8:	2500      	movne	r5, #0
 800fefa:	4293      	cmp	r3, r2
 800fefc:	bfc4      	itt	gt
 800fefe:	1a9b      	subgt	r3, r3, r2
 800ff00:	18ed      	addgt	r5, r5, r3
 800ff02:	2600      	movs	r6, #0
 800ff04:	341a      	adds	r4, #26
 800ff06:	42b5      	cmp	r5, r6
 800ff08:	d11a      	bne.n	800ff40 <_printf_common+0xc8>
 800ff0a:	2000      	movs	r0, #0
 800ff0c:	e008      	b.n	800ff20 <_printf_common+0xa8>
 800ff0e:	2301      	movs	r3, #1
 800ff10:	4652      	mov	r2, sl
 800ff12:	4641      	mov	r1, r8
 800ff14:	4638      	mov	r0, r7
 800ff16:	47c8      	blx	r9
 800ff18:	3001      	adds	r0, #1
 800ff1a:	d103      	bne.n	800ff24 <_printf_common+0xac>
 800ff1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ff20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff24:	3501      	adds	r5, #1
 800ff26:	e7c6      	b.n	800feb6 <_printf_common+0x3e>
 800ff28:	18e1      	adds	r1, r4, r3
 800ff2a:	1c5a      	adds	r2, r3, #1
 800ff2c:	2030      	movs	r0, #48	@ 0x30
 800ff2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ff32:	4422      	add	r2, r4
 800ff34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ff38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ff3c:	3302      	adds	r3, #2
 800ff3e:	e7c7      	b.n	800fed0 <_printf_common+0x58>
 800ff40:	2301      	movs	r3, #1
 800ff42:	4622      	mov	r2, r4
 800ff44:	4641      	mov	r1, r8
 800ff46:	4638      	mov	r0, r7
 800ff48:	47c8      	blx	r9
 800ff4a:	3001      	adds	r0, #1
 800ff4c:	d0e6      	beq.n	800ff1c <_printf_common+0xa4>
 800ff4e:	3601      	adds	r6, #1
 800ff50:	e7d9      	b.n	800ff06 <_printf_common+0x8e>
	...

0800ff54 <_printf_i>:
 800ff54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ff58:	7e0f      	ldrb	r7, [r1, #24]
 800ff5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ff5c:	2f78      	cmp	r7, #120	@ 0x78
 800ff5e:	4691      	mov	r9, r2
 800ff60:	4680      	mov	r8, r0
 800ff62:	460c      	mov	r4, r1
 800ff64:	469a      	mov	sl, r3
 800ff66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ff6a:	d807      	bhi.n	800ff7c <_printf_i+0x28>
 800ff6c:	2f62      	cmp	r7, #98	@ 0x62
 800ff6e:	d80a      	bhi.n	800ff86 <_printf_i+0x32>
 800ff70:	2f00      	cmp	r7, #0
 800ff72:	f000 80d1 	beq.w	8010118 <_printf_i+0x1c4>
 800ff76:	2f58      	cmp	r7, #88	@ 0x58
 800ff78:	f000 80b8 	beq.w	80100ec <_printf_i+0x198>
 800ff7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ff80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ff84:	e03a      	b.n	800fffc <_printf_i+0xa8>
 800ff86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ff8a:	2b15      	cmp	r3, #21
 800ff8c:	d8f6      	bhi.n	800ff7c <_printf_i+0x28>
 800ff8e:	a101      	add	r1, pc, #4	@ (adr r1, 800ff94 <_printf_i+0x40>)
 800ff90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ff94:	0800ffed 	.word	0x0800ffed
 800ff98:	08010001 	.word	0x08010001
 800ff9c:	0800ff7d 	.word	0x0800ff7d
 800ffa0:	0800ff7d 	.word	0x0800ff7d
 800ffa4:	0800ff7d 	.word	0x0800ff7d
 800ffa8:	0800ff7d 	.word	0x0800ff7d
 800ffac:	08010001 	.word	0x08010001
 800ffb0:	0800ff7d 	.word	0x0800ff7d
 800ffb4:	0800ff7d 	.word	0x0800ff7d
 800ffb8:	0800ff7d 	.word	0x0800ff7d
 800ffbc:	0800ff7d 	.word	0x0800ff7d
 800ffc0:	080100ff 	.word	0x080100ff
 800ffc4:	0801002b 	.word	0x0801002b
 800ffc8:	080100b9 	.word	0x080100b9
 800ffcc:	0800ff7d 	.word	0x0800ff7d
 800ffd0:	0800ff7d 	.word	0x0800ff7d
 800ffd4:	08010121 	.word	0x08010121
 800ffd8:	0800ff7d 	.word	0x0800ff7d
 800ffdc:	0801002b 	.word	0x0801002b
 800ffe0:	0800ff7d 	.word	0x0800ff7d
 800ffe4:	0800ff7d 	.word	0x0800ff7d
 800ffe8:	080100c1 	.word	0x080100c1
 800ffec:	6833      	ldr	r3, [r6, #0]
 800ffee:	1d1a      	adds	r2, r3, #4
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	6032      	str	r2, [r6, #0]
 800fff4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fff8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fffc:	2301      	movs	r3, #1
 800fffe:	e09c      	b.n	801013a <_printf_i+0x1e6>
 8010000:	6833      	ldr	r3, [r6, #0]
 8010002:	6820      	ldr	r0, [r4, #0]
 8010004:	1d19      	adds	r1, r3, #4
 8010006:	6031      	str	r1, [r6, #0]
 8010008:	0606      	lsls	r6, r0, #24
 801000a:	d501      	bpl.n	8010010 <_printf_i+0xbc>
 801000c:	681d      	ldr	r5, [r3, #0]
 801000e:	e003      	b.n	8010018 <_printf_i+0xc4>
 8010010:	0645      	lsls	r5, r0, #25
 8010012:	d5fb      	bpl.n	801000c <_printf_i+0xb8>
 8010014:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010018:	2d00      	cmp	r5, #0
 801001a:	da03      	bge.n	8010024 <_printf_i+0xd0>
 801001c:	232d      	movs	r3, #45	@ 0x2d
 801001e:	426d      	negs	r5, r5
 8010020:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010024:	4858      	ldr	r0, [pc, #352]	@ (8010188 <_printf_i+0x234>)
 8010026:	230a      	movs	r3, #10
 8010028:	e011      	b.n	801004e <_printf_i+0xfa>
 801002a:	6821      	ldr	r1, [r4, #0]
 801002c:	6833      	ldr	r3, [r6, #0]
 801002e:	0608      	lsls	r0, r1, #24
 8010030:	f853 5b04 	ldr.w	r5, [r3], #4
 8010034:	d402      	bmi.n	801003c <_printf_i+0xe8>
 8010036:	0649      	lsls	r1, r1, #25
 8010038:	bf48      	it	mi
 801003a:	b2ad      	uxthmi	r5, r5
 801003c:	2f6f      	cmp	r7, #111	@ 0x6f
 801003e:	4852      	ldr	r0, [pc, #328]	@ (8010188 <_printf_i+0x234>)
 8010040:	6033      	str	r3, [r6, #0]
 8010042:	bf14      	ite	ne
 8010044:	230a      	movne	r3, #10
 8010046:	2308      	moveq	r3, #8
 8010048:	2100      	movs	r1, #0
 801004a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801004e:	6866      	ldr	r6, [r4, #4]
 8010050:	60a6      	str	r6, [r4, #8]
 8010052:	2e00      	cmp	r6, #0
 8010054:	db05      	blt.n	8010062 <_printf_i+0x10e>
 8010056:	6821      	ldr	r1, [r4, #0]
 8010058:	432e      	orrs	r6, r5
 801005a:	f021 0104 	bic.w	r1, r1, #4
 801005e:	6021      	str	r1, [r4, #0]
 8010060:	d04b      	beq.n	80100fa <_printf_i+0x1a6>
 8010062:	4616      	mov	r6, r2
 8010064:	fbb5 f1f3 	udiv	r1, r5, r3
 8010068:	fb03 5711 	mls	r7, r3, r1, r5
 801006c:	5dc7      	ldrb	r7, [r0, r7]
 801006e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010072:	462f      	mov	r7, r5
 8010074:	42bb      	cmp	r3, r7
 8010076:	460d      	mov	r5, r1
 8010078:	d9f4      	bls.n	8010064 <_printf_i+0x110>
 801007a:	2b08      	cmp	r3, #8
 801007c:	d10b      	bne.n	8010096 <_printf_i+0x142>
 801007e:	6823      	ldr	r3, [r4, #0]
 8010080:	07df      	lsls	r7, r3, #31
 8010082:	d508      	bpl.n	8010096 <_printf_i+0x142>
 8010084:	6923      	ldr	r3, [r4, #16]
 8010086:	6861      	ldr	r1, [r4, #4]
 8010088:	4299      	cmp	r1, r3
 801008a:	bfde      	ittt	le
 801008c:	2330      	movle	r3, #48	@ 0x30
 801008e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010092:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8010096:	1b92      	subs	r2, r2, r6
 8010098:	6122      	str	r2, [r4, #16]
 801009a:	f8cd a000 	str.w	sl, [sp]
 801009e:	464b      	mov	r3, r9
 80100a0:	aa03      	add	r2, sp, #12
 80100a2:	4621      	mov	r1, r4
 80100a4:	4640      	mov	r0, r8
 80100a6:	f7ff fee7 	bl	800fe78 <_printf_common>
 80100aa:	3001      	adds	r0, #1
 80100ac:	d14a      	bne.n	8010144 <_printf_i+0x1f0>
 80100ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80100b2:	b004      	add	sp, #16
 80100b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100b8:	6823      	ldr	r3, [r4, #0]
 80100ba:	f043 0320 	orr.w	r3, r3, #32
 80100be:	6023      	str	r3, [r4, #0]
 80100c0:	4832      	ldr	r0, [pc, #200]	@ (801018c <_printf_i+0x238>)
 80100c2:	2778      	movs	r7, #120	@ 0x78
 80100c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80100c8:	6823      	ldr	r3, [r4, #0]
 80100ca:	6831      	ldr	r1, [r6, #0]
 80100cc:	061f      	lsls	r7, r3, #24
 80100ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80100d2:	d402      	bmi.n	80100da <_printf_i+0x186>
 80100d4:	065f      	lsls	r7, r3, #25
 80100d6:	bf48      	it	mi
 80100d8:	b2ad      	uxthmi	r5, r5
 80100da:	6031      	str	r1, [r6, #0]
 80100dc:	07d9      	lsls	r1, r3, #31
 80100de:	bf44      	itt	mi
 80100e0:	f043 0320 	orrmi.w	r3, r3, #32
 80100e4:	6023      	strmi	r3, [r4, #0]
 80100e6:	b11d      	cbz	r5, 80100f0 <_printf_i+0x19c>
 80100e8:	2310      	movs	r3, #16
 80100ea:	e7ad      	b.n	8010048 <_printf_i+0xf4>
 80100ec:	4826      	ldr	r0, [pc, #152]	@ (8010188 <_printf_i+0x234>)
 80100ee:	e7e9      	b.n	80100c4 <_printf_i+0x170>
 80100f0:	6823      	ldr	r3, [r4, #0]
 80100f2:	f023 0320 	bic.w	r3, r3, #32
 80100f6:	6023      	str	r3, [r4, #0]
 80100f8:	e7f6      	b.n	80100e8 <_printf_i+0x194>
 80100fa:	4616      	mov	r6, r2
 80100fc:	e7bd      	b.n	801007a <_printf_i+0x126>
 80100fe:	6833      	ldr	r3, [r6, #0]
 8010100:	6825      	ldr	r5, [r4, #0]
 8010102:	6961      	ldr	r1, [r4, #20]
 8010104:	1d18      	adds	r0, r3, #4
 8010106:	6030      	str	r0, [r6, #0]
 8010108:	062e      	lsls	r6, r5, #24
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	d501      	bpl.n	8010112 <_printf_i+0x1be>
 801010e:	6019      	str	r1, [r3, #0]
 8010110:	e002      	b.n	8010118 <_printf_i+0x1c4>
 8010112:	0668      	lsls	r0, r5, #25
 8010114:	d5fb      	bpl.n	801010e <_printf_i+0x1ba>
 8010116:	8019      	strh	r1, [r3, #0]
 8010118:	2300      	movs	r3, #0
 801011a:	6123      	str	r3, [r4, #16]
 801011c:	4616      	mov	r6, r2
 801011e:	e7bc      	b.n	801009a <_printf_i+0x146>
 8010120:	6833      	ldr	r3, [r6, #0]
 8010122:	1d1a      	adds	r2, r3, #4
 8010124:	6032      	str	r2, [r6, #0]
 8010126:	681e      	ldr	r6, [r3, #0]
 8010128:	6862      	ldr	r2, [r4, #4]
 801012a:	2100      	movs	r1, #0
 801012c:	4630      	mov	r0, r6
 801012e:	f7f0 f8bf 	bl	80002b0 <memchr>
 8010132:	b108      	cbz	r0, 8010138 <_printf_i+0x1e4>
 8010134:	1b80      	subs	r0, r0, r6
 8010136:	6060      	str	r0, [r4, #4]
 8010138:	6863      	ldr	r3, [r4, #4]
 801013a:	6123      	str	r3, [r4, #16]
 801013c:	2300      	movs	r3, #0
 801013e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010142:	e7aa      	b.n	801009a <_printf_i+0x146>
 8010144:	6923      	ldr	r3, [r4, #16]
 8010146:	4632      	mov	r2, r6
 8010148:	4649      	mov	r1, r9
 801014a:	4640      	mov	r0, r8
 801014c:	47d0      	blx	sl
 801014e:	3001      	adds	r0, #1
 8010150:	d0ad      	beq.n	80100ae <_printf_i+0x15a>
 8010152:	6823      	ldr	r3, [r4, #0]
 8010154:	079b      	lsls	r3, r3, #30
 8010156:	d413      	bmi.n	8010180 <_printf_i+0x22c>
 8010158:	68e0      	ldr	r0, [r4, #12]
 801015a:	9b03      	ldr	r3, [sp, #12]
 801015c:	4298      	cmp	r0, r3
 801015e:	bfb8      	it	lt
 8010160:	4618      	movlt	r0, r3
 8010162:	e7a6      	b.n	80100b2 <_printf_i+0x15e>
 8010164:	2301      	movs	r3, #1
 8010166:	4632      	mov	r2, r6
 8010168:	4649      	mov	r1, r9
 801016a:	4640      	mov	r0, r8
 801016c:	47d0      	blx	sl
 801016e:	3001      	adds	r0, #1
 8010170:	d09d      	beq.n	80100ae <_printf_i+0x15a>
 8010172:	3501      	adds	r5, #1
 8010174:	68e3      	ldr	r3, [r4, #12]
 8010176:	9903      	ldr	r1, [sp, #12]
 8010178:	1a5b      	subs	r3, r3, r1
 801017a:	42ab      	cmp	r3, r5
 801017c:	dcf2      	bgt.n	8010164 <_printf_i+0x210>
 801017e:	e7eb      	b.n	8010158 <_printf_i+0x204>
 8010180:	2500      	movs	r5, #0
 8010182:	f104 0619 	add.w	r6, r4, #25
 8010186:	e7f5      	b.n	8010174 <_printf_i+0x220>
 8010188:	08029aab 	.word	0x08029aab
 801018c:	08029abc 	.word	0x08029abc

08010190 <__sflush_r>:
 8010190:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010198:	0716      	lsls	r6, r2, #28
 801019a:	4605      	mov	r5, r0
 801019c:	460c      	mov	r4, r1
 801019e:	d454      	bmi.n	801024a <__sflush_r+0xba>
 80101a0:	684b      	ldr	r3, [r1, #4]
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	dc02      	bgt.n	80101ac <__sflush_r+0x1c>
 80101a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	dd48      	ble.n	801023e <__sflush_r+0xae>
 80101ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80101ae:	2e00      	cmp	r6, #0
 80101b0:	d045      	beq.n	801023e <__sflush_r+0xae>
 80101b2:	2300      	movs	r3, #0
 80101b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80101b8:	682f      	ldr	r7, [r5, #0]
 80101ba:	6a21      	ldr	r1, [r4, #32]
 80101bc:	602b      	str	r3, [r5, #0]
 80101be:	d030      	beq.n	8010222 <__sflush_r+0x92>
 80101c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80101c2:	89a3      	ldrh	r3, [r4, #12]
 80101c4:	0759      	lsls	r1, r3, #29
 80101c6:	d505      	bpl.n	80101d4 <__sflush_r+0x44>
 80101c8:	6863      	ldr	r3, [r4, #4]
 80101ca:	1ad2      	subs	r2, r2, r3
 80101cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80101ce:	b10b      	cbz	r3, 80101d4 <__sflush_r+0x44>
 80101d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80101d2:	1ad2      	subs	r2, r2, r3
 80101d4:	2300      	movs	r3, #0
 80101d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80101d8:	6a21      	ldr	r1, [r4, #32]
 80101da:	4628      	mov	r0, r5
 80101dc:	47b0      	blx	r6
 80101de:	1c43      	adds	r3, r0, #1
 80101e0:	89a3      	ldrh	r3, [r4, #12]
 80101e2:	d106      	bne.n	80101f2 <__sflush_r+0x62>
 80101e4:	6829      	ldr	r1, [r5, #0]
 80101e6:	291d      	cmp	r1, #29
 80101e8:	d82b      	bhi.n	8010242 <__sflush_r+0xb2>
 80101ea:	4a2a      	ldr	r2, [pc, #168]	@ (8010294 <__sflush_r+0x104>)
 80101ec:	40ca      	lsrs	r2, r1
 80101ee:	07d6      	lsls	r6, r2, #31
 80101f0:	d527      	bpl.n	8010242 <__sflush_r+0xb2>
 80101f2:	2200      	movs	r2, #0
 80101f4:	6062      	str	r2, [r4, #4]
 80101f6:	04d9      	lsls	r1, r3, #19
 80101f8:	6922      	ldr	r2, [r4, #16]
 80101fa:	6022      	str	r2, [r4, #0]
 80101fc:	d504      	bpl.n	8010208 <__sflush_r+0x78>
 80101fe:	1c42      	adds	r2, r0, #1
 8010200:	d101      	bne.n	8010206 <__sflush_r+0x76>
 8010202:	682b      	ldr	r3, [r5, #0]
 8010204:	b903      	cbnz	r3, 8010208 <__sflush_r+0x78>
 8010206:	6560      	str	r0, [r4, #84]	@ 0x54
 8010208:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801020a:	602f      	str	r7, [r5, #0]
 801020c:	b1b9      	cbz	r1, 801023e <__sflush_r+0xae>
 801020e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010212:	4299      	cmp	r1, r3
 8010214:	d002      	beq.n	801021c <__sflush_r+0x8c>
 8010216:	4628      	mov	r0, r5
 8010218:	f7ff fb42 	bl	800f8a0 <_free_r>
 801021c:	2300      	movs	r3, #0
 801021e:	6363      	str	r3, [r4, #52]	@ 0x34
 8010220:	e00d      	b.n	801023e <__sflush_r+0xae>
 8010222:	2301      	movs	r3, #1
 8010224:	4628      	mov	r0, r5
 8010226:	47b0      	blx	r6
 8010228:	4602      	mov	r2, r0
 801022a:	1c50      	adds	r0, r2, #1
 801022c:	d1c9      	bne.n	80101c2 <__sflush_r+0x32>
 801022e:	682b      	ldr	r3, [r5, #0]
 8010230:	2b00      	cmp	r3, #0
 8010232:	d0c6      	beq.n	80101c2 <__sflush_r+0x32>
 8010234:	2b1d      	cmp	r3, #29
 8010236:	d001      	beq.n	801023c <__sflush_r+0xac>
 8010238:	2b16      	cmp	r3, #22
 801023a:	d11e      	bne.n	801027a <__sflush_r+0xea>
 801023c:	602f      	str	r7, [r5, #0]
 801023e:	2000      	movs	r0, #0
 8010240:	e022      	b.n	8010288 <__sflush_r+0xf8>
 8010242:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010246:	b21b      	sxth	r3, r3
 8010248:	e01b      	b.n	8010282 <__sflush_r+0xf2>
 801024a:	690f      	ldr	r7, [r1, #16]
 801024c:	2f00      	cmp	r7, #0
 801024e:	d0f6      	beq.n	801023e <__sflush_r+0xae>
 8010250:	0793      	lsls	r3, r2, #30
 8010252:	680e      	ldr	r6, [r1, #0]
 8010254:	bf08      	it	eq
 8010256:	694b      	ldreq	r3, [r1, #20]
 8010258:	600f      	str	r7, [r1, #0]
 801025a:	bf18      	it	ne
 801025c:	2300      	movne	r3, #0
 801025e:	eba6 0807 	sub.w	r8, r6, r7
 8010262:	608b      	str	r3, [r1, #8]
 8010264:	f1b8 0f00 	cmp.w	r8, #0
 8010268:	dde9      	ble.n	801023e <__sflush_r+0xae>
 801026a:	6a21      	ldr	r1, [r4, #32]
 801026c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801026e:	4643      	mov	r3, r8
 8010270:	463a      	mov	r2, r7
 8010272:	4628      	mov	r0, r5
 8010274:	47b0      	blx	r6
 8010276:	2800      	cmp	r0, #0
 8010278:	dc08      	bgt.n	801028c <__sflush_r+0xfc>
 801027a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801027e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010282:	81a3      	strh	r3, [r4, #12]
 8010284:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801028c:	4407      	add	r7, r0
 801028e:	eba8 0800 	sub.w	r8, r8, r0
 8010292:	e7e7      	b.n	8010264 <__sflush_r+0xd4>
 8010294:	20400001 	.word	0x20400001

08010298 <_fflush_r>:
 8010298:	b538      	push	{r3, r4, r5, lr}
 801029a:	690b      	ldr	r3, [r1, #16]
 801029c:	4605      	mov	r5, r0
 801029e:	460c      	mov	r4, r1
 80102a0:	b913      	cbnz	r3, 80102a8 <_fflush_r+0x10>
 80102a2:	2500      	movs	r5, #0
 80102a4:	4628      	mov	r0, r5
 80102a6:	bd38      	pop	{r3, r4, r5, pc}
 80102a8:	b118      	cbz	r0, 80102b2 <_fflush_r+0x1a>
 80102aa:	6a03      	ldr	r3, [r0, #32]
 80102ac:	b90b      	cbnz	r3, 80102b2 <_fflush_r+0x1a>
 80102ae:	f7ff f84b 	bl	800f348 <__sinit>
 80102b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d0f3      	beq.n	80102a2 <_fflush_r+0xa>
 80102ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80102bc:	07d0      	lsls	r0, r2, #31
 80102be:	d404      	bmi.n	80102ca <_fflush_r+0x32>
 80102c0:	0599      	lsls	r1, r3, #22
 80102c2:	d402      	bmi.n	80102ca <_fflush_r+0x32>
 80102c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80102c6:	f7ff fada 	bl	800f87e <__retarget_lock_acquire_recursive>
 80102ca:	4628      	mov	r0, r5
 80102cc:	4621      	mov	r1, r4
 80102ce:	f7ff ff5f 	bl	8010190 <__sflush_r>
 80102d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80102d4:	07da      	lsls	r2, r3, #31
 80102d6:	4605      	mov	r5, r0
 80102d8:	d4e4      	bmi.n	80102a4 <_fflush_r+0xc>
 80102da:	89a3      	ldrh	r3, [r4, #12]
 80102dc:	059b      	lsls	r3, r3, #22
 80102de:	d4e1      	bmi.n	80102a4 <_fflush_r+0xc>
 80102e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80102e2:	f7ff facd 	bl	800f880 <__retarget_lock_release_recursive>
 80102e6:	e7dd      	b.n	80102a4 <_fflush_r+0xc>

080102e8 <__swhatbuf_r>:
 80102e8:	b570      	push	{r4, r5, r6, lr}
 80102ea:	460c      	mov	r4, r1
 80102ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102f0:	2900      	cmp	r1, #0
 80102f2:	b096      	sub	sp, #88	@ 0x58
 80102f4:	4615      	mov	r5, r2
 80102f6:	461e      	mov	r6, r3
 80102f8:	da0d      	bge.n	8010316 <__swhatbuf_r+0x2e>
 80102fa:	89a3      	ldrh	r3, [r4, #12]
 80102fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010300:	f04f 0100 	mov.w	r1, #0
 8010304:	bf14      	ite	ne
 8010306:	2340      	movne	r3, #64	@ 0x40
 8010308:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801030c:	2000      	movs	r0, #0
 801030e:	6031      	str	r1, [r6, #0]
 8010310:	602b      	str	r3, [r5, #0]
 8010312:	b016      	add	sp, #88	@ 0x58
 8010314:	bd70      	pop	{r4, r5, r6, pc}
 8010316:	466a      	mov	r2, sp
 8010318:	f000 f848 	bl	80103ac <_fstat_r>
 801031c:	2800      	cmp	r0, #0
 801031e:	dbec      	blt.n	80102fa <__swhatbuf_r+0x12>
 8010320:	9901      	ldr	r1, [sp, #4]
 8010322:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010326:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801032a:	4259      	negs	r1, r3
 801032c:	4159      	adcs	r1, r3
 801032e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010332:	e7eb      	b.n	801030c <__swhatbuf_r+0x24>

08010334 <__smakebuf_r>:
 8010334:	898b      	ldrh	r3, [r1, #12]
 8010336:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010338:	079d      	lsls	r5, r3, #30
 801033a:	4606      	mov	r6, r0
 801033c:	460c      	mov	r4, r1
 801033e:	d507      	bpl.n	8010350 <__smakebuf_r+0x1c>
 8010340:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010344:	6023      	str	r3, [r4, #0]
 8010346:	6123      	str	r3, [r4, #16]
 8010348:	2301      	movs	r3, #1
 801034a:	6163      	str	r3, [r4, #20]
 801034c:	b003      	add	sp, #12
 801034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010350:	ab01      	add	r3, sp, #4
 8010352:	466a      	mov	r2, sp
 8010354:	f7ff ffc8 	bl	80102e8 <__swhatbuf_r>
 8010358:	9f00      	ldr	r7, [sp, #0]
 801035a:	4605      	mov	r5, r0
 801035c:	4639      	mov	r1, r7
 801035e:	4630      	mov	r0, r6
 8010360:	f7fe feac 	bl	800f0bc <_malloc_r>
 8010364:	b948      	cbnz	r0, 801037a <__smakebuf_r+0x46>
 8010366:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801036a:	059a      	lsls	r2, r3, #22
 801036c:	d4ee      	bmi.n	801034c <__smakebuf_r+0x18>
 801036e:	f023 0303 	bic.w	r3, r3, #3
 8010372:	f043 0302 	orr.w	r3, r3, #2
 8010376:	81a3      	strh	r3, [r4, #12]
 8010378:	e7e2      	b.n	8010340 <__smakebuf_r+0xc>
 801037a:	89a3      	ldrh	r3, [r4, #12]
 801037c:	6020      	str	r0, [r4, #0]
 801037e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010382:	81a3      	strh	r3, [r4, #12]
 8010384:	9b01      	ldr	r3, [sp, #4]
 8010386:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801038a:	b15b      	cbz	r3, 80103a4 <__smakebuf_r+0x70>
 801038c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010390:	4630      	mov	r0, r6
 8010392:	f000 f81d 	bl	80103d0 <_isatty_r>
 8010396:	b128      	cbz	r0, 80103a4 <__smakebuf_r+0x70>
 8010398:	89a3      	ldrh	r3, [r4, #12]
 801039a:	f023 0303 	bic.w	r3, r3, #3
 801039e:	f043 0301 	orr.w	r3, r3, #1
 80103a2:	81a3      	strh	r3, [r4, #12]
 80103a4:	89a3      	ldrh	r3, [r4, #12]
 80103a6:	431d      	orrs	r5, r3
 80103a8:	81a5      	strh	r5, [r4, #12]
 80103aa:	e7cf      	b.n	801034c <__smakebuf_r+0x18>

080103ac <_fstat_r>:
 80103ac:	b538      	push	{r3, r4, r5, lr}
 80103ae:	4d07      	ldr	r5, [pc, #28]	@ (80103cc <_fstat_r+0x20>)
 80103b0:	2300      	movs	r3, #0
 80103b2:	4604      	mov	r4, r0
 80103b4:	4608      	mov	r0, r1
 80103b6:	4611      	mov	r1, r2
 80103b8:	602b      	str	r3, [r5, #0]
 80103ba:	f000 f821 	bl	8010400 <_fstat>
 80103be:	1c43      	adds	r3, r0, #1
 80103c0:	d102      	bne.n	80103c8 <_fstat_r+0x1c>
 80103c2:	682b      	ldr	r3, [r5, #0]
 80103c4:	b103      	cbz	r3, 80103c8 <_fstat_r+0x1c>
 80103c6:	6023      	str	r3, [r4, #0]
 80103c8:	bd38      	pop	{r3, r4, r5, pc}
 80103ca:	bf00      	nop
 80103cc:	20016090 	.word	0x20016090

080103d0 <_isatty_r>:
 80103d0:	b538      	push	{r3, r4, r5, lr}
 80103d2:	4d06      	ldr	r5, [pc, #24]	@ (80103ec <_isatty_r+0x1c>)
 80103d4:	2300      	movs	r3, #0
 80103d6:	4604      	mov	r4, r0
 80103d8:	4608      	mov	r0, r1
 80103da:	602b      	str	r3, [r5, #0]
 80103dc:	f000 f820 	bl	8010420 <_isatty>
 80103e0:	1c43      	adds	r3, r0, #1
 80103e2:	d102      	bne.n	80103ea <_isatty_r+0x1a>
 80103e4:	682b      	ldr	r3, [r5, #0]
 80103e6:	b103      	cbz	r3, 80103ea <_isatty_r+0x1a>
 80103e8:	6023      	str	r3, [r4, #0]
 80103ea:	bd38      	pop	{r3, r4, r5, pc}
 80103ec:	20016090 	.word	0x20016090

080103f0 <_close>:
 80103f0:	4b02      	ldr	r3, [pc, #8]	@ (80103fc <_close+0xc>)
 80103f2:	2258      	movs	r2, #88	@ 0x58
 80103f4:	601a      	str	r2, [r3, #0]
 80103f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80103fa:	4770      	bx	lr
 80103fc:	20016090 	.word	0x20016090

08010400 <_fstat>:
 8010400:	4b02      	ldr	r3, [pc, #8]	@ (801040c <_fstat+0xc>)
 8010402:	2258      	movs	r2, #88	@ 0x58
 8010404:	601a      	str	r2, [r3, #0]
 8010406:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801040a:	4770      	bx	lr
 801040c:	20016090 	.word	0x20016090

08010410 <_getpid>:
 8010410:	4b02      	ldr	r3, [pc, #8]	@ (801041c <_getpid+0xc>)
 8010412:	2258      	movs	r2, #88	@ 0x58
 8010414:	601a      	str	r2, [r3, #0]
 8010416:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801041a:	4770      	bx	lr
 801041c:	20016090 	.word	0x20016090

08010420 <_isatty>:
 8010420:	4b02      	ldr	r3, [pc, #8]	@ (801042c <_isatty+0xc>)
 8010422:	2258      	movs	r2, #88	@ 0x58
 8010424:	601a      	str	r2, [r3, #0]
 8010426:	2000      	movs	r0, #0
 8010428:	4770      	bx	lr
 801042a:	bf00      	nop
 801042c:	20016090 	.word	0x20016090

08010430 <_kill>:
 8010430:	4b02      	ldr	r3, [pc, #8]	@ (801043c <_kill+0xc>)
 8010432:	2258      	movs	r2, #88	@ 0x58
 8010434:	601a      	str	r2, [r3, #0]
 8010436:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801043a:	4770      	bx	lr
 801043c:	20016090 	.word	0x20016090

08010440 <_lseek>:
 8010440:	4b02      	ldr	r3, [pc, #8]	@ (801044c <_lseek+0xc>)
 8010442:	2258      	movs	r2, #88	@ 0x58
 8010444:	601a      	str	r2, [r3, #0]
 8010446:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801044a:	4770      	bx	lr
 801044c:	20016090 	.word	0x20016090

08010450 <_read>:
 8010450:	4b02      	ldr	r3, [pc, #8]	@ (801045c <_read+0xc>)
 8010452:	2258      	movs	r2, #88	@ 0x58
 8010454:	601a      	str	r2, [r3, #0]
 8010456:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801045a:	4770      	bx	lr
 801045c:	20016090 	.word	0x20016090

08010460 <_write>:
 8010460:	4b02      	ldr	r3, [pc, #8]	@ (801046c <_write+0xc>)
 8010462:	2258      	movs	r2, #88	@ 0x58
 8010464:	601a      	str	r2, [r3, #0]
 8010466:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801046a:	4770      	bx	lr
 801046c:	20016090 	.word	0x20016090

08010470 <_exit>:
 8010470:	e7fe      	b.n	8010470 <_exit>
	...

08010474 <_init>:
 8010474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010476:	bf00      	nop
 8010478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801047a:	bc08      	pop	{r3}
 801047c:	469e      	mov	lr, r3
 801047e:	4770      	bx	lr

08010480 <_fini>:
 8010480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010482:	bf00      	nop
 8010484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010486:	bc08      	pop	{r3}
 8010488:	469e      	mov	lr, r3
 801048a:	4770      	bx	lr
