m255
K3
13
cModel Technology
Z0 dF:\github_project\Verilog_quartus\sc_computer_sim\sc_computer_student\simulation\modelsim
valu
IMf?[b<SDBMT`0>U40<U?H0
VKc:bVz32gc5X2ZbjUde9O3
Z1 dF:\github_project\Verilog_quartus\sc_computer_sim\sc_computer_student\simulation\modelsim
w1559540474
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/alu.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/alu.v
L0 1
Z2 OV;L;10.1d;51
r1
31
Z3 o-vlog01compat -work work -O0
Z4 !s92 -vlog01compat -work work +incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source -O0
!i10b 1
!s100 lc]z]d5hl3`K^ilA2W@8k0
!s85 0
!s108 1559637204.299000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/alu.v|
!s101 -O0
vdff32
I3Oj@HgVz]O<<S;0768o@o1
VUO7_EzIi9>SeN7M;XG9<c0
R1
w1305031718
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/dff32.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/dff32.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 e5[5HC3K7X6J0]?TZ=Hz30
!s85 0
!s108 1559637204.007000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/dff32.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/dff32.v|
!s101 -O0
vio_input_mux
IWaXG]JiG6ThUdmWM34^Yi2
VE]W_C0AC;VoBAl[RC@dLB2
R1
w1559377460
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/io_input_mux.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/io_input_mux.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 4b_fJ14eOYfn<N2<A]B]S1
!s85 0
!s108 1559637203.704000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/io_input_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/io_input_mux.v|
!s101 -O0
vio_input_reg
I?g5TE>Yo_k`g?ZbbR:o2k3
Va`W>ea3e2a]BE_LJo_3@V1
R1
w1559377613
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/io_input_reg.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/io_input_reg.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 gXDzl^4YCnAz=EnAodhLK3
!s85 0
!s108 1559637203.453000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/io_input_reg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/io_input_reg.v|
!s101 -O0
vio_output_reg
IXL_VTTnY^@g^8:zVEETI;3
V?f=h:WaAWKdngnaa?QSJj2
R1
w1559464278
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/io_output_reg.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/io_output_reg.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 D=fB;f^UI?9TI6JQKUeA<1
!s85 0
!s108 1559637203.246000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/io_output_reg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/io_output_reg.v|
!s101 -O0
vlpm_ram_dq_dram
IJ@=K]A:lk9Zm7h2WOBXXm3
V;^>UgMFOjF@EZ@A<NMAW`0
R1
w1305005947
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/lpm_ram_dq_dram.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/lpm_ram_dq_dram.v
L0 39
R2
r1
31
R3
R4
!i10b 1
!s100 3PVTmZDUzQF_Vg?d?cbSc2
!s85 0
!s108 1559637203.022000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/lpm_ram_dq_dram.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/lpm_ram_dq_dram.v|
!s101 -O0
vlpm_rom_irom
IGhG@o1cf31W0g7QIk?T>63
V6I?:oUA0HYdli42?U:6:L0
R1
w1305004957
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/lpm_rom_irom.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/lpm_rom_irom.v
L0 39
R2
r1
31
R3
R4
!i10b 1
!s100 J9VcDMLl>9lNX1=[Di=B20
!s85 0
!s108 1559637202.781000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/lpm_rom_irom.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/lpm_rom_irom.v|
!s101 -O0
vmux2x32
I4]LQh@a7Z[=9Ai?K4iojB0
V_8o=]o8CzEDeX@^n?a@zP3
R1
w1252908544
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/mux2x32.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/mux2x32.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 7`MN:N0fB4:YX9en@hl163
!s85 0
!s108 1559637202.155000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/mux2x32.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/mux2x32.v|
!s101 -O0
vmux2x5
I;nbS9?;WDFRnzG^Xz10l13
Vah3g>_]Y^Qz2GXD7HR^<<3
R1
w1253170143
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/mux2x5.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/mux2x5.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 kg=VWI^5j];:C]i2d<j9V2
!s85 0
!s108 1559637202.448000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/mux2x5.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/mux2x5.v|
!s101 -O0
vmux4x32
Ih]8>27Yb@[<gM[XXmd@l01
VM:hYY`k:C]4^:^k7d8C]M0
R1
w1252998688
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/mux4x32.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/mux4x32.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 2LB<;[n<:X6DjzgjY6S`B0
!s85 0
!s108 1559637201.923000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/mux4x32.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/mux4x32.v|
!s101 -O0
vregfile
Ie:D5:Fh0?o>VR@XMQbBnb2
VHL?YD<z4Tlb1gm`0^XW@D2
R1
w1559371151
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/regfile.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/regfile.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 ?F^[E8ZGV5k3jcPz8^K]U1
!s85 0
!s108 1559637201.661000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/regfile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/regfile.v|
!s101 -O0
vsc_computer
IR9I?;9QddUbc7GZRG]dIa3
VmFm;AL?ICREmme8T_M0RY3
R1
w1559558931
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_computer.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_computer.v
L0 9
R2
r1
31
R3
R4
!i10b 1
!s100 UEoYS0fL6omUTcI5WzzU20
!s85 0
!s108 1559637201.431000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_computer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_computer.v|
!s101 -O0
vsc_computer_sim
!i10b 1
!s100 RB2eG5@6gEn[cBnB]cDK<1
IH2HjYfPGLVN9R^;W[KF^L3
V^jiC<6F7]doek[nRMoOol1
R1
w1559549311
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/../sc_computer_sim.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/../sc_computer_sim.v
L0 26
R2
r1
!s85 0
31
!s108 1559637204.513000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/../sc_computer_sim.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/..|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/../sc_computer_sim.v|
!s101 -O0
R3
!s92 -vlog01compat -work work +incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/.. -O0
vsc_cpu
Ik^fz`RmAgUAgVe3SjLOF10
V:mi8;^<LZUMNBc_]kEVbj2
R1
w1559370995
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_cpu.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_cpu.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 ;JKMfaC>A[L>jh]cb3z?91
!s85 0
!s108 1559637201.234000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_cpu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_cpu.v|
!s101 -O0
vsc_cu
IJ<Ha`ZRUCAXGL;E7@`C8B0
VAlN72Pg@l_c4ao;V0co7c3
R1
w1559120563
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_cu.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_cu.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 P[N<kLXdC5zUS`EKzleY@0
!s85 0
!s108 1559637200.944000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_cu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_cu.v|
!s101 -O0
vsc_datamem
I8VOGS<=L3PLnP`jHLB9@H0
VRzo51LE[eY:;>5jFDJh[P0
R1
w1559549560
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_datamem.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_datamem.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 In<D0=92d<_:a[c?9lVQ72
!s85 0
!s108 1559637200.742000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_datamem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_datamem.v|
!s101 -O0
vsc_instmem
ILghbBcY2nCiA@Wl?gDihK2
VkU`UIUgSeP=c3TJLN64XO2
R1
w1305084523
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_instmen.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_instmen.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 MSek[hK0jf<7E4lZ2dFl@2
!s85 0
!s108 1559637200.459000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_instmen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sc_instmen.v|
!s101 -O0
vsevenseg
IInGNRV_0^i>07fa0zH^PF2
V<kz4<ET@H::]Aoef`6B9U3
R1
w1559525738
8F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sevenseg.v
FF:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sevenseg.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 QW`T9OzKbTP1EU7=]3hQB3
!s85 0
!s108 1559637200.230000
!s107 F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sevenseg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source|F:/github_project/Verilog_quartus/sc_computer_sim/sc_computer_student/source/sevenseg.v|
!s101 -O0
