vendor_name = ModelSim
source_file = 1, C:/Users/Lenovo/Desktop/stdlogic/stdlogic.vhd
source_file = 1, C:/Users/Lenovo/Desktop/stdlogic/Waveform.vwf
source_file = 1, C:/Users/Lenovo/Desktop/stdlogic/db/stdlogic.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = bu
instance = comp, \y~output , y~output, bu, 1
instance = comp, \a~input , a~input, bu, 1
instance = comp, \b~input , b~input, bu, 1
instance = comp, \oe~input , oe~input, bu, 1
