Classic Timing Analyzer report for CPU
Wed Mar 24 19:55:13 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                    ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.177 ns                         ; reset                                  ; multiplier:multiplier|cicloAtual[5]           ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 18.126 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; AluResult[29]                                 ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.226 ns                        ; reset                                  ; multiplier:multiplier|fim                     ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 70.67 MHz ( period = 14.150 ns ) ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][23] ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:A|Saida[2]                 ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]     ; clock      ; clock    ; 724          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                               ;            ;          ; 724          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 70.67 MHz ( period = 14.150 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][24] ; clock      ; clock    ; None                        ; None                      ; 3.161 ns                ;
; N/A                                     ; 70.67 MHz ( period = 14.150 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][25] ; clock      ; clock    ; None                        ; None                      ; 3.161 ns                ;
; N/A                                     ; 70.67 MHz ( period = 14.150 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][23] ; clock      ; clock    ; None                        ; None                      ; 3.161 ns                ;
; N/A                                     ; 70.94 MHz ( period = 14.096 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][25] ; clock      ; clock    ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 70.95 MHz ( period = 14.094 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][5]  ; clock      ; clock    ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 70.95 MHz ( period = 14.094 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][15] ; clock      ; clock    ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 71.07 MHz ( period = 14.070 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][17] ; clock      ; clock    ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 71.18 MHz ( period = 14.048 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][9]  ; clock      ; clock    ; None                        ; None                      ; 3.090 ns                ;
; N/A                                     ; 71.39 MHz ( period = 14.008 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[31][0]  ; clock      ; clock    ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 71.39 MHz ( period = 14.008 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[31][1]  ; clock      ; clock    ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 71.39 MHz ( period = 14.008 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[31][2]  ; clock      ; clock    ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 71.39 MHz ( period = 14.008 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[31][3]  ; clock      ; clock    ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 71.39 MHz ( period = 14.008 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[31][4]  ; clock      ; clock    ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 71.39 MHz ( period = 14.008 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[31][5]  ; clock      ; clock    ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 71.48 MHz ( period = 13.990 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][0]  ; clock      ; clock    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 71.48 MHz ( period = 13.990 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][1]  ; clock      ; clock    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 71.48 MHz ( period = 13.990 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][2]  ; clock      ; clock    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 71.48 MHz ( period = 13.990 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][3]  ; clock      ; clock    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 71.48 MHz ( period = 13.990 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][4]  ; clock      ; clock    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 71.48 MHz ( period = 13.990 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][26] ; clock      ; clock    ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 71.57 MHz ( period = 13.972 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][22] ; clock      ; clock    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 71.57 MHz ( period = 13.972 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][23] ; clock      ; clock    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 71.60 MHz ( period = 13.966 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][31] ; clock      ; clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 71.67 MHz ( period = 13.952 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[31][0]  ; clock      ; clock    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 71.67 MHz ( period = 13.952 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[31][1]  ; clock      ; clock    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 71.67 MHz ( period = 13.952 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[31][2]  ; clock      ; clock    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 71.67 MHz ( period = 13.952 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[31][3]  ; clock      ; clock    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 71.67 MHz ( period = 13.952 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[31][4]  ; clock      ; clock    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 71.67 MHz ( period = 13.952 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[31][5]  ; clock      ; clock    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 71.76 MHz ( period = 13.936 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][0]  ; clock      ; clock    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 71.76 MHz ( period = 13.936 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][1]  ; clock      ; clock    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 71.76 MHz ( period = 13.936 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][2]  ; clock      ; clock    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 71.76 MHz ( period = 13.936 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][3]  ; clock      ; clock    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 71.76 MHz ( period = 13.936 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][4]  ; clock      ; clock    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 71.76 MHz ( period = 13.936 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][5]  ; clock      ; clock    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 71.76 MHz ( period = 13.936 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][6]  ; clock      ; clock    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 71.76 MHz ( period = 13.936 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][16] ; clock      ; clock    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 71.89 MHz ( period = 13.910 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][0]  ; clock      ; clock    ; None                        ; None                      ; 3.028 ns                ;
; N/A                                     ; 71.89 MHz ( period = 13.910 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][11] ; clock      ; clock    ; None                        ; None                      ; 3.028 ns                ;
; N/A                                     ; 71.97 MHz ( period = 13.894 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[31][0]  ; clock      ; clock    ; None                        ; None                      ; 3.035 ns                ;
; N/A                                     ; 71.97 MHz ( period = 13.894 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[31][1]  ; clock      ; clock    ; None                        ; None                      ; 3.035 ns                ;
; N/A                                     ; 71.97 MHz ( period = 13.894 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[31][2]  ; clock      ; clock    ; None                        ; None                      ; 3.035 ns                ;
; N/A                                     ; 71.97 MHz ( period = 13.894 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[31][3]  ; clock      ; clock    ; None                        ; None                      ; 3.035 ns                ;
; N/A                                     ; 71.97 MHz ( period = 13.894 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[31][4]  ; clock      ; clock    ; None                        ; None                      ; 3.035 ns                ;
; N/A                                     ; 71.97 MHz ( period = 13.894 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[31][5]  ; clock      ; clock    ; None                        ; None                      ; 3.035 ns                ;
; N/A                                     ; 72.01 MHz ( period = 13.886 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][24]  ; clock      ; clock    ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 72.01 MHz ( period = 13.886 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][25]  ; clock      ; clock    ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 72.01 MHz ( period = 13.886 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][23]  ; clock      ; clock    ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 72.18 MHz ( period = 13.854 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][0]  ; clock      ; clock    ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 72.18 MHz ( period = 13.854 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][1]  ; clock      ; clock    ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 72.18 MHz ( period = 13.854 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][2]  ; clock      ; clock    ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 72.18 MHz ( period = 13.854 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][3]  ; clock      ; clock    ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 72.18 MHz ( period = 13.854 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][4]  ; clock      ; clock    ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 72.18 MHz ( period = 13.854 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][5]  ; clock      ; clock    ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 72.18 MHz ( period = 13.854 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][6]  ; clock      ; clock    ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 72.18 MHz ( period = 13.854 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][7]  ; clock      ; clock    ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 72.18 MHz ( period = 13.854 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][16] ; clock      ; clock    ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 72.18 MHz ( period = 13.854 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][8]  ; clock      ; clock    ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 72.18 MHz ( period = 13.854 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][9]  ; clock      ; clock    ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 72.44 MHz ( period = 13.804 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][31] ; clock      ; clock    ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; 72.44 MHz ( period = 13.804 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][30] ; clock      ; clock    ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; 72.52 MHz ( period = 13.790 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][20] ; clock      ; clock    ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 72.61 MHz ( period = 13.772 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][3]  ; clock      ; clock    ; None                        ; None                      ; 2.969 ns                ;
; N/A                                     ; 72.61 MHz ( period = 13.772 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][4]  ; clock      ; clock    ; None                        ; None                      ; 2.969 ns                ;
; N/A                                     ; 72.61 MHz ( period = 13.772 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][5]  ; clock      ; clock    ; None                        ; None                      ; 2.969 ns                ;
; N/A                                     ; 72.61 MHz ( period = 13.772 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][8]  ; clock      ; clock    ; None                        ; None                      ; 2.969 ns                ;
; N/A                                     ; 72.61 MHz ( period = 13.772 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][9]  ; clock      ; clock    ; None                        ; None                      ; 2.969 ns                ;
; N/A                                     ; 72.66 MHz ( period = 13.762 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][29] ; clock      ; clock    ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 72.66 MHz ( period = 13.762 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][27] ; clock      ; clock    ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 72.66 MHz ( period = 13.762 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][26] ; clock      ; clock    ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 72.71 MHz ( period = 13.754 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][6]  ; clock      ; clock    ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; 72.71 MHz ( period = 13.754 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][7]  ; clock      ; clock    ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; 72.71 MHz ( period = 13.754 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][17] ; clock      ; clock    ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; 72.73 MHz ( period = 13.750 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][18] ; clock      ; clock    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 72.73 MHz ( period = 13.750 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][12] ; clock      ; clock    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 72.73 MHz ( period = 13.750 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][10] ; clock      ; clock    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 72.73 MHz ( period = 13.750 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][11] ; clock      ; clock    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 72.74 MHz ( period = 13.748 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][31] ; clock      ; clock    ; None                        ; None                      ; 2.966 ns                ;
; N/A                                     ; 72.74 MHz ( period = 13.748 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][30] ; clock      ; clock    ; None                        ; None                      ; 2.966 ns                ;
; N/A                                     ; 72.74 MHz ( period = 13.748 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][28] ; clock      ; clock    ; None                        ; None                      ; 2.966 ns                ;
; N/A                                     ; 72.74 MHz ( period = 13.748 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[10][29] ; clock      ; clock    ; None                        ; None                      ; 2.966 ns                ;
; N/A                                     ; 72.88 MHz ( period = 13.722 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][25] ; clock      ; clock    ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 72.89 MHz ( period = 13.720 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][5]  ; clock      ; clock    ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 72.89 MHz ( period = 13.720 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][15] ; clock      ; clock    ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 73.01 MHz ( period = 13.696 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][17] ; clock      ; clock    ; None                        ; None                      ; 3.035 ns                ;
; N/A                                     ; 73.10 MHz ( period = 13.680 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[5][24]  ; clock      ; clock    ; None                        ; None                      ; 2.936 ns                ;
; N/A                                     ; 73.10 MHz ( period = 13.680 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[5][25]  ; clock      ; clock    ; None                        ; None                      ; 2.936 ns                ;
; N/A                                     ; 73.10 MHz ( period = 13.680 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[5][16]  ; clock      ; clock    ; None                        ; None                      ; 2.936 ns                ;
; N/A                                     ; 73.10 MHz ( period = 13.680 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[5][13]  ; clock      ; clock    ; None                        ; None                      ; 2.936 ns                ;
; N/A                                     ; 73.10 MHz ( period = 13.680 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[5][8]   ; clock      ; clock    ; None                        ; None                      ; 2.936 ns                ;
; N/A                                     ; 73.13 MHz ( period = 13.674 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][9]  ; clock      ; clock    ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 73.23 MHz ( period = 13.656 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][18] ; clock      ; clock    ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; 73.23 MHz ( period = 13.656 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][19] ; clock      ; clock    ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; 73.23 MHz ( period = 13.656 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][14] ; clock      ; clock    ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; 73.23 MHz ( period = 13.656 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][12] ; clock      ; clock    ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; 73.23 MHz ( period = 13.656 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][10] ; clock      ; clock    ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; 73.23 MHz ( period = 13.656 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][15] ; clock      ; clock    ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; 73.23 MHz ( period = 13.656 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][13] ; clock      ; clock    ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; 73.23 MHz ( period = 13.656 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[11][11] ; clock      ; clock    ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; 73.24 MHz ( period = 13.654 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][10] ; clock      ; clock    ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 73.26 MHz ( period = 13.650 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[31][0]  ; clock      ; clock    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 73.26 MHz ( period = 13.650 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[31][1]  ; clock      ; clock    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 73.26 MHz ( period = 13.650 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[31][2]  ; clock      ; clock    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 73.26 MHz ( period = 13.650 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[31][3]  ; clock      ; clock    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 73.26 MHz ( period = 13.650 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[31][4]  ; clock      ; clock    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 73.26 MHz ( period = 13.650 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[31][5]  ; clock      ; clock    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 73.29 MHz ( period = 13.644 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][5]  ; clock      ; clock    ; None                        ; None                      ; 2.907 ns                ;
; N/A                                     ; 73.29 MHz ( period = 13.644 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][7]  ; clock      ; clock    ; None                        ; None                      ; 2.907 ns                ;
; N/A                                     ; 73.29 MHz ( period = 13.644 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][16] ; clock      ; clock    ; None                        ; None                      ; 2.907 ns                ;
; N/A                                     ; 73.30 MHz ( period = 13.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][0]  ; clock      ; clock    ; None                        ; None                      ; 3.028 ns                ;
; N/A                                     ; 73.30 MHz ( period = 13.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][1]  ; clock      ; clock    ; None                        ; None                      ; 3.028 ns                ;
; N/A                                     ; 73.30 MHz ( period = 13.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][2]  ; clock      ; clock    ; None                        ; None                      ; 3.028 ns                ;
; N/A                                     ; 73.30 MHz ( period = 13.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][3]  ; clock      ; clock    ; None                        ; None                      ; 3.028 ns                ;
; N/A                                     ; 73.30 MHz ( period = 13.642 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][4]  ; clock      ; clock    ; None                        ; None                      ; 3.028 ns                ;
; N/A                                     ; 73.40 MHz ( period = 13.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][22] ; clock      ; clock    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 73.40 MHz ( period = 13.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][23] ; clock      ; clock    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 73.40 MHz ( period = 13.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][21] ; clock      ; clock    ; None                        ; None                      ; 2.895 ns                ;
; N/A                                     ; 73.40 MHz ( period = 13.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][12] ; clock      ; clock    ; None                        ; None                      ; 2.895 ns                ;
; N/A                                     ; 73.41 MHz ( period = 13.622 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][18] ; clock      ; clock    ; None                        ; None                      ; 2.896 ns                ;
; N/A                                     ; 73.41 MHz ( period = 13.622 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][14] ; clock      ; clock    ; None                        ; None                      ; 2.896 ns                ;
; N/A                                     ; 73.41 MHz ( period = 13.622 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][15] ; clock      ; clock    ; None                        ; None                      ; 2.896 ns                ;
; N/A                                     ; 73.44 MHz ( period = 13.616 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][26] ; clock      ; clock    ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 73.45 MHz ( period = 13.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][0]  ; clock      ; clock    ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; 73.45 MHz ( period = 13.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][1]  ; clock      ; clock    ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; 73.45 MHz ( period = 13.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][2]  ; clock      ; clock    ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; 73.45 MHz ( period = 13.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][31] ; clock      ; clock    ; None                        ; None                      ; 2.892 ns                ;
; N/A                                     ; 73.45 MHz ( period = 13.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][28] ; clock      ; clock    ; None                        ; None                      ; 2.892 ns                ;
; N/A                                     ; 73.45 MHz ( period = 13.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][29] ; clock      ; clock    ; None                        ; None                      ; 2.892 ns                ;
; N/A                                     ; 73.45 MHz ( period = 13.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[13][24] ; clock      ; clock    ; None                        ; None                      ; 3.010 ns                ;
; N/A                                     ; 73.45 MHz ( period = 13.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[13][25] ; clock      ; clock    ; None                        ; None                      ; 3.010 ns                ;
; N/A                                     ; 73.45 MHz ( period = 13.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[13][23] ; clock      ; clock    ; None                        ; None                      ; 3.010 ns                ;
; N/A                                     ; 73.45 MHz ( period = 13.614 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[13][16] ; clock      ; clock    ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; 73.48 MHz ( period = 13.610 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][3]   ; clock      ; clock    ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 73.48 MHz ( period = 13.610 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][4]   ; clock      ; clock    ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 73.48 MHz ( period = 13.610 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][5]   ; clock      ; clock    ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][0]  ; clock      ; clock    ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][1]  ; clock      ; clock    ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][2]  ; clock      ; clock    ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][3]  ; clock      ; clock    ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][4]  ; clock      ; clock    ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][5]  ; clock      ; clock    ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][6]  ; clock      ; clock    ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][7]  ; clock      ; clock    ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[9][31]  ; clock      ; clock    ; None                        ; None                      ; 2.887 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][16] ; clock      ; clock    ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][9]  ; clock      ; clock    ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 73.56 MHz ( period = 13.594 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[6][3]   ; clock      ; clock    ; None                        ; None                      ; 2.887 ns                ;
; N/A                                     ; 73.56 MHz ( period = 13.594 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[6][4]   ; clock      ; clock    ; None                        ; None                      ; 2.887 ns                ;
; N/A                                     ; 73.56 MHz ( period = 13.594 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[6][5]   ; clock      ; clock    ; None                        ; None                      ; 2.887 ns                ;
; N/A                                     ; 73.56 MHz ( period = 13.594 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[6][6]   ; clock      ; clock    ; None                        ; None                      ; 2.887 ns                ;
; N/A                                     ; 73.56 MHz ( period = 13.594 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][25]  ; clock      ; clock    ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 73.57 MHz ( period = 13.592 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][31] ; clock      ; clock    ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 73.57 MHz ( period = 13.592 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][25] ; clock      ; clock    ; None                        ; None                      ; 2.995 ns                ;
; N/A                                     ; 73.58 MHz ( period = 13.590 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][5]  ; clock      ; clock    ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 73.58 MHz ( period = 13.590 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][15] ; clock      ; clock    ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 73.61 MHz ( period = 13.586 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[20][31] ; clock      ; clock    ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 73.62 MHz ( period = 13.584 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][18]  ; clock      ; clock    ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 73.62 MHz ( period = 13.584 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][15]  ; clock      ; clock    ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 73.64 MHz ( period = 13.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[30][0]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.64 MHz ( period = 13.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[30][1]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.64 MHz ( period = 13.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[30][2]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.64 MHz ( period = 13.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[30][3]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.64 MHz ( period = 13.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[30][4]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.64 MHz ( period = 13.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[30][5]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.64 MHz ( period = 13.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[30][6]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.64 MHz ( period = 13.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[30][7]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.64 MHz ( period = 13.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][19]  ; clock      ; clock    ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 73.64 MHz ( period = 13.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][14]  ; clock      ; clock    ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 73.65 MHz ( period = 13.578 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][27]  ; clock      ; clock    ; None                        ; None                      ; 2.858 ns                ;
; N/A                                     ; 73.68 MHz ( period = 13.572 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][3]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.68 MHz ( period = 13.572 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][5]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.68 MHz ( period = 13.572 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[17][5]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.68 MHz ( period = 13.572 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[17][6]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.68 MHz ( period = 13.572 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][6]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.68 MHz ( period = 13.572 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][7]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.68 MHz ( period = 13.572 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[17][7]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.68 MHz ( period = 13.572 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[17][8]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.68 MHz ( period = 13.572 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[17][9]  ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 73.70 MHz ( period = 13.568 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[20][25] ; clock      ; clock    ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 73.71 MHz ( period = 13.566 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][17] ; clock      ; clock    ; None                        ; None                      ; 2.981 ns                ;
; N/A                                     ; 73.72 MHz ( period = 13.564 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[6][28]  ; clock      ; clock    ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 73.72 MHz ( period = 13.564 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[6][27]  ; clock      ; clock    ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 73.72 MHz ( period = 13.564 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[6][26]  ; clock      ; clock    ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 73.74 MHz ( period = 13.562 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][25] ; clock      ; clock    ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 73.74 MHz ( period = 13.562 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][22] ; clock      ; clock    ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 73.75 MHz ( period = 13.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][30] ; clock      ; clock    ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 73.80 MHz ( period = 13.550 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][24] ; clock      ; clock    ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; 73.80 MHz ( period = 13.550 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][23] ; clock      ; clock    ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; 73.82 MHz ( period = 13.546 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][19] ; clock      ; clock    ; None                        ; None                      ; 2.840 ns                ;
; N/A                                     ; 73.83 MHz ( period = 13.544 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][9]  ; clock      ; clock    ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 73.87 MHz ( period = 13.538 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[5][30]  ; clock      ; clock    ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 73.87 MHz ( period = 13.538 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[5][22]  ; clock      ; clock    ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 73.87 MHz ( period = 13.538 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[5][23]  ; clock      ; clock    ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 73.88 MHz ( period = 13.536 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][0]  ; clock      ; clock    ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; 73.88 MHz ( period = 13.536 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[6][31]  ; clock      ; clock    ; None                        ; None                      ; 2.842 ns                ;
; N/A                                     ; 73.88 MHz ( period = 13.536 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[6][30]  ; clock      ; clock    ; None                        ; None                      ; 2.842 ns                ;
; N/A                                     ; 73.88 MHz ( period = 13.536 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[6][29]  ; clock      ; clock    ; None                        ; None                      ; 2.842 ns                ;
; N/A                                     ; 73.88 MHz ( period = 13.536 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[24][11] ; clock      ; clock    ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; 73.89 MHz ( period = 13.534 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[12][7]  ; clock      ; clock    ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; 73.89 MHz ( period = 13.534 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[12][16] ; clock      ; clock    ; None                        ; None                      ; 2.950 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                      ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 0.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 0.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 0.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 0.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 0.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 0.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 0.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 0.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 0.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 0.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 0.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 0.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 0.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 0.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]    ; clock      ; clock    ; None                       ; None                       ; 0.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 0.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]     ; clock      ; clock    ; None                       ; None                       ; 0.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[11]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 0.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[1]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[11]                        ; MuxRegData:MuxRegData|MuxRegDataOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[0]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[19]                        ; MuxRegData:MuxRegData|MuxRegDataOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[12]                             ; MuxRegData:MuxRegData|MuxRegDataOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxRegData:MuxRegData|MuxRegDataOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[18]                        ; MuxRegData:MuxRegData|MuxRegDataOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[4]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[19]                             ; MuxRegData:MuxRegData|MuxRegDataOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[3]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[4]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[22]                        ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxRegData:MuxRegData|MuxRegDataOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[4]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[1]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[10]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[5]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[10]                             ; MuxRegData:MuxRegData|MuxRegDataOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[2]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[2]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[0]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                             ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[9]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[0]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr25_21[2]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxRegData:MuxRegData|MuxRegDataOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[2]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[20]                             ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[25]                        ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[12]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxRegData:MuxRegData|MuxRegDataOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[20]                        ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[24]                        ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[10]                        ; MuxRegData:MuxRegData|MuxRegDataOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                             ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxRegData:MuxRegData|MuxRegDataOut[2]     ; clock      ; clock    ; None                       ; None                       ; 2.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]                              ; MuxRegData:MuxRegData|MuxRegDataOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[27]                        ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 2.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[2]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; MuxRegData:MuxRegData|MuxRegDataOut[30]    ; clock      ; clock    ; None                       ; None                       ; 2.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[31]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[4]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxRegData:MuxRegData|MuxRegDataOut[13]    ; clock      ; clock    ; None                       ; None                       ; 2.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[16]                             ; MuxRegData:MuxRegData|MuxRegDataOut[16]    ; clock      ; clock    ; None                       ; None                       ; 2.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[23]                        ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 2.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[17]                        ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[29]                        ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 2.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 2.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 2.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 2.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[8]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 2.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 2.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[30]                        ; MuxRegData:MuxRegData|MuxRegDataOut[30]    ; clock      ; clock    ; None                       ; None                       ; 2.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[12]                        ; MuxRegData:MuxRegData|MuxRegDataOut[12]    ; clock      ; clock    ; None                       ; None                       ; 2.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 2.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[28]                        ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[5]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 2.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[31]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[3]                         ; MuxRegData:MuxRegData|MuxRegDataOut[3]     ; clock      ; clock    ; None                       ; None                       ; 2.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxRegData:MuxRegData|MuxRegDataOut[9]     ; clock      ; clock    ; None                       ; None                       ; 2.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxRegData:MuxRegData|MuxRegDataOut[1]     ; clock      ; clock    ; None                       ; None                       ; 2.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 2.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[3]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 2.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 2.225 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------+
; tsu                                                                                        ;
+-------+--------------+------------+-------+-------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                  ; To Clock ;
+-------+--------------+------------+-------+-------------------------------------+----------+
; N/A   ; None         ; 5.177 ns   ; reset ; multiplier:multiplier|cicloAtual[5] ; clock    ;
; N/A   ; None         ; 4.752 ns   ; reset ; multiplier:multiplier|cicloAtual[4] ; clock    ;
; N/A   ; None         ; 4.319 ns   ; reset ; multiplier:multiplier|cicloAtual[2] ; clock    ;
; N/A   ; None         ; 4.166 ns   ; reset ; divisor:divisor|fim                 ; clock    ;
; N/A   ; None         ; 4.102 ns   ; reset ; multiplier:multiplier|cicloAtual[0] ; clock    ;
; N/A   ; None         ; 4.002 ns   ; reset ; multiplier:multiplier|cicloAtual[1] ; clock    ;
; N/A   ; None         ; 4.001 ns   ; reset ; multiplier:multiplier|cicloAtual[3] ; clock    ;
; N/A   ; None         ; 3.465 ns   ; reset ; multiplier:multiplier|fim           ; clock    ;
+-------+--------------+------------+-------+-------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 18.126 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.969 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.966 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.966 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.943 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.899 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.772 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.660 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.615 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.612 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.612 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.589 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.545 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.503 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.500 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.500 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.477 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.433 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.346 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.328 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.244 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.172 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.999 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.992 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.984 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.974 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.942 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.890 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.880 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.874 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.862 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.818 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.785 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.782 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.782 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.778 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.759 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.715 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.706 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.645 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.630 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.546 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.533 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.520 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.518 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.455 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.419 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.408 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.298 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.295 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.295 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.272 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.228 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.192 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.162 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.144 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.144 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.080 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.065 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.060 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.040 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.012 ns  ; Controle:Controle|ALUSrcA               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.001 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.988 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.953 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.896 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.844 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.841 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.841 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.818 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.815 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.800 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.799 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.790 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.774 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.766 ns  ; Registrador:PC|Saida[1]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.746 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.707 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.690 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.687 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.686 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.678 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.675 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.667 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.664 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.658 ns  ; Controle:Controle|ALUSrcA               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.657 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.589 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.588 ns  ; Registrador:PC|Saida[0]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.586 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.586 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.584 ns  ; Registrador:A|Saida[1]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.574 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.573 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.563 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.562 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.546 ns  ; Controle:Controle|ALUSrcA               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.542 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.540 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.519 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.510 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.507 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.507 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.507 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.504 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.504 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.501 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.494 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.485 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.484 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.481 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.445 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.440 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.437 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.430 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.412 ns  ; Registrador:PC|Saida[1]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.401 ns  ; Registrador:A|Saida[3]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.396 ns  ; Registrador:PC|Saida[5]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.383 ns  ; Registrador:A|Saida[5]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.365 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.362 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.353 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.334 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.333 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.333 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.328 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.328 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.325 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.325 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.314 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.313 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.308 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.302 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.300 ns  ; Registrador:PC|Saida[1]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.292 ns  ; Registrador:PC|Saida[3]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.258 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.254 ns  ; Registrador:PC|Saida[7]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.254 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.241 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.235 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.234 ns  ; Registrador:PC|Saida[0]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.230 ns  ; Registrador:A|Saida[1]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.221 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.221 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.208 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.204 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.203 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.203 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.199 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.196 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.186 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.157 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.154 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.154 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.140 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.131 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.122 ns  ; Registrador:PC|Saida[0]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.119 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.118 ns  ; Registrador:A|Saida[1]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.116 ns  ; Registrador:A|Saida[0]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.096 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.087 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.074 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.047 ns  ; Registrador:A|Saida[3]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.047 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.047 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.044 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.044 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.042 ns  ; Registrador:PC|Saida[5]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.036 ns  ; Registrador:A|Saida[7]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.029 ns  ; Registrador:A|Saida[5]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.028 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.021 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 15.011 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.002 ns  ; Registrador:PC|Saida[11]                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.980 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.977 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.966 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.960 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.954 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.948 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.938 ns  ; Registrador:PC|Saida[3]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.938 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.935 ns  ; Registrador:A|Saida[3]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.930 ns  ; Registrador:PC|Saida[5]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.917 ns  ; Registrador:A|Saida[5]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.900 ns  ; Registrador:PC|Saida[7]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.900 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.899 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.887 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.884 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.875 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.874 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.869 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.868 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.866 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.864 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.859 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.856 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.842 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; AluResult[31] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+--------------------------------------------------------------------------------------------------+
; th                                                                                               ;
+---------------+-------------+-----------+-------+-------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                  ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------------------+----------+
; N/A           ; None        ; -3.226 ns ; reset ; multiplier:multiplier|fim           ; clock    ;
; N/A           ; None        ; -3.604 ns ; reset ; multiplier:multiplier|cicloAtual[5] ; clock    ;
; N/A           ; None        ; -3.735 ns ; reset ; multiplier:multiplier|cicloAtual[0] ; clock    ;
; N/A           ; None        ; -3.739 ns ; reset ; multiplier:multiplier|cicloAtual[4] ; clock    ;
; N/A           ; None        ; -3.740 ns ; reset ; multiplier:multiplier|cicloAtual[3] ; clock    ;
; N/A           ; None        ; -3.741 ns ; reset ; multiplier:multiplier|cicloAtual[1] ; clock    ;
; N/A           ; None        ; -3.863 ns ; reset ; multiplier:multiplier|cicloAtual[2] ; clock    ;
; N/A           ; None        ; -3.927 ns ; reset ; divisor:divisor|fim                 ; clock    ;
+---------------+-------------+-----------+-------+-------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 24 19:55:12 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[1]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[3]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[4]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[5]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[31]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[28]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[2]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[5]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[7]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[4]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[27]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[20]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[31]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[30]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[23]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[16]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[28]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[29]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[12]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[27]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[26]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[13]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[25]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[22]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[18]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[9]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[23]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[19]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[16]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[15]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[2]" as buffer
    Info: Detected gated clock "MuxRegData:MuxRegData|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[3]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected gated clock "MuxPCSource:MuxPCSource|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[2]" as buffer
Info: Clock "clock" has Internal fmax of 70.67 MHz between source register "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" and destination register "Banco_reg:banco_registradores|Cluster[13][24]" (period= 14.15 ns)
    Info: + Longest register to register delay is 3.161 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y13_N0; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest|MuxRegDestOut[3]'
        Info: 2: + IC(1.020 ns) + CELL(0.357 ns) = 1.377 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 32; COMB Node = 'Banco_reg:banco_registradores|Decoder0~9'
        Info: 3: + IC(1.038 ns) + CELL(0.746 ns) = 3.161 ns; Loc. = LCFF_X25_Y18_N3; Fanout = 2; REG Node = 'Banco_reg:banco_registradores|Cluster[13][24]'
        Info: Total cell delay = 1.103 ns ( 34.89 % )
        Info: Total interconnect delay = 2.058 ns ( 65.11 % )
    Info: - Smallest clock skew is -3.824 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.472 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 11; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1344; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X25_Y18_N3; Fanout = 2; REG Node = 'Banco_reg:banco_registradores|Cluster[13][24]'
            Info: Total cell delay = 1.472 ns ( 59.55 % )
            Info: Total interconnect delay = 1.000 ns ( 40.45 % )
        Info: - Longest clock path from clock "clock" to source register is 6.296 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 11; CLK Node = 'clock'
            Info: 2: + IC(1.211 ns) + CELL(0.712 ns) = 2.777 ns; Loc. = LCFF_X22_Y10_N29; Fanout = 9; REG Node = 'Controle:Controle|RegData[2]'
            Info: 3: + IC(0.661 ns) + CELL(0.228 ns) = 3.666 ns; Loc. = LCCOMB_X23_Y11_N18; Fanout = 1; COMB Node = 'MuxRegDest:MuxRegDest|Mux5~0'
            Info: 4: + IC(1.550 ns) + CELL(0.000 ns) = 5.216 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'MuxRegDest:MuxRegDest|Mux5~0clkctrl'
            Info: 5: + IC(0.926 ns) + CELL(0.154 ns) = 6.296 ns; Loc. = LCCOMB_X21_Y13_N0; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest|MuxRegDestOut[3]'
            Info: Total cell delay = 1.948 ns ( 30.94 % )
            Info: Total interconnect delay = 4.348 ns ( 69.06 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:A|Saida[2]" and destination pin or register "MuxPCSource:MuxPCSource|MuxPCSourceOut[2]" for clock "clock" (Hold time is 2.966 ns)
    Info: + Largest clock skew is 3.947 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.414 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 11; CLK Node = 'clock'
            Info: 2: + IC(1.113 ns) + CELL(0.712 ns) = 2.679 ns; Loc. = LCFF_X19_Y10_N31; Fanout = 38; REG Node = 'Controle:Controle|PCSource[2]'
            Info: 3: + IC(0.643 ns) + CELL(0.228 ns) = 3.550 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 1; COMB Node = 'MuxPCSource:MuxPCSource|Mux32~0'
            Info: 4: + IC(1.691 ns) + CELL(0.000 ns) = 5.241 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'MuxPCSource:MuxPCSource|Mux32~0clkctrl'
            Info: 5: + IC(0.945 ns) + CELL(0.228 ns) = 6.414 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 1; REG Node = 'MuxPCSource:MuxPCSource|MuxPCSourceOut[2]'
            Info: Total cell delay = 2.022 ns ( 31.52 % )
            Info: Total interconnect delay = 4.392 ns ( 68.48 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.467 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 11; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1344; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 5; REG Node = 'Registrador:A|Saida[2]'
            Info: Total cell delay = 1.472 ns ( 59.67 % )
            Info: Total interconnect delay = 0.995 ns ( 40.33 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.887 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 5; REG Node = 'Registrador:A|Saida[2]'
        Info: 2: + IC(0.230 ns) + CELL(0.225 ns) = 0.455 ns; Loc. = LCCOMB_X17_Y11_N22; Fanout = 1; COMB Node = 'MuxPCSource:MuxPCSource|Mux2~1'
        Info: 3: + IC(0.207 ns) + CELL(0.225 ns) = 0.887 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 1; REG Node = 'MuxPCSource:MuxPCSource|MuxPCSourceOut[2]'
        Info: Total cell delay = 0.450 ns ( 50.73 % )
        Info: Total interconnect delay = 0.437 ns ( 49.27 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "multiplier:multiplier|cicloAtual[5]" (data pin = "reset", clock pin = "clock") is 5.177 ns
    Info: + Longest pin to register delay is 7.546 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 12; PIN Node = 'reset'
        Info: 2: + IC(5.080 ns) + CELL(0.366 ns) = 6.320 ns; Loc. = LCCOMB_X15_Y9_N6; Fanout = 2; COMB Node = 'multiplier:multiplier|Add2~0'
        Info: 3: + IC(0.240 ns) + CELL(0.228 ns) = 6.788 ns; Loc. = LCCOMB_X15_Y9_N4; Fanout = 1; COMB Node = 'multiplier:multiplier|Add2~1'
        Info: 4: + IC(0.246 ns) + CELL(0.357 ns) = 7.391 ns; Loc. = LCCOMB_X15_Y9_N8; Fanout = 1; COMB Node = 'multiplier:multiplier|cicloAtual~2'
        Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 7.546 ns; Loc. = LCFF_X15_Y9_N9; Fanout = 3; REG Node = 'multiplier:multiplier|cicloAtual[5]'
        Info: Total cell delay = 1.980 ns ( 26.24 % )
        Info: Total interconnect delay = 5.566 ns ( 73.76 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.459 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 11; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1344; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X15_Y9_N9; Fanout = 3; REG Node = 'multiplier:multiplier|cicloAtual[5]'
        Info: Total cell delay = 1.472 ns ( 59.86 % )
        Info: Total interconnect delay = 0.987 ns ( 40.14 % )
Info: tco from clock "clock" to destination pin "AluResult[29]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is 18.126 ns
    Info: + Longest clock path from clock "clock" to source register is 6.118 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 11; CLK Node = 'clock'
        Info: 2: + IC(1.165 ns) + CELL(0.712 ns) = 2.731 ns; Loc. = LCFF_X17_Y9_N21; Fanout = 22; REG Node = 'Controle:Controle|ALUSrcB[2]'
        Info: 3: + IC(0.738 ns) + CELL(0.053 ns) = 3.522 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.656 ns) + CELL(0.000 ns) = 5.178 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.887 ns) + CELL(0.053 ns) = 6.118 ns; Loc. = LCCOMB_X14_Y12_N6; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: Total cell delay = 1.672 ns ( 27.33 % )
        Info: Total interconnect delay = 4.446 ns ( 72.67 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 12.008 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y12_N6; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: 2: + IC(0.321 ns) + CELL(0.053 ns) = 0.374 ns; Loc. = LCCOMB_X14_Y12_N4; Fanout = 3; COMB Node = 'Ula32:Alu|Mux62~0'
        Info: 3: + IC(0.211 ns) + CELL(0.053 ns) = 0.638 ns; Loc. = LCCOMB_X14_Y12_N30; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[1]~8'
        Info: 4: + IC(0.200 ns) + CELL(0.053 ns) = 0.891 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[1]~1'
        Info: 5: + IC(0.210 ns) + CELL(0.053 ns) = 1.154 ns; Loc. = LCCOMB_X14_Y12_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~53'
        Info: 6: + IC(0.219 ns) + CELL(0.053 ns) = 1.426 ns; Loc. = LCCOMB_X14_Y12_N12; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~49'
        Info: 7: + IC(0.383 ns) + CELL(0.053 ns) = 1.862 ns; Loc. = LCCOMB_X14_Y12_N24; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[7]~45'
        Info: 8: + IC(0.308 ns) + CELL(0.053 ns) = 2.223 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[9]~41'
        Info: 9: + IC(0.209 ns) + CELL(0.053 ns) = 2.485 ns; Loc. = LCCOMB_X14_Y12_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[11]~37'
        Info: 10: + IC(0.515 ns) + CELL(0.053 ns) = 3.053 ns; Loc. = LCCOMB_X11_Y12_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[13]~33'
        Info: 11: + IC(0.622 ns) + CELL(0.053 ns) = 3.728 ns; Loc. = LCCOMB_X11_Y10_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[15]~29'
        Info: 12: + IC(0.210 ns) + CELL(0.053 ns) = 3.991 ns; Loc. = LCCOMB_X11_Y10_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[17]~25'
        Info: 13: + IC(0.236 ns) + CELL(0.053 ns) = 4.280 ns; Loc. = LCCOMB_X11_Y10_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[19]~21'
        Info: 14: + IC(0.383 ns) + CELL(0.053 ns) = 4.716 ns; Loc. = LCCOMB_X11_Y10_N24; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[21]~17'
        Info: 15: + IC(0.326 ns) + CELL(0.053 ns) = 5.095 ns; Loc. = LCCOMB_X11_Y10_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~13'
        Info: 16: + IC(0.218 ns) + CELL(0.053 ns) = 5.366 ns; Loc. = LCCOMB_X11_Y10_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[25]~9'
        Info: 17: + IC(0.526 ns) + CELL(0.053 ns) = 5.945 ns; Loc. = LCCOMB_X13_Y10_N26; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[27]~4'
        Info: 18: + IC(0.867 ns) + CELL(0.053 ns) = 6.865 ns; Loc. = LCCOMB_X11_Y14_N24; Fanout = 3; COMB Node = 'Ula32:Alu|Mux2~1'
        Info: 19: + IC(2.979 ns) + CELL(2.164 ns) = 12.008 ns; Loc. = PIN_AB1; Fanout = 0; PIN Node = 'AluResult[29]'
        Info: Total cell delay = 3.065 ns ( 25.52 % )
        Info: Total interconnect delay = 8.943 ns ( 74.48 % )
Info: th for register "multiplier:multiplier|fim" (data pin = "reset", clock pin = "clock") is -3.226 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.461 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 11; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1344; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 6; REG Node = 'multiplier:multiplier|fim'
        Info: Total cell delay = 1.472 ns ( 59.81 % )
        Info: Total interconnect delay = 0.989 ns ( 40.19 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.836 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 12; PIN Node = 'reset'
        Info: 2: + IC(4.579 ns) + CELL(0.228 ns) = 5.681 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 1; COMB Node = 'multiplier:multiplier|fim~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.836 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 6; REG Node = 'multiplier:multiplier|fim'
        Info: Total cell delay = 1.257 ns ( 21.54 % )
        Info: Total interconnect delay = 4.579 ns ( 78.46 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Wed Mar 24 19:55:13 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


