<dec f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.h' l='39' type='void intel_set_cdclk_post_plane_update(struct drm_i915_private * dev_priv, const struct intel_cdclk_state * old_state, const struct intel_cdclk_state * new_state, enum pipe pipe)'/>
<def f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c' l='2178' ll='2186' type='void intel_set_cdclk_post_plane_update(struct drm_i915_private * dev_priv, const struct intel_cdclk_state * old_state, const struct intel_cdclk_state * new_state, enum pipe pipe)'/>
<doc f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_cdclk.c' l='2168'>/**
 * intel_set_cdclk_post_plane_update - Push the CDCLK state to the hardware
 * @dev_priv: i915 device
 * @old_state: old CDCLK state
 * @new_state: new CDCLK state
 * @pipe: pipe with which to synchronize the update
 *
 * Program the hardware after updating the HW plane state based on the passed
 * in CDCLK state, if necessary.
 */</doc>
<use f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_display.c' l='13874' u='c' c='intel_atomic_commit_tail'/>
