Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'axi_interconnect_v1_06_a_0'...
Applying external generics to 'axi_interconnect_v1_06_a_0'...
INFO:sim - Running axi_interconnect_v1_06_a_ucfgen.tcl
INFO:sim - No asynchronous clock conversions in axi_interconnect_v1_06_a_0.
INFO:sim - Writing core-level timing constraint file
   /home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_onl
   y/core_pci-axi_bridge/tmp/_cg/axi_interconnect_v1_06_a_0.ucf.
Delivered 1 file into directory
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/axi_interconnect_v1_06_a_0
Delivering associated files for 'axi_interconnect_v1_06_a_0'...
Delivering EJava files for 'axi_interconnect_v1_06_a_0'...
Generating implementation netlist for 'axi_interconnect_v1_06_a_0'...
INFO:sim - Pre-processing HDL files for 'axi_interconnect_v1_06_a_0'...
Running synthesis for 'axi_interconnect_v1_06_a_0'
Running ngcbuild...
Writing VHO instantiation template for 'axi_interconnect_v1_06_a_0'...
Writing VHDL instantiation wrapper for 'axi_interconnect_v1_06_a_0'...
Delivered 61 files into directory
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/axi_interconnect_v1_06_a_0
Writing VHDL instantiation wrapper for 'axi_interconnect_v1_06_a_0'...
Delivered 2 files into directory
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/axi_interconnect_v1_06_a_0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project file for 'axi_interconnect_v1_06_a_0'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - A core named 'axi_interconnect_v1_06_a_0' already exists in the
   project. Output products for this core may be overwritten.
Resolving generics for 'axi_interconnect_v1_06_a_0'...
WARNING:sim - A core named 'axi_interconnect_v1_06_a_0' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'axi_interconnect_v1_06_a_0'...
INFO:sim - Running axi_interconnect_v1_06_a_ucfgen.tcl
INFO:sim - No asynchronous clock conversions in axi_interconnect_v1_06_a_0.
INFO:sim - Writing core-level timing constraint file
   /home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_onl
   y/core_pci-axi_bridge/tmp/_cg/axi_interconnect_v1_06_a_0.ucf.
Delivered 1 file into directory
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/axi_interconnect_v1_06_a_0
Delivering associated files for 'axi_interconnect_v1_06_a_0'...
Delivering EJava files for 'axi_interconnect_v1_06_a_0'...
Generating implementation netlist for 'axi_interconnect_v1_06_a_0'...
INFO:sim - Pre-processing HDL files for 'axi_interconnect_v1_06_a_0'...
Running synthesis for 'axi_interconnect_v1_06_a_0'
Running ngcbuild...
Writing VHO instantiation template for 'axi_interconnect_v1_06_a_0'...
Writing VHDL instantiation wrapper for 'axi_interconnect_v1_06_a_0'...
Delivered 61 files into directory
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/axi_interconnect_v1_06_a_0
Writing VHDL instantiation wrapper for 'axi_interconnect_v1_06_a_0'...
Delivered 2 files into directory
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/axi_interconnect_v1_06_a_0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Regenerating ISE project file for 'axi_interconnect_v1_06_a_0'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
Closed project file.
Opening project file
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Cancelled executing Tcl generator.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 's6_pcie_v2_4'...
Applying external generics to 's6_pcie_v2_4'...
Delivering associated files for 's6_pcie_v2_4'...
WARNING:sim - Component s6_pcie_v2_4 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 's6_pcie_v2_4'...
Delivering synthesis source files for 's6_pcie_v2_4'...
INFO:sim - Pre-processing HDL files for 's6_pcie_v2_4'...
WARNING:sim - Overwriting existing file
   /home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_onl
   y/core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/doc/ds801_s6_pcie.pdf with file
   from view xilinx_documentation
Delivered 2 files into directory
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4
Generating ASY schematic symbol...
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: s6_pcie_v2_4.xco
XMDF file found: s6_pcie_v2_4_xmdf.tcl
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/s6_pcie_v2_4.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_on
   ly/core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/s6_pcie_v2_4.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/gtpa1_dual_wrapper.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_on
   ly/core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/gtpa1_dual_wrapper.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/gtpa1_dual_wrapper_tile.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_on
   ly/core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/gtpa1_dual_wrapper_tile.vh
   d" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/pcie_bram_s6.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_on
   ly/core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/pcie_bram_s6.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/pcie_bram_top_s6.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_on
   ly/core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/pcie_bram_top_s6.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/pcie_brams_s6.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_on
   ly/core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/pcie_brams_s6.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_tx_thrtl_ctl.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_on
   ly/core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_tx_thrtl_ctl.vhd
   " into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_rx.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_on
   ly/core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_rx.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_rx_null_gen.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_on
   ly/core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_rx_null_gen.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_rx_pipeline.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_on
   ly/core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_rx_pipeline.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_tx_pipeline.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_on
   ly/core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_tx_pipeline.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_tx.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_on
   ly/core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_tx.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_top.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_on
   ly/core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_top.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/s6_pcie_v2_4"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
coregen.cgp already exists.
Saved CGP file for project 'coregen'.
Closed project file.
Opening project file
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 's6_pcie_v2_4'...
Applying external generics to 's6_pcie_v2_4'...
Delivering associated files for 's6_pcie_v2_4'...
WARNING:sim - Component s6_pcie_v2_4 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 's6_pcie_v2_4'...
Delivering synthesis source files for 's6_pcie_v2_4'...
INFO:sim - Pre-processing HDL files for 's6_pcie_v2_4'...
WARNING:sim - Overwriting existing file
   /home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/c
   ore_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/doc/ds801_s6_pcie.pdf with file from
   view xilinx_documentation
Delivered 2 files into directory
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4
Generating ASY schematic symbol...
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: s6_pcie_v2_4.xco
XMDF file found: s6_pcie_v2_4_xmdf.tcl
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/s6_pcie_v2_4.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/s6_pcie_v2_4.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/gtpa1_dual_wrapper.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/gtpa1_dual_wrapper.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/gtpa1_dual_wrapper_tile.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/gtpa1_dual_wrapper_tile.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/pcie_bram_s6.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/pcie_bram_s6.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/pcie_bram_top_s6.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/pcie_bram_top_s6.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/pcie_brams_s6.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/pcie_brams_s6.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_tx_thrtl_ctl.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_tx_thrtl_ctl.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_rx.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_rx.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_rx_null_gen.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_rx_null_gen.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_rx_pipeline.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_rx_pipeline.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_tx_pipeline.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_tx_pipeline.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_tx.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_tx.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_top.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4/source/axi_basic_top.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v2_4.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/s6_pcie_v2_4"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Cancelled executing Tcl generator.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:93 - NGC output will not be generated for this core.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: s6_pcie_v1_4.xco
XMDF file found: s6_pcie_v1_4_xmdf.tcl
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/s6_pcie_v1_4.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/s6_pcie_v1_4.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/gtpa1_dual_wrapper.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/gtpa1_dual_wrapper.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/gtpa1_dual_wrapper_tile.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/gtpa1_dual_wrapper_tile.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/pcie_bram_s6.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/pcie_bram_s6.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/pcie_bram_top_s6.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/pcie_bram_top_s6.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/pcie_brams_s6.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/pcie_brams_s6.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/s6_pcie_v1_4"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Customizing IP...
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <s6_pcie_v1_4> already exists in the output
   directory. Output products for this core may be overwritten.
WARNING:sim:93 - NGC output will not be generated for this core.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: s6_pcie_v1_4.xco
XMDF file found: s6_pcie_v1_4_xmdf.tcl
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/s6_pcie_v1_4.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/s6_pcie_v1_4.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/gtpa1_dual_wrapper.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/gtpa1_dual_wrapper.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/gtpa1_dual_wrapper_tile.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/gtpa1_dual_wrapper_tile.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/pcie_bram_s6.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/pcie_bram_s6.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/pcie_bram_top_s6.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/pcie_bram_top_s6.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/pcie_brams_s6.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/
   core_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4/source/pcie_brams_s6.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_coregen_v1.5.0rc5/hdl/platforms/mpcie/core
_pci-axi_bridge/tmp/_cg/s6_pcie_v1_4.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/s6_pcie_v1_4"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Closed project file.
