# ðŸ‘‹ Hi, I'm **[Your Name]**

ðŸš€ **IC Design Student | RTL Design | Design Verification | STA/Synthesis**

Currently, I'm a **third-year student** at **Ho Chi Minh City University of Technology (HCMUT)**, focusing on **RTL design, design verification, and physical design**.

---

## ðŸ’¡ **What I Do**

âœ… **RTL Design**: Designing digital circuits using **SystemVerilog/Verilog**  
âœ… **Design Verification**: Functional verification with **SystemVerilog** and **UVM**  
âœ… **STA/Synthesis**: Logic synthesis and timing analysis using **Cadence Genus**

---

## ðŸ”¨ **Tech Stack**

ðŸ”¹ **Languages**: SystemVerilog, Verilog, C, Assembly  
ðŸ”¹ **EDA Tools**: Cadence Genus, Cadence Xcelium, ModelSim, Quartus Prime  
ðŸ”¹ **Analog Design**: Cadence Virtuoso, LTspice  
ðŸ”¹ **Platforms**: Intel/Altera FPGA  
ðŸ”¹ **Operating Systems**: Linux, Windows

---

## ðŸ“« **Let's Connect!**

ðŸ“Œ **LinkedIn**: [Your Name](your-linkedin-url)  
ðŸ“§ **Email**: [your.email@example.com](mailto:your.email@example.com)

ðŸŒŸ **Feel free to explore my projects and reach out for collaborations!** ðŸš€
