m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/intelFPGA/20.1
Ecomparador
Z0 w1670107844
!i122 1
Z1 dD:/Documentos/UF/CircuitosLogicosTrabalhoFinal/VHDL/ProjetoModelSim
Z2 8D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/Comparador.vhd
Z3 FD:/Documentos/UF/CircuitosLogicosTrabalhoFinal/Comparador.vhd
l0
L1 1
V1<:?3nIDDeTkbkV<c_<1o2
!s100 lTdi1E6T@?MUkIhl?`<]M2
Z4 OV;C;2020.1;71
32
Z5 !s110 1670109207
!i10b 1
Z6 !s108 1670109207.000000
Z7 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/Comparador.vhd|
Z8 !s107 D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/Comparador.vhd|
!i113 1
Z9 o-work work -2002 -explicit
Z10 tExplicit 1 CvgOpt 0
Astructural
DEx4 work 10 comparador 0 22 1<:?3nIDDeTkbkV<c_<1o2
!i122 1
l8
L6 5
VoNCi787S>NcoY^j<8Xl]R1
!s100 ]KMel;?VGI<Le;_KJj^2=1
R4
32
R5
!i10b 1
R6
R7
R8
!i113 1
R9
R10
Ecomparador2
Z11 w1670107834
!i122 3
R1
Z12 8D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/Comparador2.vhd
Z13 FD:/Documentos/UF/CircuitosLogicosTrabalhoFinal/Comparador2.vhd
l0
L1 1
VOd>]9LTX>Ge0Wc@ko1fSX2
!s100 WY7>8G<ed^3;BQBENjK`k0
R4
32
Z14 !s110 1670109215
!i10b 1
Z15 !s108 1670109215.000000
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/Comparador2.vhd|
Z17 !s107 D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/Comparador2.vhd|
!i113 1
R9
R10
Astructural
DEx4 work 11 comparador2 0 22 Od>]9LTX>Ge0Wc@ko1fSX2
!i122 3
l8
L6 5
VFLCQ5SH2cS5UE5V2R^4eo3
!s100 4QWmlUUm`GMhTfaFBSa981
R4
32
R14
!i10b 1
R15
R16
R17
!i113 1
R9
R10
Econtador
Z18 w1670114566
Z19 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z20 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z21 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z22 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 9
R1
Z23 8D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/VHDL/ProjetoModelSim/Contador.vhd
Z24 FD:/Documentos/UF/CircuitosLogicosTrabalhoFinal/VHDL/ProjetoModelSim/Contador.vhd
l0
L4 1
V_7^aWe0QYLU<;H9f7z9dE2
!s100 7=d;bAKMoz@7U5Phkn4AX2
R4
32
Z25 !s110 1670114745
!i10b 1
Z26 !s108 1670114745.000000
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/VHDL/ProjetoModelSim/Contador.vhd|
!s107 D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/VHDL/ProjetoModelSim/Contador.vhd|
!i113 1
R9
R10
Aarch_1
R19
R20
R21
R22
DEx4 work 8 contador 0 22 _7^aWe0QYLU<;H9f7z9dE2
!i122 9
l15
L14 17
VNm61Qi;1ANNfT0DeA[O@c2
!s100 Q48J^]Of@WZ^:T4<_hOV93
R4
32
R25
!i10b 1
R26
R27
Z28 !s107 D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/VHDL/ProjetoModelSim/Contador.vhd|
!i113 1
R9
R10
Emain
Z29 w1670112563
!i122 6
R1
Z30 8D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/VHDL/ProjetoModelSim/Roteamento.vhd
Z31 FD:/Documentos/UF/CircuitosLogicosTrabalhoFinal/VHDL/ProjetoModelSim/Roteamento.vhd
l0
L1 1
V`@<z2aWeWQNEg3GohB_X61
!s100 h2@Bg:T812_15:i7V@1bB1
R4
32
Z32 !s110 1670112606
!i10b 1
Z33 !s108 1670112606.000000
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/VHDL/ProjetoModelSim/Roteamento.vhd|
Z35 !s107 D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/VHDL/ProjetoModelSim/Roteamento.vhd|
!i113 1
R9
R10
Astructural
DEx4 work 4 main 0 22 `@<z2aWeWQNEg3GohB_X61
!i122 6
l42
L10 43
VjPl300JHQk@^7QUE;DW]C2
!s100 XB2@6loXl_kJN2A>E:z0A0
R4
32
R32
!i10b 1
R33
R34
R35
!i113 1
R9
R10
Esomador
Z36 w1670109368
!i122 8
R1
Z37 8D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/Somador.vhd
Z38 FD:/Documentos/UF/CircuitosLogicosTrabalhoFinal/Somador.vhd
l0
L1 1
V2iCEcKKY^GHh?6cR6i0z_0
!s100 _<bi^m1n><5=OzD8UOQh<1
R4
32
Z39 !s110 1670112623
!i10b 1
Z40 !s108 1670112623.000000
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/Somador.vhd|
Z42 !s107 D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/Somador.vhd|
!i113 1
R9
R10
Astructural
DEx4 work 7 somador 0 22 2iCEcKKY^GHh?6cR6i0z_0
!i122 8
l11
L10 5
VJCSn<UGQnCNJHYXSkZAnT1
!s100 Qkk97AD;^4aEdzobBOf>E0
R4
32
R39
!i10b 1
R40
R41
R42
!i113 1
R9
R10
Esomadorcompleto
Z43 w1670112491
!i122 7
R1
Z44 8D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/SomadorCompleto.vhd
Z45 FD:/Documentos/UF/CircuitosLogicosTrabalhoFinal/SomadorCompleto.vhd
l0
L1 1
Vm8l00IlKL;K5Y9@oa>gK21
!s100 K<ITggOPzCeNMN3_8^C@>3
R4
32
Z46 !s110 1670112610
!i10b 1
Z47 !s108 1670112610.000000
Z48 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/SomadorCompleto.vhd|
Z49 !s107 D:/Documentos/UF/CircuitosLogicosTrabalhoFinal/SomadorCompleto.vhd|
!i113 1
R9
R10
Astructural
DEx4 work 15 somadorcompleto 0 22 m8l00IlKL;K5Y9@oa>gK21
!i122 7
l20
L10 16
VmE>z_:NS;fWJPK9jQcRG?3
!s100 8>dRGM`nO`X3WTnFjUnm?1
R4
32
R46
!i10b 1
R47
R48
R49
!i113 1
R9
R10
