INFO-FLOW: Workspace D:/code/pp4fpga/project1/fir11/solution1 opened at Mon Jan 22 16:41:33 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010i-clg225-1L 
Execute       create_platform xc7z010i-clg225-1L -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 0.693 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.133 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.841 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.995 sec.
Execute   set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
Execute     create_platform xc7z010iclg225-1L -board  
Command     create_platform done; 0.106 sec.
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.129 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.248 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./FIR11/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./FIR11/solution1/directives.tcl
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 114.797 MB.
Execute       set_directive_top fir -name=fir 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'fir11/fir.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling fir11/fir.cpp as C++
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang fir11/fir.cpp -foptimization-record-file=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.cpp.clang.out.log 2> D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/clang.out.log 2> D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/.systemc_flag -fix-errors D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/all.directive.json -fix-errors D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.143 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L > D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp.clang.out.log 2> D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.387 seconds; current allocated memory: 116.980 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.g.bc"  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.g.bc -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.0.bc > D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.034 sec.
Execute       run_link_or_opt -opt -out D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fir -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fir -reflow-float-conversion -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.889 sec.
Execute       run_link_or_opt -out D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fir 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fir -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fir -mllvm -hls-db-dir -mllvm D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010iclg225-1L 2> D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 42 Compile/Link D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 32 Unroll/Inline (step 1) D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 28 Unroll/Inline (step 2) D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24 Unroll/Inline (step 3) D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24 Unroll/Inline (step 4) D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24 Array/Struct (step 1) D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24 Array/Struct (step 2) D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24 Array/Struct (step 3) D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24 Array/Struct (step 4) D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 25 Array/Struct (step 5) D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24 Performance (step 1) D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24 Performance (step 2) D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24 Performance (step 3) D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24 Performance (step 4) D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 28 HW Transforms (step 1) D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 37 HW Transforms (step 2) D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at fir11/fir.cpp:26:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_2> at fir11/fir.cpp:28:19 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.465 seconds; current allocated memory: 119.055 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 119.055 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fir -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.0.bc -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 123.641 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.1.bc -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 124.711 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.g.1.bc to D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.o.1.bc -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 145.859 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.o.2.bc -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 157.672 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.229 sec.
Command     elaborate done; 10.124 sec.
Execute     ap_eval exec zip -j D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.147 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
Execute       ap_set_top_model fir 
Execute       get_model_list fir -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fir 
Execute       preproc_iomode -model fir_Pipeline_VITIS_LOOP_28_2 
Execute       preproc_iomode -model fir_Pipeline_VITIS_LOOP_26_1 
Execute       get_model_list fir -filter all-wo-channel 
INFO-FLOW: Model list for configure: fir_Pipeline_VITIS_LOOP_26_1 fir_Pipeline_VITIS_LOOP_28_2 fir
INFO-FLOW: Configuring Module : fir_Pipeline_VITIS_LOOP_26_1 ...
Execute       set_default_model fir_Pipeline_VITIS_LOOP_26_1 
Execute       apply_spec_resource_limit fir_Pipeline_VITIS_LOOP_26_1 
INFO-FLOW: Configuring Module : fir_Pipeline_VITIS_LOOP_28_2 ...
Execute       set_default_model fir_Pipeline_VITIS_LOOP_28_2 
Execute       apply_spec_resource_limit fir_Pipeline_VITIS_LOOP_28_2 
INFO-FLOW: Configuring Module : fir ...
Execute       set_default_model fir 
Execute       apply_spec_resource_limit fir 
INFO-FLOW: Model list for preprocess: fir_Pipeline_VITIS_LOOP_26_1 fir_Pipeline_VITIS_LOOP_28_2 fir
INFO-FLOW: Preprocessing Module: fir_Pipeline_VITIS_LOOP_26_1 ...
Execute       set_default_model fir_Pipeline_VITIS_LOOP_26_1 
Execute       cdfg_preprocess -model fir_Pipeline_VITIS_LOOP_26_1 
Execute       rtl_gen_preprocess fir_Pipeline_VITIS_LOOP_26_1 
INFO-FLOW: Preprocessing Module: fir_Pipeline_VITIS_LOOP_28_2 ...
Execute       set_default_model fir_Pipeline_VITIS_LOOP_28_2 
Execute       cdfg_preprocess -model fir_Pipeline_VITIS_LOOP_28_2 
Execute       rtl_gen_preprocess fir_Pipeline_VITIS_LOOP_28_2 
INFO-FLOW: Preprocessing Module: fir ...
Execute       set_default_model fir 
Execute       cdfg_preprocess -model fir 
Execute       rtl_gen_preprocess fir 
INFO-FLOW: Model list for synthesis: fir_Pipeline_VITIS_LOOP_26_1 fir_Pipeline_VITIS_LOOP_28_2 fir
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fir_Pipeline_VITIS_LOOP_26_1 
Execute       schedule -model fir_Pipeline_VITIS_LOOP_26_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 161.785 MB.
Execute       syn_report -verbosereport -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_26_1.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_26_1.sched.adb -f 
INFO-FLOW: Finish scheduling fir_Pipeline_VITIS_LOOP_26_1.
Execute       set_default_model fir_Pipeline_VITIS_LOOP_26_1 
Execute       bind -model fir_Pipeline_VITIS_LOOP_26_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 163.125 MB.
Execute       syn_report -verbosereport -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_26_1.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_26_1.bind.adb -f 
INFO-FLOW: Finish binding fir_Pipeline_VITIS_LOOP_26_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fir_Pipeline_VITIS_LOOP_28_2 
Execute       schedule -model fir_Pipeline_VITIS_LOOP_28_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_28_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 163.609 MB.
Execute       syn_report -verbosereport -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_28_2.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_28_2.sched.adb -f 
INFO-FLOW: Finish scheduling fir_Pipeline_VITIS_LOOP_28_2.
Execute       set_default_model fir_Pipeline_VITIS_LOOP_28_2 
Execute       bind -model fir_Pipeline_VITIS_LOOP_28_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 163.695 MB.
Execute       syn_report -verbosereport -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_28_2.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_28_2.bind.adb -f 
INFO-FLOW: Finish binding fir_Pipeline_VITIS_LOOP_28_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fir 
Execute       schedule -model fir 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 163.824 MB.
Execute       syn_report -verbosereport -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.verbose.sched.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.sched.adb -f 
INFO-FLOW: Finish scheduling fir.
Execute       set_default_model fir 
Execute       bind -model fir 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 164.043 MB.
Execute       syn_report -verbosereport -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.verbose.bind.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.bind.adb -f 
INFO-FLOW: Finish binding fir.
Execute       get_model_list fir -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess fir_Pipeline_VITIS_LOOP_26_1 
Execute       rtl_gen_preprocess fir_Pipeline_VITIS_LOOP_28_2 
Execute       rtl_gen_preprocess fir 
INFO-FLOW: Model list for RTL generation: fir_Pipeline_VITIS_LOOP_26_1 fir_Pipeline_VITIS_LOOP_28_2 fir
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fir_Pipeline_VITIS_LOOP_26_1 -top_prefix fir_ -sub_prefix fir_ -mg_file D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 166.004 MB.
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute       gen_rtl fir_Pipeline_VITIS_LOOP_26_1 -style xilinx -f -lang vhdl -o D:/code/pp4fpga/project1/fir11/solution1/syn/vhdl/fir_fir_Pipeline_VITIS_LOOP_26_1 
Execute       gen_rtl fir_Pipeline_VITIS_LOOP_26_1 -style xilinx -f -lang vlog -o D:/code/pp4fpga/project1/fir11/solution1/syn/verilog/fir_fir_Pipeline_VITIS_LOOP_26_1 
Execute       syn_report -csynth -model fir_Pipeline_VITIS_LOOP_26_1 -o D:/code/pp4fpga/project1/fir11/solution1/syn/report/fir_Pipeline_VITIS_LOOP_26_1_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -rtlxml -model fir_Pipeline_VITIS_LOOP_26_1 -o D:/code/pp4fpga/project1/fir11/solution1/syn/report/fir_Pipeline_VITIS_LOOP_26_1_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -verbosereport -model fir_Pipeline_VITIS_LOOP_26_1 -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_26_1.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -model fir_Pipeline_VITIS_LOOP_26_1 -f -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_26_1.adb 
Execute       db_write -model fir_Pipeline_VITIS_LOOP_26_1 -bindview -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fir_Pipeline_VITIS_LOOP_26_1 -p D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_26_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fir_Pipeline_VITIS_LOOP_28_2 -top_prefix fir_ -sub_prefix fir_ -mg_file D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_28_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_28_2' pipeline 'VITIS_LOOP_28_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_28_2'.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_28_2_fir_int_int_c_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 168.184 MB.
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute       gen_rtl fir_Pipeline_VITIS_LOOP_28_2 -style xilinx -f -lang vhdl -o D:/code/pp4fpga/project1/fir11/solution1/syn/vhdl/fir_fir_Pipeline_VITIS_LOOP_28_2 
Execute       gen_rtl fir_Pipeline_VITIS_LOOP_28_2 -style xilinx -f -lang vlog -o D:/code/pp4fpga/project1/fir11/solution1/syn/verilog/fir_fir_Pipeline_VITIS_LOOP_28_2 
Execute       syn_report -csynth -model fir_Pipeline_VITIS_LOOP_28_2 -o D:/code/pp4fpga/project1/fir11/solution1/syn/report/fir_Pipeline_VITIS_LOOP_28_2_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -rtlxml -model fir_Pipeline_VITIS_LOOP_28_2 -o D:/code/pp4fpga/project1/fir11/solution1/syn/report/fir_Pipeline_VITIS_LOOP_28_2_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -verbosereport -model fir_Pipeline_VITIS_LOOP_28_2 -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_28_2.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -model fir_Pipeline_VITIS_LOOP_28_2 -f -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_28_2.adb 
Execute       db_write -model fir_Pipeline_VITIS_LOOP_28_2 -bindview -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fir_Pipeline_VITIS_LOOP_28_2 -p D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_28_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fir -top_prefix  -sub_prefix fir_ -mg_file D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [RTMG 210-278] Implementing memory 'fir_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 169.188 MB.
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute       gen_rtl fir -istop -style xilinx -f -lang vhdl -o D:/code/pp4fpga/project1/fir11/solution1/syn/vhdl/fir 
Execute       gen_rtl fir -istop -style xilinx -f -lang vlog -o D:/code/pp4fpga/project1/fir11/solution1/syn/verilog/fir 
Execute       syn_report -csynth -model fir -o D:/code/pp4fpga/project1/fir11/solution1/syn/report/fir_csynth.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -rtlxml -model fir -o D:/code/pp4fpga/project1/fir11/solution1/syn/report/fir_csynth.xml 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -verbosereport -model fir -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.verbose.rpt 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       db_write -model fir -f -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.adb 
Execute       db_write -model fir -bindview -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fir -p D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir 
Execute       export_constraint_db -f -tool general -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.constraint.tcl 
Execute       syn_report -designview -model fir -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.design.xml 
Execute       syn_report -csynthDesign -model fir -o D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth.rpt -MHOut D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z010i-clg225-1L 
Execute           ap_family_info -name xc7z010i-clg225-1L -data names 
Execute           ap_part_info -quiet -name xc7z010i-clg225-1L -data family 
Execute       syn_report -wcfg -model fir -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fir -o D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.protoinst 
Execute       sc_get_clocks fir 
Execute       sc_get_portdomain fir 
INFO-FLOW: Model list for RTL component generation: fir_Pipeline_VITIS_LOOP_26_1 fir_Pipeline_VITIS_LOOP_28_2 fir
INFO-FLOW: Handling components in module [fir_Pipeline_VITIS_LOOP_26_1] ... 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
INFO-FLOW: Found component fir_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fir_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fir_Pipeline_VITIS_LOOP_28_2] ... 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_28_2.compgen.tcl 
INFO-FLOW: Found component fir_mul_11s_32s_32_2_1.
INFO-FLOW: Append model fir_mul_11s_32s_32_2_1
INFO-FLOW: Found component fir_fir_Pipeline_VITIS_LOOP_28_2_fir_int_int_c_ROM_AUTO_1R.
INFO-FLOW: Append model fir_fir_Pipeline_VITIS_LOOP_28_2_fir_int_int_c_ROM_AUTO_1R
INFO-FLOW: Found component fir_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fir_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fir] ... 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.compgen.tcl 
INFO-FLOW: Found component fir_tmp_RAM_AUTO_1R1W.
INFO-FLOW: Append model fir_tmp_RAM_AUTO_1R1W
INFO-FLOW: Append model fir_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: Append model fir_Pipeline_VITIS_LOOP_28_2
INFO-FLOW: Append model fir
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fir_flow_control_loop_pipe_sequential_init fir_mul_11s_32s_32_2_1 fir_fir_Pipeline_VITIS_LOOP_28_2_fir_int_int_c_ROM_AUTO_1R fir_flow_control_loop_pipe_sequential_init fir_tmp_RAM_AUTO_1R1W fir_Pipeline_VITIS_LOOP_26_1 fir_Pipeline_VITIS_LOOP_28_2 fir
INFO-FLOW: Generating D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fir_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fir_mul_11s_32s_32_2_1
INFO-FLOW: To file: write model fir_fir_Pipeline_VITIS_LOOP_28_2_fir_int_int_c_ROM_AUTO_1R
INFO-FLOW: To file: write model fir_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fir_tmp_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fir_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: To file: write model fir_Pipeline_VITIS_LOOP_28_2
INFO-FLOW: To file: write model fir
INFO-FLOW: Generating D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.123 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/vhdl' dstVlogDir='D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/vlog' tclDir='D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db' modelList='fir_flow_control_loop_pipe_sequential_init
fir_mul_11s_32s_32_2_1
fir_fir_Pipeline_VITIS_LOOP_28_2_fir_int_int_c_ROM_AUTO_1R
fir_flow_control_loop_pipe_sequential_init
fir_tmp_RAM_AUTO_1R1W
fir_Pipeline_VITIS_LOOP_26_1
fir_Pipeline_VITIS_LOOP_28_2
fir
' expOnly='0'
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_28_2.compgen.tcl 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 172.996 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='fir_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/code/pp4fpga/project1/fir11/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fir_flow_control_loop_pipe_sequential_init
fir_mul_11s_32s_32_2_1
fir_fir_Pipeline_VITIS_LOOP_28_2_fir_int_int_c_ROM_AUTO_1R
fir_flow_control_loop_pipe_sequential_init
fir_tmp_RAM_AUTO_1R1W
fir_Pipeline_VITIS_LOOP_26_1
fir_Pipeline_VITIS_LOOP_28_2
fir
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.compgen.dataonly.tcl 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_26_1.tbgen.tcl 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_28_2.tbgen.tcl 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.constraint.tcl 
Execute       sc_get_clocks fir 
Execute       source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST fir MODULE2INSTS {fir fir fir_Pipeline_VITIS_LOOP_26_1 grp_fir_Pipeline_VITIS_LOOP_26_1_fu_60 fir_Pipeline_VITIS_LOOP_28_2 grp_fir_Pipeline_VITIS_LOOP_28_2_fu_66} INST2MODULE {fir fir grp_fir_Pipeline_VITIS_LOOP_26_1_fu_60 fir_Pipeline_VITIS_LOOP_26_1 grp_fir_Pipeline_VITIS_LOOP_28_2_fu_66 fir_Pipeline_VITIS_LOOP_28_2} INSTDATA {fir {DEPTH 1 CHILDREN {grp_fir_Pipeline_VITIS_LOOP_26_1_fu_60 grp_fir_Pipeline_VITIS_LOOP_28_2_fu_66}} grp_fir_Pipeline_VITIS_LOOP_26_1_fu_60 {DEPTH 2 CHILDREN {}} grp_fir_Pipeline_VITIS_LOOP_28_2_fu_66 {DEPTH 2 CHILDREN {}}} MODULEDATA {fir_Pipeline_VITIS_LOOP_26_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_72_p2 SOURCE fir11/fir.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fir_Pipeline_VITIS_LOOP_28_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_98_p2 SOURCE fir11/fir.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_11s_32s_32_2_1_U2 SOURCE fir11/fir.cpp:28 VARIABLE mul_ln28 LOOP VITIS_LOOP_28_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_ans_1_fu_118_p2 SOURCE fir11/fir.cpp:28 VARIABLE tmp_ans_1 LOOP VITIS_LOOP_28_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME fir_int_int_c_U SOURCE {} VARIABLE fir_int_int_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 11 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 2 BRAM 0 URAM 0}} fir {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME tmp_U SOURCE {} VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 11 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}}} AREA {DSP 2 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 177.445 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
Execute       syn_report -model fir -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
Command     autosyn done; 2.348 sec.
Command   csynth_design done; 12.756 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.756 seconds; current allocated memory: 62.965 MB.
Command ap_source done; 14.061 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/code/pp4fpga/project1/fir11/solution1 opened at Mon Jan 22 16:42:30 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010iclg225-1L 
Execute       create_platform xc7z010iclg225-1L -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 0.648 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.144 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.815 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 0.981 sec.
Execute   set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
Execute     create_platform xc7z010iclg225-1L -board  
Command     create_platform done; 0.102 sec.
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.131 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.249 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./FIR11/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./FIR11/solution1/directives.tcl
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: D:/code/pp4fpga/project1/fir11/fir_test.cpp D:/code/pp4fpga/project1/fir11/solution1/./sim/autowrap/testbench/fir_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/code/pp4fpga/project1/fir11/solution1/./sim/autowrap/testbench/fir_test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/code/pp4fpga/project1/fir11/solution1/./sim/autowrap/testbench/fir_test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.269 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: TB processing: D:/code/pp4fpga/project1/fir11/fir.cpp D:/code/pp4fpga/project1/fir11/solution1/./sim/autowrap/testbench/fir.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/code/pp4fpga/project1/fir11/solution1/./sim/autowrap/testbench/fir.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/code/pp4fpga/project1/fir11/solution1/./sim/autowrap/testbench/fir.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.341 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.DependenceCheck.tcl 
Execute     source D:/code/pp4fpga/project1/fir11/solution1/.autopilot/db/fir.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 16.824 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 26.617 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 26.617 seconds; current allocated memory: 6.938 MB.
Command ap_source done; 27.927 sec.
Execute cleanup_all 
