[2025-09-16 22:33:32] START suite=cs trace=cloud9_phase0_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2344940 heartbeat IPC: 4.265 cumulative IPC: 4.265 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4491987 heartbeat IPC: 4.658 cumulative IPC: 4.452 (Simulation time: 00 hr 01 min 00 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4491987 cumulative IPC: 4.452 (Simulation time: 00 hr 01 min 00 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4491987 cumulative IPC: 4.452 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14567718 heartbeat IPC: 0.9925 cumulative IPC: 0.9925 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 24821137 heartbeat IPC: 0.9753 cumulative IPC: 0.9838 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 35539946 heartbeat IPC: 0.9329 cumulative IPC: 0.9662 (Simulation time: 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 46510802 heartbeat IPC: 0.9115 cumulative IPC: 0.952 (Simulation time: 00 hr 05 min 20 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 57496428 heartbeat IPC: 0.9103 cumulative IPC: 0.9433 (Simulation time: 00 hr 06 min 26 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 68538652 heartbeat IPC: 0.9056 cumulative IPC: 0.9368 (Simulation time: 00 hr 07 min 33 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 79625274 heartbeat IPC: 0.902 cumulative IPC: 0.9317 (Simulation time: 00 hr 08 min 38 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 90648036 heartbeat IPC: 0.9072 cumulative IPC: 0.9285 (Simulation time: 00 hr 09 min 45 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 101583918 heartbeat IPC: 0.9144 cumulative IPC: 0.927 (Simulation time: 00 hr 10 min 51 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 108056246 cumulative IPC: 0.9254 (Simulation time: 00 hr 11 min 57 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 108056246 cumulative IPC: 0.9254 (Simulation time: 00 hr 11 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9254 instructions: 100000000 cycles: 108056246
CPU 0 Branch Prediction Accuracy: 96.31% MPKI: 0.6473 Average ROB Occupancy at Mispredict: 760.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6452
BRANCH_INDIRECT: 0.00056
BRANCH_CONDITIONAL: 0.00153
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 42957
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 122.828125
REPLAY_LOAD: 131.89285
NON_REPLAY_LOAD: 40.086784

== Total ==
ADDR_TRANS: 7861
REPLAY_LOAD: 14772
NON_REPLAY_LOAD: 20324

== Counts ==
ADDR_TRANS: 64
REPLAY_LOAD: 112
NON_REPLAY_LOAD: 507

cpu0->cpu0_STLB TOTAL        ACCESS:      86014 HIT:      83316 MISS:       2698 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      86014 HIT:      83316 MISS:       2698 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 283.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     327298 HIT:     130024 MISS:     197274 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     219556 HIT:      28098 MISS:     191458 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       2252 HIT:       1851 MISS:        401 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      99978 HIT:      99914 MISS:         64 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       5512 HIT:        161 MISS:       5351 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 81.69 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12273144 HIT:   12272191 MISS:        953 MSHR_MERGE:        275
cpu0->cpu0_L1I LOAD         ACCESS:   12273144 HIT:   12272191 MISS:        953 MSHR_MERGE:        275
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 138.7 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19236649 HIT:   18965247 MISS:     271402 MSHR_MERGE:      44760
cpu0->cpu0_L1D LOAD         ACCESS:   13040076 HIT:   12779105 MISS:     260971 MSHR_MERGE:      42093
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6190521 HIT:    6185632 MISS:       4889 MSHR_MERGE:       2637
cpu0->cpu0_L1D TRANSLATION  ACCESS:       6052 HIT:        510 MISS:       5542 MSHR_MERGE:         30
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 81.49 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10414324 HIT:   10414113 MISS:        211 MSHR_MERGE:        104
cpu0->cpu0_ITLB LOAD         ACCESS:   10414324 HIT:   10414113 MISS:        211 MSHR_MERGE:        104
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 420.5 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19104714 HIT:   19011690 MISS:      93024 MSHR_MERGE:       7117
cpu0->cpu0_DTLB LOAD         ACCESS:   19104714 HIT:   19011690 MISS:      93024 MSHR_MERGE:       7117
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.3 cycles
cpu0->LLC TOTAL        ACCESS:     289965 HIT:     159978 MISS:     129987 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     191458 HIT:      66279 MISS:     125179 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        401 HIT:        157 MISS:        244 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      92755 HIT:      92681 MISS:         74 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       5351 HIT:        861 MISS:       4490 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 82.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        304
  ROW_BUFFER_MISS:     129608
  AVG DBUS CONGESTED CYCLE: 6.881
Channel 0 WQ ROW_BUFFER_HIT:       5481
  ROW_BUFFER_MISS:      59326
  FULL:          0
Channel 0 REFRESHES ISSUED:       9005

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        22701        13054        25884        23804
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4            8          198          809
  STLB miss resolved @ L2C                0            2            3           46          293
  STLB miss resolved @ LLC                0           15            8          237          973
  STLB miss resolved @ MEM                0           18           53          856         3942

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 30            0            0            1           51
---------------------------------------------------------------
  STLB miss resolved @ L1D                2            0            1            1           44
  STLB miss resolved @ L2C                1            0            0            0           11
  STLB miss resolved @ LLC                1            2            0            0            9
  STLB miss resolved @ MEM                8            2            1            3          167
[2025-09-16 22:45:29] END   suite=cs trace=cloud9_phase0_core2 (rc=0)
