C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis"   -part M2S025  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\synlog\report\Timer_fpga_mapper.xml" -merge_inferred_clocks 0  -top_level_module  Timer  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\scratchproject.prs"  -multisrs  -ovm  "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\Timer.vm"   -freq 100.000   -tcl  "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\designer\Timer\synthesis.fdc"  "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\synwork\Timer_prem.srd"  -sap  "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\Timer.sap"  -otap  "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\Timer.tap"  -omap  "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\Timer.map"  -devicelib  C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\syntmp\Timer.plg"  -osyn  "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\Timer.srm"  -prjdir  "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\"  -prjname  Timer_syn  -log  "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\synlog\Timer_fpga_mapper.srr"  -sn  2021.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis" -part M2S025 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\synlog\report\Timer_fpga_mapper.xml" -merge_inferred_clocks 0 -top_level_module Timer -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\scratchproject.prs" -multisrs -ovm "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\Timer.vm" -freq 100.000 -tcl "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\designer\Timer\synthesis.fdc" "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\synwork\Timer_prem.srd" -sap "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\Timer.sap" -otap "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\Timer.tap" -omap "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\Timer.map" -devicelib ..\..\..\..\..\..\..\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.v -ologparam "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\syntmp\Timer.plg" -osyn "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\Timer.srm" -prjdir "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\" -prjname Timer_syn -log "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\synlog\Timer_fpga_mapper.srr" -sn 2021.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:..\scratchproject.prs|io:o|time:1663715745|size:2854|exec:0|csum:
file:..\Timer.vm|io:o|time:1663715751|size:20777|exec:0|csum:
file:..\..\designer\Timer\synthesis.fdc|io:i|time:1663715744|size:54|exec:0|csum:BCCEC4AF17954FD8298EFEFD0675C1B3
file:..\synwork\Timer_prem.srd|io:i|time:1663715749|size:8486|exec:0|csum:520D9F1CAB8F12334FE8D9F5FCF3D91D
file:..\Timer.sap|io:o|time:1663715749|size:440|exec:0|csum:
file:..\Timer.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\Timer.map|io:o|time:1663715751|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1655988526|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:"C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\syntmp\Timer.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\Timer.srm|io:o|time:1663715751|size:12199|exec:0|csum:
file:..\synlog\Timer_fpga_mapper.srr|io:o|time:1663715751|size:17195|exec:0|csum:
file:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\m_generic.exe|io:i|time:1655988516|size:46325248|exec:1|csum:B10F20517CD2D567431250EEDE58F8A0
