[[0.10793,{"lines":{"0":[["                                                                                ",{}]],"1":[["                                                                                ",{}]],"2":[["                                                                                ",{}]],"3":[["                                                                                ",{}]],"4":[["                                                                                ",{}]],"5":[["                                                                                ",{}]],"6":[["                                                                                ",{}]],"7":[["                                                                                ",{}]],"8":[["                                                                                ",{}]],"9":[["                                                                                ",{}]],"10":[["                                                                                ",{}]],"11":[["                                                                                ",{}]],"12":[["                                                                                ",{}]],"13":[["                                                                                ",{}]],"14":[["                                                                                ",{}]],"15":[["                                                                                ",{}]],"16":[["                                                                                ",{}]],"17":[["                                                                                ",{}]],"18":[["                                                                                ",{}]],"19":[["                                                                                ",{}]],"20":[["                                                                                ",{}]],"21":[["                                                                                ",{}]],"22":[["                                                                                ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0,"y":0,"visible":true}}],[0.000277,{"lines":{"0":[["[florent@localhost designs]$                                                    ",{}]]},"cursor":{"x":29}}],[0.582087,{"lines":{"0":[["[florent@localhost designs]$ m                                                  ",{}]]},"cursor":{"x":30}}],[0.096258,{"lines":{"0":[["[florent@localhost designs]$ ma                                                 ",{}]]},"cursor":{"x":31}}],[0.095763,{"lines":{"0":[["[florent@localhost designs]$ mak                                                ",{}]]},"cursor":{"x":32}}],[0.08038099999999999,{"lines":{"0":[["[florent@localhost designs]$ make                                               ",{}]]},"cursor":{"x":33}}],[0.119762,{"cursor":{"x":34}}],[0.224384,{"lines":{"0":[["[florent@localhost designs]$ make l                                             ",{}]]},"cursor":{"x":35}}],[0.287992,{"lines":{"0":[["[florent@localhost designs]$ make lm                                            ",{}]]},"cursor":{"x":36}}],[0.704417,{"lines":{"0":[["[florent@localhost designs]$ make lm3                                           ",{}]]},"cursor":{"x":37}}],[0.09618699999999999,{"lines":{"0":[["[florent@localhost designs]$ make lm32                                          ",{}]]},"cursor":{"x":38}}],[0.384037,{"lines":{"0":[["[florent@localhost designs]$ make lm32-                                         ",{}]]},"cursor":{"x":39}}],[0.392409,{"lines":{"0":[["[florent@localhost designs]$ make lm32-s                                        ",{}]]},"cursor":{"x":40}}],[0.248127,{"lines":{"0":[["[florent@localhost designs]$ make lm32-si                                       ",{}]]},"cursor":{"x":41}}],[0.223935,{"lines":{"0":[["[florent@localhost designs]$ make lm32-sim                                      ",{}]]},"cursor":{"x":42}}],[0.287438,{"cursor":{"x":0,"y":1}}],[0.00101,{"lines":{"1":[["cd ../liteips/soc/ && PYTHONPATH=../../ python3 make.py -t simple -Ot cpu_type l",{}]],"2":[["m32 all                                                                         ",{}]]},"cursor":{"y":3}}],[0.141368,{"lines":{"3":[["                __  ___  _   ____     _____                                     ",{}]],"4":[["               /  |/  / (_) / __/__  / ___/                                     ",{}]],"5":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"6":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"8":[["a high performance and small footprint SoC based on Migen                       ",{}]],"10":[["====== Building for: ======                                                     ",{}]],"11":[["Platform:  simple                                                               ",{}]],"12":[["Target:    simple                                                               ",{}]],"13":[["Subtarget: BaseSoC                                                              ",{}]],"14":[["CPU type:  lm32                                                                 ",{}]],"15":[["===========================                                                     ",{}]]},"cursor":{"y":16}}],[0.277753,{"lines":{"16":[["building software...                                                            ",{}]]},"cursor":{"x":20}}],[9.899999999999999e-05,{"cursor":{"x":0,"y":17}}],[1.964282,{"lines":{"17":[["building gateware and simulation...                                             ",{}]]},"cursor":{"y":18}}],[1.363653,{"cursor":{"y":19}}],[0.016385,{"lines":{"19":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"20":[["(c) Copyright 2007                                                              ",{}]]},"cursor":{"x":18,"y":20}}],[0.016616,{"lines":{"20":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"21":[["Revis                                                                           ",{}]]},"cursor":{"x":5,"y":21}}],[0.013642,{"lines":{"21":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]]},"cursor":{"x":0,"y":23}}],[0.330158,{"lines":{"23":[["B                                                                               ",{}]]},"cursor":{"x":1}}],[0.009011000000000002,{"lines":{"0":[["cd ../liteips/soc/ && PYTHONPATH=../../ python3 make.py -t simple -Ot cpu_type l",{}]],"1":[["m32 all                                                                         ",{}]],"2":[["                __  ___  _   ____     _____                                     ",{}]],"3":[["               /  |/  / (_) / __/__  / ___/                                     ",{}]],"4":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"5":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"6":[["                                                                                ",{}]],"7":[["a high performance and small footprint SoC based on Migen                       ",{}]],"8":[["                                                                                ",{}]],"9":[["====== Building for: ======                                                     ",{}]],"10":[["Platform:  simple                                                               ",{}]],"11":[["Target:    simple                                                               ",{}]],"12":[["Subtarget: BaseSoC                                                              ",{}]],"13":[["CPU type:  lm32                                                                 ",{}]],"14":[["===========================                                                     ",{}]],"15":[["building software...                                                            ",{}]],"16":[["building gateware and simulation...                                             ",{}]],"17":[["                                                                                ",{}]],"18":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"19":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"20":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"21":[["                                                                                ",{}]],"22":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.01649299999999999,{"lines":{"23":[["Running on MiSoC rev. dbbb                                                      ",{}]]},"cursor":{"x":26}}],[0.016665,{"lines":{"0":[["m32 all                                                                         ",{}]],"1":[["                __  ___  _   ____     _____                                     ",{}]],"2":[["               /  |/  / (_) / __/__  / ___/                                     ",{}]],"3":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"4":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"5":[["                                                                                ",{}]],"6":[["a high performance and small footprint SoC based on Migen                       ",{}]],"7":[["                                                                                ",{}]],"8":[["====== Building for: ======                                                     ",{}]],"9":[["Platform:  simple                                                               ",{}]],"10":[["Target:    simple                                                               ",{}]],"11":[["Subtarget: BaseSoC                                                              ",{}]],"12":[["CPU type:  lm32                                                                 ",{}]],"13":[["===========================                                                     ",{}]],"14":[["building software...                                                            ",{}]],"15":[["building gateware and simulation...                                             ",{}]],"16":[["                                                                                ",{}]],"17":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"18":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"19":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"20":[["                                                                                ",{}]],"21":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"22":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"23":[["Initializing SDR                                                                ",{}]]},"cursor":{"x":16}}],[0.001971,{"lines":{"0":[["                __  ___  _   ____     _____                                     ",{}]],"1":[["               /  |/  / (_) / __/__  / ___/                                     ",{}]],"2":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"3":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"4":[["                                                                                ",{}]],"5":[["a high performance and small footprint SoC based on Migen                       ",{}]],"6":[["                                                                                ",{}]],"7":[["====== Building for: ======                                                     ",{}]],"8":[["Platform:  simple                                                               ",{}]],"9":[["Target:    simple                                                               ",{}]],"10":[["Subtarget: BaseSoC                                                              ",{}]],"11":[["CPU type:  lm32                                                                 ",{}]],"12":[["===========================                                                     ",{}]],"13":[["building software...                                                            ",{}]],"14":[["building gateware and simulation...                                             ",{}]],"15":[["                                                                                ",{}]],"16":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"17":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"18":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"19":[["                                                                                ",{}]],"20":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"21":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"22":[["Initializing SDRAM...                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[3.522887,{"lines":{"23":[["M                                                                               ",{}]]},"cursor":{"x":1}}],[0.013313,{"lines":{"0":[["               /  |/  / (_) / __/__  / ___/                                     ",{}]],"1":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"2":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"3":[["                                                                                ",{}]],"4":[["a high performance and small footprint SoC based on Migen                       ",{}]],"5":[["                                                                                ",{}]],"6":[["====== Building for: ======                                                     ",{}]],"7":[["Platform:  simple                                                               ",{}]],"8":[["Target:    simple                                                               ",{}]],"9":[["Subtarget: BaseSoC                                                              ",{}]],"10":[["CPU type:  lm32                                                                 ",{}]],"11":[["===========================                                                     ",{}]],"12":[["building software...                                                            ",{}]],"13":[["building gateware and simulation...                                             ",{}]],"14":[["                                                                                ",{}]],"15":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"16":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"17":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"18":[["                                                                                ",{}]],"19":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"20":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"21":[["Initializing SDRAM...                                                           ",{}]],"22":[["Memtest OK (128 KB)                                                             ",{}]],"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.6264420000000001,{"lines":{"0":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"1":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"2":[["                                                                                ",{}]],"3":[["a high performance and small footprint SoC based on Migen                       ",{}]],"4":[["                                                                                ",{}]],"5":[["====== Building for: ======                                                     ",{}]],"6":[["Platform:  simple                                                               ",{}]],"7":[["Target:    simple                                                               ",{}]],"8":[["Subtarget: BaseSoC                                                              ",{}]],"9":[["CPU type:  lm32                                                                 ",{}]],"10":[["===========================                                                     ",{}]],"11":[["building software...                                                            ",{}]],"12":[["building gateware and simulation...                                             ",{}]],"13":[["                                                                                ",{}]],"14":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"15":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"16":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"17":[["                                                                                ",{}]],"18":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"19":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"20":[["Initializing SDRAM...                                                           ",{}]],"21":[["Memtest OK (128 KB)                                                             ",{}]],"22":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.007585000000000001,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.168142,{"lines":{"0":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"1":[["                                                                                ",{}]],"2":[["a high performance and small footprint SoC based on Migen                       ",{}]],"3":[["                                                                                ",{}]],"4":[["====== Building for: ======                                                     ",{}]],"5":[["Platform:  simple                                                               ",{}]],"6":[["Target:    simple                                                               ",{}]],"7":[["Subtarget: BaseSoC                                                              ",{}]],"8":[["CPU type:  lm32                                                                 ",{}]],"9":[["===========================                                                     ",{}]],"10":[["building software...                                                            ",{}]],"11":[["building gateware and simulation...                                             ",{}]],"12":[["                                                                                ",{}]],"13":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"14":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"15":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"16":[["                                                                                ",{}]],"17":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"18":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"19":[["Initializing SDRAM...                                                           ",{}]],"20":[["Memtest OK (128 KB)                                                             ",{}]],"21":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.006280999999999999,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.137488,{"lines":{"0":[["                                                                                ",{}]],"1":[["a high performance and small footprint SoC based on Migen                       ",{}]],"2":[["                                                                                ",{}]],"3":[["====== Building for: ======                                                     ",{}]],"4":[["Platform:  simple                                                               ",{}]],"5":[["Target:    simple                                                               ",{}]],"6":[["Subtarget: BaseSoC                                                              ",{}]],"7":[["CPU type:  lm32                                                                 ",{}]],"8":[["===========================                                                     ",{}]],"9":[["building software...                                                            ",{}]],"10":[["building gateware and simulation...                                             ",{}]],"11":[["                                                                                ",{}]],"12":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"13":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"14":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"15":[["                                                                                ",{}]],"16":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"17":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"18":[["Initializing SDRAM...                                                           ",{}]],"19":[["Memtest OK (128 KB)                                                             ",{}]],"20":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.006263,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.122,{"lines":{"0":[["a high performance and small footprint SoC based on Migen                       ",{}]],"1":[["                                                                                ",{}]],"2":[["====== Building for: ======                                                     ",{}]],"3":[["Platform:  simple                                                               ",{}]],"4":[["Target:    simple                                                               ",{}]],"5":[["Subtarget: BaseSoC                                                              ",{}]],"6":[["CPU type:  lm32                                                                 ",{}]],"7":[["===========================                                                     ",{}]],"8":[["building software...                                                            ",{}]],"9":[["building gateware and simulation...                                             ",{}]],"10":[["                                                                                ",{}]],"11":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"12":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"13":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"14":[["                                                                                ",{}]],"15":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"16":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"17":[["Initializing SDRAM...                                                           ",{}]],"18":[["Memtest OK (128 KB)                                                             ",{}]],"19":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.006280000000000001,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.434342,{"lines":{"23":[["BIOS>",{"bold":true}],[" h                                                                         ",{}]]},"cursor":{"x":7}}],[0.215831,{"lines":{"23":[["BIOS>",{"bold":true}],[" he                                                                        ",{}]]},"cursor":{"x":8}}],[0.151521,{"lines":{"23":[["BIOS>",{"bold":true}],[" hel                                                                       ",{}]]},"cursor":{"x":9}}],[0.136485,{"lines":{"23":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]]},"cursor":{"x":10}}],[1.023973,{"lines":{"0":[["                                                                                ",{}]],"1":[["====== Building for: ======                                                     ",{}]],"2":[["Platform:  simple                                                               ",{}]],"3":[["Target:    simple                                                               ",{}]],"4":[["Subtarget: BaseSoC                                                              ",{}]],"5":[["CPU type:  lm32                                                                 ",{}]],"6":[["===========================                                                     ",{}]],"7":[["building software...                                                            ",{}]],"8":[["building gateware and simulation...                                             ",{}]],"9":[["                                                                                ",{}]],"10":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"11":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"12":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"13":[["                                                                                ",{}]],"14":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"15":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"16":[["Initializing SDRAM...                                                           ",{}]],"17":[["Memtest OK (128 KB)                                                             ",{}]],"18":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"22":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.01652300000000001,{"lines":{"0":[["Platform:  simple                                                               ",{}]],"1":[["Target:    simple                                                               ",{}]],"2":[["Subtarget: BaseSoC                                                              ",{}]],"3":[["CPU type:  lm32                                                                 ",{}]],"4":[["===========================                                                     ",{}]],"5":[["building software...                                                            ",{}]],"6":[["building gateware and simulation...                                             ",{}]],"7":[["                                                                                ",{}]],"8":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"9":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"10":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"11":[["                                                                                ",{}]],"12":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"13":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"14":[["Initializing SDRAM...                                                           ",{}]],"15":[["Memtest OK (128 KB)                                                             ",{}]],"16":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"17":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"20":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"21":[["MiSoC BIOS                                                                      ",{}]],"22":[["Available commands:                                                             ",{}]],"23":[["mr         - r                                                                  ",{}]]},"cursor":{"x":14}}],[0.016599,{"lines":{"0":[["Target:    simple                                                               ",{}]],"1":[["Subtarget: BaseSoC                                                              ",{}]],"2":[["CPU type:  lm32                                                                 ",{}]],"3":[["===========================                                                     ",{}]],"4":[["building software...                                                            ",{}]],"5":[["building gateware and simulation...                                             ",{}]],"6":[["                                                                                ",{}]],"7":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"8":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"9":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"10":[["                                                                                ",{}]],"11":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"12":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"13":[["Initializing SDRAM...                                                           ",{}]],"14":[["Memtest OK (128 KB)                                                             ",{}]],"15":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"19":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"20":[["MiSoC BIOS                                                                      ",{}]],"21":[["Available commands:                                                             ",{}]],"22":[["mr         - read address space                                                 ",{}]],"23":[["mw         - write address spa                                                  ",{}]]},"cursor":{"x":30}}],[0.016373,{"lines":{"0":[["CPU type:  lm32                                                                 ",{}]],"1":[["===========================                                                     ",{}]],"2":[["building software...                                                            ",{}]],"3":[["building gateware and simulation...                                             ",{}]],"4":[["                                                                                ",{}]],"5":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"6":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"7":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"8":[["                                                                                ",{}]],"9":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"10":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"11":[["Initializing SDRAM...                                                           ",{}]],"12":[["Memtest OK (128 KB)                                                             ",{}]],"13":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"14":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"17":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"18":[["MiSoC BIOS                                                                      ",{}]],"19":[["Available commands:                                                             ",{}]],"20":[["mr         - read address space                                                 ",{}]],"21":[["mw         - write address space                                                ",{}]],"22":[["mc         - copy address space                                                 ",{}]],"23":[["crc                                                                             ",{}]]},"cursor":{"x":10}}],[0.016324,{"lines":{"23":[["crc        - compute CRC32 of a part of the address spac                        ",{}]]},"cursor":{"x":56}}],[0.016464,{"lines":{"0":[["building software...                                                            ",{}]],"1":[["building gateware and simulation...                                             ",{}]],"2":[["                                                                                ",{}]],"3":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"4":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"5":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"6":[["                                                                                ",{}]],"7":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"8":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"9":[["Initializing SDRAM...                                                           ",{}]],"10":[["Memtest OK (128 KB)                                                             ",{}]],"11":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"12":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"15":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"16":[["MiSoC BIOS                                                                      ",{}]],"17":[["Available commands:                                                             ",{}]],"18":[["mr         - read address space                                                 ",{}]],"19":[["mw         - write address space                                                ",{}]],"20":[["mc         - copy address space                                                 ",{}]],"21":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"22":[["rcsr       - read processor CSR                                                 ",{}]],"23":[["wcsr       -                                                                    ",{}]]},"cursor":{"x":12}}],[0.016491,{"lines":{"0":[["building gateware and simulation...                                             ",{}]],"1":[["                                                                                ",{}]],"2":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"3":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"4":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"5":[["                                                                                ",{}]],"6":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"7":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"8":[["Initializing SDRAM...                                                           ",{}]],"9":[["Memtest OK (128 KB)                                                             ",{}]],"10":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"14":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"15":[["MiSoC BIOS                                                                      ",{}]],"16":[["Available commands:                                                             ",{}]],"17":[["mr         - read address space                                                 ",{}]],"18":[["mw         - write address space                                                ",{}]],"19":[["mc         - copy address space                                                 ",{}]],"20":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"21":[["rcsr       - read processor CSR                                                 ",{}]],"22":[["wcsr       - write processor CSR                                                ",{}]],"23":[["serialboot - boot via SFL                                                       ",{}]]},"cursor":{"x":25}}],[0.016057,{"lines":{"0":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"1":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"2":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"3":[["                                                                                ",{}]],"4":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"5":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"6":[["Initializing SDRAM...                                                           ",{}]],"7":[["Memtest OK (128 KB)                                                             ",{}]],"8":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"9":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"12":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"13":[["MiSoC BIOS                                                                      ",{}]],"14":[["Available commands:                                                             ",{}]],"15":[["mr         - read address space                                                 ",{}]],"16":[["mw         - write address space                                                ",{}]],"17":[["mc         - copy address space                                                 ",{}]],"18":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"19":[["rcsr       - read processor CSR                                                 ",{}]],"20":[["wcsr       - write processor CSR                                                ",{}]],"21":[["serialboot - boot via SFL                                                       ",{}]],"22":[["revision   - display revision                                                   ",{}]],"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[1.301676,{"lines":{"0":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"1":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"2":[["                                                                                ",{}]],"3":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"4":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"5":[["Initializing SDRAM...                                                           ",{}]],"6":[["Memtest OK (128 KB)                                                             ",{}]],"7":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"11":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"12":[["MiSoC BIOS                                                                      ",{}]],"13":[["Available commands:                                                             ",{}]],"14":[["mr         - read address space                                                 ",{}]],"15":[["mw         - write address space                                                ",{}]],"16":[["mc         - copy address space                                                 ",{}]],"17":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"18":[["rcsr       - read processor CSR                                                 ",{}]],"19":[["wcsr       - write processor CSR                                                ",{}]],"20":[["serialboot - boot via SFL                                                       ",{}]],"21":[["revision   - display revision                                                   ",{}]],"22":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.006529,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.186561,{"lines":{"0":[["Revision dbbb8698 built Dec  2 2014 16:18:05                                    ",{}]],"1":[["                                                                                ",{}]],"2":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"3":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"4":[["Initializing SDRAM...                                                           ",{}]],"5":[["Memtest OK (128 KB)                                                             ",{}]],"6":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"10":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"11":[["MiSoC BIOS                                                                      ",{}]],"12":[["Available commands:                                                             ",{}]],"13":[["mr         - read address space                                                 ",{}]],"14":[["mw         - write address space                                                ",{}]],"15":[["mc         - copy address space                                                 ",{}]],"16":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"17":[["rcsr       - read processor CSR                                                 ",{}]],"18":[["wcsr       - write processor CSR                                                ",{}]],"19":[["serialboot - boot via SFL                                                       ",{}]],"20":[["revision   - display revision                                                   ",{}]],"21":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.006537000000000001,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.568786,{"lines":{"23":[["BIOS>",{"bold":true}],[" m                                                                         ",{}]]},"cursor":{"x":7}}],[0.127788,{"lines":{"23":[["BIOS>",{"bold":true}],[" mr                                                                        ",{}]]},"cursor":{"x":8}}],[0.432534,{"cursor":{"x":9}}],[0.231637,{"lines":{"23":[["BIOS>",{"bold":true}],[" mr 0                                                                      ",{}]]},"cursor":{"x":10}}],[0.240578,{"cursor":{"x":11}}],[1.079974,{"lines":{"23":[["BIOS>",{"bold":true}],[" mr 0 1                                                                    ",{}]]},"cursor":{"x":12}}],[0.087773,{"lines":{"23":[["BIOS>",{"bold":true}],[" mr 0 12                                                                   ",{}]]},"cursor":{"x":13}}],[0.336549,{"lines":{"23":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]]},"cursor":{"x":14}}],[0.312104,{"lines":{"0":[["                                                                                ",{}]],"1":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"2":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"3":[["Initializing SDRAM...                                                           ",{}]],"4":[["Memtest OK (128 KB)                                                             ",{}]],"5":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"9":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"10":[["MiSoC BIOS                                                                      ",{}]],"11":[["Available commands:                                                             ",{}]],"12":[["mr         - read address space                                                 ",{}]],"13":[["mw         - write address space                                                ",{}]],"14":[["mc         - copy address space                                                 ",{}]],"15":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"16":[["rcsr       - read processor CSR                                                 ",{}]],"17":[["wcsr       - write processor CSR                                                ",{}]],"18":[["serialboot - boot via SFL                                                       ",{}]],"19":[["revision   - display revision                                                   ",{}]],"20":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"22":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.013862,{"lines":{"0":[["BIOS CRC passed (7f6a1b8d)                                                      ",{}]],"1":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"2":[["Initializing SDRAM...                                                           ",{}]],"3":[["Memtest OK (128 KB)                                                             ",{}]],"4":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"8":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"9":[["MiSoC BIOS                                                                      ",{}]],"10":[["Available commands:                                                             ",{}]],"11":[["mr         - read address space                                                 ",{}]],"12":[["mw         - write address space                                                ",{}]],"13":[["mc         - copy address space                                                 ",{}]],"14":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"15":[["rcsr       - read processor CSR                                                 ",{}]],"16":[["wcsr       - write processor CSR                                                ",{}]],"17":[["serialboot - boot via SFL                                                       ",{}]],"18":[["revision   - display revision                                                   ",{}]],"19":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"21":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"22":[["Memory dump:                                                                    ",{}]],"23":[["0x00000000                                                                      ",{}]]},"cursor":{"x":12}}],[0.014281,{"lines":{"23":[["0x00000000  98 00 00                                                            ",{}]]},"cursor":{"x":21}}],[0.014339,{"lines":{"23":[["0x00000000  98 00 00 00 d0 00                                                   ",{}]]},"cursor":{"x":30}}],[0.014242,{"lines":{"23":[["0x00000000  98 00 00 00 d0 00 00 00 78                                          ",{}]]},"cursor":{"x":39}}],[0.014187,{"lines":{"23":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00                                 ",{}]]},"cursor":{"x":48}}],[0.014534,{"lines":{"23":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00                        ",{}]]},"cursor":{"x":57}}],[0.016181,{"lines":{"23":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ....               ",{}]]},"cursor":{"x":65}}],[0.014987,{"lines":{"23":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x.         ",{}]]},"cursor":{"x":71}}],[0.015514,{"lines":{"23":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]]},"cursor":{"x":77}}],[0.014256,{"lines":{"0":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"1":[["Initializing SDRAM...                                                           ",{}]],"2":[["Memtest OK (128 KB)                                                             ",{}]],"3":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"7":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"8":[["MiSoC BIOS                                                                      ",{}]],"9":[["Available commands:                                                             ",{}]],"10":[["mr         - read address space                                                 ",{}]],"11":[["mw         - write address space                                                ",{}]],"12":[["mc         - copy address space                                                 ",{}]],"13":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"14":[["rcsr       - read processor CSR                                                 ",{}]],"15":[["wcsr       - write processor CSR                                                ",{}]],"16":[["serialboot - boot via SFL                                                       ",{}]],"17":[["revision   - display revision                                                   ",{}]],"18":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"20":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"21":[["Memory dump:                                                                    ",{}]],"22":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]],"23":[["0x00000010  d0                                                                  ",{}]]},"cursor":{"x":15}}],[0.014279,{"lines":{"23":[["0x00000010  d0 e1 00 00                                                         ",{}]]},"cursor":{"x":24}}],[0.014389,{"lines":{"23":[["0x00000010  d0 e1 00 00 e0 00 00                                                ",{}]]},"cursor":{"x":33}}],[0.014969,{"lines":{"23":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00                                       ",{}]]},"cursor":{"x":42}}],[0.014518,{"lines":{"23":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34                              ",{}]]},"cursor":{"x":51}}],[0.016123,{"lines":{"23":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00                     ",{}]]},"cursor":{"x":61}}],[0.014531,{"lines":{"23":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  ......             ",{}]]},"cursor":{"x":67}}],[0.015544,{"lines":{"23":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  .......;4...       ",{}]]},"cursor":{"x":73}}],[0.016587,{"lines":{"0":[["Initializing SDRAM...                                                           ",{}]],"1":[["Memtest OK (128 KB)                                                             ",{}]],"2":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"6":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"7":[["MiSoC BIOS                                                                      ",{}]],"8":[["Available commands:                                                             ",{}]],"9":[["mr         - read address space                                                 ",{}]],"10":[["mw         - write address space                                                ",{}]],"11":[["mc         - copy address space                                                 ",{}]],"12":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"13":[["rcsr       - read processor CSR                                                 ",{}]],"14":[["wcsr       - write processor CSR                                                ",{}]],"15":[["serialboot - boot via SFL                                                       ",{}]],"16":[["revision   - display revision                                                   ",{}]],"17":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"19":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"20":[["Memory dump:                                                                    ",{}]],"21":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]],"22":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  .......;4...4...   ",{}]],"23":[["0x00                                                                            ",{}]]},"cursor":{"x":4}}],[0.016083,{"lines":{"23":[["0x00000020  e0 00 0                                                             ",{}]]},"cursor":{"x":19}}],[0.01543,{"lines":{"23":[["0x00000020  e0 00 00 00 34 00                                                   ",{}]]},"cursor":{"x":30}}],[0.014412,{"lines":{"23":[["0x00000020  e0 00 00 00 34 00 00 00 34                                          ",{}]]},"cursor":{"x":39}}],[0.014019,{"lines":{"23":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00                                 ",{}]]},"cursor":{"x":48}}],[0.014363,{"lines":{"23":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00                        ",{}]]},"cursor":{"x":57}}],[0.016225,{"lines":{"23":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....               ",{}]]},"cursor":{"x":65}}],[0.015492,{"lines":{"23":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4.         ",{}]]},"cursor":{"x":71}}],[0.014925,{"lines":{"23":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]]},"cursor":{"x":77}}],[0.014138,{"lines":{"0":[["Memtest OK (128 KB)                                                             ",{}]],"1":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"5":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"6":[["MiSoC BIOS                                                                      ",{}]],"7":[["Available commands:                                                             ",{}]],"8":[["mr         - read address space                                                 ",{}]],"9":[["mw         - write address space                                                ",{}]],"10":[["mc         - copy address space                                                 ",{}]],"11":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"12":[["rcsr       - read processor CSR                                                 ",{}]],"13":[["wcsr       - write processor CSR                                                ",{}]],"14":[["serialboot - boot via SFL                                                       ",{}]],"15":[["revision   - display revision                                                   ",{}]],"16":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"18":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"19":[["Memory dump:                                                                    ",{}]],"20":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]],"21":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  .......;4...4...   ",{}]],"22":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"23":[["0x00000030  34                                                                  ",{}]]},"cursor":{"x":15}}],[0.013855,{"lines":{"23":[["0x00000030  34 00 00 00                                                         ",{}]]},"cursor":{"x":24}}],[0.014109,{"lines":{"23":[["0x00000030  34 00 00 00 34 00 00                                                ",{}]]},"cursor":{"x":33}}],[0.01412,{"lines":{"23":[["0x00000030  34 00 00 00 34 00 00 00 34 00                                       ",{}]]},"cursor":{"x":42}}],[0.014136,{"lines":{"23":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34                              ",{}]]},"cursor":{"x":51}}],[0.015772,{"lines":{"23":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00                     ",{}]]},"cursor":{"x":61}}],[0.015217,{"lines":{"23":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4.             ",{}]]},"cursor":{"x":67}}],[0.014773,{"lines":{"23":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...       ",{}]]},"cursor":{"x":73}}],[0.016509,{"lines":{"0":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"4":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"5":[["MiSoC BIOS                                                                      ",{}]],"6":[["Available commands:                                                             ",{}]],"7":[["mr         - read address space                                                 ",{}]],"8":[["mw         - write address space                                                ",{}]],"9":[["mc         - copy address space                                                 ",{}]],"10":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"11":[["rcsr       - read processor CSR                                                 ",{}]],"12":[["wcsr       - write processor CSR                                                ",{}]],"13":[["serialboot - boot via SFL                                                       ",{}]],"14":[["revision   - display revision                                                   ",{}]],"15":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"17":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"18":[["Memory dump:                                                                    ",{}]],"19":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]],"20":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  .......;4...4...   ",{}]],"21":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"22":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"23":[["0x00                                                                            ",{}]]},"cursor":{"x":4}}],[0.015941,{"lines":{"23":[["0x00000040  e0 00 0                                                             ",{}]]},"cursor":{"x":19}}],[0.015338,{"lines":{"23":[["0x00000040  e0 00 00 00 34 00                                                   ",{}]]},"cursor":{"x":30}}],[0.014183,{"lines":{"23":[["0x00000040  e0 00 00 00 34 00 00 00 34                                          ",{}]]},"cursor":{"x":39}}],[0.014047,{"lines":{"23":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00                                 ",{}]]},"cursor":{"x":48}}],[0.014188,{"lines":{"23":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00                        ",{}]]},"cursor":{"x":57}}],[0.016006,{"lines":{"23":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....               ",{}]]},"cursor":{"x":65}}],[0.015249,{"lines":{"23":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4.         ",{}]]},"cursor":{"x":71}}],[0.014691,{"lines":{"23":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]]},"cursor":{"x":77}}],[0.01425,{"lines":{"3":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"4":[["MiSoC BIOS                                                                      ",{}]],"5":[["Available commands:                                                             ",{}]],"6":[["mr         - read address space                                                 ",{}]],"7":[["mw         - write address space                                                ",{}]],"8":[["mc         - copy address space                                                 ",{}]],"9":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"10":[["rcsr       - read processor CSR                                                 ",{}]],"11":[["wcsr       - write processor CSR                                                ",{}]],"12":[["serialboot - boot via SFL                                                       ",{}]],"13":[["revision   - display revision                                                   ",{}]],"14":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"16":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"17":[["Memory dump:                                                                    ",{}]],"18":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]],"19":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  .......;4...4...   ",{}]],"20":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"21":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"22":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"23":[["0x00000050  34                                                                  ",{}]]},"cursor":{"x":15}}],[0.013922,{"lines":{"23":[["0x00000050  34 00 00 00                                                         ",{}]]},"cursor":{"x":24}}],[0.014192,{"lines":{"23":[["0x00000050  34 00 00 00 34 00 00                                                ",{}]]},"cursor":{"x":33}}],[0.014155,{"lines":{"23":[["0x00000050  34 00 00 00 34 00 00 00 34 00                                       ",{}]]},"cursor":{"x":42}}],[0.014218,{"lines":{"23":[["0x00000050  34 00 00 00 34 00 00 00 34 00 00 00 34                              ",{}]]},"cursor":{"x":51}}],[0.015841,{"lines":{"23":[["0x00000050  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00                     ",{}]]},"cursor":{"x":61}}],[0.0153,{"lines":{"23":[["0x00000050  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4.             ",{}]]},"cursor":{"x":67}}],[0.014707,{"lines":{"23":[["0x00000050  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...       ",{}]]},"cursor":{"x":73}}],[0.016478,{"lines":{"2":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"3":[["MiSoC BIOS                                                                      ",{}]],"4":[["Available commands:                                                             ",{}]],"5":[["mr         - read address space                                                 ",{}]],"6":[["mw         - write address space                                                ",{}]],"7":[["mc         - copy address space                                                 ",{}]],"8":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"9":[["rcsr       - read processor CSR                                                 ",{}]],"10":[["wcsr       - write processor CSR                                                ",{}]],"11":[["serialboot - boot via SFL                                                       ",{}]],"12":[["revision   - display revision                                                   ",{}]],"13":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"15":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"16":[["Memory dump:                                                                    ",{}]],"17":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]],"18":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  .......;4...4...   ",{}]],"19":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"20":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"21":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"22":[["0x00000050  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"23":[["0x00                                                                            ",{}]]},"cursor":{"x":4}}],[0.015856,{"lines":{"23":[["0x00000060  e0 00 0                                                             ",{}]]},"cursor":{"x":19}}],[0.015383,{"lines":{"23":[["0x00000060  e0 00 00 00 34 00                                                   ",{}]]},"cursor":{"x":30}}],[0.014146,{"lines":{"23":[["0x00000060  e0 00 00 00 34 00 00 00 34                                          ",{}]]},"cursor":{"x":39}}],[0.013925,{"lines":{"23":[["0x00000060  e0 00 00 00 34 00 00 00 34 00 00 00                                 ",{}]]},"cursor":{"x":48}}],[0.014136,{"lines":{"23":[["0x00000060  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00                        ",{}]]},"cursor":{"x":57}}],[0.01607,{"lines":{"23":[["0x00000060  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....               ",{}]]},"cursor":{"x":65}}],[0.015236,{"lines":{"23":[["0x00000060  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4.         ",{}]]},"cursor":{"x":71}}],[0.014729,{"lines":{"23":[["0x00000060  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]]},"cursor":{"x":77}}],[0.014185,{"lines":{"1":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"2":[["MiSoC BIOS                                                                      ",{}]],"3":[["Available commands:                                                             ",{}]],"4":[["mr         - read address space                                                 ",{}]],"5":[["mw         - write address space                                                ",{}]],"6":[["mc         - copy address space                                                 ",{}]],"7":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"8":[["rcsr       - read processor CSR                                                 ",{}]],"9":[["wcsr       - write processor CSR                                                ",{}]],"10":[["serialboot - boot via SFL                                                       ",{}]],"11":[["revision   - display revision                                                   ",{}]],"12":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"14":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"15":[["Memory dump:                                                                    ",{}]],"16":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]],"17":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  .......;4...4...   ",{}]],"18":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"19":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"20":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"21":[["0x00000050  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"22":[["0x00000060  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"23":[["0x00000070  34                                                                  ",{}]]},"cursor":{"x":15}}],[0.01395,{"lines":{"23":[["0x00000070  34 00 00 00                                                         ",{}]]},"cursor":{"x":24}}],[0.014185,{"lines":{"23":[["0x00000070  34 00 00 00 34 00 00                                                ",{}]]},"cursor":{"x":33}}],[0.014186,{"lines":{"23":[["0x00000070  34 00 00 00 34 00 00 00 34 00                                       ",{}]]},"cursor":{"x":42}}],[0.014185,{"lines":{"23":[["0x00000070  34 00 00 00 34 00 00 00 34 00 00 00 34                              ",{}]]},"cursor":{"x":51}}],[0.01593,{"lines":{"23":[["0x00000070  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00                     ",{}]]},"cursor":{"x":61}}],[0.015249,{"lines":{"23":[["0x00000070  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4.             ",{}]]},"cursor":{"x":67}}],[0.014717,{"lines":{"23":[["0x00000070  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...       ",{}]]},"cursor":{"x":73}}],[0.016591,{"lines":{"0":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"1":[["MiSoC BIOS                                                                      ",{}]],"2":[["Available commands:                                                             ",{}]],"3":[["mr         - read address space                                                 ",{}]],"4":[["mw         - write address space                                                ",{}]],"5":[["mc         - copy address space                                                 ",{}]],"6":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"7":[["rcsr       - read processor CSR                                                 ",{}]],"8":[["wcsr       - write processor CSR                                                ",{}]],"9":[["serialboot - boot via SFL                                                       ",{}]],"10":[["revision   - display revision                                                   ",{}]],"11":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"13":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"14":[["Memory dump:                                                                    ",{}]],"15":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]],"16":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  .......;4...4...   ",{}]],"17":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"18":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"19":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"20":[["0x00000050  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"21":[["0x00000060  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"22":[["0x00000070  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"23":[["BIO",{"bold":true}],["                                                                             ",{}]]},"cursor":{"x":3}}],[0.002498,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.971463,{"lines":{"23":[["BIOS>",{"bold":true}],[" c                                                                         ",{}]]},"cursor":{"x":7}}],[0.120197,{"lines":{"23":[["BIOS>",{"bold":true}],[" cr                                                                        ",{}]]},"cursor":{"x":8}}],[0.12017,{"lines":{"23":[["BIOS>",{"bold":true}],[" crc                                                                       ",{}]]},"cursor":{"x":9}}],[0.423784,{"cursor":{"x":10}}],[0.5604209999999999,{"lines":{"23":[["BIOS>",{"bold":true}],[" crc 0                                                                     ",{}]]},"cursor":{"x":11}}],[0.271849,{"cursor":{"x":12}}],[0.184362,{"lines":{"23":[["BIOS>",{"bold":true}],[" crc 0 1                                                                   ",{}]]},"cursor":{"x":13}}],[0.120035,{"lines":{"23":[["BIOS>",{"bold":true}],[" crc 0 12                                                                  ",{}]]},"cursor":{"x":14}}],[0.47198,{"lines":{"23":[["BIOS>",{"bold":true}],[" crc 0 128                                                                 ",{}]]},"cursor":{"x":15}}],[0.280791,{"lines":{"0":[["MiSoC BIOS                                                                      ",{}]],"1":[["Available commands:                                                             ",{}]],"2":[["mr         - read address space                                                 ",{}]],"3":[["mw         - write address space                                                ",{}]],"4":[["mc         - copy address space                                                 ",{}]],"5":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"6":[["rcsr       - read processor CSR                                                 ",{}]],"7":[["wcsr       - write processor CSR                                                ",{}]],"8":[["serialboot - boot via SFL                                                       ",{}]],"9":[["revision   - display revision                                                   ",{}]],"10":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"12":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"13":[["Memory dump:                                                                    ",{}]],"14":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]],"15":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  .......;4...4...   ",{}]],"16":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"17":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"18":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"19":[["0x00000050  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"20":[["0x00000060  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"21":[["0x00000070  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"22":[["BIOS>",{"bold":true}],[" crc 0 128                                                                 ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.015634,{"lines":{"0":[["Available commands:                                                             ",{}]],"1":[["mr         - read address space                                                 ",{}]],"2":[["mw         - write address space                                                ",{}]],"3":[["mc         - copy address space                                                 ",{}]],"4":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"5":[["rcsr       - read processor CSR                                                 ",{}]],"6":[["wcsr       - write processor CSR                                                ",{}]],"7":[["serialboot - boot via SFL                                                       ",{}]],"8":[["revision   - display revision                                                   ",{}]],"9":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"11":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"12":[["Memory dump:                                                                    ",{}]],"13":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]],"14":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  .......;4...4...   ",{}]],"15":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"16":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"17":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"18":[["0x00000050  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"19":[["0x00000060  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"20":[["0x00000070  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"21":[["BIOS>",{"bold":true}],[" crc 0 128                                                                 ",{}]],"22":[["CRC32: d3ab8f24                                                                 ",{}]]}}],[0.006231000000000001,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[4.099218,{"lines":{"0":[["mr         - read address space                                                 ",{}]],"1":[["mw         - write address space                                                ",{}]],"2":[["mc         - copy address space                                                 ",{}]],"3":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"4":[["rcsr       - read processor CSR                                                 ",{}]],"5":[["wcsr       - write processor CSR                                                ",{}]],"6":[["serialboot - boot via SFL                                                       ",{}]],"7":[["revision   - display revision                                                   ",{}]],"8":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"10":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"11":[["Memory dump:                                                                    ",{}]],"12":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]],"13":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  .......;4...4...   ",{}]],"14":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"15":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"16":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"17":[["0x00000050  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"18":[["0x00000060  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"19":[["0x00000070  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"20":[["BIOS>",{"bold":true}],[" crc 0 128                                                                 ",{}]],"21":[["CRC32: d3ab8f24                                                                 ",{}]],"22":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.007418000000000001,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[3.560802,{"lines":{"0":[["mw         - write address space                                                ",{}]],"1":[["mc         - copy address space                                                 ",{}]],"2":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"3":[["rcsr       - read processor CSR                                                 ",{}]],"4":[["wcsr       - write processor CSR                                                ",{}]],"5":[["serialboot - boot via SFL                                                       ",{}]],"6":[["revision   - display revision                                                   ",{}]],"7":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"9":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"10":[["Memory dump:                                                                    ",{}]],"11":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]],"12":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  .......;4...4...   ",{}]],"13":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"14":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"15":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"16":[["0x00000050  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"17":[["0x00000060  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"18":[["0x00000070  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"19":[["BIOS>",{"bold":true}],[" crc 0 128                                                                 ",{}]],"20":[["CRC32: d3ab8f24                                                                 ",{}]],"21":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.013407,{"lines":{"0":[["mc         - copy address space                                                 ",{}]],"1":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"2":[["rcsr       - read processor CSR                                                 ",{}]],"3":[["wcsr       - write processor CSR                                                ",{}]],"4":[["serialboot - boot via SFL                                                       ",{}]],"5":[["revision   - display revision                                                   ",{}]],"6":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"8":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"9":[["Memory dump:                                                                    ",{}]],"10":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]],"11":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  .......;4...4...   ",{}]],"12":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"13":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"14":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"15":[["0x00000050  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"16":[["0x00000060  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"17":[["0x00000070  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"18":[["BIOS>",{"bold":true}],[" crc 0 128                                                                 ",{}]],"19":[["CRC32: d3ab8f24                                                                 ",{}]],"20":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"22":[["averate speed: 0.706 MHz                                                        ",{}]],"23":[["[florent@localhost designs]$                                                    ",{}]]},"cursor":{"x":29}}],[1.381588,{"lines":{"23":[["[florent@localhost designs]$ make lm32-sim                                      ",{}]]},"cursor":{"x":42}}],[0.496042,{"cursor":{"x":41}}],[0.134764,{"cursor":{"x":40}}],[0.137107,{"cursor":{"x":39}}],[0.119539,{"cursor":{"x":38}}],[0.464514,{"lines":{"23":[["[florent@localhost designs]$ make lm3-sim                                       ",{}]]},"cursor":{"x":37}}],[0.191374,{"lines":{"23":[["[florent@localhost designs]$ make lm-sim                                        ",{}]]},"cursor":{"x":36}}],[0.152354,{"lines":{"23":[["[florent@localhost designs]$ make l-sim                                         ",{}]]},"cursor":{"x":35}}],[0.127854,{"lines":{"23":[["[florent@localhost designs]$ make -sim                                          ",{}]]},"cursor":{"x":34}}],[0.512185,{"lines":{"23":[["[florent@localhost designs]$ make m-sim                                         ",{}]]},"cursor":{"x":35}}],[0.280215,{"lines":{"23":[["[florent@localhost designs]$ make mo-sim                                        ",{}]]},"cursor":{"x":36}}],[0.135757,{"lines":{"23":[["[florent@localhost designs]$ make mor-sim                                       ",{}]]},"cursor":{"x":37}}],[0.568254,{"lines":{"23":[["[florent@localhost designs]$ make mor1-sim                                      ",{}]]},"cursor":{"x":38}}],[0.776357,{"lines":{"23":[["[florent@localhost designs]$ make mor1k-sim                                     ",{}]]},"cursor":{"x":39}}],[0.190286,{"lines":{"23":[["[florent@localhost designs]$ make mor1kx-sim                                    ",{}]]},"cursor":{"x":40}}],[0.514085,{"cursor":{"x":41}}],[0.12817,{"cursor":{"x":42}}],[0.136005,{"cursor":{"x":43}}],[0.13614,{"cursor":{"x":44}}],[0.42302,{"lines":{"0":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"1":[["rcsr       - read processor CSR                                                 ",{}]],"2":[["wcsr       - write processor CSR                                                ",{}]],"3":[["serialboot - boot via SFL                                                       ",{}]],"4":[["revision   - display revision                                                   ",{}]],"5":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"7":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"8":[["Memory dump:                                                                    ",{}]],"9":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]],"10":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  .......;4...4...   ",{}]],"11":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"12":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"13":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"14":[["0x00000050  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"15":[["0x00000060  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"16":[["0x00000070  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"17":[["BIOS>",{"bold":true}],[" crc 0 128                                                                 ",{}]],"18":[["CRC32: d3ab8f24                                                                 ",{}]],"19":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"21":[["averate speed: 0.706 MHz                                                        ",{}]],"22":[["[florent@localhost designs]$ make mor1kx-sim                                    ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.000596,{"lines":{"0":[["wcsr       - write processor CSR                                                ",{}]],"1":[["serialboot - boot via SFL                                                       ",{}]],"2":[["revision   - display revision                                                   ",{}]],"3":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"4":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"5":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"6":[["Memory dump:                                                                    ",{}]],"7":[["0x00000000  98 00 00 00 d0 00 00 00 78 01 00 00 38 21 00 00  ........x...8!..   ",{}]],"8":[["0x00000010  d0 e1 00 00 e0 00 00 3b 34 00 00 00 34 00 00 00  .......;4...4...   ",{}]],"9":[["0x00000020  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"10":[["0x00000030  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"11":[["0x00000040  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"12":[["0x00000050  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"13":[["0x00000060  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"14":[["0x00000070  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"15":[["BIOS>",{"bold":true}],[" crc 0 128                                                                 ",{}]],"16":[["CRC32: d3ab8f24                                                                 ",{}]],"17":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"18":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"19":[["averate speed: 0.706 MHz                                                        ",{}]],"20":[["[florent@localhost designs]$ make mor1kx-sim                                    ",{}]],"21":[["cd ../liteips/soc/ && PYTHONPATH=../../ python3 make.py -t simple -Ot cpu_type o",{}]],"22":[["r1k all                                                                         ",{}]]}}],[0.164048,{"lines":{"0":[["0x00000060  e0 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  ....4...4...4...   ",{}]],"1":[["0x00000070  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"2":[["BIOS>",{"bold":true}],[" crc 0 128                                                                 ",{}]],"3":[["CRC32: d3ab8f24                                                                 ",{}]],"5":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"6":[["averate speed: 0.706 MHz                                                        ",{}]],"7":[["[florent@localhost designs]$ make mor1kx-sim                                    ",{}]],"8":[["cd ../liteips/soc/ && PYTHONPATH=../../ python3 make.py -t simple -Ot cpu_type o",{}]],"9":[["r1k all                                                                         ",{}]],"10":[["                __  ___  _   ____     _____                                     ",{}]],"11":[["               /  |/  / (_) / __/__  / ___/                                     ",{}]],"12":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"13":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"14":[["                                                                                ",{}]],"15":[["a high performance and small footprint SoC based on Migen                       ",{}]],"16":[["                                                                                ",{}]],"17":[["====== Building for: ======                                                     ",{}]],"18":[["Platform:  simple                                                               ",{}]],"19":[["Target:    simple                                                               ",{}]],"20":[["Subtarget: BaseSoC                                                              ",{}]],"21":[["CPU type:  or1k                                                                 ",{}]],"22":[["===========================                                                     ",{}]]}}],[0.283237,{"lines":{"23":[["building software...                                                            ",{}]]},"cursor":{"x":20}}],[5.5e-05,{"lines":{"0":[["0x00000070  34 00 00 00 34 00 00 00 34 00 00 00 34 00 00 00  4...4...4...4...   ",{}]],"1":[["BIOS>",{"bold":true}],[" crc 0 128                                                                 ",{}]],"2":[["CRC32: d3ab8f24                                                                 ",{}]],"3":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"5":[["averate speed: 0.706 MHz                                                        ",{}]],"6":[["[florent@localhost designs]$ make mor1kx-sim                                    ",{}]],"7":[["cd ../liteips/soc/ && PYTHONPATH=../../ python3 make.py -t simple -Ot cpu_type o",{}]],"8":[["r1k all                                                                         ",{}]],"9":[["                __  ___  _   ____     _____                                     ",{}]],"10":[["               /  |/  / (_) / __/__  / ___/                                     ",{}]],"11":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"12":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"13":[["                                                                                ",{}]],"14":[["a high performance and small footprint SoC based on Migen                       ",{}]],"15":[["                                                                                ",{}]],"16":[["====== Building for: ======                                                     ",{}]],"17":[["Platform:  simple                                                               ",{}]],"18":[["Target:    simple                                                               ",{}]],"19":[["Subtarget: BaseSoC                                                              ",{}]],"20":[["CPU type:  or1k                                                                 ",{}]],"21":[["===========================                                                     ",{}]],"22":[["building software...                                                            ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[2.651398,{"lines":{"0":[["BIOS>",{"bold":true}],[" crc 0 128                                                                 ",{}]],"1":[["CRC32: d3ab8f24                                                                 ",{}]],"2":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"4":[["averate speed: 0.706 MHz                                                        ",{}]],"5":[["[florent@localhost designs]$ make mor1kx-sim                                    ",{}]],"6":[["cd ../liteips/soc/ && PYTHONPATH=../../ python3 make.py -t simple -Ot cpu_type o",{}]],"7":[["r1k all                                                                         ",{}]],"8":[["                __  ___  _   ____     _____                                     ",{}]],"9":[["               /  |/  / (_) / __/__  / ___/                                     ",{}]],"10":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"11":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"12":[["                                                                                ",{}]],"13":[["a high performance and small footprint SoC based on Migen                       ",{}]],"14":[["                                                                                ",{}]],"15":[["====== Building for: ======                                                     ",{}]],"16":[["Platform:  simple                                                               ",{}]],"17":[["Target:    simple                                                               ",{}]],"18":[["Subtarget: BaseSoC                                                              ",{}]],"19":[["CPU type:  or1k                                                                 ",{}]],"20":[["===========================                                                     ",{}]],"21":[["building software...                                                            ",{}]],"22":[["building gateware and simulation...                                             ",{}]]}}],[2.05146,{"lines":{"0":[["CRC32: d3ab8f24                                                                 ",{}]],"1":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"3":[["averate speed: 0.706 MHz                                                        ",{}]],"4":[["[florent@localhost designs]$ make mor1kx-sim                                    ",{}]],"5":[["cd ../liteips/soc/ && PYTHONPATH=../../ python3 make.py -t simple -Ot cpu_type o",{}]],"6":[["r1k all                                                                         ",{}]],"7":[["                __  ___  _   ____     _____                                     ",{}]],"8":[["               /  |/  / (_) / __/__  / ___/                                     ",{}]],"9":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"10":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"11":[["                                                                                ",{}]],"12":[["a high performance and small footprint SoC based on Migen                       ",{}]],"13":[["                                                                                ",{}]],"14":[["====== Building for: ======                                                     ",{}]],"15":[["Platform:  simple                                                               ",{}]],"16":[["Target:    simple                                                               ",{}]],"17":[["Subtarget: BaseSoC                                                              ",{}]],"18":[["CPU type:  or1k                                                                 ",{}]],"19":[["===========================                                                     ",{}]],"20":[["building software...                                                            ",{}]],"21":[["building gateware and simulation...                                             ",{}]],"22":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]]},"cursor":{"x":75}}],[0.016451,{"lines":{"0":[["averate speed: 0.706 MHz                                                        ",{}]],"1":[["[florent@localhost designs]$ make mor1kx-sim                                    ",{}]],"2":[["cd ../liteips/soc/ && PYTHONPATH=../../ python3 make.py -t simple -Ot cpu_type o",{}]],"3":[["r1k all                                                                         ",{}]],"4":[["                __  ___  _   ____     _____                                     ",{}]],"5":[["               /  |/  / (_) / __/__  / ___/                                     ",{}]],"6":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"7":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"8":[["                                                                                ",{}]],"9":[["a high performance and small footprint SoC based on Migen                       ",{}]],"10":[["                                                                                ",{}]],"11":[["====== Building for: ======                                                     ",{}]],"12":[["Platform:  simple                                                               ",{}]],"13":[["Target:    simple                                                               ",{}]],"14":[["Subtarget: BaseSoC                                                              ",{}]],"15":[["CPU type:  or1k                                                                 ",{}]],"16":[["===========================                                                     ",{}]],"17":[["building software...                                                            ",{}]],"18":[["building gateware and simulation...                                             ",{}]],"19":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"20":[["                                                                           TOP.v",{}]],"21":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"22":[["                                                                                ",{}]],"23":[["MiS                                                                             ",{}]]},"cursor":{"x":3}}],[0.016481,{"lines":{"23":[["MiSoC BIOS   http://m-l                                                         ",{}]]},"cursor":{"x":23}}],[0.016504,{"lines":{"0":[["[florent@localhost designs]$ make mor1kx-sim                                    ",{}]],"1":[["cd ../liteips/soc/ && PYTHONPATH=../../ python3 make.py -t simple -Ot cpu_type o",{}]],"2":[["r1k all                                                                         ",{}]],"3":[["                __  ___  _   ____     _____                                     ",{}]],"4":[["               /  |/  / (_) / __/__  / ___/                                     ",{}]],"5":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"6":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"7":[["                                                                                ",{}]],"8":[["a high performance and small footprint SoC based on Migen                       ",{}]],"9":[["                                                                                ",{}]],"10":[["====== Building for: ======                                                     ",{}]],"11":[["Platform:  simple                                                               ",{}]],"12":[["Target:    simple                                                               ",{}]],"13":[["Subtarget: BaseSoC                                                              ",{}]],"14":[["CPU type:  or1k                                                                 ",{}]],"15":[["===========================                                                     ",{}]],"16":[["building software...                                                            ",{}]],"17":[["building gateware and simulation...                                             ",{}]],"18":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"19":[["                                                                           TOP.v",{}]],"20":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"21":[["                                                                                ",{}]],"22":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"23":[["(c) Copyright                                                                   ",{}]]},"cursor":{"x":13}}],[0.016416,{"lines":{"23":[["(c) Copyright 2007-2014 Sebastien                                               ",{}]]},"cursor":{"x":33}}],[0.01146,{"lines":{"0":[["cd ../liteips/soc/ && PYTHONPATH=../../ python3 make.py -t simple -Ot cpu_type o",{}]],"1":[["r1k all                                                                         ",{}]],"2":[["                __  ___  _   ____     _____                                     ",{}]],"3":[["               /  |/  / (_) / __/__  / ___/                                     ",{}]],"4":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"5":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"6":[["                                                                                ",{}]],"7":[["a high performance and small footprint SoC based on Migen                       ",{}]],"8":[["                                                                                ",{}]],"9":[["====== Building for: ======                                                     ",{}]],"10":[["Platform:  simple                                                               ",{}]],"11":[["Target:    simple                                                               ",{}]],"12":[["Subtarget: BaseSoC                                                              ",{}]],"13":[["CPU type:  or1k                                                                 ",{}]],"14":[["===========================                                                     ",{}]],"15":[["building software...                                                            ",{}]],"16":[["building gateware and simulation...                                             ",{}]],"17":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"18":[["                                                                           TOP.v",{}]],"19":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"20":[["                                                                                ",{}]],"21":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"22":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.016586,{"lines":{"23":[["Revision dbbb                                                                   ",{}]]},"cursor":{"x":13}}],[0.016458,{"lines":{"23":[["Revision dbbb8698 built Dec  2 20                                               ",{}]]},"cursor":{"x":33}}],[0.010673,{"lines":{"0":[["                __  ___  _   ____     _____                                     ",{}]],"1":[["               /  |/  / (_) / __/__  / ___/                                     ",{}]],"2":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"3":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"4":[["                                                                                ",{}]],"5":[["a high performance and small footprint SoC based on Migen                       ",{}]],"7":[["====== Building for: ======                                                     ",{}]],"8":[["Platform:  simple                                                               ",{}]],"9":[["Target:    simple                                                               ",{}]],"10":[["Subtarget: BaseSoC                                                              ",{}]],"11":[["CPU type:  or1k                                                                 ",{}]],"12":[["===========================                                                     ",{}]],"13":[["building software...                                                            ",{}]],"14":[["building gateware and simulation...                                             ",{}]],"15":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"16":[["                                                                           TOP.v",{}]],"17":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"18":[["                                                                                ",{}]],"19":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"20":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"21":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"22":[["                                                                                ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.521486,{"lines":{"23":[["B                                                                               ",{}]]},"cursor":{"x":1}}],[0.015898,{"lines":{"23":[["BIOS CRC passed (909                                                            ",{}]]},"cursor":{"x":20}}],[0.016522,{"lines":{"0":[["               /  |/  / (_) / __/__  / ___/                                     ",{}]],"1":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"2":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"3":[["                                                                                ",{}]],"4":[["a high performance and small footprint SoC based on Migen                       ",{}]],"5":[["                                                                                ",{}]],"6":[["====== Building for: ======                                                     ",{}]],"7":[["Platform:  simple                                                               ",{}]],"8":[["Target:    simple                                                               ",{}]],"9":[["Subtarget: BaseSoC                                                              ",{}]],"10":[["CPU type:  or1k                                                                 ",{}]],"11":[["===========================                                                     ",{}]],"12":[["building software...                                                            ",{}]],"13":[["building gateware and simulation...                                             ",{}]],"14":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"15":[["                                                                           TOP.v",{}]],"16":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"17":[["                                                                                ",{}]],"18":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"19":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"20":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"21":[["                                                                                ",{}]],"22":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"23":[["Runn                                                                            ",{}]]},"cursor":{"x":4}}],[0.016401,{"lines":{"23":[["Running on MiSoC rev. db                                                        ",{}]]},"cursor":{"x":24}}],[0.016479,{"lines":{"23":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at                                    ",{}]]},"cursor":{"x":44}}],[0.016331,{"lines":{"0":[["              / /|_/ / / / _\\ \\/ _ \\/ /__                                       ",{}]],"1":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"2":[["                                                                                ",{}]],"3":[["a high performance and small footprint SoC based on Migen                       ",{}]],"4":[["                                                                                ",{}]],"5":[["====== Building for: ======                                                     ",{}]],"6":[["Platform:  simple                                                               ",{}]],"7":[["Target:    simple                                                               ",{}]],"8":[["Subtarget: BaseSoC                                                              ",{}]],"9":[["CPU type:  or1k                                                                 ",{}]],"10":[["===========================                                                     ",{}]],"11":[["building software...                                                            ",{}]],"12":[["building gateware and simulation...                                             ",{}]],"13":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"14":[["                                                                           TOP.v",{}]],"15":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"16":[["                                                                                ",{}]],"17":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"18":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"19":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"20":[["                                                                                ",{}]],"21":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"22":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"23":[["Initializin                                                                     ",{}]]},"cursor":{"x":11}}],[0.009010999999999998,{"lines":{"0":[["             /_/  /_/ /_/ /___/\\___/\\___/                                       ",{}]],"1":[["                                                                                ",{}]],"2":[["a high performance and small footprint SoC based on Migen                       ",{}]],"3":[["                                                                                ",{}]],"4":[["====== Building for: ======                                                     ",{}]],"5":[["Platform:  simple                                                               ",{}]],"6":[["Target:    simple                                                               ",{}]],"7":[["Subtarget: BaseSoC                                                              ",{}]],"8":[["CPU type:  or1k                                                                 ",{}]],"9":[["===========================                                                     ",{}]],"10":[["building software...                                                            ",{}]],"11":[["building gateware and simulation...                                             ",{}]],"12":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"13":[["                                                                           TOP.v",{}]],"14":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"15":[["                                                                                ",{}]],"16":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"17":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"18":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"19":[["                                                                                ",{}]],"20":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"21":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"22":[["Initializing SDRAM...                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[4.745098,{"lines":{"23":[["M                                                                               ",{}]]},"cursor":{"x":1}}],[0.015842,{"lines":{"0":[["                                                                                ",{}]],"1":[["a high performance and small footprint SoC based on Migen                       ",{}]],"2":[["                                                                                ",{}]],"3":[["====== Building for: ======                                                     ",{}]],"4":[["Platform:  simple                                                               ",{}]],"5":[["Target:    simple                                                               ",{}]],"6":[["Subtarget: BaseSoC                                                              ",{}]],"7":[["CPU type:  or1k                                                                 ",{}]],"8":[["===========================                                                     ",{}]],"9":[["building software...                                                            ",{}]],"10":[["building gateware and simulation...                                             ",{}]],"11":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"12":[["                                                                           TOP.v",{}]],"13":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"14":[["                                                                                ",{}]],"15":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"16":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"17":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"18":[["                                                                                ",{}]],"19":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"20":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"21":[["Initializing SDRAM...                                                           ",{}]],"22":[["Memtest OK (128 KB)                                                             ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.01195,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.65974,{"lines":{"0":[["a high performance and small footprint SoC based on Migen                       ",{}]],"1":[["                                                                                ",{}]],"2":[["====== Building for: ======                                                     ",{}]],"3":[["Platform:  simple                                                               ",{}]],"4":[["Target:    simple                                                               ",{}]],"5":[["Subtarget: BaseSoC                                                              ",{}]],"6":[["CPU type:  or1k                                                                 ",{}]],"7":[["===========================                                                     ",{}]],"8":[["building software...                                                            ",{}]],"9":[["building gateware and simulation...                                             ",{}]],"10":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"11":[["                                                                           TOP.v",{}]],"12":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"13":[["                                                                                ",{}]],"14":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"15":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"16":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"17":[["                                                                                ",{}]],"18":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"19":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"20":[["Initializing SDRAM...                                                           ",{}]],"21":[["Memtest OK (128 KB)                                                             ",{}]],"22":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.014238,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.112866,{"lines":{"0":[["                                                                                ",{}]],"1":[["====== Building for: ======                                                     ",{}]],"2":[["Platform:  simple                                                               ",{}]],"3":[["Target:    simple                                                               ",{}]],"4":[["Subtarget: BaseSoC                                                              ",{}]],"5":[["CPU type:  or1k                                                                 ",{}]],"6":[["===========================                                                     ",{}]],"7":[["building software...                                                            ",{}]],"8":[["building gateware and simulation...                                             ",{}]],"9":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"10":[["                                                                           TOP.v",{}]],"11":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"12":[["                                                                                ",{}]],"13":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"14":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"15":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"16":[["                                                                                ",{}]],"17":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"18":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"19":[["Initializing SDRAM...                                                           ",{}]],"20":[["Memtest OK (128 KB)                                                             ",{}]],"21":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.0134,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.131021,{"lines":{"0":[["====== Building for: ======                                                     ",{}]],"1":[["Platform:  simple                                                               ",{}]],"2":[["Target:    simple                                                               ",{}]],"3":[["Subtarget: BaseSoC                                                              ",{}]],"4":[["CPU type:  or1k                                                                 ",{}]],"5":[["===========================                                                     ",{}]],"6":[["building software...                                                            ",{}]],"7":[["building gateware and simulation...                                             ",{}]],"8":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"9":[["                                                                           TOP.v",{}]],"10":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"11":[["                                                                                ",{}]],"12":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"13":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"14":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"15":[["                                                                                ",{}]],"16":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"17":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"18":[["Initializing SDRAM...                                                           ",{}]],"19":[["Memtest OK (128 KB)                                                             ",{}]],"20":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.013367,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.130887,{"lines":{"0":[["Platform:  simple                                                               ",{}]],"1":[["Target:    simple                                                               ",{}]],"2":[["Subtarget: BaseSoC                                                              ",{}]],"3":[["CPU type:  or1k                                                                 ",{}]],"4":[["===========================                                                     ",{}]],"5":[["building software...                                                            ",{}]],"6":[["building gateware and simulation...                                             ",{}]],"7":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"8":[["                                                                           TOP.v",{}]],"9":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"10":[["                                                                                ",{}]],"11":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"12":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"13":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"14":[["                                                                                ",{}]],"15":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"16":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"17":[["Initializing SDRAM...                                                           ",{}]],"18":[["Memtest OK (128 KB)                                                             ",{}]],"19":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.013359,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.082204,{"lines":{"0":[["Target:    simple                                                               ",{}]],"1":[["Subtarget: BaseSoC                                                              ",{}]],"2":[["CPU type:  or1k                                                                 ",{}]],"3":[["===========================                                                     ",{}]],"4":[["building software...                                                            ",{}]],"5":[["building gateware and simulation...                                             ",{}]],"6":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"7":[["                                                                           TOP.v",{}]],"8":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"9":[["                                                                                ",{}]],"10":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"11":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"12":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"13":[["                                                                                ",{}]],"14":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"15":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"16":[["Initializing SDRAM...                                                           ",{}]],"17":[["Memtest OK (128 KB)                                                             ",{}]],"18":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.01341,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.843533,{"lines":{"23":[["BIOS>",{"bold":true}],[" h                                                                         ",{}]]},"cursor":{"x":7}}],[0.344152,{"lines":{"23":[["BIOS>",{"bold":true}],[" he                                                                        ",{}]]},"cursor":{"x":8}}],[0.135436,{"lines":{"23":[["BIOS>",{"bold":true}],[" hel                                                                       ",{}]]},"cursor":{"x":9}}],[0.159569,{"lines":{"23":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]]},"cursor":{"x":10}}],[0.296863,{"lines":{"0":[["Subtarget: BaseSoC                                                              ",{}]],"1":[["CPU type:  or1k                                                                 ",{}]],"2":[["===========================                                                     ",{}]],"3":[["building software...                                                            ",{}]],"4":[["building gateware and simulation...                                             ",{}]],"5":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"6":[["                                                                           TOP.v",{}]],"7":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"8":[["                                                                                ",{}]],"9":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"10":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"11":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"12":[["                                                                                ",{}]],"13":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"14":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"15":[["Initializing SDRAM...                                                           ",{}]],"16":[["Memtest OK (128 KB)                                                             ",{}]],"17":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"22":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.0165,{"lines":{"0":[["CPU type:  or1k                                                                 ",{}]],"1":[["===========================                                                     ",{}]],"2":[["building software...                                                            ",{}]],"3":[["building gateware and simulation...                                             ",{}]],"4":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"5":[["                                                                           TOP.v",{}]],"6":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"7":[["                                                                                ",{}]],"8":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"9":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"10":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"11":[["                                                                                ",{}]],"12":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"13":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"14":[["Initializing SDRAM...                                                           ",{}]],"15":[["Memtest OK (128 KB)                                                             ",{}]],"16":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"21":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"22":[["MiSoC BIOS                                                                      ",{}]],"23":[["Availab                                                                         ",{}]]},"cursor":{"x":7}}],[0.016548,{"lines":{"0":[["===========================                                                     ",{}]],"1":[["building software...                                                            ",{}]],"2":[["building gateware and simulation...                                             ",{}]],"3":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"4":[["                                                                           TOP.v",{}]],"5":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"6":[["                                                                                ",{}]],"7":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"8":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"9":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"10":[["                                                                                ",{}]],"11":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"12":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"13":[["Initializing SDRAM...                                                           ",{}]],"14":[["Memtest OK (128 KB)                                                             ",{}]],"15":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"20":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"21":[["MiSoC BIOS                                                                      ",{}]],"22":[["Available commands:                                                             ",{}]],"23":[["mr                                                                              ",{}]]}}],[0.016513,{"lines":{"23":[["mr         - read address s                                                     ",{}]]},"cursor":{"x":27}}],[0.016476,{"lines":{"0":[["building software...                                                            ",{}]],"1":[["building gateware and simulation...                                             ",{}]],"2":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"3":[["                                                                           TOP.v",{}]],"4":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"5":[["                                                                                ",{}]],"6":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"7":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"8":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"9":[["                                                                                ",{}]],"10":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"11":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"12":[["Initializing SDRAM...                                                           ",{}]],"13":[["Memtest OK (128 KB)                                                             ",{}]],"14":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"19":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"20":[["MiSoC BIOS                                                                      ",{}]],"21":[["Available commands:                                                             ",{}]],"22":[["mr         - read address space                                                 ",{}]],"23":[["mw         - wr                                                                 ",{}]]},"cursor":{"x":15}}],[0.016435,{"lines":{"0":[["building gateware and simulation...                                             ",{}]],"1":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"2":[["                                                                           TOP.v",{}]],"3":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"4":[["                                                                                ",{}]],"5":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"6":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"7":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"8":[["                                                                                ",{}]],"9":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"10":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"11":[["Initializing SDRAM...                                                           ",{}]],"12":[["Memtest OK (128 KB)                                                             ",{}]],"13":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"18":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"19":[["MiSoC BIOS                                                                      ",{}]],"20":[["Available commands:                                                             ",{}]],"21":[["mr         - read address space                                                 ",{}]],"22":[["mw         - write address space                                                ",{}]],"23":[["mc                                                                              ",{}]]},"cursor":{"x":2}}],[0.01642,{"lines":{"23":[["mc         - copy addr                                                          ",{}]]},"cursor":{"x":22}}],[0.016487,{"lines":{"0":[["TOP.v.mor1kx.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK     ",{}]],"1":[["                                                                           TOP.v",{}]],"2":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"3":[["                                                                                ",{}]],"4":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"5":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"6":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"7":[["                                                                                ",{}]],"8":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"9":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"10":[["Initializing SDRAM...                                                           ",{}]],"11":[["Memtest OK (128 KB)                                                             ",{}]],"12":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"17":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"18":[["MiSoC BIOS                                                                      ",{}]],"19":[["Available commands:                                                             ",{}]],"20":[["mr         - read address space                                                 ",{}]],"21":[["mw         - write address space                                                ",{}]],"22":[["mc         - copy address space                                                 ",{}]],"23":[["crc                                                                             ",{}]]},"cursor":{"x":10}}],[0.01635,{"lines":{"23":[["crc        - compute CRC32 of                                                   ",{}]]},"cursor":{"x":30}}],[0.016454,{"lines":{"23":[["crc        - compute CRC32 of a part of the addres                              ",{}]]},"cursor":{"x":50}}],[0.016438,{"lines":{"0":[["                                                                           TOP.v",{}]],"1":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"2":[["                                                                                ",{}]],"3":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"4":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"5":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"6":[["                                                                                ",{}]],"7":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"8":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"9":[["Initializing SDRAM...                                                           ",{}]],"10":[["Memtest OK (128 KB)                                                             ",{}]],"11":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"16":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"17":[["MiSoC BIOS                                                                      ",{}]],"18":[["Available commands:                                                             ",{}]],"19":[["mr         - read address space                                                 ",{}]],"20":[["mw         - write address space                                                ",{}]],"21":[["mc         - copy address space                                                 ",{}]],"22":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"23":[["serialboot -                                                                    ",{}]]},"cursor":{"x":12}}],[0.016415,{"lines":{"0":[[".mor1kx.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK          ",{}]],"1":[["                                                                                ",{}]],"2":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"3":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"4":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"5":[["                                                                                ",{}]],"6":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"7":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"8":[["Initializing SDRAM...                                                           ",{}]],"9":[["Memtest OK (128 KB)                                                             ",{}]],"10":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"15":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"16":[["MiSoC BIOS                                                                      ",{}]],"17":[["Available commands:                                                             ",{}]],"18":[["mr         - read address space                                                 ",{}]],"19":[["mw         - write address space                                                ",{}]],"20":[["mc         - copy address space                                                 ",{}]],"21":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"22":[["serialboot - boot via SFL                                                       ",{}]],"23":[["revisi                                                                          ",{}]]},"cursor":{"x":6}}],[0.016407,{"lines":{"23":[["revision   - display revis                                                      ",{}]]},"cursor":{"x":26}}],[0.014797,{"lines":{"0":[["                                                                                ",{}]],"1":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"2":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"3":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"4":[["                                                                                ",{}]],"5":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"6":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"7":[["Initializing SDRAM...                                                           ",{}]],"8":[["Memtest OK (128 KB)                                                             ",{}]],"9":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"14":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"15":[["MiSoC BIOS                                                                      ",{}]],"16":[["Available commands:                                                             ",{}]],"17":[["mr         - read address space                                                 ",{}]],"18":[["mw         - write address space                                                ",{}]],"19":[["mc         - copy address space                                                 ",{}]],"20":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"21":[["serialboot - boot via SFL                                                       ",{}]],"22":[["revision   - display revision                                                   ",{}]],"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.78027,{"lines":{"0":[["MiSoC BIOS   http://m-labs.hk                                                   ",{}]],"1":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"2":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"3":[["                                                                                ",{}]],"4":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"5":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"6":[["Initializing SDRAM...                                                           ",{}]],"7":[["Memtest OK (128 KB)                                                             ",{}]],"8":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"13":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"14":[["MiSoC BIOS                                                                      ",{}]],"15":[["Available commands:                                                             ",{}]],"16":[["mr         - read address space                                                 ",{}]],"17":[["mw         - write address space                                                ",{}]],"18":[["mc         - copy address space                                                 ",{}]],"19":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"20":[["serialboot - boot via SFL                                                       ",{}]],"21":[["revision   - display revision                                                   ",{}]],"22":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.013452,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.138012,{"lines":{"0":[["(c) Copyright 2007-2014 Sebastien Bourdeauducq                                  ",{}]],"1":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"2":[["                                                                                ",{}]],"3":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"4":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"5":[["Initializing SDRAM...                                                           ",{}]],"6":[["Memtest OK (128 KB)                                                             ",{}]],"7":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"12":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"13":[["MiSoC BIOS                                                                      ",{}]],"14":[["Available commands:                                                             ",{}]],"15":[["mr         - read address space                                                 ",{}]],"16":[["mw         - write address space                                                ",{}]],"17":[["mc         - copy address space                                                 ",{}]],"18":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"19":[["serialboot - boot via SFL                                                       ",{}]],"20":[["revision   - display revision                                                   ",{}]],"21":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.013379,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.587277,{"lines":{"23":[["BIOS>",{"bold":true}],[" m                                                                         ",{}]]},"cursor":{"x":7}}],[0.103806,{"lines":{"23":[["BIOS>",{"bold":true}],[" mr                                                                        ",{}]]},"cursor":{"x":8}}],[0.103806,{"cursor":{"x":9}}],[0.40107,{"lines":{"23":[["BIOS>",{"bold":true}],[" mr 0                                                                      ",{}]]},"cursor":{"x":10}}],[0.264139,{"cursor":{"x":11}}],[0.576667,{"lines":{"23":[["BIOS>",{"bold":true}],[" mr 0 1                                                                    ",{}]]},"cursor":{"x":12}}],[0.069893,{"lines":{"23":[["BIOS>",{"bold":true}],[" mr 0 12                                                                   ",{}]]},"cursor":{"x":13}}],[0.281757,{"lines":{"23":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]]},"cursor":{"x":14}}],[0.399371,{"lines":{"0":[["Revision dbbb8698 built Dec  2 2014 16:18:41                                    ",{}]],"1":[["                                                                                ",{}]],"2":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"3":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"4":[["Initializing SDRAM...                                                           ",{}]],"5":[["Memtest OK (128 KB)                                                             ",{}]],"6":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"11":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"12":[["MiSoC BIOS                                                                      ",{}]],"13":[["Available commands:                                                             ",{}]],"14":[["mr         - read address space                                                 ",{}]],"15":[["mw         - write address space                                                ",{}]],"16":[["mc         - copy address space                                                 ",{}]],"17":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"18":[["serialboot - boot via SFL                                                       ",{}]],"19":[["revision   - display revision                                                   ",{}]],"20":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"22":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.016032,{"lines":{"0":[["                                                                                ",{}]],"1":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"2":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"3":[["Initializing SDRAM...                                                           ",{}]],"4":[["Memtest OK (128 KB)                                                             ",{}]],"5":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"10":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"11":[["MiSoC BIOS                                                                      ",{}]],"12":[["Available commands:                                                             ",{}]],"13":[["mr         - read address space                                                 ",{}]],"14":[["mw         - write address space                                                ",{}]],"15":[["mc         - copy address space                                                 ",{}]],"16":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"17":[["serialboot - boot via SFL                                                       ",{}]],"18":[["revision   - display revision                                                   ",{}]],"19":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"21":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"22":[["Memory dump:                                                                    ",{}]],"23":[["0                                                                               ",{}]]},"cursor":{"x":1}}],[0.016298,{"lines":{"23":[["0x00000000  18 00                                                               ",{}]]},"cursor":{"x":17}}],[0.016456,{"lines":{"23":[["0x00000000  18 00 00 00 18 20                                                   ",{}]]},"cursor":{"x":29}}],[0.016498,{"lines":{"23":[["0x00000000  18 00 00 00 18 20 00 00 18 40                                       ",{}]]},"cursor":{"x":41}}],[0.016519,{"lines":{"23":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60                           ",{}]]},"cursor":{"x":53}}],[0.015854,{"lines":{"23":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  .....              ",{}]]},"cursor":{"x":66}}],[0.016444,{"lines":{"0":[["BIOS CRC passed (9092ed44)                                                      ",{}]],"1":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"2":[["Initializing SDRAM...                                                           ",{}]],"3":[["Memtest OK (128 KB)                                                             ",{}]],"4":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"9":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"10":[["MiSoC BIOS                                                                      ",{}]],"11":[["Available commands:                                                             ",{}]],"12":[["mr         - read address space                                                 ",{}]],"13":[["mw         - write address space                                                ",{}]],"14":[["mc         - copy address space                                                 ",{}]],"15":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"16":[["serialboot - boot via SFL                                                       ",{}]],"17":[["revision   - display revision                                                   ",{}]],"18":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"20":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"21":[["Memory dump:                                                                    ",{}]],"22":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  ..... ...@...`..   ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.016575,{"lines":{"23":[["0x00000010  18 8                                                                ",{}]]},"cursor":{"x":16}}],[0.016503,{"lines":{"23":[["0x00000010  18 80 00 00 18 a                                                    ",{}]]},"cursor":{"x":28}}],[0.016576,{"lines":{"23":[["0x00000010  18 80 00 00 18 a0 00 00 18 c                                        ",{}]]},"cursor":{"x":40}}],[0.016602,{"lines":{"23":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e                            ",{}]]},"cursor":{"x":52}}],[0.016509,{"lines":{"23":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e0 00 00  .....              ",{}]]},"cursor":{"x":66}}],[0.01658,{"lines":{"0":[["Running on MiSoC rev. dbbb8698 (sysid:UN) at 50MHz                              ",{}]],"1":[["Initializing SDRAM...                                                           ",{}]],"2":[["Memtest OK (128 KB)                                                             ",{}]],"3":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"8":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"9":[["MiSoC BIOS                                                                      ",{}]],"10":[["Available commands:                                                             ",{}]],"11":[["mr         - read address space                                                 ",{}]],"12":[["mw         - write address space                                                ",{}]],"13":[["mc         - copy address space                                                 ",{}]],"14":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"15":[["serialboot - boot via SFL                                                       ",{}]],"16":[["revision   - display revision                                                   ",{}]],"17":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"19":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"20":[["Memory dump:                                                                    ",{}]],"21":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  ..... ...@...`..   ",{}]],"22":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e0 00 00  ................   ",{}]],"23":[["0                                                                               ",{}]]},"cursor":{"x":1}}],[0.016174,{"lines":{"23":[["0x00000020  19 00                                                               ",{}]]},"cursor":{"x":17}}],[0.016362,{"lines":{"23":[["0x00000020  19 00 00 00 19 20                                                   ",{}]]},"cursor":{"x":29}}],[0.016359,{"lines":{"23":[["0x00000020  19 00 00 00 19 20 00 00 19 40                                       ",{}]]},"cursor":{"x":41}}],[0.016375,{"lines":{"23":[["0x00000020  19 00 00 00 19 20 00 00 19 40 00 00 19 60                           ",{}]]},"cursor":{"x":53}}],[0.015508,{"lines":{"23":[["0x00000020  19 00 00 00 19 20 00 00 19 40 00 00 19 60 00 00  .....              ",{}]]},"cursor":{"x":66}}],[0.016146,{"lines":{"0":[["Initializing SDRAM...                                                           ",{}]],"1":[["Memtest OK (128 KB)                                                             ",{}]],"2":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"7":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"8":[["MiSoC BIOS                                                                      ",{}]],"9":[["Available commands:                                                             ",{}]],"10":[["mr         - read address space                                                 ",{}]],"11":[["mw         - write address space                                                ",{}]],"12":[["mc         - copy address space                                                 ",{}]],"13":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"14":[["serialboot - boot via SFL                                                       ",{}]],"15":[["revision   - display revision                                                   ",{}]],"16":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"18":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"19":[["Memory dump:                                                                    ",{}]],"20":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  ..... ...@...`..   ",{}]],"21":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e0 00 00  ................   ",{}]],"22":[["0x00000020  19 00 00 00 19 20 00 00 19 40 00 00 19 60 00 00  ..... ...@...`..   ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.016416,{"lines":{"23":[["0x00000030  19 8                                                                ",{}]]},"cursor":{"x":16}}],[0.016437,{"lines":{"23":[["0x00000030  19 80 00 00 19 a                                                    ",{}]]},"cursor":{"x":28}}],[0.016359,{"lines":{"23":[["0x00000030  19 80 00 00 19 a0 00 00 19 c                                        ",{}]]},"cursor":{"x":40}}],[0.014001,{"lines":{"23":[["0x00000030  19 80 00 00 19 a0 00 00 19 c0 00 00 19                              ",{}]]},"cursor":{"x":51}}],[0.015627,{"lines":{"23":[["0x00000030  19 80 00 00 19 a0 00 00 19 c0 00 00 19 e0 00 00  ..                 ",{}]]},"cursor":{"x":63}}],[0.016017,{"lines":{"23":[["0x00000030  19 80 00 00 19 a0 00 00 19 c0 00 00 19 e0 00 00  ................   ",{}]]},"cursor":{"x":77}}],[0.015887,{"lines":{"0":[["Memtest OK (128 KB)                                                             ",{}]],"1":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"6":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"7":[["MiSoC BIOS                                                                      ",{}]],"8":[["Available commands:                                                             ",{}]],"9":[["mr         - read address space                                                 ",{}]],"10":[["mw         - write address space                                                ",{}]],"11":[["mc         - copy address space                                                 ",{}]],"12":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"13":[["serialboot - boot via SFL                                                       ",{}]],"14":[["revision   - display revision                                                   ",{}]],"15":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"17":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"18":[["Memory dump:                                                                    ",{}]],"19":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  ..... ...@...`..   ",{}]],"20":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e0 00 00  ................   ",{}]],"21":[["0x00000020  19 00 00 00 19 20 00 00 19 40 00 00 19 60 00 00  ..... ...@...`..   ",{}]],"22":[["0x00000030  19 80 00 00 19 a0 00 00 19 c0 00 00 19 e0 00 00  ................   ",{}]],"23":[["0x00000040  1a                                                                  ",{}]]},"cursor":{"x":14}}],[0.016222,{"lines":{"23":[["0x00000040  1a 00 00 00 1a                                                      ",{}]]},"cursor":{"x":26}}],[0.016354,{"lines":{"23":[["0x00000040  1a 00 00 00 1a 20 00 00 1a                                          ",{}]]},"cursor":{"x":38}}],[0.016367,{"lines":{"23":[["0x00000040  1a 00 00 00 1a 20 00 00 1a 40 00 00 1a                              ",{}]]},"cursor":{"x":50}}],[0.016308,{"lines":{"23":[["0x00000040  1a 00 00 00 1a 20 00 00 1a 40 00 00 1a 60 00 00  ..                 ",{}]]},"cursor":{"x":63}}],[0.01561,{"lines":{"23":[["0x00000040  1a 00 00 00 1a 20 00 00 1a 40 00 00 1a 60 00 00  ..... ...@...`.    ",{}]]},"cursor":{"x":76}}],[0.016152,{"lines":{"0":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"5":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"6":[["MiSoC BIOS                                                                      ",{}]],"7":[["Available commands:                                                             ",{}]],"8":[["mr         - read address space                                                 ",{}]],"9":[["mw         - write address space                                                ",{}]],"10":[["mc         - copy address space                                                 ",{}]],"11":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"12":[["serialboot - boot via SFL                                                       ",{}]],"13":[["revision   - display revision                                                   ",{}]],"14":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"16":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"17":[["Memory dump:                                                                    ",{}]],"18":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  ..... ...@...`..   ",{}]],"19":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e0 00 00  ................   ",{}]],"20":[["0x00000020  19 00 00 00 19 20 00 00 19 40 00 00 19 60 00 00  ..... ...@...`..   ",{}]],"21":[["0x00000030  19 80 00 00 19 a0 00 00 19 c0 00 00 19 e0 00 00  ................   ",{}]],"22":[["0x00000040  1a 00 00 00 1a 20 00 00 1a 40 00 00 1a 60 00 00  ..... ...@...`..   ",{}]],"23":[["0x00000050  1                                                                   ",{}]]},"cursor":{"x":13}}],[0.01647,{"lines":{"23":[["0x00000050  1a 80 00 00 1                                                       ",{}]]},"cursor":{"x":25}}],[0.016565,{"lines":{"23":[["0x00000050  1a 80 00 00 1a a0 00 00 1                                           ",{}]]},"cursor":{"x":37}}],[0.016413,{"lines":{"23":[["0x00000050  1a 80 00 00 1a a0 00 00 1a c0 00 00 1                               ",{}]]},"cursor":{"x":49}}],[0.015999,{"lines":{"23":[["0x00000050  1a 80 00 00 1a a0 00 00 1a c0 00 00 1a e0 00 00  .                  ",{}]]},"cursor":{"x":62}}],[0.016024,{"lines":{"23":[["0x00000050  1a 80 00 00 1a a0 00 00 1a c0 00 00 1a e0 00 00  ...............    ",{}]]},"cursor":{"x":76}}],[0.01632,{"lines":{"4":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"5":[["MiSoC BIOS                                                                      ",{}]],"6":[["Available commands:                                                             ",{}]],"7":[["mr         - read address space                                                 ",{}]],"8":[["mw         - write address space                                                ",{}]],"9":[["mc         - copy address space                                                 ",{}]],"10":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"11":[["serialboot - boot via SFL                                                       ",{}]],"12":[["revision   - display revision                                                   ",{}]],"13":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"15":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"16":[["Memory dump:                                                                    ",{}]],"17":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  ..... ...@...`..   ",{}]],"18":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e0 00 00  ................   ",{}]],"19":[["0x00000020  19 00 00 00 19 20 00 00 19 40 00 00 19 60 00 00  ..... ...@...`..   ",{}]],"20":[["0x00000030  19 80 00 00 19 a0 00 00 19 c0 00 00 19 e0 00 00  ................   ",{}]],"21":[["0x00000040  1a 00 00 00 1a 20 00 00 1a 40 00 00 1a 60 00 00  ..... ...@...`..   ",{}]],"22":[["0x00000050  1a 80 00 00 1a a0 00 00 1a c0 00 00 1a e0 00 00  ................   ",{}]],"23":[["0x00000060  1                                                                   ",{}]]},"cursor":{"x":13}}],[0.016129,{"lines":{"23":[["0x00000060  1b 00 00 00 1                                                       ",{}]]},"cursor":{"x":25}}],[0.016394,{"lines":{"23":[["0x00000060  1b 00 00 00 1b 20 00 00 1                                           ",{}]]},"cursor":{"x":37}}],[0.016356,{"lines":{"23":[["0x00000060  1b 00 00 00 1b 20 00 00 1b 40 00 00 1                               ",{}]]},"cursor":{"x":49}}],[0.016045,{"lines":{"23":[["0x00000060  1b 00 00 00 1b 20 00 00 1b 40 00 00 1b 60 00 00  .                  ",{}]]},"cursor":{"x":62}}],[0.015594,{"lines":{"23":[["0x00000060  1b 00 00 00 1b 20 00 00 1b 40 00 00 1b 60 00 00  ..... ...@...`     ",{}]]},"cursor":{"x":75}}],[0.014796,{"lines":{"3":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"4":[["MiSoC BIOS                                                                      ",{}]],"5":[["Available commands:                                                             ",{}]],"6":[["mr         - read address space                                                 ",{}]],"7":[["mw         - write address space                                                ",{}]],"8":[["mc         - copy address space                                                 ",{}]],"9":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"10":[["serialboot - boot via SFL                                                       ",{}]],"11":[["revision   - display revision                                                   ",{}]],"12":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"14":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"15":[["Memory dump:                                                                    ",{}]],"16":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  ..... ...@...`..   ",{}]],"17":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e0 00 00  ................   ",{}]],"18":[["0x00000020  19 00 00 00 19 20 00 00 19 40 00 00 19 60 00 00  ..... ...@...`..   ",{}]],"19":[["0x00000030  19 80 00 00 19 a0 00 00 19 c0 00 00 19 e0 00 00  ................   ",{}]],"20":[["0x00000040  1a 00 00 00 1a 20 00 00 1a 40 00 00 1a 60 00 00  ..... ...@...`..   ",{}]],"21":[["0x00000050  1a 80 00 00 1a a0 00 00 1a c0 00 00 1a e0 00 00  ................   ",{}]],"22":[["0x00000060  1b 00 00 00 1b 20 00 00 1b 40 00 00 1b 60 00 00  ..... ...@...`..   ",{}]],"23":[["0x00000070                                                                      ",{}]]},"cursor":{"x":12}}],[0.016459,{"lines":{"23":[["0x00000070  1b 80 00 00                                                         ",{}]]},"cursor":{"x":24}}],[0.016448,{"lines":{"23":[["0x00000070  1b 80 00 00 1b a0 00 00                                             ",{}]]},"cursor":{"x":36}}],[0.016511,{"lines":{"23":[["0x00000070  1b 80 00 00 1b a0 00 00 1b c0 00 00                                 ",{}]]},"cursor":{"x":48}}],[0.016451,{"lines":{"23":[["0x00000070  1b 80 00 00 1b a0 00 00 1b c0 00 00 1b e0 00 00                     ",{}]]},"cursor":{"x":60}}],[0.015991,{"lines":{"23":[["0x00000070  1b 80 00 00 1b a0 00 00 1b c0 00 00 1b e0 00 00  .............      ",{}]]},"cursor":{"x":74}}],[0.015823,{"lines":{"2":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"3":[["MiSoC BIOS                                                                      ",{}]],"4":[["Available commands:                                                             ",{}]],"5":[["mr         - read address space                                                 ",{}]],"6":[["mw         - write address space                                                ",{}]],"7":[["mc         - copy address space                                                 ",{}]],"8":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"9":[["serialboot - boot via SFL                                                       ",{}]],"10":[["revision   - display revision                                                   ",{}]],"11":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"13":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"14":[["Memory dump:                                                                    ",{}]],"15":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  ..... ...@...`..   ",{}]],"16":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e0 00 00  ................   ",{}]],"17":[["0x00000020  19 00 00 00 19 20 00 00 19 40 00 00 19 60 00 00  ..... ...@...`..   ",{}]],"18":[["0x00000030  19 80 00 00 19 a0 00 00 19 c0 00 00 19 e0 00 00  ................   ",{}]],"19":[["0x00000040  1a 00 00 00 1a 20 00 00 1a 40 00 00 1a 60 00 00  ..... ...@...`..   ",{}]],"20":[["0x00000050  1a 80 00 00 1a a0 00 00 1a c0 00 00 1a e0 00 00  ................   ",{}]],"21":[["0x00000060  1b 00 00 00 1b 20 00 00 1b 40 00 00 1b 60 00 00  ..... ...@...`..   ",{}]],"22":[["0x00000070  1b 80 00 00 1b a0 00 00 1b c0 00 00 1b e0 00 00  ................   ",{}]],"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.999422,{"lines":{"1":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"2":[["MiSoC BIOS                                                                      ",{}]],"3":[["Available commands:                                                             ",{}]],"4":[["mr         - read address space                                                 ",{}]],"5":[["mw         - write address space                                                ",{}]],"6":[["mc         - copy address space                                                 ",{}]],"7":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"8":[["serialboot - boot via SFL                                                       ",{}]],"9":[["revision   - display revision                                                   ",{}]],"10":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"12":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"13":[["Memory dump:                                                                    ",{}]],"14":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  ..... ...@...`..   ",{}]],"15":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e0 00 00  ................   ",{}]],"16":[["0x00000020  19 00 00 00 19 20 00 00 19 40 00 00 19 60 00 00  ..... ...@...`..   ",{}]],"17":[["0x00000030  19 80 00 00 19 a0 00 00 19 c0 00 00 19 e0 00 00  ................   ",{}]],"18":[["0x00000040  1a 00 00 00 1a 20 00 00 1a 40 00 00 1a 60 00 00  ..... ...@...`..   ",{}]],"19":[["0x00000050  1a 80 00 00 1a a0 00 00 1a c0 00 00 1a e0 00 00  ................   ",{}]],"20":[["0x00000060  1b 00 00 00 1b 20 00 00 1b 40 00 00 1b 60 00 00  ..... ...@...`..   ",{}]],"21":[["0x00000070  1b 80 00 00 1b a0 00 00 1b c0 00 00 1b e0 00 00  ................   ",{}]],"22":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.013484,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.426773,{"lines":{"0":[["BIOS>",{"bold":true}],[" help                                                                      ",{}]],"1":[["MiSoC BIOS                                                                      ",{}]],"2":[["Available commands:                                                             ",{}]],"3":[["mr         - read address space                                                 ",{}]],"4":[["mw         - write address space                                                ",{}]],"5":[["mc         - copy address space                                                 ",{}]],"6":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"7":[["serialboot - boot via SFL                                                       ",{}]],"8":[["revision   - display revision                                                   ",{}]],"9":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"11":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"12":[["Memory dump:                                                                    ",{}]],"13":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  ..... ...@...`..   ",{}]],"14":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e0 00 00  ................   ",{}]],"15":[["0x00000020  19 00 00 00 19 20 00 00 19 40 00 00 19 60 00 00  ..... ...@...`..   ",{}]],"16":[["0x00000030  19 80 00 00 19 a0 00 00 19 c0 00 00 19 e0 00 00  ................   ",{}]],"17":[["0x00000040  1a 00 00 00 1a 20 00 00 1a 40 00 00 1a 60 00 00  ..... ...@...`..   ",{}]],"18":[["0x00000050  1a 80 00 00 1a a0 00 00 1a c0 00 00 1a e0 00 00  ................   ",{}]],"19":[["0x00000060  1b 00 00 00 1b 20 00 00 1b 40 00 00 1b 60 00 00  ..... ...@...`..   ",{}]],"20":[["0x00000070  1b 80 00 00 1b a0 00 00 1b c0 00 00 1b e0 00 00  ................   ",{}]],"21":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.013044,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.170484,{"lines":{"0":[["MiSoC BIOS                                                                      ",{}]],"1":[["Available commands:                                                             ",{}]],"2":[["mr         - read address space                                                 ",{}]],"3":[["mw         - write address space                                                ",{}]],"4":[["mc         - copy address space                                                 ",{}]],"5":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"6":[["serialboot - boot via SFL                                                       ",{}]],"7":[["revision   - display revision                                                   ",{}]],"8":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"10":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"11":[["Memory dump:                                                                    ",{}]],"12":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  ..... ...@...`..   ",{}]],"13":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e0 00 00  ................   ",{}]],"14":[["0x00000020  19 00 00 00 19 20 00 00 19 40 00 00 19 60 00 00  ..... ...@...`..   ",{}]],"15":[["0x00000030  19 80 00 00 19 a0 00 00 19 c0 00 00 19 e0 00 00  ................   ",{}]],"16":[["0x00000040  1a 00 00 00 1a 20 00 00 1a 40 00 00 1a 60 00 00  ..... ...@...`..   ",{}]],"17":[["0x00000050  1a 80 00 00 1a a0 00 00 1a c0 00 00 1a e0 00 00  ................   ",{}]],"18":[["0x00000060  1b 00 00 00 1b 20 00 00 1b 40 00 00 1b 60 00 00  ..... ...@...`..   ",{}]],"19":[["0x00000070  1b 80 00 00 1b a0 00 00 1b c0 00 00 1b e0 00 00  ................   ",{}]],"20":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.013075,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[0.571142,{"lines":{"23":[["BIOS>",{"bold":true}],[" m                                                                         ",{}]]},"cursor":{"x":7}}],[0.088362,{"lines":{"23":[["BIOS>",{"bold":true}],[" me                                                                        ",{}]]},"cursor":{"x":8}}],[0.047859,{"lines":{"23":[["BIOS>",{"bold":true}],[" mem                                                                       ",{}]]},"cursor":{"x":9}}],[0.183811,{"lines":{"23":[["BIOS>",{"bold":true}],[" memt                                                                      ",{}]]},"cursor":{"x":10}}],[0.079915,{"lines":{"23":[["BIOS>",{"bold":true}],[" memte                                                                     ",{}]]},"cursor":{"x":11}}],[0.384356,{"lines":{"23":[["BIOS>",{"bold":true}],[" memtes                                                                    ",{}]]},"cursor":{"x":12}}],[0.016295,{"lines":{"23":[["BIOS>",{"bold":true}],[" memtest                                                                   ",{}]]},"cursor":{"x":13}}],[0.5846440000000001,{"lines":{"0":[["Available commands:                                                             ",{}]],"1":[["mr         - read address space                                                 ",{}]],"2":[["mw         - write address space                                                ",{}]],"3":[["mc         - copy address space                                                 ",{}]],"4":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"5":[["serialboot - boot via SFL                                                       ",{}]],"6":[["revision   - display revision                                                   ",{}]],"7":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"9":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"10":[["Memory dump:                                                                    ",{}]],"11":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  ..... ...@...`..   ",{}]],"12":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e0 00 00  ................   ",{}]],"13":[["0x00000020  19 00 00 00 19 20 00 00 19 40 00 00 19 60 00 00  ..... ...@...`..   ",{}]],"14":[["0x00000030  19 80 00 00 19 a0 00 00 19 c0 00 00 19 e0 00 00  ................   ",{}]],"15":[["0x00000040  1a 00 00 00 1a 20 00 00 1a 40 00 00 1a 60 00 00  ..... ...@...`..   ",{}]],"16":[["0x00000050  1a 80 00 00 1a a0 00 00 1a c0 00 00 1a e0 00 00  ................   ",{}]],"17":[["0x00000060  1b 00 00 00 1b 20 00 00 1b 40 00 00 1b 60 00 00  ..... ...@...`..   ",{}]],"18":[["0x00000070  1b 80 00 00 1b a0 00 00 1b c0 00 00 1b e0 00 00  ................   ",{}]],"19":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"22":[["BIOS>",{"bold":true}],[" memtest                                                                   ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[4.523892,{"lines":{"23":[["M                                                                               ",{}]]},"cursor":{"x":1}}],[0.016436,{"lines":{"0":[["mr         - read address space                                                 ",{}]],"1":[["mw         - write address space                                                ",{}]],"2":[["mc         - copy address space                                                 ",{}]],"3":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"4":[["serialboot - boot via SFL                                                       ",{}]],"5":[["revision   - display revision                                                   ",{}]],"6":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"8":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"9":[["Memory dump:                                                                    ",{}]],"10":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  ..... ...@...`..   ",{}]],"11":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e0 00 00  ................   ",{}]],"12":[["0x00000020  19 00 00 00 19 20 00 00 19 40 00 00 19 60 00 00  ..... ...@...`..   ",{}]],"13":[["0x00000030  19 80 00 00 19 a0 00 00 19 c0 00 00 19 e0 00 00  ................   ",{}]],"14":[["0x00000040  1a 00 00 00 1a 20 00 00 1a 40 00 00 1a 60 00 00  ..... ...@...`..   ",{}]],"15":[["0x00000050  1a 80 00 00 1a a0 00 00 1a c0 00 00 1a e0 00 00  ................   ",{}]],"16":[["0x00000060  1b 00 00 00 1b 20 00 00 1b 40 00 00 1b 60 00 00  ..... ...@...`..   ",{}]],"17":[["0x00000070  1b 80 00 00 1b a0 00 00 1b c0 00 00 1b e0 00 00  ................   ",{}]],"18":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"21":[["BIOS>",{"bold":true}],[" memtest                                                                   ",{}]],"22":[["Memtest OK (128 KB)                                                             ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}],[0.010448,{"lines":{"23":[["BIOS>",{"bold":true}],["                                                                           ",{}]]},"cursor":{"x":6}}],[1.448957,{"lines":{"0":[["mc         - copy address space                                                 ",{}]],"1":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"2":[["serialboot - boot via SFL                                                       ",{}]],"3":[["revision   - display revision                                                   ",{}]],"4":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"5":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"6":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"7":[["Memory dump:                                                                    ",{}]],"8":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  ..... ...@...`..   ",{}]],"9":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e0 00 00  ................   ",{}]],"10":[["0x00000020  19 00 00 00 19 20 00 00 19 40 00 00 19 60 00 00  ..... ...@...`..   ",{}]],"11":[["0x00000030  19 80 00 00 19 a0 00 00 19 c0 00 00 19 e0 00 00  ................   ",{}]],"12":[["0x00000040  1a 00 00 00 1a 20 00 00 1a 40 00 00 1a 60 00 00  ..... ...@...`..   ",{}]],"13":[["0x00000050  1a 80 00 00 1a a0 00 00 1a c0 00 00 1a e0 00 00  ................   ",{}]],"14":[["0x00000060  1b 00 00 00 1b 20 00 00 1b 40 00 00 1b 60 00 00  ..... ...@...`..   ",{}]],"15":[["0x00000070  1b 80 00 00 1b a0 00 00 1b c0 00 00 1b e0 00 00  ................   ",{}]],"16":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"17":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"19":[["BIOS>",{"bold":true}],[" memtest                                                                   ",{}]],"20":[["Memtest OK (128 KB)                                                             ",{}]],"21":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"22":[["averate speed: 0.498 MHz                                                        ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":24}}],[0.01348,{"lines":{"23":[["[florent@localhost designs]$                                                    ",{}]]},"cursor":{"x":29}}],[4.837951,{"lines":{"0":[["crc        - compute CRC32 of a part of the address space                       ",{}]],"1":[["serialboot - boot via SFL                                                       ",{}]],"2":[["revision   - display revision                                                   ",{}]],"3":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"5":[["BIOS>",{"bold":true}],[" mr 0 128                                                                  ",{}]],"6":[["Memory dump:                                                                    ",{}]],"7":[["0x00000000  18 00 00 00 18 20 00 00 18 40 00 00 18 60 00 00  ..... ...@...`..   ",{}]],"8":[["0x00000010  18 80 00 00 18 a0 00 00 18 c0 00 00 18 e0 00 00  ................   ",{}]],"9":[["0x00000020  19 00 00 00 19 20 00 00 19 40 00 00 19 60 00 00  ..... ...@...`..   ",{}]],"10":[["0x00000030  19 80 00 00 19 a0 00 00 19 c0 00 00 19 e0 00 00  ................   ",{}]],"11":[["0x00000040  1a 00 00 00 1a 20 00 00 1a 40 00 00 1a 60 00 00  ..... ...@...`..   ",{}]],"12":[["0x00000050  1a 80 00 00 1a a0 00 00 1a c0 00 00 1a e0 00 00  ................   ",{}]],"13":[["0x00000060  1b 00 00 00 1b 20 00 00 1b 40 00 00 1b 60 00 00  ..... ...@...`..   ",{}]],"14":[["0x00000070  1b 80 00 00 1b a0 00 00 1b c0 00 00 1b e0 00 00  ................   ",{}]],"15":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"18":[["BIOS>",{"bold":true}],[" memtest                                                                   ",{}]],"19":[["Memtest OK (128 KB)                                                             ",{}]],"20":[["BIOS>",{"bold":true}],["                                                                           ",{}]],"21":[["averate speed: 0.498 MHz                                                        ",{}]],"22":[["[florent@localhost designs]$ exit                                               ",{}]],"23":[["                                                                                ",{}]]},"cursor":{"x":0}}]]