{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647271925112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647271925112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 18:32:05 2022 " "Processing started: Mon Mar 14 18:32:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647271925112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271925112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calsoc -c calsoc " "Command: quartus_map --read_settings_files=on --write_settings_files=off calsoc -c calsoc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271925112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647271925457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647271925457 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "issp.qsys " "Elaborating Platform Designer system entity \"issp.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647271934022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.18:32:17 Progress: Loading quartus/issp.qsys " "2022.03.14.18:32:17 Progress: Loading quartus/issp.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271937655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.18:32:18 Progress: Reading input file " "2022.03.14.18:32:18 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271938355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.18:32:18 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\] " "2022.03.14.18:32:18 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271938395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.18:32:18 Progress: Parameterizing module in_system_sources_probes_0 " "2022.03.14.18:32:18 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271938525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.18:32:18 Progress: Building connections " "2022.03.14.18:32:18 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271938528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.18:32:18 Progress: Parameterizing connections " "2022.03.14.18:32:18 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271938528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.18:32:18 Progress: Validating " "2022.03.14.18:32:18 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271938545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.14.18:32:19 Progress: Done reading input file " "2022.03.14.18:32:19 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271939147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Issp: Generating issp \"issp\" for QUARTUS_SYNTH " "Issp: Generating issp \"issp\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271940172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"issp\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"issp\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271941444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Issp: Done \"issp\" with 2 modules, 2 files " "Issp: Done \"issp\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271941445 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "issp.qsys " "Finished elaborating Platform Designer system entity \"issp.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647271942175 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wbxbar.v(870) " "Verilog HDL information at wbxbar.v(870): always construct contains both blocking and non-blocking assignments" {  } { { "../calsoc/src/wbxbar.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbxbar.v" 870 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647271942188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/wbxbar.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/wbxbar.v" { { "Info" "ISGN_ENTITY_NAME" "1 wbxbar " "Found entity 1: wbxbar" {  } { { "../calsoc/src/wbxbar.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbxbar.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/wbuart.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/wbuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 wbuart " "Found entity 1: wbuart" {  } { { "../calsoc/src/wbuart.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbuart.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/wb_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/wb_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_rom " "Found entity 1: wb_rom" {  } { { "../calsoc/src/wb_rom.v" "" { Text "D:/prg/cal_soc/calsoc/src/wb_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942193 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../calsoc/src/wb_ram_sc_sw.v(13) " "Unrecognized synthesis attribute \"ram_style\" at ../calsoc/src/wb_ram_sc_sw.v(13)" {  } { { "../calsoc/src/wb_ram_sc_sw.v" "" { Text "D:/prg/cal_soc/calsoc/src/wb_ram_sc_sw.v" 13 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/wb_ram_sc_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/wb_ram_sc_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../calsoc/src/wb_ram_sc_sw.v" "" { Text "D:/prg/cal_soc/calsoc/src/wb_ram_sc_sw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/wb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/wb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_ram " "Found entity 1: wb_ram" {  } { { "../calsoc/src/wb_ram.v" "" { Text "D:/prg/cal_soc/calsoc/src/wb_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/ufifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/ufifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ufifo " "Found entity 1: ufifo" {  } { { "../calsoc/src/ufifo.v" "" { Text "D:/prg/cal_soc/calsoc/src/ufifo.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/txuartlite.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/txuartlite.v" { { "Info" "ISGN_ENTITY_NAME" "1 txuartlite " "Found entity 1: txuartlite" {  } { { "../calsoc/src/txuartlite.v" "" { Text "D:/prg/cal_soc/calsoc/src/txuartlite.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/txuart.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/txuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 txuart " "Found entity 1: txuart" {  } { { "../calsoc/src/txuart.v" "" { Text "D:/prg/cal_soc/calsoc/src/txuart.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/skidbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/skidbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 skidbuffer " "Found entity 1: skidbuffer" {  } { { "../calsoc/src/skidbuffer.v" "" { Text "D:/prg/cal_soc/calsoc/src/skidbuffer.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/rxuartlite.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/rxuartlite.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxuartlite " "Found entity 1: rxuartlite" {  } { { "../calsoc/src/rxuartlite.v" "" { Text "D:/prg/cal_soc/calsoc/src/rxuartlite.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/rxuart.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/rxuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxuart " "Found entity 1: rxuart" {  } { { "../calsoc/src/rxuart.v" "" { Text "D:/prg/cal_soc/calsoc/src/rxuart.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/ram_wb_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /prg/cal_soc/calsoc/src/ram_wb_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942209 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(300) " "Verilog HDL warning at picorv32.v(300): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(320) " "Verilog HDL warning at picorv32.v(320): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(327) " "Verilog HDL warning at picorv32.v(327): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942211 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(331) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(331)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 331 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(386) " "Verilog HDL warning at picorv32.v(386): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(388) " "Verilog HDL warning at picorv32.v(388): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942212 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(402) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(402)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 402 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942212 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1036) " "Verilog HDL warning at picorv32.v(1036): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1036 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942213 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1116) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1116)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942213 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1245) " "Verilog HDL warning at picorv32.v(1245): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1245 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942214 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1246) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1246)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942214 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1246) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1246)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1262) " "Verilog HDL warning at picorv32.v(1262): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942214 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1263) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1263)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942214 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1263) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1263)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1306) " "Verilog HDL warning at picorv32.v(1306): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1306 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942214 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1309) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1309)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1344) " "Verilog HDL warning at picorv32.v(1344): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942215 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1399) " "Verilog HDL warning at picorv32.v(1399): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1399 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942215 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1400) " "Verilog HDL warning at picorv32.v(1400): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1400 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942215 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1412) " "Verilog HDL warning at picorv32.v(1412): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1412 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942215 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1413) " "Verilog HDL warning at picorv32.v(1413): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942215 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1431) " "Verilog HDL warning at picorv32.v(1431): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1431 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942215 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1432) " "Verilog HDL warning at picorv32.v(1432): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1432 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942215 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1435) " "Verilog HDL warning at picorv32.v(1435): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1435 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942215 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1450) " "Verilog HDL warning at picorv32.v(1450): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1450 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942215 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1480) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1480)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942215 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1480) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1480)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942215 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1492) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1492)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1492 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942215 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1575) " "Verilog HDL warning at picorv32.v(1575): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1575 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942215 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1576) " "Verilog HDL warning at picorv32.v(1576): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1576 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942215 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1578) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1578)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1578 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942216 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1622) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1622)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1622 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942216 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1622) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1622)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1622 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942216 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1730) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1730)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1730 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942216 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1761) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1761)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1761 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942216 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1831) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1831)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1831 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942216 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1831) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1831)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1831 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942216 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1839) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1839)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1839 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942216 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1839) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1839)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1839 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942216 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1854) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1854)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1854 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942216 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1854) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1854)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1854 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942216 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1879) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1879)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942216 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1879) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1879)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942217 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1896) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1896)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1896 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942217 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1896) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1896)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1896 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942217 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1969) " "Verilog HDL warning at picorv32.v(1969): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1969 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942217 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1397) " "Verilog HDL information at picorv32.v(1397): always construct contains both blocking and non-blocking assignments" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1397 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647271942217 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2462) " "Verilog HDL warning at picorv32.v(2462): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2462 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647271942218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/picorv32.v 8 8 " "Found 8 design units, including 8 entities, in source file /prg/cal_soc/calsoc/src/picorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942220 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942220 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942220 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942220 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942220 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942220 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942220 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2810 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/gpo.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/gpo.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpo " "Found entity 1: gpo" {  } { { "../calsoc/src/gpo.v" "" { Text "D:/prg/cal_soc/calsoc/src/gpo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/gpio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/gpio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_top " "Found entity 1: gpio_top" {  } { { "../calsoc/src/gpio_top.v" "" { Text "D:/prg/cal_soc/calsoc/src/gpio_top.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/gpio_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /prg/cal_soc/calsoc/src/gpio_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942227 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RAM_WB_MEM_SIZE ../calsoc/src/ram_wb_defines.v 3 calsoc.sv(15) " "Verilog HDL macro warning at calsoc.sv(15): overriding existing definition for macro \"RAM_WB_MEM_SIZE\", which was defined in \"../calsoc/src/ram_wb_defines.v\", line 3" {  } { { "../calsoc/src/calsoc.sv" "" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1647271942228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/calsoc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/calsoc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calsoc " "Found entity 1: calsoc" {  } { { "../calsoc/src/calsoc.sv" "" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/addrdecode.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/addrdecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 addrdecode " "Found entity 1: addrdecode" {  } { { "../calsoc/src/addrdecode.v" "" { Text "D:/prg/cal_soc/calsoc/src/addrdecode.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/db.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/db.sv" { { "Info" "ISGN_ENTITY_NAME" "1 db " "Found entity 1: db" {  } { { "output_files/db.sv" "" { Text "D:/prg/cal_soc/quartus/output_files/db.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/issp/issp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/issp/issp.v" { { "Info" "ISGN_ENTITY_NAME" "1 issp " "Found entity 1: issp" {  } { { "db/ip/issp/issp.v" "" { Text "D:/prg/cal_soc/quartus/db/ip/issp/issp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/issp/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/issp/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/issp/submodules/altsource_probe_top.v" "" { Text "D:/prg/cal_soc/quartus/db/ip/issp/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647271942237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942237 ""}
{ "Error" "EVRFX_VERI_CANT_DECLARE_IMPLICIT_NET" "adr_i wb_ram.v(40) " "Verilog HDL Object Declaration error at wb_ram.v(40): can't declare implicit net \"adr_i\" because the current value of 'default_nettype is \"none\"" {  } { { "../calsoc/src/wb_ram.v" "" { Text "D:/prg/cal_soc/calsoc/src/wb_ram.v" 40 0 0 } }  } 0 10162 "Verilog HDL Object Declaration error at %2!s!: can't declare implicit net \"%1!s!\" because the current value of 'default_nettype is \"none\"" 0 0 "Analysis & Synthesis" 0 -1 1647271942237 ""}
{ "Error" "EVRFX_VERI_CANT_DECLARE_IMPLICIT_NET" "we_i wb_ram.v(41) " "Verilog HDL Object Declaration error at wb_ram.v(41): can't declare implicit net \"we_i\" because the current value of 'default_nettype is \"none\"" {  } { { "../calsoc/src/wb_ram.v" "" { Text "D:/prg/cal_soc/calsoc/src/wb_ram.v" 41 0 0 } }  } 0 10162 "Verilog HDL Object Declaration error at %2!s!: can't declare implicit net \"%1!s!\" because the current value of 'default_nettype is \"none\"" 0 0 "Analysis & Synthesis" 0 -1 1647271942238 ""}
{ "Error" "EVRFX_VERI_CANT_DECLARE_IMPLICIT_NET" "ack_o wb_ram.v(41) " "Verilog HDL Object Declaration error at wb_ram.v(41): can't declare implicit net \"ack_o\" because the current value of 'default_nettype is \"none\"" {  } { { "../calsoc/src/wb_ram.v" "" { Text "D:/prg/cal_soc/calsoc/src/wb_ram.v" 41 0 0 } }  } 0 10162 "Verilog HDL Object Declaration error at %2!s!: can't declare implicit net \"%1!s!\" because the current value of 'default_nettype is \"none\"" 0 0 "Analysis & Synthesis" 0 -1 1647271942238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/prg/cal_soc/quartus/output_files/calsoc.map.smsg " "Generated suppressed messages file D:/prg/cal_soc/quartus/output_files/calsoc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942267 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647271942313 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 14 18:32:22 2022 " "Processing ended: Mon Mar 14 18:32:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647271942313 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647271942313 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647271942313 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647271942313 ""}
