Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\loz\Development\8bitFPGA\6502_altera\virtual_IO_16.qsys --block-symbol-file --output-directory=C:\Users\loz\Development\8bitFPGA\6502_altera\virtual_IO_16 --family="Cyclone IV E" --part=EP4CE6F17C8
Progress: Loading 6502_altera/virtual_IO_16.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 22.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\loz\Development\8bitFPGA\6502_altera\virtual_IO_16.qsys --synthesis=VERILOG --output-directory=C:\Users\loz\Development\8bitFPGA\6502_altera\virtual_IO_16\synthesis --family="Cyclone IV E" --part=EP4CE6F17C8
Progress: Loading 6502_altera/virtual_IO_16.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 22.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: virtual_IO_16: Generating virtual_IO_16 "virtual_IO_16" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "virtual_IO_16" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: virtual_IO_16: Done "virtual_IO_16" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
