Analysis & Synthesis report for lvds
Thu Aug 10 13:51:51 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated
 15. Source assignments for data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_ddio_out:ddio_out
 16. Source assignments for data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_ddio_out:outclock_ddio
 17. Source assignments for lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component
 18. Source assignments for lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated
 19. Source assignments for lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in
 20. Source assignments for lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe
 21. Source assignments for lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe
 22. Parameter Settings for User Entity Instance: data_transmit_auto_align:trans_inst
 23. Parameter Settings for User Entity Instance: data_transmit_auto_align:trans_inst|rx_pll:rx_pll|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component
 25. Parameter Settings for User Entity Instance: lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component
 26. Parameter Settings for User Entity Instance: lvds_align:lvds_align
 27. altpll Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "data_repeat_align:data_repeat_align"
 29. Port Connectivity Checks: "lvds_recv:lvds_recv|decode:decoder"
 30. Port Connectivity Checks: "lvds_recv:lvds_recv|lvds_rx:lvds_rx"
 31. Port Connectivity Checks: "lvds_recv:lvds_recv"
 32. Port Connectivity Checks: "data_transmit_auto_align:trans_inst|lvds_tx:ser_ins"
 33. Port Connectivity Checks: "data_transmit_auto_align:trans_inst|encode:encoder"
 34. Port Connectivity Checks: "data_transmit_auto_align:trans_inst"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 10 13:51:51 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; lvds                                            ;
; Top-level Entity Name              ; lvds_test                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 129                                             ;
;     Total combinational functions  ; 100                                             ;
;     Dedicated logic registers      ; 90                                              ;
; Total registers                    ; 92                                              ;
; Total pins                         ; 7                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 3                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; lvds_test          ; lvds               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+-----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library ;
+-----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; ../rtl/lvds_test.v                ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v                                ;         ;
; ip/lvds_tx.v                      ; yes             ; User Wizard-Generated File   ; H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v                               ;         ;
; ip/lvds_rx.v                      ; yes             ; User Wizard-Generated File   ; H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v                               ;         ;
; ip/rx_pll.v                       ; yes             ; User Wizard-Generated File   ; H:/FPGA/cyclone source/06_lvds_tx/prj/ip/rx_pll.v                                ;         ;
; ../rtl/data_repeat_align.v        ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/06_lvds_tx/rtl/data_repeat_align.v                        ;         ;
; ../rtl/lvds_align.v               ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_align.v                               ;         ;
; ../rtl/data_receive.v             ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/06_lvds_tx/rtl/data_receive.v                             ;         ;
; ../rtl/decode.v                   ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/06_lvds_tx/rtl/decode.v                                   ;         ;
; ../rtl/encode.v                   ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/06_lvds_tx/rtl/encode.v                                   ;         ;
; ../rtl/data_transmit_auto_align.v ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v                 ;         ;
; altpll.tdf                        ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; aglobal181.inc                    ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                 ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; db/rx_pll_altpll1.v               ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/06_lvds_tx/prj/db/rx_pll_altpll1.v                        ;         ;
; altlvds_tx.tdf                    ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_tx.tdf                 ;         ;
; stratix_lvds_transmitter.inc      ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lvds_transmitter.inc   ;         ;
; stratixii_lvds_transmitter.inc    ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_lvds_transmitter.inc ;         ;
; stratixgx_lvds_transmitter.inc    ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixgx_lvds_transmitter.inc ;         ;
; stratixgx_pll.inc                 ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixgx_pll.inc              ;         ;
; stratixii_clkctrl.inc             ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_clkctrl.inc          ;         ;
; altddio_out.inc                   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.inc                ;         ;
; db/lvds_tx_lvds_tx2.v             ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v                      ;         ;
; altlvds_rx.tdf                    ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf                 ;         ;
; stratix_lvds_receiver.inc         ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lvds_receiver.inc      ;         ;
; stratixgx_lvds_receiver.inc       ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixgx_lvds_receiver.inc    ;         ;
; stratixii_lvds_receiver.inc       ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_lvds_receiver.inc    ;         ;
; altddio_in.inc                    ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_in.inc                 ;         ;
; db/lvds_rx_lvds_rx1.v             ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v                      ;         ;
+-----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 129                                                                                                                      ;
;                                             ;                                                                                                                          ;
; Total combinational functions               ; 100                                                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                                                          ;
;     -- 4 input functions                    ; 34                                                                                                                       ;
;     -- 3 input functions                    ; 15                                                                                                                       ;
;     -- <=2 input functions                  ; 51                                                                                                                       ;
;                                             ;                                                                                                                          ;
; Logic elements by mode                      ;                                                                                                                          ;
;     -- normal mode                          ; 62                                                                                                                       ;
;     -- arithmetic mode                      ; 38                                                                                                                       ;
;                                             ;                                                                                                                          ;
; Total registers                             ; 92                                                                                                                       ;
;     -- Dedicated logic registers            ; 90                                                                                                                       ;
;     -- I/O registers                        ; 4                                                                                                                        ;
;                                             ;                                                                                                                          ;
; I/O pins                                    ; 7                                                                                                                        ;
;                                             ;                                                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                        ;
;                                             ;                                                                                                                          ;
; Total PLLs                                  ; 3                                                                                                                        ;
;     -- PLLs                                 ; 3                                                                                                                        ;
;                                             ;                                                                                                                          ;
; Maximum fan-out node                        ; data_transmit_auto_align:trans_inst|rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll1:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 61                                                                                                                       ;
; Total fan-out                               ; 557                                                                                                                      ;
; Average fan-out                             ; 2.68                                                                                                                     ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                           ; Entity Name                           ; Library Name ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |lvds_test                                                      ; 100 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 7    ; 0            ; |lvds_test                                                                                                                                                                    ; lvds_test                             ; work         ;
;    |data_transmit_auto_align:trans_inst|                        ; 100 (65)            ; 88 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|data_transmit_auto_align:trans_inst                                                                                                                                ; data_transmit_auto_align              ; work         ;
;       |encode:encoder|                                          ; 16 (16)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|data_transmit_auto_align:trans_inst|encode:encoder                                                                                                                 ; encode                                ; work         ;
;       |lvds_tx:ser_ins|                                         ; 19 (0)              ; 29 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|data_transmit_auto_align:trans_inst|lvds_tx:ser_ins                                                                                                                ; lvds_tx                               ; work         ;
;          |altlvds_tx:ALTLVDS_TX_component|                      ; 19 (0)              ; 29 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component                                                                                ; altlvds_tx                            ; work         ;
;             |lvds_tx_lvds_tx2:auto_generated|                   ; 19 (6)              ; 29 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated                                                ; lvds_tx_lvds_tx2                      ; work         ;
;                |lvds_tx_lvds_tx2_lvds_tx_cntr:cntr2|            ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_cntr:cntr2            ; lvds_tx_lvds_tx2_lvds_tx_cntr         ; work         ;
;                |lvds_tx_lvds_tx2_lvds_tx_ddio_out:ddio_out|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_ddio_out:ddio_out     ; lvds_tx_lvds_tx2_lvds_tx_ddio_out     ; work         ;
;                |lvds_tx_lvds_tx2_lvds_tx_shift_reg:shift_reg13| ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_shift_reg:shift_reg13 ; lvds_tx_lvds_tx2_lvds_tx_shift_reg    ; work         ;
;       |rx_pll:rx_pll|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|data_transmit_auto_align:trans_inst|rx_pll:rx_pll                                                                                                                  ; rx_pll                                ; work         ;
;          |altpll:altpll_component|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|data_transmit_auto_align:trans_inst|rx_pll:rx_pll|altpll:altpll_component                                                                                          ; altpll                                ; work         ;
;             |rx_pll_altpll1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|data_transmit_auto_align:trans_inst|rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll1:auto_generated                                                            ; rx_pll_altpll1                        ; work         ;
;    |lvds_recv:lvds_recv|                                        ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_recv:lvds_recv                                                                                                                                                ; lvds_recv                             ; work         ;
;       |lvds_rx:lvds_rx|                                         ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_recv:lvds_recv|lvds_rx:lvds_rx                                                                                                                                ; lvds_rx                               ; work         ;
;          |altlvds_rx:ALTLVDS_RX_component|                      ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component                                                                                                ; altlvds_rx                            ; work         ;
;             |lvds_rx_lvds_rx1:auto_generated|                   ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated                                                                ; lvds_rx_lvds_rx1                      ; work         ;
;                |lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|  ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_test|lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in                  ; lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in ; work         ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                            ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+-----------------+
; Altera ; ALTLVDS_RX   ; 18.1    ; N/A          ; N/A          ; |lvds_test|lvds_recv:lvds_recv|lvds_rx:lvds_rx                 ; ip/lvds_rx.v    ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |lvds_test|data_transmit_auto_align:trans_inst|rx_pll:rx_pll   ; ip/rx_pll.v     ;
; Altera ; ALTLVDS_TX   ; 18.1    ; N/A          ; N/A          ; |lvds_test|data_transmit_auto_align:trans_inst|lvds_tx:ser_ins ; ip/lvds_tx.v    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                                                      ; Reason for Removal                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; lvds_recv:lvds_recv|decode:decoder|ho                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|hi_2                                                                                                                                            ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|ji_2                                                                                                                                            ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|ho_1                                                                                                                                            ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|ho_2                                                                                                                                            ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|ho_3                                                                                                                                            ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|ho_4                                                                                                                                            ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|ho_5                                                                                                                                            ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|ho_6                                                                                                                                            ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|ai                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0]                                                                      ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|bi                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1]                                                                      ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|ci                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2]                                                                      ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|di                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[3]                                                                      ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|ei                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4]                                                                      ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|ii                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5]                                                                      ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|fi                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6]                                                                      ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0..3]                                                             ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|gi                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7]                                                                      ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0..3]                                                             ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[3]                                                            ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[3,4]                                                          ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[2]                                                            ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2]                                                            ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[1]                                                            ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[1]                                                            ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[0]                                                            ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[0]                                                            ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe8a[0]                           ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe7a[0]                           ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]                 ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe8a[0]                           ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe7a[0]                           ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]                 ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0]               ; Lost fanout                                 ;
; lvds_recv:lvds_recv|decode:decoder|hi                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|ji                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|p22                                                                                                                                             ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|p13                                                                                                                                             ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|p31                                                                                                                                             ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|ai_1                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|bi_1                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|ci_1                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|di_1                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|ei_1                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|fi_1                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|gi_1                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|hi_1                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|ii_1                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|ji_1                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|k28p                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|p22bceeqi                                                                                                                                       ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|p22bncneeqi                                                                                                                                     ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|p13in                                                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|p31i                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|p13dei                                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|p22aceeqi                                                                                                                                       ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|p22ancneeqi                                                                                                                                     ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|p13en                                                                                                                                           ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|anbnenin                                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|abei                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|cndnenin                                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|fo_1                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|fo_2                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|fo_3                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|fo_4                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|go_1                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|go_2                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|go_3                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|go_4                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|ai_2                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|bi_2                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|ci_2                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|di_2                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|ei_2                                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|ao                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|bo                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|co                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|d_o                                                                                                                                             ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|eo                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|fo                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; lvds_recv:lvds_recv|decode:decoder|go                                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|tx_reg[1..9]                                                   ; Stuck at GND due to stuck port data_in      ;
; data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_shift_reg:shift_reg12|shift_reg[4]    ; Stuck at GND due to stuck port data_in      ;
; data_repeat_align:data_repeat_align|data_reg1[0..7]                                                                                                                                ; Stuck at GND due to stuck port data_in      ;
; data_repeat_align:data_repeat_align|data_reg2[1..7]                                                                                                                                ; Stuck at GND due to stuck port data_in      ;
; data_repeat_align:data_repeat_align|data_reg2[0]                                                                                                                                   ; Lost fanout                                 ;
; data_repeat_align:data_repeat_align|head_flag                                                                                                                                      ; Stuck at GND due to stuck port data_in      ;
; data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_shift_reg:shift_reg12|shift_reg[0..3] ; Stuck at GND due to stuck port data_in      ;
; data_repeat_align:data_repeat_align|cnt[0..9]                                                                                                                                      ; Lost fanout                                 ;
; lvds_align:lvds_align|cnt[0..4]                                                                                                                                                    ; Lost fanout                                 ;
; lvds_align:lvds_align|rx_data_align                                                                                                                                                ; Lost fanout                                 ;
; lvds_align:lvds_align|judge_done[1,2]                                                                                                                                              ; Lost fanout                                 ;
; lvds_align:lvds_align|clk_align_done                                                                                                                                               ; Lost fanout                                 ;
; lvds_align:lvds_align|judge_done[0]                                                                                                                                                ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg                                                                ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg0                                                                  ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                                  ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_data_align_reg                                                              ; Lost fanout                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0..3]               ; Lost fanout                                 ;
; Total Number of Removed Registers = 155                                                                                                                                            ;                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lvds_recv:lvds_recv|decode:decoder|ai                                                                                         ; Stuck at GND                   ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[0],                                                                  ;
;                                                                                                                               ; due to stuck port clock_enable ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[0],                                                            ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[3],                                                        ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[3],                                                        ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[2],                                                        ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[2],                                                        ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[1],                                                        ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_h_shiftreg3a[0],                                                        ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[0],                                                        ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe8a[0],                       ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|dffe7a[0],                       ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0],             ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe8a[0],                       ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|dffe7a[0],                       ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0],             ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0],           ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|p22, lvds_recv:lvds_recv|decode:decoder|p13,                                                                                                 ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|p31, lvds_recv:lvds_recv|decode:decoder|ai_1,                                                                                                ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|p22bceeqi,                                                                                                                                   ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|p22bncneeqi,                                                                                                                                 ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|p13in, lvds_recv:lvds_recv|decode:decoder|p31i,                                                                                              ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|p13dei,                                                                                                                                      ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|p22aceeqi,                                                                                                                                   ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|p22ancneeqi,                                                                                                                                 ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|p13en,                                                                                                                                       ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|anbnenin,                                                                                                                                    ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|abei, lvds_recv:lvds_recv|decode:decoder|ai_2,                                                                                               ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|ao, lvds_recv:lvds_recv|decode:decoder|bo,                                                                                                   ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|co, lvds_recv:lvds_recv|decode:decoder|d_o,                                                                                                  ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|eo,                                                                                                                                          ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg1[4],                                                                                                                               ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg1[3],                                                                                                                               ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg1[2],                                                                                                                               ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg1[1],                                                                                                                               ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg1[0],                                                                                                                               ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg2[4],                                                                                                                               ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg2[3],                                                                                                                               ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg2[2],                                                                                                                               ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg2[1],                                                                                                                               ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[0],              ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[1],              ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[3],              ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|counter_reg_bit[2]               ;
; lvds_recv:lvds_recv|decode:decoder|ho                                                                                         ; Stuck at GND                   ; lvds_recv:lvds_recv|decode:decoder|hi_2, lvds_recv:lvds_recv|decode:decoder|ji_2,                                                                                               ;
;                                                                                                                               ; due to stuck port clock_enable ; lvds_recv:lvds_recv|decode:decoder|ho_1, lvds_recv:lvds_recv|decode:decoder|ho_2,                                                                                               ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|ho_3, lvds_recv:lvds_recv|decode:decoder|ho_4,                                                                                               ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|ho_5, lvds_recv:lvds_recv|decode:decoder|ho_6,                                                                                               ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg1[7],                                                                                                                               ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg2[7],                                                                                                                               ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg2[0],                                                                                                                               ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|head_flag,                                                                                                                                  ;
;                                                                                                                               ;                                ; lvds_align:lvds_align|clk_align_done, lvds_align:lvds_align|judge_done[0]                                                                                                       ;
; lvds_recv:lvds_recv|decode:decoder|fi                                                                                         ; Stuck at GND                   ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[6],                                                                  ;
;                                                                                                                               ; due to stuck port clock_enable ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[3],                                                            ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|fi_1, lvds_recv:lvds_recv|decode:decoder|fo_1,                                                                                               ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|fo_2, lvds_recv:lvds_recv|decode:decoder|go_1,                                                                                               ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|go_2, lvds_recv:lvds_recv|decode:decoder|fo,                                                                                                 ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|go,                                                                                                                                          ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg1[6],                                                                                                                               ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg1[5],                                                                                                                               ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg2[6],                                                                                                                               ;
;                                                                                                                               ;                                ; data_repeat_align:data_repeat_align|data_reg2[5]                                                                                                                                ;
; lvds_recv:lvds_recv|decode:decoder|gi                                                                                         ; Stuck at GND                   ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[7],                                                                  ;
;                                                                                                                               ; due to stuck port clock_enable ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[3],                                                            ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|gi_1, lvds_recv:lvds_recv|decode:decoder|fo_3,                                                                                               ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|fo_4, lvds_recv:lvds_recv|decode:decoder|go_3,                                                                                               ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|go_4                                                                                                                                         ;
; lvds_recv:lvds_recv|decode:decoder|bi                                                                                         ; Stuck at GND                   ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[1],                                                                  ;
;                                                                                                                               ; due to stuck port clock_enable ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[0],                                                            ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[4],                                                        ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|cda_l_shiftreg4a[1],                                                        ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|bi_1, lvds_recv:lvds_recv|decode:decoder|bi_2                                                                                                ;
; lvds_recv:lvds_recv|decode:decoder|ci                                                                                         ; Stuck at GND                   ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[2],                                                                  ;
;                                                                                                                               ; due to stuck port clock_enable ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[1],                                                            ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|ci_1, lvds_recv:lvds_recv|decode:decoder|k28p,                                                                                               ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|cndnenin,                                                                                                                                    ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|ci_2                                                                                                                                         ;
; lvds_recv:lvds_recv|decode:decoder|di                                                                                         ; Stuck at GND                   ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[3],                                                                  ;
;                                                                                                                               ; due to stuck port clock_enable ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[1],                                                            ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|di_1, lvds_recv:lvds_recv|decode:decoder|di_2                                                                                                ;
; lvds_recv:lvds_recv|decode:decoder|ei                                                                                         ; Stuck at GND                   ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[4],                                                                  ;
;                                                                                                                               ; due to stuck port clock_enable ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|h_shiftreg2a[2],                                                            ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|ei_1, lvds_recv:lvds_recv|decode:decoder|ei_2                                                                                                ;
; lvds_recv:lvds_recv|decode:decoder|ii                                                                                         ; Stuck at GND                   ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_reg[5],                                                                  ;
;                                                                                                                               ; due to stuck port clock_enable ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|l_shiftreg1a[2],                                                            ;
;                                                                                                                               ;                                ; lvds_recv:lvds_recv|decode:decoder|ii_1                                                                                                                                         ;
; lvds_recv:lvds_recv|decode:decoder|hi                                                                                         ; Stuck at GND                   ; lvds_recv:lvds_recv|decode:decoder|hi_1                                                                                                                                         ;
;                                                                                                                               ; due to stuck port clock_enable ;                                                                                                                                                                                 ;
; lvds_recv:lvds_recv|decode:decoder|ji                                                                                         ; Stuck at GND                   ; lvds_recv:lvds_recv|decode:decoder|ji_1                                                                                                                                         ;
;                                                                                                                               ; due to stuck port clock_enable ;                                                                                                                                                                                 ;
; data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|tx_reg[3] ; Stuck at GND                   ; data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_shift_reg:shift_reg12|shift_reg[3] ;
;                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                 ;
; data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|tx_reg[1] ; Stuck at GND                   ; data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_shift_reg:shift_reg12|shift_reg[4] ;
;                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                 ;
; data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|tx_reg[5] ; Stuck at GND                   ; data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_shift_reg:shift_reg12|shift_reg[2] ;
;                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                 ;
; data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|tx_reg[7] ; Stuck at GND                   ; data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_shift_reg:shift_reg12|shift_reg[1] ;
;                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                 ;
; data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|tx_reg[9] ; Stuck at GND                   ; data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_shift_reg:shift_reg12|shift_reg[0] ;
;                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                 ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_bitslip_reg           ; Lost Fanouts                   ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg1                                                               ;
; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|int_sync_reg0             ; Lost Fanouts                   ; lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|rx_data_align_reg                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 90    ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 38    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------+
; Inverted Register Statistics                                    ;
+-------------------------------------------------------+---------+
; Inverted Register                                     ; Fan out ;
+-------------------------------------------------------+---------+
; data_transmit_auto_align:trans_inst|unendata[3]       ; 2       ;
; data_transmit_auto_align:trans_inst|unendata[2]       ; 2       ;
; data_transmit_auto_align:trans_inst|unendata[4]       ; 2       ;
; data_transmit_auto_align:trans_inst|encode:encoder|ki ; 1       ;
; data_transmit_auto_align:trans_inst|comma             ; 1       ;
; data_transmit_auto_align:trans_inst|unendata[5]       ; 2       ;
; data_transmit_auto_align:trans_inst|unendata[7]       ; 2       ;
; Total number of inverted registers = 7                ;         ;
+-------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lvds_test|data_transmit_auto_align:trans_inst|unendata[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lvds_test|data_transmit_auto_align:trans_inst|unendata[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_MERGE_PLLS ; OFF   ; -    ; lvds_tx_pll                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_ddio_out:ddio_out ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                     ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                      ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_ddio_out:outclock_ddio ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                          ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                           ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+------------------------------------------------+
; Assignment                 ; Value ; From ; To                                             ;
+----------------------------+-------+------+------------------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                              ;
+----------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
; AUTO_MERGE_PLLS                 ; OFF   ; -    ; lvds_rx_pll                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in ;
+---------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                      ;
+---------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------+
; PLL_COMPENSATE            ; ON          ; -    ; ddio_h_reg*                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                       ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[0]                                                                                                           ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[0]                                                                                                           ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[0]                                                                                                           ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[0]                                                                                                           ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[0]                                                                                                           ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[0]                                                                                                           ;
+---------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_transmit_auto_align:trans_inst ;
+----------------+------------+----------------------------------------------------+
; Parameter Name ; Value      ; Type                                               ;
+----------------+------------+----------------------------------------------------+
; data_len       ; 0001111101 ; Unsigned Binary                                    ;
; BASE_CNT_VALUE ; 0011001000 ; Unsigned Binary                                    ;
; comma_8b       ; 10111100   ; Unsigned Binary                                    ;
+----------------+------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_transmit_auto_align:trans_inst|rx_pll:rx_pll|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------------------------------------------+
; Parameter Name                ; Value                    ; Type                                                        ;
+-------------------------------+--------------------------+-------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                                     ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=rx_pll ; Untyped                                                     ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                                     ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                                     ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                                     ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                                     ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                                     ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                                     ;
; LOCK_HIGH                     ; 1                        ; Untyped                                                     ;
; LOCK_LOW                      ; 1                        ; Untyped                                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                                     ;
; SKIP_VCO                      ; OFF                      ; Untyped                                                     ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                                     ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                                     ;
; BANDWIDTH                     ; 0                        ; Untyped                                                     ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                                     ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                                     ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                                     ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                                     ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                                     ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                                     ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                                     ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                                     ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                                     ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                                     ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                                     ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                                     ;
; CLK0_MULTIPLY_BY              ; 6                        ; Signed Integer                                              ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                                     ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                                     ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                                     ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                                     ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                                     ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                                     ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                                     ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                                     ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                                     ;
; CLK0_DIVIDE_BY                ; 5                        ; Signed Integer                                              ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                                     ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                                     ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                                     ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                                     ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                                     ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                                     ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                                     ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                                     ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                                     ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                                     ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                                     ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                                     ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                                     ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                                     ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                                     ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                                     ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                                     ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                                     ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                                     ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                                     ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                                     ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                                     ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                                     ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                                     ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                                     ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                     ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                                     ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                                     ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                                     ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                                     ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                                     ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                                     ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                                     ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                                     ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                                     ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                                     ;
; VCO_MIN                       ; 0                        ; Untyped                                                     ;
; VCO_MAX                       ; 0                        ; Untyped                                                     ;
; VCO_CENTER                    ; 0                        ; Untyped                                                     ;
; PFD_MIN                       ; 0                        ; Untyped                                                     ;
; PFD_MAX                       ; 0                        ; Untyped                                                     ;
; M_INITIAL                     ; 0                        ; Untyped                                                     ;
; M                             ; 0                        ; Untyped                                                     ;
; N                             ; 1                        ; Untyped                                                     ;
; M2                            ; 1                        ; Untyped                                                     ;
; N2                            ; 1                        ; Untyped                                                     ;
; SS                            ; 1                        ; Untyped                                                     ;
; C0_HIGH                       ; 0                        ; Untyped                                                     ;
; C1_HIGH                       ; 0                        ; Untyped                                                     ;
; C2_HIGH                       ; 0                        ; Untyped                                                     ;
; C3_HIGH                       ; 0                        ; Untyped                                                     ;
; C4_HIGH                       ; 0                        ; Untyped                                                     ;
; C5_HIGH                       ; 0                        ; Untyped                                                     ;
; C6_HIGH                       ; 0                        ; Untyped                                                     ;
; C7_HIGH                       ; 0                        ; Untyped                                                     ;
; C8_HIGH                       ; 0                        ; Untyped                                                     ;
; C9_HIGH                       ; 0                        ; Untyped                                                     ;
; C0_LOW                        ; 0                        ; Untyped                                                     ;
; C1_LOW                        ; 0                        ; Untyped                                                     ;
; C2_LOW                        ; 0                        ; Untyped                                                     ;
; C3_LOW                        ; 0                        ; Untyped                                                     ;
; C4_LOW                        ; 0                        ; Untyped                                                     ;
; C5_LOW                        ; 0                        ; Untyped                                                     ;
; C6_LOW                        ; 0                        ; Untyped                                                     ;
; C7_LOW                        ; 0                        ; Untyped                                                     ;
; C8_LOW                        ; 0                        ; Untyped                                                     ;
; C9_LOW                        ; 0                        ; Untyped                                                     ;
; C0_INITIAL                    ; 0                        ; Untyped                                                     ;
; C1_INITIAL                    ; 0                        ; Untyped                                                     ;
; C2_INITIAL                    ; 0                        ; Untyped                                                     ;
; C3_INITIAL                    ; 0                        ; Untyped                                                     ;
; C4_INITIAL                    ; 0                        ; Untyped                                                     ;
; C5_INITIAL                    ; 0                        ; Untyped                                                     ;
; C6_INITIAL                    ; 0                        ; Untyped                                                     ;
; C7_INITIAL                    ; 0                        ; Untyped                                                     ;
; C8_INITIAL                    ; 0                        ; Untyped                                                     ;
; C9_INITIAL                    ; 0                        ; Untyped                                                     ;
; C0_MODE                       ; BYPASS                   ; Untyped                                                     ;
; C1_MODE                       ; BYPASS                   ; Untyped                                                     ;
; C2_MODE                       ; BYPASS                   ; Untyped                                                     ;
; C3_MODE                       ; BYPASS                   ; Untyped                                                     ;
; C4_MODE                       ; BYPASS                   ; Untyped                                                     ;
; C5_MODE                       ; BYPASS                   ; Untyped                                                     ;
; C6_MODE                       ; BYPASS                   ; Untyped                                                     ;
; C7_MODE                       ; BYPASS                   ; Untyped                                                     ;
; C8_MODE                       ; BYPASS                   ; Untyped                                                     ;
; C9_MODE                       ; BYPASS                   ; Untyped                                                     ;
; C0_PH                         ; 0                        ; Untyped                                                     ;
; C1_PH                         ; 0                        ; Untyped                                                     ;
; C2_PH                         ; 0                        ; Untyped                                                     ;
; C3_PH                         ; 0                        ; Untyped                                                     ;
; C4_PH                         ; 0                        ; Untyped                                                     ;
; C5_PH                         ; 0                        ; Untyped                                                     ;
; C6_PH                         ; 0                        ; Untyped                                                     ;
; C7_PH                         ; 0                        ; Untyped                                                     ;
; C8_PH                         ; 0                        ; Untyped                                                     ;
; C9_PH                         ; 0                        ; Untyped                                                     ;
; L0_HIGH                       ; 1                        ; Untyped                                                     ;
; L1_HIGH                       ; 1                        ; Untyped                                                     ;
; G0_HIGH                       ; 1                        ; Untyped                                                     ;
; G1_HIGH                       ; 1                        ; Untyped                                                     ;
; G2_HIGH                       ; 1                        ; Untyped                                                     ;
; G3_HIGH                       ; 1                        ; Untyped                                                     ;
; E0_HIGH                       ; 1                        ; Untyped                                                     ;
; E1_HIGH                       ; 1                        ; Untyped                                                     ;
; E2_HIGH                       ; 1                        ; Untyped                                                     ;
; E3_HIGH                       ; 1                        ; Untyped                                                     ;
; L0_LOW                        ; 1                        ; Untyped                                                     ;
; L1_LOW                        ; 1                        ; Untyped                                                     ;
; G0_LOW                        ; 1                        ; Untyped                                                     ;
; G1_LOW                        ; 1                        ; Untyped                                                     ;
; G2_LOW                        ; 1                        ; Untyped                                                     ;
; G3_LOW                        ; 1                        ; Untyped                                                     ;
; E0_LOW                        ; 1                        ; Untyped                                                     ;
; E1_LOW                        ; 1                        ; Untyped                                                     ;
; E2_LOW                        ; 1                        ; Untyped                                                     ;
; E3_LOW                        ; 1                        ; Untyped                                                     ;
; L0_INITIAL                    ; 1                        ; Untyped                                                     ;
; L1_INITIAL                    ; 1                        ; Untyped                                                     ;
; G0_INITIAL                    ; 1                        ; Untyped                                                     ;
; G1_INITIAL                    ; 1                        ; Untyped                                                     ;
; G2_INITIAL                    ; 1                        ; Untyped                                                     ;
; G3_INITIAL                    ; 1                        ; Untyped                                                     ;
; E0_INITIAL                    ; 1                        ; Untyped                                                     ;
; E1_INITIAL                    ; 1                        ; Untyped                                                     ;
; E2_INITIAL                    ; 1                        ; Untyped                                                     ;
; E3_INITIAL                    ; 1                        ; Untyped                                                     ;
; L0_MODE                       ; BYPASS                   ; Untyped                                                     ;
; L1_MODE                       ; BYPASS                   ; Untyped                                                     ;
; G0_MODE                       ; BYPASS                   ; Untyped                                                     ;
; G1_MODE                       ; BYPASS                   ; Untyped                                                     ;
; G2_MODE                       ; BYPASS                   ; Untyped                                                     ;
; G3_MODE                       ; BYPASS                   ; Untyped                                                     ;
; E0_MODE                       ; BYPASS                   ; Untyped                                                     ;
; E1_MODE                       ; BYPASS                   ; Untyped                                                     ;
; E2_MODE                       ; BYPASS                   ; Untyped                                                     ;
; E3_MODE                       ; BYPASS                   ; Untyped                                                     ;
; L0_PH                         ; 0                        ; Untyped                                                     ;
; L1_PH                         ; 0                        ; Untyped                                                     ;
; G0_PH                         ; 0                        ; Untyped                                                     ;
; G1_PH                         ; 0                        ; Untyped                                                     ;
; G2_PH                         ; 0                        ; Untyped                                                     ;
; G3_PH                         ; 0                        ; Untyped                                                     ;
; E0_PH                         ; 0                        ; Untyped                                                     ;
; E1_PH                         ; 0                        ; Untyped                                                     ;
; E2_PH                         ; 0                        ; Untyped                                                     ;
; E3_PH                         ; 0                        ; Untyped                                                     ;
; M_PH                          ; 0                        ; Untyped                                                     ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                                     ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                                     ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                                     ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                                     ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                                     ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                                     ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                                     ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                                     ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                                     ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                                     ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                                     ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                                     ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                                     ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                                     ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                                     ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                                     ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                                     ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                                     ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                                     ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                                     ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                                     ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                                     ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                                     ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                                     ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                                     ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                                     ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                                     ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                                     ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                                     ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                                     ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                                     ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                                     ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                                     ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                                     ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                                     ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                                     ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                                     ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                                     ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                                     ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                                     ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                                     ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                                     ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                                     ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                                     ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                                     ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                                     ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                                     ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                                     ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                                     ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                                     ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                                     ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                                     ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                                     ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                                     ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                                     ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                                     ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                                     ;
; CBXI_PARAMETER                ; rx_pll_altpll1           ; Untyped                                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                                     ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                                     ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                                     ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                                              ;
+-------------------------------+--------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component ;
+-----------------------------+------------------+---------------------------------------------------------------------------------+
; Parameter Name              ; Value            ; Type                                                                            ;
+-----------------------------+------------------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS           ; ON               ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS        ; OFF              ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS         ; ON               ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS      ; OFF              ; IGNORE_CASCADE                                                                  ;
; NUMBER_OF_CHANNELS          ; 1                ; Signed Integer                                                                  ;
; DESERIALIZATION_FACTOR      ; 10               ; Signed Integer                                                                  ;
; REGISTERED_INPUT            ; TX_CORECLK       ; Untyped                                                                         ;
; MULTI_CLOCK                 ; OFF              ; Untyped                                                                         ;
; INCLOCK_PERIOD              ; 16667            ; Signed Integer                                                                  ;
; OUTCLOCK_DIVIDE_BY          ; 1                ; Signed Integer                                                                  ;
; INCLOCK_BOOST               ; 0                ; Signed Integer                                                                  ;
; CENTER_ALIGN_MSB            ; UNUSED           ; Untyped                                                                         ;
; INTENDED_DEVICE_FAMILY      ; Cyclone IV E     ; Untyped                                                                         ;
; DEVICE_FAMILY               ; Cyclone IV E     ; Untyped                                                                         ;
; OUTPUT_DATA_RATE            ; 600              ; Signed Integer                                                                  ;
; INCLOCK_DATA_ALIGNMENT      ; EDGE_ALIGNED     ; Untyped                                                                         ;
; OUTCLOCK_ALIGNMENT          ; EDGE_ALIGNED     ; Untyped                                                                         ;
; INCLOCK_PHASE_SHIFT         ; 0                ; Signed Integer                                                                  ;
; OUTCLOCK_PHASE_SHIFT        ; 0                ; Signed Integer                                                                  ;
; COMMON_RX_TX_PLL            ; OFF              ; Untyped                                                                         ;
; OUTCLOCK_RESOURCE           ; AUTO             ; Untyped                                                                         ;
; USE_EXTERNAL_PLL            ; OFF              ; Untyped                                                                         ;
; PREEMPHASIS_SETTING         ; 0                ; Signed Integer                                                                  ;
; VOD_SETTING                 ; 0                ; Signed Integer                                                                  ;
; DIFFERENTIAL_DRIVE          ; 0                ; Signed Integer                                                                  ;
; CORECLOCK_DIVIDE_BY         ; 2                ; Signed Integer                                                                  ;
; ENABLE_CLK_LATENCY          ; OFF              ; Untyped                                                                         ;
; OUTCLOCK_DUTY_CYCLE         ; 50               ; Signed Integer                                                                  ;
; PLL_BANDWIDTH_TYPE          ; AUTO             ; Untyped                                                                         ;
; IMPLEMENT_IN_LES            ; ON               ; Untyped                                                                         ;
; PLL_SELF_RESET_ON_LOSS_LOCK ; OFF              ; Untyped                                                                         ;
; CBXI_PARAMETER              ; lvds_tx_lvds_tx2 ; Untyped                                                                         ;
+-----------------------------+------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+------------------+--------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                   ;
+--------------------------------------+------------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON               ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                 ; OFF              ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                  ; ON               ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS               ; OFF              ; IGNORE_CASCADE                                         ;
; NUMBER_OF_CHANNELS                   ; 1                ; Signed Integer                                         ;
; DESERIALIZATION_FACTOR               ; 10               ; Signed Integer                                         ;
; REGISTERED_OUTPUT                    ; ON               ; Untyped                                                ;
; INCLOCK_PERIOD                       ; 16667            ; Signed Integer                                         ;
; INCLOCK_BOOST                        ; 0                ; Signed Integer                                         ;
; CDS_MODE                             ; UNUSED           ; Untyped                                                ;
; INTENDED_DEVICE_FAMILY               ; Cyclone IV E     ; Untyped                                                ;
; DEVICE_FAMILY                        ; Cyclone IV E     ; Untyped                                                ;
; PORT_RX_DATA_ALIGN                   ; PORT_USED        ; Untyped                                                ;
; INPUT_DATA_RATE                      ; 600              ; Signed Integer                                         ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED     ; Untyped                                                ;
; INCLOCK_PHASE_SHIFT                  ; 0                ; Signed Integer                                         ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON               ; Untyped                                                ;
; COMMON_RX_TX_PLL                     ; OFF              ; Untyped                                                ;
; ENABLE_DPA_MODE                      ; OFF              ; Untyped                                                ;
; ENABLE_DPA_FIFO                      ; ON               ; Untyped                                                ;
; USE_DPLL_RAWPERROR                   ; OFF              ; Untyped                                                ;
; USE_CORECLOCK_INPUT                  ; OFF              ; Untyped                                                ;
; DPLL_LOCK_COUNT                      ; 0                ; Signed Integer                                         ;
; DPLL_LOCK_WINDOW                     ; 0                ; Signed Integer                                         ;
; OUTCLOCK_RESOURCE                    ; AUTO             ; Untyped                                                ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE      ; Untyped                                                ;
; DATA_ALIGN_ROLLOVER                  ; 4                ; Signed Integer                                         ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF              ; Untyped                                                ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON               ; Untyped                                                ;
; USE_EXTERNAL_PLL                     ; OFF              ; Untyped                                                ;
; IMPLEMENT_IN_LES                     ; ON               ; Untyped                                                ;
; BUFFER_IMPLEMENTATION                ; RAM              ; Untyped                                                ;
; DPA_INITIAL_PHASE_VALUE              ; 0                ; Signed Integer                                         ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF              ; Untyped                                                ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF              ; Untyped                                                ;
; ENABLE_SOFT_CDR_MODE                 ; OFF              ; Untyped                                                ;
; PLL_OPERATION_MODE                   ; NORMAL           ; Untyped                                                ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF              ; Untyped                                                ;
; SIM_DPA_NET_PPM_VARIATION            ; 0                ; Signed Integer                                         ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0                ; Signed Integer                                         ;
; USE_NO_PHASE_SHIFT                   ; ON               ; Untyped                                                ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_UNUSED      ; Untyped                                                ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF              ; Untyped                                                ;
; X_ON_BITSLIP                         ; ON               ; Untyped                                                ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF              ; Untyped                                                ;
; CBXI_PARAMETER                       ; lvds_rx_lvds_rx1 ; Untyped                                                ;
+--------------------------------------+------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lvds_align:lvds_align ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; comma1         ; 0101111100 ; Unsigned Binary                      ;
; comma2         ; 1010000011 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                              ;
+-------------------------------+---------------------------------------------------------------------------+
; Name                          ; Value                                                                     ;
+-------------------------------+---------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                         ;
; Entity Instance               ; data_transmit_auto_align:trans_inst|rx_pll:rx_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                    ;
;     -- PLL_TYPE               ; AUTO                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                         ;
+-------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_repeat_align:data_repeat_align"                                                                                                                                                        ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rx_cnt        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (17 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rx_cnt[6..2]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; rx_cnt[16..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rx_cnt[1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rx_cnt[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lvds_recv:lvds_recv|decode:decoder"                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; datain   ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "datain[9..8]" will be connected to GND. ;
; lock_n   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; kout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; code_err ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lvds_recv:lvds_recv|lvds_rx:lvds_rx"                                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rx_out ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "rx_out[9..8]" have no fanouts ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lvds_recv:lvds_recv"                                                                                                                                                     ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rx_out ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_transmit_auto_align:trans_inst|lvds_tx:ser_ins"                                                                                                   ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_in        ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "tx_in[9..1]" will be connected to GND. ;
; tx_coreclock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; tx_locked    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_transmit_auto_align:trans_inst|encode:encoder"                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; dataout ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (1 bits) it drives; bit(s) "dataout[9..1]" have no fanouts ;
; valid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_transmit_auto_align:trans_inst"                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; tx_outclock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rst_n       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 7                           ;
; cycloneiii_ddio_out   ; 1                           ;
; cycloneiii_ff         ; 90                          ;
;     CLR               ; 29                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 18                          ;
;     ENA CLR           ; 20                          ;
;     plain             ; 13                          ;
; cycloneiii_lcell_comb ; 102                         ;
;     arith             ; 38                          ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 4                           ;
;     normal            ; 64                          ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 34                          ;
; cycloneiii_pll        ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Aug 10 13:51:43 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lvds -c lvds
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/lvds_test.v
    Info (12023): Found entity 1: lvds_test File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/lvds_tx.v
    Info (12023): Found entity 1: lvds_tx File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/lvds_rx.v
    Info (12023): Found entity 1: lvds_rx File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/testbench/lvds_test_tb.v
    Info (12023): Found entity 1: lvds_test_tb File: H:/FPGA/cyclone source/06_lvds_tx/testbench/lvds_test_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ip/rx_pll.v
    Info (12023): Found entity 1: rx_pll File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/rx_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/data_repeat_align.v
    Info (12023): Found entity 1: data_repeat_align File: H:/FPGA/cyclone source/06_lvds_tx/rtl/data_repeat_align.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/lvds_align.v
    Info (12023): Found entity 1: lvds_align File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_align.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/data_receive.v
    Info (12023): Found entity 1: lvds_recv File: H:/FPGA/cyclone source/06_lvds_tx/rtl/data_receive.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/decode.v
    Info (12023): Found entity 1: decode File: H:/FPGA/cyclone source/06_lvds_tx/rtl/decode.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/encode.v
    Info (12023): Found entity 1: encode File: H:/FPGA/cyclone source/06_lvds_tx/rtl/encode.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v
    Info (12023): Found entity 1: data_transmit_auto_align File: H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at lvds_test.v(43): created implicit net for "rx_outclock" File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at lvds_test.v(56): created implicit net for "clk_align_done" File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at lvds_test_tb.v(35): created implicit net for "rx_outclock" File: H:/FPGA/cyclone source/06_lvds_tx/testbench/lvds_test_tb.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at data_transmit_auto_align.v(112): created implicit net for "datatx" File: H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v Line: 112
Warning (10236): Verilog HDL Implicit Net warning at data_transmit_auto_align.v(123): created implicit net for "tx_locked" File: H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v Line: 123
Info (12127): Elaborating entity "lvds_test" for the top level hierarchy
Warning (10034): Output port "clk_out" at lvds_test.v(5) has no driver File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 5
Info (12128): Elaborating entity "data_transmit_auto_align" for hierarchy "data_transmit_auto_align:trans_inst" File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 27
Info (12128): Elaborating entity "rx_pll" for hierarchy "data_transmit_auto_align:trans_inst|rx_pll:rx_pll" File: H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v Line: 40
Info (12128): Elaborating entity "altpll" for hierarchy "data_transmit_auto_align:trans_inst|rx_pll:rx_pll|altpll:altpll_component" File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/rx_pll.v Line: 94
Info (12130): Elaborated megafunction instantiation "data_transmit_auto_align:trans_inst|rx_pll:rx_pll|altpll:altpll_component" File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/rx_pll.v Line: 94
Info (12133): Instantiated megafunction "data_transmit_auto_align:trans_inst|rx_pll:rx_pll|altpll:altpll_component" with the following parameter: File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/rx_pll.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=rx_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/rx_pll_altpll1.v
    Info (12023): Found entity 1: rx_pll_altpll1 File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/rx_pll_altpll1.v Line: 29
Info (12128): Elaborating entity "rx_pll_altpll1" for hierarchy "data_transmit_auto_align:trans_inst|rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll1:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "encode" for hierarchy "data_transmit_auto_align:trans_inst|encode:encoder" File: H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v Line: 114
Info (12128): Elaborating entity "lvds_tx" for hierarchy "data_transmit_auto_align:trans_inst|lvds_tx:ser_ins" File: H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v Line: 124
Info (12128): Elaborating entity "altlvds_tx" for hierarchy "data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component" File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v Line: 75
Info (12130): Elaborated megafunction instantiation "data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component" File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v Line: 75
Info (12133): Instantiated megafunction "data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component" with the following parameter: File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v Line: 75
    Info (12134): Parameter "center_align_msb" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "coreclock_divide_by" = "2"
    Info (12134): Parameter "data_rate" = "600.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "10"
    Info (12134): Parameter "differential_drive" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "implement_in_les" = "ON"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "16667"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=lvds_tx"
    Info (12134): Parameter "lpm_type" = "altlvds_tx"
    Info (12134): Parameter "multi_clock" = "OFF"
    Info (12134): Parameter "number_of_channels" = "1"
    Info (12134): Parameter "outclock_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "outclock_divide_by" = "1"
    Info (12134): Parameter "outclock_duty_cycle" = "50"
    Info (12134): Parameter "outclock_multiply_by" = "1"
    Info (12134): Parameter "outclock_phase_shift" = "0"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "output_data_rate" = "600"
    Info (12134): Parameter "pll_compensation_mode" = "AUTO"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "preemphasis_setting" = "0"
    Info (12134): Parameter "refclk_frequency" = "UNUSED"
    Info (12134): Parameter "registered_input" = "TX_CORECLK"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "vod_setting" = "0"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 6 design units, including 6 entities, in source file db/lvds_tx_lvds_tx2.v
    Info (12023): Found entity 1: lvds_tx_lvds_tx2_lvds_tx_ddio_out File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v Line: 34
    Info (12023): Found entity 2: lvds_tx_lvds_tx2_lvds_tx_cmpr File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v Line: 92
    Info (12023): Found entity 3: lvds_tx_lvds_tx2_lvds_tx_cmpr1 File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v Line: 134
    Info (12023): Found entity 4: lvds_tx_lvds_tx2_lvds_tx_cntr File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v Line: 168
    Info (12023): Found entity 5: lvds_tx_lvds_tx2_lvds_tx_shift_reg File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v Line: 321
    Info (12023): Found entity 6: lvds_tx_lvds_tx2 File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v Line: 364
Info (12128): Elaborating entity "lvds_tx_lvds_tx2" for hierarchy "data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_tx.tdf Line: 263
Info (12128): Elaborating entity "lvds_tx_lvds_tx2_lvds_tx_ddio_out" for hierarchy "data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_ddio_out:ddio_out" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v Line: 411
Info (12128): Elaborating entity "lvds_tx_lvds_tx2_lvds_tx_cmpr" for hierarchy "data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_cmpr:cmpr10" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v Line: 476
Info (12128): Elaborating entity "lvds_tx_lvds_tx2_lvds_tx_cntr" for hierarchy "data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_cntr:cntr2" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v Line: 486
Info (12128): Elaborating entity "lvds_tx_lvds_tx2_lvds_tx_cmpr1" for hierarchy "data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_cntr:cntr2|lvds_tx_lvds_tx2_lvds_tx_cmpr1:cmpr14" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v Line: 292
Info (12128): Elaborating entity "lvds_tx_lvds_tx2_lvds_tx_shift_reg" for hierarchy "data_transmit_auto_align:trans_inst|lvds_tx:ser_ins|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx2:auto_generated|lvds_tx_lvds_tx2_lvds_tx_shift_reg:shift_reg12" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v Line: 493
Info (12128): Elaborating entity "lvds_recv" for hierarchy "lvds_recv:lvds_recv" File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 48
Info (12128): Elaborating entity "lvds_rx" for hierarchy "lvds_recv:lvds_recv|lvds_rx:lvds_rx" File: H:/FPGA/cyclone source/06_lvds_tx/rtl/data_receive.v Line: 27
Info (12128): Elaborating entity "altlvds_rx" for hierarchy "lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component" File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v Line: 95
Info (12130): Elaborated megafunction instantiation "lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component" File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v Line: 95
Info (12133): Instantiated megafunction "lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component" with the following parameter: File: H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v Line: 95
    Info (12134): Parameter "buffer_implementation" = "RAM"
    Info (12134): Parameter "cds_mode" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "data_align_rollover" = "4"
    Info (12134): Parameter "data_rate" = "600.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "10"
    Info (12134): Parameter "dpa_initial_phase_value" = "0"
    Info (12134): Parameter "dpll_lock_count" = "0"
    Info (12134): Parameter "dpll_lock_window" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "enable_dpa_align_to_rising_edge_only" = "OFF"
    Info (12134): Parameter "enable_dpa_calibration" = "ON"
    Info (12134): Parameter "enable_dpa_fifo" = "UNUSED"
    Info (12134): Parameter "enable_dpa_initial_phase_selection" = "OFF"
    Info (12134): Parameter "enable_dpa_mode" = "OFF"
    Info (12134): Parameter "enable_dpa_pll_calibration" = "OFF"
    Info (12134): Parameter "enable_soft_cdr_mode" = "OFF"
    Info (12134): Parameter "implement_in_les" = "ON"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "16667"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "input_data_rate" = "600"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lose_lock_on_one_change" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=lvds_rx"
    Info (12134): Parameter "lpm_type" = "altlvds_rx"
    Info (12134): Parameter "number_of_channels" = "1"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "pll_operation_mode" = "UNUSED"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "port_rx_channel_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "port_rx_data_align" = "PORT_USED"
    Info (12134): Parameter "refclk_frequency" = "UNUSED"
    Info (12134): Parameter "registered_data_align_input" = "UNUSED"
    Info (12134): Parameter "registered_output" = "ON"
    Info (12134): Parameter "reset_fifo_at_first_lock" = "UNUSED"
    Info (12134): Parameter "rx_align_data_reg" = "UNUSED"
    Info (12134): Parameter "sim_dpa_is_negative_ppm_drift" = "OFF"
    Info (12134): Parameter "sim_dpa_net_ppm_variation" = "0"
    Info (12134): Parameter "sim_dpa_output_clock_phase_shift" = "0"
    Info (12134): Parameter "use_coreclock_input" = "OFF"
    Info (12134): Parameter "use_dpll_rawperror" = "OFF"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "x_on_bitslip" = "ON"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 6 design units, including 6 entities, in source file db/lvds_rx_lvds_rx1.v
    Info (12023): Found entity 1: lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v Line: 34
    Info (12023): Found entity 2: lvds_rx_lvds_rx1_lvds_rx_dffpipe File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v Line: 97
    Info (12023): Found entity 3: lvds_rx_lvds_rx1_lvds_rx_cmpr File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v Line: 156
    Info (12023): Found entity 4: lvds_rx_lvds_rx1_lvds_rx_cntr File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v Line: 190
    Info (12023): Found entity 5: lvds_rx_lvds_rx1_lvds_rx_mux File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v Line: 366
    Info (12023): Found entity 6: lvds_rx_lvds_rx1 File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v Line: 421
Info (12128): Elaborating entity "lvds_rx_lvds_rx1" for hierarchy "lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf Line: 256
Info (12128): Elaborating entity "lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in" for hierarchy "lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v Line: 478
Info (12128): Elaborating entity "lvds_rx_lvds_rx1_lvds_rx_dffpipe" for hierarchy "lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v Line: 537
Info (12128): Elaborating entity "lvds_rx_lvds_rx1_lvds_rx_cntr" for hierarchy "lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v Line: 547
Info (12128): Elaborating entity "lvds_rx_lvds_rx1_lvds_rx_cmpr" for hierarchy "lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|lvds_rx_lvds_rx1_lvds_rx_cmpr:cmpr9" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v Line: 338
Info (12128): Elaborating entity "lvds_rx_lvds_rx1_lvds_rx_mux" for hierarchy "lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_mux:h_mux5a" File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v Line: 552
Info (12128): Elaborating entity "decode" for hierarchy "lvds_recv:lvds_recv|decode:decoder" File: H:/FPGA/cyclone source/06_lvds_tx/rtl/data_receive.v Line: 38
Info (12128): Elaborating entity "lvds_align" for hierarchy "lvds_align:lvds_align" File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 58
Info (12128): Elaborating entity "data_repeat_align" for hierarchy "data_repeat_align:data_repeat_align" File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 67
Warning (10230): Verilog HDL assignment warning at data_repeat_align.v(36): truncated value with size 10 to match size of target (1) File: H:/FPGA/cyclone source/06_lvds_tx/rtl/data_repeat_align.v Line: 36
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rx_out[9]" is missing source, defaulting to GND File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 32
    Warning (12110): Net "rx_out[8]" is missing source, defaulting to GND File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 32
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rx_out[9]" is missing source, defaulting to GND File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 32
    Warning (12110): Net "rx_out[8]" is missing source, defaulting to GND File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 32
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v Line: 86
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "clk_out" is stuck at GND File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 5
    Warning (13410): Pin "clk_out_en" is stuck at VCC File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 6
    Warning (13410): Pin "clk_in_en" is stuck at GND File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 69 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 6 node(s), including 1 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "lvds_recv:lvds_recv|lvds_rx:lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_pll" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v Line: 468
Info (21057): Implemented 141 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 130 logic cells
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4851 megabytes
    Info: Processing ended: Thu Aug 10 13:51:51 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:19


