<stg><name>dense_linear</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="32">
<![CDATA[
entry:0 %phi_ln179 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln179"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="32">
<![CDATA[
entry:1 %acc_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc_01"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
entry:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:3 %input_15_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_15_val

]]></Node>
<StgValue><ssdm name="input_15_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:4 %input_14_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_14_val

]]></Node>
<StgValue><ssdm name="input_14_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:5 %input_13_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_13_val

]]></Node>
<StgValue><ssdm name="input_13_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:6 %input_12_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_12_val

]]></Node>
<StgValue><ssdm name="input_12_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:7 %input_11_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_11_val

]]></Node>
<StgValue><ssdm name="input_11_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:8 %input_10_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_10_val

]]></Node>
<StgValue><ssdm name="input_10_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:9 %input_9_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_9_val

]]></Node>
<StgValue><ssdm name="input_9_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:10 %input_8_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_8_val

]]></Node>
<StgValue><ssdm name="input_8_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:11 %input_7_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_7_val

]]></Node>
<StgValue><ssdm name="input_7_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:12 %input_6_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_6_val

]]></Node>
<StgValue><ssdm name="input_6_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:13 %input_5_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_5_val

]]></Node>
<StgValue><ssdm name="input_5_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:14 %input_4_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_4_val

]]></Node>
<StgValue><ssdm name="input_4_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:15 %input_3_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_3_val

]]></Node>
<StgValue><ssdm name="input_3_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:16 %input_2_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_2_val

]]></Node>
<StgValue><ssdm name="input_2_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:17 %input_1_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_1_val

]]></Node>
<StgValue><ssdm name="input_1_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:18 %input_0_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %input_0_val

]]></Node>
<StgValue><ssdm name="input_0_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:19 %store_ln177 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:20 %store_ln176 = store i12 3906, i12 %acc_01

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:21 %store_ln0 = store i12 0, i12 %phi_ln179

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
entry:22 %br_ln177 = br void %for.body29

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body29:0 %i_3 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body29:1 %icmp_ln177 = icmp_eq  i5 %i_3, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body29:2 %add_ln177 = add i5 %i_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body29:3 %br_ln177 = br i1 %icmp_ln177, void %for.body29.split, void %for.inc41

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="5">
<![CDATA[
for.body29.split:1 %trunc_ln177 = trunc i5 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln177"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="11" op_3_bw="4" op_4_bw="11" op_5_bw="4" op_6_bw="11" op_7_bw="4" op_8_bw="11" op_9_bw="4" op_10_bw="11" op_11_bw="4" op_12_bw="11" op_13_bw="4" op_14_bw="11" op_15_bw="4" op_16_bw="11" op_17_bw="4" op_18_bw="11" op_19_bw="4" op_20_bw="11" op_21_bw="4" op_22_bw="11" op_23_bw="4" op_24_bw="11" op_25_bw="4" op_26_bw="11" op_27_bw="4" op_28_bw="11" op_29_bw="4" op_30_bw="11" op_31_bw="4" op_32_bw="11" op_33_bw="11" op_34_bw="4">
<![CDATA[
for.body29.split:5 %sext_ln = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.16i11.i11.i4, i4 0, i11 %input_0_val_read, i4 1, i11 %input_1_val_read, i4 2, i11 %input_2_val_read, i4 3, i11 %input_3_val_read, i4 4, i11 %input_4_val_read, i4 5, i11 %input_5_val_read, i4 6, i11 %input_6_val_read, i4 7, i11 %input_7_val_read, i4 8, i11 %input_8_val_read, i4 9, i11 %input_9_val_read, i4 10, i11 %input_10_val_read, i4 11, i11 %input_11_val_read, i4 12, i11 %input_12_val_read, i4 13, i11 %input_13_val_read, i4 14, i11 %input_14_val_read, i4 15, i11 %input_15_val_read, i11 0, i4 %trunc_ln177

]]></Node>
<StgValue><ssdm name="sext_ln"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="21" op_0_bw="11">
<![CDATA[
for.body29.split:6 %zext_ln179 = zext i11 %sext_ln

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="12" op_3_bw="4" op_4_bw="12" op_5_bw="4" op_6_bw="12" op_7_bw="4" op_8_bw="12" op_9_bw="4" op_10_bw="12" op_11_bw="4" op_12_bw="12" op_13_bw="4" op_14_bw="12" op_15_bw="4" op_16_bw="12" op_17_bw="4" op_18_bw="12" op_19_bw="4" op_20_bw="12" op_21_bw="4" op_22_bw="12" op_23_bw="4" op_24_bw="12" op_25_bw="4" op_26_bw="12" op_27_bw="4" op_28_bw="12" op_29_bw="4" op_30_bw="12" op_31_bw="4" op_32_bw="12" op_33_bw="12" op_34_bw="4">
<![CDATA[
for.body29.split:7 %tmp_s = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.16i12.i12.i4, i4 0, i12 301, i4 1, i12 3016, i4 2, i12 1197, i4 3, i12 3607, i4 4, i12 875, i4 5, i12 3661, i4 6, i12 3652, i4 7, i12 3821, i4 8, i12 991, i4 9, i12 3823, i4 10, i12 1065, i4 11, i12 857, i4 12, i12 3997, i4 13, i12 997, i4 14, i12 3728, i4 15, i12 3759, i12 0, i4 %trunc_ln177

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="21" op_0_bw="12">
<![CDATA[
for.body29.split:8 %sext_ln179 = sext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln179"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body29.split:9 %mul_ln179 = mul i21 %sext_ln179, i21 %zext_ln179

]]></Node>
<StgValue><ssdm name="mul_ln179"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body29.split:13 %store_ln177 = store i5 %add_ln177, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body29.split:9 %mul_ln179 = mul i21 %sext_ln179, i21 %zext_ln179

]]></Node>
<StgValue><ssdm name="mul_ln179"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc41:0 %phi_ln179_load = load i12 %phi_ln179

]]></Node>
<StgValue><ssdm name="phi_ln179_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="12">
<![CDATA[
for.inc41:1 %ret_ln183 = ret i12 %phi_ln179_load

]]></Node>
<StgValue><ssdm name="ret_ln183"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body29.split:0 %acc_01_load = load i12 %acc_01

]]></Node>
<StgValue><ssdm name="acc_01_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body29.split:9 %mul_ln179 = mul i21 %sext_ln179, i21 %zext_ln179

]]></Node>
<StgValue><ssdm name="mul_ln179"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="21" op_0_bw="21" op_1_bw="12" op_2_bw="9">
<![CDATA[
for.body29.split:10 %shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i12.i9, i12 %acc_01_load, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body29.split:11 %add_ln179 = add i21 %shl_ln, i21 %mul_ln179

]]></Node>
<StgValue><ssdm name="add_ln179"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body29.split:2 %specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln178"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body29.split:3 %speclooptripcount_ln176 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln176"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body29.split:4 %specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln177"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body29.split:11 %add_ln179 = add i21 %shl_ln, i21 %mul_ln179

]]></Node>
<StgValue><ssdm name="add_ln179"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body29.split:12 %acc = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln179, i32 9, i32 20

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body29.split:14 %store_ln176 = store i12 %acc, i12 %acc_01

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
for.body29.split:15 %store_ln179 = store i12 %acc, i12 %phi_ln179

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
for.body29.split:16 %br_ln177 = br void %for.body29

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
