// Seed: 1613085082
module module_0;
  always_ff id_1 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wor id_6, id_7 = (-1), id_8;
  wire id_9;
  nand primCall (id_1, id_10, id_11, id_12, id_2, id_4, id_6, id_7, id_8, id_9);
  id_10 :
  assert property (@(posedge 1'b0) id_4)
  else id_5 <= 1;
  always id_4 = 1;
  wire id_11;
  assign id_3 = 1;
  wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  tri0 id_13 = -1'b0;
  assign id_6 = -1;
endmodule
