// Seed: 231813546
module module_0 (
    output tri0 id_0,
    output tri  id_1,
    input  wire id_2,
    input  wand id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  if (id_6) wor id_8 = 1;
  else begin : LABEL_0
    assign id_8 = id_8;
  end
  assign id_8 = 1;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input logic id_2#(1),
    input wand id_3,
    input tri0 id_4,
    input supply0 id_5
    , id_17,
    output tri id_6,
    input tri0 id_7,
    input tri1 id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11,
    output tri0 id_12,
    input tri id_13,
    output uwire id_14,
    output supply1 id_15
);
  assign id_0 = id_17;
  assign id_1 = 1;
  wire id_18;
  module_0 modCall_1 (
      id_15,
      id_17,
      id_4,
      id_4
  );
  logic [7:0] id_19;
  always begin : LABEL_0
    id_19[1] <= id_2;
  end
  tri1 id_20 = id_7, id_21;
  id_22 :
  assert property (@(posedge id_21) 1'b0)
  else;
  wire id_23;
endmodule
