// Seed: 621924921
module module_0 (
    input  tri1  id_0,
    output tri1  id_1,
    output tri0  id_2,
    input  uwire id_3
);
  wire id_5;
  wire id_6 = id_6;
  wand id_7 = 1;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output supply0 id_2,
    input wire id_3,
    input uwire id_4,
    input supply1 id_5,
    output supply1 id_6
);
  id_8 :
  assert property (@(posedge id_5 == (1'd0)) 1'h0)
  else $display(1 ? id_1 : id_4, 1);
  wire id_9;
  module_0(
      id_3, id_2, id_0, id_3
  );
endmodule
