// Seed: 1622664938
module module_0 (
    output logic id_0,
    input id_1,
    output id_2
);
  reg id_3;
  always @(*) begin
    if (1) id_3 <= id_1;
  end
endmodule
