C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\syn_nfilter.exe  -link  -top  RTG4_CoreRISCV_AXI4_BaseDesign  -multisrs  C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\synthesis\synwork\RTG4_CoreRISCV_AXI4_BaseDesign_comp.srs  -osyn  C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\synthesis\synwork\RTG4_CoreRISCV_AXI4_BaseDesign_mult.srs  -log  C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\synthesis\synlog\RTG4_CoreRISCV_AXI4_BaseDesign_multi_srs_gen.srr 
rc:0 success:1 runtime:3
file:C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\synthesis\synwork\RTG4_CoreRISCV_AXI4_BaseDesign_comp.srs|io:i|time:1499881665|size:782223|exec:0
file:C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\synthesis\synwork\RTG4_CoreRISCV_AXI4_BaseDesign_mult.srs|io:o|time:1499881669|size:58714|exec:0
file:C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\synthesis\synlog\RTG4_CoreRISCV_AXI4_BaseDesign_multi_srs_gen.srr|io:o|time:1499881669|size:604|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\syn_nfilter.exe|io:i|time:1479373658|size:3128320|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\syn_nfilter.exe|io:i|time:1479373924|size:4208128|exec:1
