

================================================================
== Vivado HLS Report for 'Filter_horizontal_HW'
================================================================
* Date:           Thu Oct 26 01:27:24 2017

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        HW7_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      6.38|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  511928|  511928|  511928|  511928|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  511926|  511926|        11|          4|          1|  127980|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      0|       0|   1006|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    348|
|Register         |        0|      -|     510|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      2|     510|   1418|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |Filter_HW_mac_mulcud_U0  |Filter_HW_mac_mulcud  | i0 + i1 * i2 |
    |Filter_HW_mac_mulcud_U1  |Filter_HW_mac_mulcud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |buffer_U  |Filter_horizontalbkb  |        1|  0|   0|   480|    8|     1|         3840|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                      |        1|  0|   0|   480|    8|     1|         3840|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_mid2_fu_632_p2              |     *    |      0|  0|  51|           9|           9|
    |Sum_5_6_fu_913_p2               |     +    |      0|  0|  16|          16|          16|
    |Sum_6_6_fu_983_p2               |     +    |      0|  0|  16|          16|          16|
    |Y_s_fu_420_p2                   |     +    |      0|  0|  16|           9|           1|
    |grp_fu_337_p2                   |     +    |      0|  0|  16|           9|           1|
    |indvar_flatten_next_fu_400_p2   |     +    |      0|  0|  24|          17|           1|
    |sum2_fu_509_p2                  |     +    |      0|  0|  27|          20|          20|
    |sum5_fu_918_p2                  |     +    |      0|  0|  24|          17|          17|
    |tmp10_fu_898_p2                 |     +    |      0|  0|  21|          14|          14|
    |tmp1_fu_962_p2                  |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_956_p2                  |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_978_p2                  |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_968_p2                  |     +    |      0|  0|  21|          14|          14|
    |tmp6_fu_790_p2                  |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_784_p2                  |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_908_p2                  |     +    |      0|  0|  16|          16|          16|
    |tmp_22_2_fu_638_p2              |     +    |      0|  0|  16|           9|           2|
    |tmp_22_3_fu_562_p2              |     +    |      0|  0|  16|           9|           2|
    |tmp_22_4_fu_572_p2              |     +    |      0|  0|  16|           9|           3|
    |tmp_22_5_fu_686_p2              |     +    |      0|  0|  16|           9|           3|
    |tmp_9_fu_799_p2                 |     +    |      0|  0|  16|           9|           3|
    |tmp_21_1_fu_722_p2              |     -    |      0|  0|  20|          13|          13|
    |tmp_21_2_fu_754_p2              |     -    |      0|  0|  22|          15|          15|
    |tmp_21_4_fu_610_p2              |     -    |      0|  0|  22|          15|          15|
    |tmp_21_5_fu_778_p2              |     -    |      0|  0|  20|          13|          13|
    |tmp_24_1_fu_825_p2              |     -    |      0|  0|  20|          13|          13|
    |tmp_24_2_fu_855_p2              |     -    |      0|  0|  22|          15|          15|
    |tmp_24_4_fu_676_p2              |     -    |      0|  0|  22|          15|          15|
    |tmp_24_5_fu_877_p2              |     -    |      0|  0|  20|          13|          13|
    |tmp_mid1_fu_458_p2              |     -    |      0|  0|  26|          19|          19|
    |tmp_s_fu_388_p2                 |     -    |      0|  0|  26|          19|          19|
    |ap_condition_912                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_917                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_921                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_926                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_930                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_934                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_939                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_944                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_949                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_953                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_957                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_961                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_965                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_969                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_972                |    and   |      0|  0|   8|           1|           1|
    |exitcond_flatten_fu_394_p2      |   icmp   |      0|  0|  18|          17|          13|
    |exitcond_fu_406_p2              |   icmp   |      0|  0|  13|           9|           7|
    |tmp_8_fu_504_p2                 |   icmp   |      0|  0|  13|           9|           1|
    |sum_1_cast_mid2_v_fu_538_p2     |    or    |      0|  0|  26|          19|           2|
    |sum_2_cast_mid2_v_fu_481_p2     |    or    |      0|  0|  26|          19|           2|
    |sum_3_cast_mid2_v_fu_491_p2     |    or    |      0|  0|  26|          19|           3|
    |sum_4_cast_mid2_v_fu_548_p2     |    or    |      0|  0|  26|          19|           3|
    |sum_cast_mid2_v_fu_527_p2       |    or    |      0|  0|  31|          24|           1|
    |tmp_7_cast22_cast_mi_fu_472_p2  |    or    |      0|  0|  26|          19|           3|
    |X_mid2_fu_412_p3                |  select  |      0|  0|   9|           1|           1|
    |tmp_cast_mid2_v_fu_464_p3       |  select  |      0|  0|  19|           1|          19|
    |tmp_mid2_v_v_fu_426_p3          |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                   |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   8|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|1006|         606|         451|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Input_r_address0                              |  33|          6|   23|        138|
    |Input_r_address1                              |  21|          4|   23|         92|
    |Sum_2_phi_fu_331_p4                           |   9|          2|   16|         32|
    |X_phi_fu_321_p4                               |   9|          2|    9|         18|
    |X_reg_317                                     |   9|          2|    9|         18|
    |Y_phi_fu_310_p4                               |   9|          2|    9|         18|
    |Y_reg_306                                     |   9|          2|    9|         18|
    |ap_NS_fsm                                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                       |   9|          2|    1|          2|
    |ap_phi_precharge_reg_pp0_iter2_Sum_2_reg_328  |   9|          2|   16|         32|
    |buffer_address0                               |  44|          9|    9|         81|
    |buffer_address1                               |  38|          7|    9|         63|
    |buffer_d0                                     |  27|          5|    8|         40|
    |buffer_d1                                     |  15|          3|    8|         24|
    |grp_fu_337_p0                                 |  15|          3|    9|         27|
    |indvar_flatten_phi_fu_299_p4                  |   9|          2|   17|         34|
    |indvar_flatten_reg_295                        |   9|          2|   17|         34|
    |reg_347                                       |   9|          2|    8|         16|
    |reg_354                                       |   9|          2|    8|         16|
    |reg_359                                       |   9|          2|    8|         16|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 348|         70|  218|        728|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |Input_load_10_reg_1181                        |   8|   0|    8|          0|
    |Input_load_13_reg_1188                        |   8|   0|    8|          0|
    |Input_load_9_reg_1159                         |   8|   0|    8|          0|
    |Sum_5_6_reg_1240                              |  16|   0|   16|          0|
    |Sum_6_6_reg_1250                              |  16|   0|   16|          0|
    |X_1_reg_1139                                  |   9|   0|    9|          0|
    |X_mid2_reg_1064                               |   9|   0|    9|          0|
    |X_reg_317                                     |   9|   0|    9|          0|
    |Y_reg_306                                     |   9|   0|    9|          0|
    |ap_CS_fsm                                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_phi_precharge_reg_pp0_iter2_Sum_2_reg_328  |  16|   0|   16|          0|
    |ap_reg_pp0_iter1_X_mid2_reg_1064              |   9|   0|    9|          0|
    |ap_reg_pp0_iter1_tmp_mid2_v_v_reg_1078        |   9|   0|    9|          0|
    |ap_reg_pp0_iter2_reg_342                      |   8|   0|    8|          0|
    |exitcond_flatten_reg_1055                     |   1|   0|    1|          0|
    |indvar_flatten_next_reg_1059                  |  17|   0|   17|          0|
    |indvar_flatten_reg_295                        |  17|   0|   17|          0|
    |reg_342                                       |   8|   0|    8|          0|
    |reg_347                                       |   8|   0|    8|          0|
    |reg_354                                       |   8|   0|    8|          0|
    |reg_359                                       |   8|   0|    8|          0|
    |sum5_reg_1245                                 |  17|   0|   17|          0|
    |tmp4_reg_1210                                 |  16|   0|   16|          0|
    |tmp6_reg_1220                                 |  16|   0|   16|          0|
    |tmp9_reg_1166                                 |  16|   0|   16|          0|
    |tmp_21_5_reg_1215                             |  13|   0|   13|          0|
    |tmp_24_1_reg_1225                             |  13|   0|   13|          0|
    |tmp_24_2_reg_1230                             |  14|   0|   15|          1|
    |tmp_24_5_reg_1235                             |  13|   0|   13|          0|
    |tmp_7_cast22_cast_mi_reg_1095                 |  14|   0|   19|          5|
    |tmp_8_reg_1100                                |   1|   0|    1|          0|
    |tmp_cast_mid2_v_reg_1084                      |  14|   0|   19|          5|
    |tmp_mid2_reg_1195                             |  16|   0|   17|          1|
    |tmp_mid2_v_v_reg_1078                         |   9|   0|    9|          0|
    |exitcond_flatten_reg_1055                     |  64|  32|    1|          0|
    |tmp_8_reg_1100                                |  64|  32|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 510|  64|  396|         12|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Filter_horizontal_HW | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Filter_horizontal_HW | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Filter_horizontal_HW | return value |
|ap_done            | out |    1| ap_ctrl_hs | Filter_horizontal_HW | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Filter_horizontal_HW | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Filter_horizontal_HW | return value |
|Input_r_address0   | out |   23|  ap_memory |        Input_r       |     array    |
|Input_r_ce0        | out |    1|  ap_memory |        Input_r       |     array    |
|Input_r_q0         |  in |    8|  ap_memory |        Input_r       |     array    |
|Input_r_address1   | out |   23|  ap_memory |        Input_r       |     array    |
|Input_r_ce1        | out |    1|  ap_memory |        Input_r       |     array    |
|Input_r_q1         |  in |    8|  ap_memory |        Input_r       |     array    |
|Output_r_address0  | out |   19|  ap_memory |       Output_r       |     array    |
|Output_r_ce0       | out |    1|  ap_memory |       Output_r       |     array    |
|Output_r_we0       | out |    1|  ap_memory |       Output_r       |     array    |
|Output_r_d0        | out |    8|  ap_memory |       Output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

