// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_61 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_378_p2;
reg   [0:0] icmp_ln86_reg_1288;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_1092_fu_384_p2;
reg   [0:0] icmp_ln86_1092_reg_1294;
wire   [0:0] icmp_ln86_1093_fu_390_p2;
reg   [0:0] icmp_ln86_1093_reg_1300;
wire   [0:0] icmp_ln86_1094_fu_396_p2;
reg   [0:0] icmp_ln86_1094_reg_1306;
reg   [0:0] icmp_ln86_1094_reg_1306_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1095_fu_402_p2;
reg   [0:0] icmp_ln86_1095_reg_1312;
wire   [0:0] icmp_ln86_1096_fu_408_p2;
reg   [0:0] icmp_ln86_1096_reg_1318;
wire   [0:0] icmp_ln86_1097_fu_414_p2;
reg   [0:0] icmp_ln86_1097_reg_1324;
reg   [0:0] icmp_ln86_1097_reg_1324_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1097_reg_1324_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1097_reg_1324_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1097_reg_1324_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1098_fu_420_p2;
reg   [0:0] icmp_ln86_1098_reg_1330;
reg   [0:0] icmp_ln86_1098_reg_1330_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1099_fu_426_p2;
reg   [0:0] icmp_ln86_1099_reg_1336;
reg   [0:0] icmp_ln86_1099_reg_1336_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1099_reg_1336_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1100_fu_432_p2;
reg   [0:0] icmp_ln86_1100_reg_1342;
reg   [0:0] icmp_ln86_1100_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1100_reg_1342_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1100_reg_1342_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1101_fu_438_p2;
reg   [0:0] icmp_ln86_1101_reg_1348;
wire   [0:0] icmp_ln86_1102_fu_444_p2;
reg   [0:0] icmp_ln86_1102_reg_1354;
reg   [0:0] icmp_ln86_1102_reg_1354_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1102_reg_1354_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1102_reg_1354_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1102_reg_1354_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1103_fu_450_p2;
reg   [0:0] icmp_ln86_1103_reg_1360;
reg   [0:0] icmp_ln86_1103_reg_1360_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1103_reg_1360_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1103_reg_1360_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1103_reg_1360_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1104_fu_456_p2;
reg   [0:0] icmp_ln86_1104_reg_1366;
reg   [0:0] icmp_ln86_1104_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1104_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1104_reg_1366_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1104_reg_1366_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1104_reg_1366_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1104_reg_1366_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1105_fu_472_p2;
reg   [0:0] icmp_ln86_1105_reg_1372;
reg   [0:0] icmp_ln86_1105_reg_1372_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1106_fu_478_p2;
reg   [0:0] icmp_ln86_1106_reg_1377;
reg   [0:0] icmp_ln86_1106_reg_1377_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1107_fu_484_p2;
reg   [0:0] icmp_ln86_1107_reg_1382;
reg   [0:0] icmp_ln86_1107_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1107_reg_1382_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1108_fu_490_p2;
reg   [0:0] icmp_ln86_1108_reg_1387;
reg   [0:0] icmp_ln86_1108_reg_1387_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1108_reg_1387_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1109_fu_496_p2;
reg   [0:0] icmp_ln86_1109_reg_1392;
reg   [0:0] icmp_ln86_1109_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1109_reg_1392_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1110_fu_502_p2;
reg   [0:0] icmp_ln86_1110_reg_1397;
reg   [0:0] icmp_ln86_1110_reg_1397_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1110_reg_1397_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1110_reg_1397_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1111_fu_508_p2;
reg   [0:0] icmp_ln86_1111_reg_1402;
reg   [0:0] icmp_ln86_1111_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1111_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1111_reg_1402_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1112_fu_514_p2;
reg   [0:0] icmp_ln86_1112_reg_1407;
reg   [0:0] icmp_ln86_1112_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1112_reg_1407_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1112_reg_1407_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1113_fu_520_p2;
reg   [0:0] icmp_ln86_1113_reg_1412;
reg   [0:0] icmp_ln86_1113_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1113_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1113_reg_1412_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1113_reg_1412_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1114_fu_526_p2;
reg   [0:0] icmp_ln86_1114_reg_1417;
reg   [0:0] icmp_ln86_1114_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1114_reg_1417_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1114_reg_1417_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1114_reg_1417_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1115_fu_532_p2;
reg   [0:0] icmp_ln86_1115_reg_1422;
reg   [0:0] icmp_ln86_1115_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1115_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1115_reg_1422_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1115_reg_1422_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1116_fu_538_p2;
reg   [0:0] icmp_ln86_1116_reg_1427;
reg   [0:0] icmp_ln86_1116_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1116_reg_1427_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1116_reg_1427_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1116_reg_1427_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1116_reg_1427_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1117_fu_544_p2;
reg   [0:0] icmp_ln86_1117_reg_1432;
reg   [0:0] icmp_ln86_1117_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1117_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1117_reg_1432_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1117_reg_1432_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1117_reg_1432_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1117_reg_1432_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_550_p2;
reg   [0:0] xor_ln104_reg_1437;
wire   [0:0] and_ln102_fu_556_p2;
reg   [0:0] and_ln102_reg_1443;
wire   [0:0] and_ln104_197_fu_579_p2;
reg   [0:0] and_ln104_197_reg_1449;
reg   [0:0] and_ln104_197_reg_1449_pp0_iter2_reg;
reg   [0:0] and_ln104_197_reg_1449_pp0_iter3_reg;
reg   [0:0] and_ln104_197_reg_1449_pp0_iter4_reg;
reg   [0:0] and_ln104_197_reg_1449_pp0_iter5_reg;
reg   [0:0] and_ln104_197_reg_1449_pp0_iter6_reg;
reg   [0:0] and_ln104_197_reg_1449_pp0_iter7_reg;
wire   [0:0] and_ln102_1339_fu_584_p2;
reg   [0:0] and_ln102_1339_reg_1456;
wire   [0:0] and_ln102_1340_fu_589_p2;
reg   [0:0] and_ln102_1340_reg_1462;
reg   [0:0] and_ln102_1340_reg_1462_pp0_iter2_reg;
reg   [0:0] and_ln102_1340_reg_1462_pp0_iter3_reg;
wire   [0:0] and_ln102_1341_fu_605_p2;
reg   [0:0] and_ln102_1341_reg_1469;
wire   [0:0] and_ln104_200_fu_615_p2;
reg   [0:0] and_ln104_200_reg_1474;
reg   [0:0] and_ln104_200_reg_1474_pp0_iter2_reg;
reg   [0:0] and_ln104_200_reg_1474_pp0_iter3_reg;
reg   [0:0] and_ln104_200_reg_1474_pp0_iter4_reg;
wire   [0:0] and_ln102_1343_fu_621_p2;
reg   [0:0] and_ln102_1343_reg_1481;
wire   [0:0] and_ln102_1346_fu_626_p2;
reg   [0:0] and_ln102_1346_reg_1487;
reg   [0:0] and_ln102_1346_reg_1487_pp0_iter2_reg;
reg   [0:0] and_ln102_1346_reg_1487_pp0_iter3_reg;
wire   [0:0] or_ln117_fu_642_p2;
reg   [0:0] or_ln117_reg_1493;
wire   [0:0] and_ln104_198_fu_653_p2;
reg   [0:0] and_ln104_198_reg_1502;
wire   [0:0] and_ln102_1344_fu_663_p2;
reg   [0:0] and_ln102_1344_reg_1507;
wire   [0:0] or_ln117_966_fu_733_p2;
reg   [0:0] or_ln117_966_reg_1512;
wire   [2:0] select_ln117_1061_fu_745_p3;
reg   [2:0] select_ln117_1061_reg_1517;
wire   [0:0] or_ln117_968_fu_753_p2;
reg   [0:0] or_ln117_968_reg_1522;
wire   [0:0] or_ln117_970_fu_759_p2;
reg   [0:0] or_ln117_970_reg_1528;
wire   [0:0] or_ln117_972_fu_839_p2;
reg   [0:0] or_ln117_972_reg_1536;
wire   [3:0] select_ln117_1067_fu_852_p3;
reg   [3:0] select_ln117_1067_reg_1541;
wire   [0:0] or_ln117_974_fu_860_p2;
reg   [0:0] or_ln117_974_reg_1546;
wire   [0:0] and_ln102_1342_fu_864_p2;
reg   [0:0] and_ln102_1342_reg_1553;
wire   [0:0] and_ln102_1348_fu_877_p2;
reg   [0:0] and_ln102_1348_reg_1559;
wire   [0:0] or_ln117_978_fu_955_p2;
reg   [0:0] or_ln117_978_reg_1565;
wire   [4:0] select_ln117_1073_fu_969_p3;
reg   [4:0] select_ln117_1073_reg_1570;
wire   [0:0] or_ln117_980_fu_977_p2;
reg   [0:0] or_ln117_980_reg_1575;
reg   [0:0] or_ln117_980_reg_1575_pp0_iter5_reg;
reg   [0:0] or_ln117_980_reg_1575_pp0_iter6_reg;
reg   [0:0] or_ln117_980_reg_1575_pp0_iter7_reg;
wire   [0:0] and_ln104_201_fu_987_p2;
reg   [0:0] and_ln104_201_reg_1584;
reg   [0:0] and_ln104_201_reg_1584_pp0_iter6_reg;
wire   [0:0] or_ln117_984_fu_1076_p2;
reg   [0:0] or_ln117_984_reg_1590;
wire   [4:0] select_ln117_1079_fu_1088_p3;
reg   [4:0] select_ln117_1079_reg_1596;
wire   [0:0] or_ln117_986_fu_1110_p2;
reg   [0:0] or_ln117_986_reg_1601;
wire   [4:0] select_ln117_1081_fu_1122_p3;
reg   [4:0] select_ln117_1081_reg_1606;
wire   [12:0] tmp_fu_1157_p59;
reg   [12:0] tmp_reg_1611;
wire    ap_block_pp0_stage0;
wire   [13:0] tmp_14_fu_462_p4;
wire   [0:0] xor_ln104_517_fu_560_p2;
wire   [0:0] xor_ln104_518_fu_574_p2;
wire   [0:0] and_ln104_fu_565_p2;
wire   [0:0] xor_ln104_520_fu_594_p2;
wire   [0:0] and_ln102_1338_fu_570_p2;
wire   [0:0] xor_ln104_521_fu_610_p2;
wire   [0:0] and_ln104_199_fu_599_p2;
wire   [0:0] xor_ln104_526_fu_631_p2;
wire   [0:0] and_ln104_202_fu_636_p2;
wire   [0:0] xor_ln104_519_fu_648_p2;
wire   [0:0] xor_ln104_523_fu_658_p2;
wire   [0:0] and_ln102_1351_fu_672_p2;
wire   [0:0] xor_ln117_fu_682_p2;
wire   [0:0] and_ln102_1350_fu_668_p2;
wire   [1:0] zext_ln117_fu_687_p1;
wire   [0:0] or_ln117_963_fu_691_p2;
wire   [1:0] select_ln117_fu_696_p3;
wire   [1:0] select_ln117_1058_fu_707_p3;
wire   [0:0] or_ln117_964_fu_703_p2;
wire   [0:0] and_ln102_1352_fu_677_p2;
wire   [2:0] zext_ln117_115_fu_715_p1;
wire   [0:0] or_ln117_965_fu_719_p2;
wire   [2:0] select_ln117_1059_fu_725_p3;
wire   [2:0] select_ln117_1060_fu_737_p3;
wire   [0:0] xor_ln104_524_fu_763_p2;
wire   [0:0] and_ln102_1354_fu_776_p2;
wire   [0:0] and_ln102_1345_fu_768_p2;
wire   [0:0] and_ln102_1353_fu_772_p2;
wire   [0:0] or_ln117_967_fu_791_p2;
wire   [2:0] select_ln117_1062_fu_796_p3;
wire   [0:0] and_ln102_1355_fu_781_p2;
wire   [3:0] zext_ln117_116_fu_803_p1;
wire   [0:0] or_ln117_969_fu_807_p2;
wire   [3:0] select_ln117_1063_fu_812_p3;
wire   [0:0] and_ln102_1356_fu_786_p2;
wire   [3:0] select_ln117_1064_fu_819_p3;
wire   [0:0] or_ln117_971_fu_827_p2;
wire   [3:0] select_ln117_1065_fu_832_p3;
wire   [3:0] select_ln117_1066_fu_844_p3;
wire   [0:0] xor_ln104_525_fu_868_p2;
wire   [0:0] and_ln102_1357_fu_882_p2;
wire   [0:0] and_ln102_1347_fu_873_p2;
wire   [0:0] and_ln102_1358_fu_887_p2;
wire   [0:0] or_ln117_973_fu_901_p2;
wire   [0:0] and_ln102_1359_fu_892_p2;
wire   [3:0] select_ln117_1068_fu_906_p3;
wire   [0:0] or_ln117_975_fu_913_p2;
wire   [3:0] select_ln117_1069_fu_918_p3;
wire   [3:0] select_ln117_1070_fu_929_p3;
wire   [0:0] or_ln117_976_fu_925_p2;
wire   [0:0] and_ln102_1360_fu_896_p2;
wire   [4:0] zext_ln117_117_fu_937_p1;
wire   [0:0] or_ln117_977_fu_941_p2;
wire   [4:0] select_ln117_1071_fu_947_p3;
wire   [4:0] select_ln117_1072_fu_961_p3;
wire   [0:0] xor_ln104_522_fu_982_p2;
wire   [0:0] xor_ln104_527_fu_992_p2;
wire   [0:0] and_ln102_1361_fu_1002_p2;
wire   [0:0] xor_ln104_528_fu_997_p2;
wire   [0:0] and_ln102_1364_fu_1016_p2;
wire   [0:0] and_ln102_1362_fu_1007_p2;
wire   [0:0] or_ln117_979_fu_1026_p2;
wire   [0:0] and_ln102_1363_fu_1012_p2;
wire   [4:0] select_ln117_1074_fu_1031_p3;
wire   [0:0] or_ln117_981_fu_1038_p2;
wire   [4:0] select_ln117_1075_fu_1043_p3;
wire   [0:0] or_ln117_982_fu_1050_p2;
wire   [0:0] and_ln102_1365_fu_1021_p2;
wire   [4:0] select_ln117_1076_fu_1054_p3;
wire   [0:0] or_ln117_983_fu_1062_p2;
wire   [4:0] select_ln117_1077_fu_1068_p3;
wire   [4:0] select_ln117_1078_fu_1080_p3;
wire   [0:0] and_ln102_1349_fu_1096_p2;
wire   [0:0] and_ln102_1366_fu_1100_p2;
wire   [0:0] or_ln117_985_fu_1105_p2;
wire   [4:0] select_ln117_1080_fu_1115_p3;
wire   [0:0] xor_ln104_529_fu_1130_p2;
wire   [0:0] and_ln102_1367_fu_1135_p2;
wire   [0:0] and_ln102_1368_fu_1140_p2;
wire   [0:0] or_ln117_987_fu_1145_p2;
wire   [12:0] tmp_fu_1157_p57;
wire   [4:0] tmp_fu_1157_p58;
wire   [0:0] or_ln117_988_fu_1277_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
wire   [4:0] tmp_fu_1157_p1;
wire   [4:0] tmp_fu_1157_p3;
wire   [4:0] tmp_fu_1157_p5;
wire   [4:0] tmp_fu_1157_p7;
wire   [4:0] tmp_fu_1157_p9;
wire   [4:0] tmp_fu_1157_p11;
wire   [4:0] tmp_fu_1157_p13;
wire   [4:0] tmp_fu_1157_p15;
wire   [4:0] tmp_fu_1157_p17;
wire   [4:0] tmp_fu_1157_p19;
wire   [4:0] tmp_fu_1157_p21;
wire   [4:0] tmp_fu_1157_p23;
wire   [4:0] tmp_fu_1157_p25;
wire   [4:0] tmp_fu_1157_p27;
wire   [4:0] tmp_fu_1157_p29;
wire   [4:0] tmp_fu_1157_p31;
wire  signed [4:0] tmp_fu_1157_p33;
wire  signed [4:0] tmp_fu_1157_p35;
wire  signed [4:0] tmp_fu_1157_p37;
wire  signed [4:0] tmp_fu_1157_p39;
wire  signed [4:0] tmp_fu_1157_p41;
wire  signed [4:0] tmp_fu_1157_p43;
wire  signed [4:0] tmp_fu_1157_p45;
wire  signed [4:0] tmp_fu_1157_p47;
wire  signed [4:0] tmp_fu_1157_p49;
wire  signed [4:0] tmp_fu_1157_p51;
wire  signed [4:0] tmp_fu_1157_p53;
wire  signed [4:0] tmp_fu_1157_p55;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_57_5_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_57_5_13_1_1_U1042(
    .din0(13'd567),
    .din1(13'd7796),
    .din2(13'd1670),
    .din3(13'd89),
    .din4(13'd8092),
    .din5(13'd7768),
    .din6(13'd52),
    .din7(13'd8173),
    .din8(13'd7955),
    .din9(13'd916),
    .din10(13'd8144),
    .din11(13'd299),
    .din12(13'd255),
    .din13(13'd7701),
    .din14(13'd403),
    .din15(13'd3582),
    .din16(13'd7792),
    .din17(13'd1263),
    .din18(13'd57),
    .din19(13'd7709),
    .din20(13'd19),
    .din21(13'd7994),
    .din22(13'd1916),
    .din23(13'd193),
    .din24(13'd1188),
    .din25(13'd7830),
    .din26(13'd7758),
    .din27(13'd562),
    .def(tmp_fu_1157_p57),
    .sel(tmp_fu_1157_p58),
    .dout(tmp_fu_1157_p59)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1339_reg_1456 <= and_ln102_1339_fu_584_p2;
        and_ln102_1340_reg_1462 <= and_ln102_1340_fu_589_p2;
        and_ln102_1340_reg_1462_pp0_iter2_reg <= and_ln102_1340_reg_1462;
        and_ln102_1340_reg_1462_pp0_iter3_reg <= and_ln102_1340_reg_1462_pp0_iter2_reg;
        and_ln102_1341_reg_1469 <= and_ln102_1341_fu_605_p2;
        and_ln102_1342_reg_1553 <= and_ln102_1342_fu_864_p2;
        and_ln102_1343_reg_1481 <= and_ln102_1343_fu_621_p2;
        and_ln102_1344_reg_1507 <= and_ln102_1344_fu_663_p2;
        and_ln102_1346_reg_1487 <= and_ln102_1346_fu_626_p2;
        and_ln102_1346_reg_1487_pp0_iter2_reg <= and_ln102_1346_reg_1487;
        and_ln102_1346_reg_1487_pp0_iter3_reg <= and_ln102_1346_reg_1487_pp0_iter2_reg;
        and_ln102_1348_reg_1559 <= and_ln102_1348_fu_877_p2;
        and_ln102_reg_1443 <= and_ln102_fu_556_p2;
        and_ln104_197_reg_1449 <= and_ln104_197_fu_579_p2;
        and_ln104_197_reg_1449_pp0_iter2_reg <= and_ln104_197_reg_1449;
        and_ln104_197_reg_1449_pp0_iter3_reg <= and_ln104_197_reg_1449_pp0_iter2_reg;
        and_ln104_197_reg_1449_pp0_iter4_reg <= and_ln104_197_reg_1449_pp0_iter3_reg;
        and_ln104_197_reg_1449_pp0_iter5_reg <= and_ln104_197_reg_1449_pp0_iter4_reg;
        and_ln104_197_reg_1449_pp0_iter6_reg <= and_ln104_197_reg_1449_pp0_iter5_reg;
        and_ln104_197_reg_1449_pp0_iter7_reg <= and_ln104_197_reg_1449_pp0_iter6_reg;
        and_ln104_198_reg_1502 <= and_ln104_198_fu_653_p2;
        and_ln104_200_reg_1474 <= and_ln104_200_fu_615_p2;
        and_ln104_200_reg_1474_pp0_iter2_reg <= and_ln104_200_reg_1474;
        and_ln104_200_reg_1474_pp0_iter3_reg <= and_ln104_200_reg_1474_pp0_iter2_reg;
        and_ln104_200_reg_1474_pp0_iter4_reg <= and_ln104_200_reg_1474_pp0_iter3_reg;
        and_ln104_201_reg_1584 <= and_ln104_201_fu_987_p2;
        and_ln104_201_reg_1584_pp0_iter6_reg <= and_ln104_201_reg_1584;
        icmp_ln86_1092_reg_1294 <= icmp_ln86_1092_fu_384_p2;
        icmp_ln86_1093_reg_1300 <= icmp_ln86_1093_fu_390_p2;
        icmp_ln86_1094_reg_1306 <= icmp_ln86_1094_fu_396_p2;
        icmp_ln86_1094_reg_1306_pp0_iter1_reg <= icmp_ln86_1094_reg_1306;
        icmp_ln86_1095_reg_1312 <= icmp_ln86_1095_fu_402_p2;
        icmp_ln86_1096_reg_1318 <= icmp_ln86_1096_fu_408_p2;
        icmp_ln86_1097_reg_1324 <= icmp_ln86_1097_fu_414_p2;
        icmp_ln86_1097_reg_1324_pp0_iter1_reg <= icmp_ln86_1097_reg_1324;
        icmp_ln86_1097_reg_1324_pp0_iter2_reg <= icmp_ln86_1097_reg_1324_pp0_iter1_reg;
        icmp_ln86_1097_reg_1324_pp0_iter3_reg <= icmp_ln86_1097_reg_1324_pp0_iter2_reg;
        icmp_ln86_1097_reg_1324_pp0_iter4_reg <= icmp_ln86_1097_reg_1324_pp0_iter3_reg;
        icmp_ln86_1098_reg_1330 <= icmp_ln86_1098_fu_420_p2;
        icmp_ln86_1098_reg_1330_pp0_iter1_reg <= icmp_ln86_1098_reg_1330;
        icmp_ln86_1099_reg_1336 <= icmp_ln86_1099_fu_426_p2;
        icmp_ln86_1099_reg_1336_pp0_iter1_reg <= icmp_ln86_1099_reg_1336;
        icmp_ln86_1099_reg_1336_pp0_iter2_reg <= icmp_ln86_1099_reg_1336_pp0_iter1_reg;
        icmp_ln86_1100_reg_1342 <= icmp_ln86_1100_fu_432_p2;
        icmp_ln86_1100_reg_1342_pp0_iter1_reg <= icmp_ln86_1100_reg_1342;
        icmp_ln86_1100_reg_1342_pp0_iter2_reg <= icmp_ln86_1100_reg_1342_pp0_iter1_reg;
        icmp_ln86_1100_reg_1342_pp0_iter3_reg <= icmp_ln86_1100_reg_1342_pp0_iter2_reg;
        icmp_ln86_1101_reg_1348 <= icmp_ln86_1101_fu_438_p2;
        icmp_ln86_1102_reg_1354 <= icmp_ln86_1102_fu_444_p2;
        icmp_ln86_1102_reg_1354_pp0_iter1_reg <= icmp_ln86_1102_reg_1354;
        icmp_ln86_1102_reg_1354_pp0_iter2_reg <= icmp_ln86_1102_reg_1354_pp0_iter1_reg;
        icmp_ln86_1102_reg_1354_pp0_iter3_reg <= icmp_ln86_1102_reg_1354_pp0_iter2_reg;
        icmp_ln86_1102_reg_1354_pp0_iter4_reg <= icmp_ln86_1102_reg_1354_pp0_iter3_reg;
        icmp_ln86_1103_reg_1360 <= icmp_ln86_1103_fu_450_p2;
        icmp_ln86_1103_reg_1360_pp0_iter1_reg <= icmp_ln86_1103_reg_1360;
        icmp_ln86_1103_reg_1360_pp0_iter2_reg <= icmp_ln86_1103_reg_1360_pp0_iter1_reg;
        icmp_ln86_1103_reg_1360_pp0_iter3_reg <= icmp_ln86_1103_reg_1360_pp0_iter2_reg;
        icmp_ln86_1103_reg_1360_pp0_iter4_reg <= icmp_ln86_1103_reg_1360_pp0_iter3_reg;
        icmp_ln86_1104_reg_1366 <= icmp_ln86_1104_fu_456_p2;
        icmp_ln86_1104_reg_1366_pp0_iter1_reg <= icmp_ln86_1104_reg_1366;
        icmp_ln86_1104_reg_1366_pp0_iter2_reg <= icmp_ln86_1104_reg_1366_pp0_iter1_reg;
        icmp_ln86_1104_reg_1366_pp0_iter3_reg <= icmp_ln86_1104_reg_1366_pp0_iter2_reg;
        icmp_ln86_1104_reg_1366_pp0_iter4_reg <= icmp_ln86_1104_reg_1366_pp0_iter3_reg;
        icmp_ln86_1104_reg_1366_pp0_iter5_reg <= icmp_ln86_1104_reg_1366_pp0_iter4_reg;
        icmp_ln86_1104_reg_1366_pp0_iter6_reg <= icmp_ln86_1104_reg_1366_pp0_iter5_reg;
        icmp_ln86_1105_reg_1372 <= icmp_ln86_1105_fu_472_p2;
        icmp_ln86_1105_reg_1372_pp0_iter1_reg <= icmp_ln86_1105_reg_1372;
        icmp_ln86_1106_reg_1377 <= icmp_ln86_1106_fu_478_p2;
        icmp_ln86_1106_reg_1377_pp0_iter1_reg <= icmp_ln86_1106_reg_1377;
        icmp_ln86_1107_reg_1382 <= icmp_ln86_1107_fu_484_p2;
        icmp_ln86_1107_reg_1382_pp0_iter1_reg <= icmp_ln86_1107_reg_1382;
        icmp_ln86_1107_reg_1382_pp0_iter2_reg <= icmp_ln86_1107_reg_1382_pp0_iter1_reg;
        icmp_ln86_1108_reg_1387 <= icmp_ln86_1108_fu_490_p2;
        icmp_ln86_1108_reg_1387_pp0_iter1_reg <= icmp_ln86_1108_reg_1387;
        icmp_ln86_1108_reg_1387_pp0_iter2_reg <= icmp_ln86_1108_reg_1387_pp0_iter1_reg;
        icmp_ln86_1109_reg_1392 <= icmp_ln86_1109_fu_496_p2;
        icmp_ln86_1109_reg_1392_pp0_iter1_reg <= icmp_ln86_1109_reg_1392;
        icmp_ln86_1109_reg_1392_pp0_iter2_reg <= icmp_ln86_1109_reg_1392_pp0_iter1_reg;
        icmp_ln86_1110_reg_1397 <= icmp_ln86_1110_fu_502_p2;
        icmp_ln86_1110_reg_1397_pp0_iter1_reg <= icmp_ln86_1110_reg_1397;
        icmp_ln86_1110_reg_1397_pp0_iter2_reg <= icmp_ln86_1110_reg_1397_pp0_iter1_reg;
        icmp_ln86_1110_reg_1397_pp0_iter3_reg <= icmp_ln86_1110_reg_1397_pp0_iter2_reg;
        icmp_ln86_1111_reg_1402 <= icmp_ln86_1111_fu_508_p2;
        icmp_ln86_1111_reg_1402_pp0_iter1_reg <= icmp_ln86_1111_reg_1402;
        icmp_ln86_1111_reg_1402_pp0_iter2_reg <= icmp_ln86_1111_reg_1402_pp0_iter1_reg;
        icmp_ln86_1111_reg_1402_pp0_iter3_reg <= icmp_ln86_1111_reg_1402_pp0_iter2_reg;
        icmp_ln86_1112_reg_1407 <= icmp_ln86_1112_fu_514_p2;
        icmp_ln86_1112_reg_1407_pp0_iter1_reg <= icmp_ln86_1112_reg_1407;
        icmp_ln86_1112_reg_1407_pp0_iter2_reg <= icmp_ln86_1112_reg_1407_pp0_iter1_reg;
        icmp_ln86_1112_reg_1407_pp0_iter3_reg <= icmp_ln86_1112_reg_1407_pp0_iter2_reg;
        icmp_ln86_1113_reg_1412 <= icmp_ln86_1113_fu_520_p2;
        icmp_ln86_1113_reg_1412_pp0_iter1_reg <= icmp_ln86_1113_reg_1412;
        icmp_ln86_1113_reg_1412_pp0_iter2_reg <= icmp_ln86_1113_reg_1412_pp0_iter1_reg;
        icmp_ln86_1113_reg_1412_pp0_iter3_reg <= icmp_ln86_1113_reg_1412_pp0_iter2_reg;
        icmp_ln86_1113_reg_1412_pp0_iter4_reg <= icmp_ln86_1113_reg_1412_pp0_iter3_reg;
        icmp_ln86_1114_reg_1417 <= icmp_ln86_1114_fu_526_p2;
        icmp_ln86_1114_reg_1417_pp0_iter1_reg <= icmp_ln86_1114_reg_1417;
        icmp_ln86_1114_reg_1417_pp0_iter2_reg <= icmp_ln86_1114_reg_1417_pp0_iter1_reg;
        icmp_ln86_1114_reg_1417_pp0_iter3_reg <= icmp_ln86_1114_reg_1417_pp0_iter2_reg;
        icmp_ln86_1114_reg_1417_pp0_iter4_reg <= icmp_ln86_1114_reg_1417_pp0_iter3_reg;
        icmp_ln86_1115_reg_1422 <= icmp_ln86_1115_fu_532_p2;
        icmp_ln86_1115_reg_1422_pp0_iter1_reg <= icmp_ln86_1115_reg_1422;
        icmp_ln86_1115_reg_1422_pp0_iter2_reg <= icmp_ln86_1115_reg_1422_pp0_iter1_reg;
        icmp_ln86_1115_reg_1422_pp0_iter3_reg <= icmp_ln86_1115_reg_1422_pp0_iter2_reg;
        icmp_ln86_1115_reg_1422_pp0_iter4_reg <= icmp_ln86_1115_reg_1422_pp0_iter3_reg;
        icmp_ln86_1116_reg_1427 <= icmp_ln86_1116_fu_538_p2;
        icmp_ln86_1116_reg_1427_pp0_iter1_reg <= icmp_ln86_1116_reg_1427;
        icmp_ln86_1116_reg_1427_pp0_iter2_reg <= icmp_ln86_1116_reg_1427_pp0_iter1_reg;
        icmp_ln86_1116_reg_1427_pp0_iter3_reg <= icmp_ln86_1116_reg_1427_pp0_iter2_reg;
        icmp_ln86_1116_reg_1427_pp0_iter4_reg <= icmp_ln86_1116_reg_1427_pp0_iter3_reg;
        icmp_ln86_1116_reg_1427_pp0_iter5_reg <= icmp_ln86_1116_reg_1427_pp0_iter4_reg;
        icmp_ln86_1117_reg_1432 <= icmp_ln86_1117_fu_544_p2;
        icmp_ln86_1117_reg_1432_pp0_iter1_reg <= icmp_ln86_1117_reg_1432;
        icmp_ln86_1117_reg_1432_pp0_iter2_reg <= icmp_ln86_1117_reg_1432_pp0_iter1_reg;
        icmp_ln86_1117_reg_1432_pp0_iter3_reg <= icmp_ln86_1117_reg_1432_pp0_iter2_reg;
        icmp_ln86_1117_reg_1432_pp0_iter4_reg <= icmp_ln86_1117_reg_1432_pp0_iter3_reg;
        icmp_ln86_1117_reg_1432_pp0_iter5_reg <= icmp_ln86_1117_reg_1432_pp0_iter4_reg;
        icmp_ln86_1117_reg_1432_pp0_iter6_reg <= icmp_ln86_1117_reg_1432_pp0_iter5_reg;
        icmp_ln86_reg_1288 <= icmp_ln86_fu_378_p2;
        or_ln117_966_reg_1512 <= or_ln117_966_fu_733_p2;
        or_ln117_968_reg_1522 <= or_ln117_968_fu_753_p2;
        or_ln117_970_reg_1528 <= or_ln117_970_fu_759_p2;
        or_ln117_972_reg_1536 <= or_ln117_972_fu_839_p2;
        or_ln117_974_reg_1546 <= or_ln117_974_fu_860_p2;
        or_ln117_978_reg_1565 <= or_ln117_978_fu_955_p2;
        or_ln117_980_reg_1575 <= or_ln117_980_fu_977_p2;
        or_ln117_980_reg_1575_pp0_iter5_reg <= or_ln117_980_reg_1575;
        or_ln117_980_reg_1575_pp0_iter6_reg <= or_ln117_980_reg_1575_pp0_iter5_reg;
        or_ln117_980_reg_1575_pp0_iter7_reg <= or_ln117_980_reg_1575_pp0_iter6_reg;
        or_ln117_984_reg_1590 <= or_ln117_984_fu_1076_p2;
        or_ln117_986_reg_1601 <= or_ln117_986_fu_1110_p2;
        or_ln117_reg_1493 <= or_ln117_fu_642_p2;
        select_ln117_1061_reg_1517 <= select_ln117_1061_fu_745_p3;
        select_ln117_1067_reg_1541 <= select_ln117_1067_fu_852_p3;
        select_ln117_1073_reg_1570 <= select_ln117_1073_fu_969_p3;
        select_ln117_1079_reg_1596 <= select_ln117_1079_fu_1088_p3;
        select_ln117_1081_reg_1606 <= select_ln117_1081_fu_1122_p3;
        tmp_reg_1611 <= tmp_fu_1157_p59;
        xor_ln104_reg_1437 <= xor_ln104_fu_550_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_1338_fu_570_p2 = (xor_ln104_reg_1437 & icmp_ln86_1093_reg_1300);

assign and_ln102_1339_fu_584_p2 = (icmp_ln86_1094_reg_1306 & and_ln102_fu_556_p2);

assign and_ln102_1340_fu_589_p2 = (icmp_ln86_1095_reg_1312 & and_ln104_fu_565_p2);

assign and_ln102_1341_fu_605_p2 = (icmp_ln86_1096_reg_1318 & and_ln102_1338_fu_570_p2);

assign and_ln102_1342_fu_864_p2 = (icmp_ln86_1097_reg_1324_pp0_iter3_reg & and_ln104_197_reg_1449_pp0_iter3_reg);

assign and_ln102_1343_fu_621_p2 = (icmp_ln86_1098_reg_1330 & and_ln102_1339_fu_584_p2);

assign and_ln102_1344_fu_663_p2 = (icmp_ln86_1099_reg_1336_pp0_iter1_reg & and_ln104_198_fu_653_p2);

assign and_ln102_1345_fu_768_p2 = (icmp_ln86_1100_reg_1342_pp0_iter2_reg & and_ln102_1340_reg_1462_pp0_iter2_reg);

assign and_ln102_1346_fu_626_p2 = (icmp_ln86_1101_reg_1348 & and_ln104_199_fu_599_p2);

assign and_ln102_1347_fu_873_p2 = (icmp_ln86_1102_reg_1354_pp0_iter3_reg & and_ln104_200_reg_1474_pp0_iter3_reg);

assign and_ln102_1348_fu_877_p2 = (icmp_ln86_1103_reg_1360_pp0_iter3_reg & and_ln102_1342_fu_864_p2);

assign and_ln102_1349_fu_1096_p2 = (icmp_ln86_1104_reg_1366_pp0_iter5_reg & and_ln104_201_reg_1584);

assign and_ln102_1350_fu_668_p2 = (icmp_ln86_1105_reg_1372_pp0_iter1_reg & and_ln102_1343_reg_1481);

assign and_ln102_1351_fu_672_p2 = (xor_ln104_523_fu_658_p2 & icmp_ln86_1106_reg_1377_pp0_iter1_reg);

assign and_ln102_1352_fu_677_p2 = (and_ln102_1351_fu_672_p2 & and_ln102_1339_reg_1456);

assign and_ln102_1353_fu_772_p2 = (icmp_ln86_1107_reg_1382_pp0_iter2_reg & and_ln102_1344_reg_1507);

assign and_ln102_1354_fu_776_p2 = (xor_ln104_524_fu_763_p2 & icmp_ln86_1108_reg_1387_pp0_iter2_reg);

assign and_ln102_1355_fu_781_p2 = (and_ln104_198_reg_1502 & and_ln102_1354_fu_776_p2);

assign and_ln102_1356_fu_786_p2 = (icmp_ln86_1109_reg_1392_pp0_iter2_reg & and_ln102_1345_fu_768_p2);

assign and_ln102_1357_fu_882_p2 = (xor_ln104_525_fu_868_p2 & icmp_ln86_1110_reg_1397_pp0_iter3_reg);

assign and_ln102_1358_fu_887_p2 = (and_ln102_1357_fu_882_p2 & and_ln102_1340_reg_1462_pp0_iter3_reg);

assign and_ln102_1359_fu_892_p2 = (icmp_ln86_1111_reg_1402_pp0_iter3_reg & and_ln102_1346_reg_1487_pp0_iter3_reg);

assign and_ln102_1360_fu_896_p2 = (icmp_ln86_1112_reg_1407_pp0_iter3_reg & and_ln102_1347_fu_873_p2);

assign and_ln102_1361_fu_1002_p2 = (xor_ln104_527_fu_992_p2 & icmp_ln86_1113_reg_1412_pp0_iter4_reg);

assign and_ln102_1362_fu_1007_p2 = (and_ln104_200_reg_1474_pp0_iter4_reg & and_ln102_1361_fu_1002_p2);

assign and_ln102_1363_fu_1012_p2 = (icmp_ln86_1114_reg_1417_pp0_iter4_reg & and_ln102_1348_reg_1559);

assign and_ln102_1364_fu_1016_p2 = (xor_ln104_528_fu_997_p2 & icmp_ln86_1115_reg_1422_pp0_iter4_reg);

assign and_ln102_1365_fu_1021_p2 = (and_ln102_1364_fu_1016_p2 & and_ln102_1342_reg_1553);

assign and_ln102_1366_fu_1100_p2 = (icmp_ln86_1116_reg_1427_pp0_iter5_reg & and_ln102_1349_fu_1096_p2);

assign and_ln102_1367_fu_1135_p2 = (xor_ln104_529_fu_1130_p2 & icmp_ln86_1117_reg_1432_pp0_iter6_reg);

assign and_ln102_1368_fu_1140_p2 = (and_ln104_201_reg_1584_pp0_iter6_reg & and_ln102_1367_fu_1135_p2);

assign and_ln102_fu_556_p2 = (icmp_ln86_reg_1288 & icmp_ln86_1092_reg_1294);

assign and_ln104_197_fu_579_p2 = (xor_ln104_reg_1437 & xor_ln104_518_fu_574_p2);

assign and_ln104_198_fu_653_p2 = (xor_ln104_519_fu_648_p2 & and_ln102_reg_1443);

assign and_ln104_199_fu_599_p2 = (xor_ln104_520_fu_594_p2 & and_ln104_fu_565_p2);

assign and_ln104_200_fu_615_p2 = (xor_ln104_521_fu_610_p2 & and_ln102_1338_fu_570_p2);

assign and_ln104_201_fu_987_p2 = (xor_ln104_522_fu_982_p2 & and_ln104_197_reg_1449_pp0_iter4_reg);

assign and_ln104_202_fu_636_p2 = (xor_ln104_526_fu_631_p2 & and_ln104_199_fu_599_p2);

assign and_ln104_fu_565_p2 = (xor_ln104_517_fu_560_p2 & icmp_ln86_reg_1288);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_988_fu_1277_p2[0:0] == 1'b1) ? tmp_reg_1611 : 13'd0);

assign icmp_ln86_1092_fu_384_p2 = (($signed(p_read3_int_reg) < $signed(18'd25975)) ? 1'b1 : 1'b0);

assign icmp_ln86_1093_fu_390_p2 = (($signed(p_read1_int_reg) < $signed(18'd231488)) ? 1'b1 : 1'b0);

assign icmp_ln86_1094_fu_396_p2 = (($signed(p_read1_int_reg) < $signed(18'd152129)) ? 1'b1 : 1'b0);

assign icmp_ln86_1095_fu_402_p2 = (($signed(p_read16_int_reg) < $signed(18'd199345)) ? 1'b1 : 1'b0);

assign icmp_ln86_1096_fu_408_p2 = (($signed(p_read11_int_reg) < $signed(18'd216)) ? 1'b1 : 1'b0);

assign icmp_ln86_1097_fu_414_p2 = (($signed(p_read8_int_reg) < $signed(18'd5509)) ? 1'b1 : 1'b0);

assign icmp_ln86_1098_fu_420_p2 = (($signed(p_read19_int_reg) < $signed(18'd262116)) ? 1'b1 : 1'b0);

assign icmp_ln86_1099_fu_426_p2 = (($signed(p_read17_int_reg) < $signed(18'd100278)) ? 1'b1 : 1'b0);

assign icmp_ln86_1100_fu_432_p2 = (($signed(p_read12_int_reg) < $signed(18'd80)) ? 1'b1 : 1'b0);

assign icmp_ln86_1101_fu_438_p2 = (($signed(p_read9_int_reg) < $signed(18'd63)) ? 1'b1 : 1'b0);

assign icmp_ln86_1102_fu_444_p2 = (($signed(p_read15_int_reg) < $signed(18'd64569)) ? 1'b1 : 1'b0);

assign icmp_ln86_1103_fu_450_p2 = (($signed(p_read14_int_reg) < $signed(18'd436)) ? 1'b1 : 1'b0);

assign icmp_ln86_1104_fu_456_p2 = (($signed(p_read5_int_reg) < $signed(18'd410)) ? 1'b1 : 1'b0);

assign icmp_ln86_1105_fu_472_p2 = (($signed(tmp_14_fu_462_p4) < $signed(14'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1106_fu_478_p2 = (($signed(p_read7_int_reg) < $signed(18'd13)) ? 1'b1 : 1'b0);

assign icmp_ln86_1107_fu_484_p2 = (($signed(p_read8_int_reg) < $signed(18'd3018)) ? 1'b1 : 1'b0);

assign icmp_ln86_1108_fu_490_p2 = (($signed(p_read10_int_reg) < $signed(18'd188671)) ? 1'b1 : 1'b0);

assign icmp_ln86_1109_fu_496_p2 = (($signed(p_read18_int_reg) < $signed(18'd87107)) ? 1'b1 : 1'b0);

assign icmp_ln86_1110_fu_502_p2 = (($signed(p_read6_int_reg) < $signed(18'd258378)) ? 1'b1 : 1'b0);

assign icmp_ln86_1111_fu_508_p2 = (($signed(p_read13_int_reg) < $signed(18'd37)) ? 1'b1 : 1'b0);

assign icmp_ln86_1112_fu_514_p2 = (($signed(p_read1_int_reg) < $signed(18'd220665)) ? 1'b1 : 1'b0);

assign icmp_ln86_1113_fu_520_p2 = (($signed(p_read4_int_reg) < $signed(18'd1261)) ? 1'b1 : 1'b0);

assign icmp_ln86_1114_fu_526_p2 = (($signed(p_read2_int_reg) < $signed(18'd97473)) ? 1'b1 : 1'b0);

assign icmp_ln86_1115_fu_532_p2 = (($signed(p_read5_int_reg) < $signed(18'd601)) ? 1'b1 : 1'b0);

assign icmp_ln86_1116_fu_538_p2 = (($signed(p_read4_int_reg) < $signed(18'd1689)) ? 1'b1 : 1'b0);

assign icmp_ln86_1117_fu_544_p2 = (($signed(p_read18_int_reg) < $signed(18'd123894)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_378_p2 = (($signed(p_read20_int_reg) < $signed(18'd79361)) ? 1'b1 : 1'b0);

assign or_ln117_963_fu_691_p2 = (or_ln117_reg_1493 | and_ln102_1350_fu_668_p2);

assign or_ln117_964_fu_703_p2 = (or_ln117_reg_1493 | and_ln102_1343_reg_1481);

assign or_ln117_965_fu_719_p2 = (or_ln117_964_fu_703_p2 | and_ln102_1352_fu_677_p2);

assign or_ln117_966_fu_733_p2 = (or_ln117_reg_1493 | and_ln102_1339_reg_1456);

assign or_ln117_967_fu_791_p2 = (or_ln117_966_reg_1512 | and_ln102_1353_fu_772_p2);

assign or_ln117_968_fu_753_p2 = (or_ln117_966_fu_733_p2 | and_ln102_1344_fu_663_p2);

assign or_ln117_969_fu_807_p2 = (or_ln117_968_reg_1522 | and_ln102_1355_fu_781_p2);

assign or_ln117_970_fu_759_p2 = (or_ln117_reg_1493 | and_ln102_reg_1443);

assign or_ln117_971_fu_827_p2 = (or_ln117_970_reg_1528 | and_ln102_1356_fu_786_p2);

assign or_ln117_972_fu_839_p2 = (or_ln117_970_reg_1528 | and_ln102_1345_fu_768_p2);

assign or_ln117_973_fu_901_p2 = (or_ln117_972_reg_1536 | and_ln102_1358_fu_887_p2);

assign or_ln117_974_fu_860_p2 = (or_ln117_970_reg_1528 | and_ln102_1340_reg_1462_pp0_iter2_reg);

assign or_ln117_975_fu_913_p2 = (or_ln117_974_reg_1546 | and_ln102_1359_fu_892_p2);

assign or_ln117_976_fu_925_p2 = (or_ln117_974_reg_1546 | and_ln102_1346_reg_1487_pp0_iter3_reg);

assign or_ln117_977_fu_941_p2 = (or_ln117_976_fu_925_p2 | and_ln102_1360_fu_896_p2);

assign or_ln117_978_fu_955_p2 = (or_ln117_976_fu_925_p2 | and_ln102_1347_fu_873_p2);

assign or_ln117_979_fu_1026_p2 = (or_ln117_978_reg_1565 | and_ln102_1362_fu_1007_p2);

assign or_ln117_980_fu_977_p2 = (or_ln117_976_fu_925_p2 | and_ln104_200_reg_1474_pp0_iter3_reg);

assign or_ln117_981_fu_1038_p2 = (or_ln117_980_reg_1575 | and_ln102_1363_fu_1012_p2);

assign or_ln117_982_fu_1050_p2 = (or_ln117_980_reg_1575 | and_ln102_1348_reg_1559);

assign or_ln117_983_fu_1062_p2 = (or_ln117_982_fu_1050_p2 | and_ln102_1365_fu_1021_p2);

assign or_ln117_984_fu_1076_p2 = (or_ln117_980_reg_1575 | and_ln102_1342_reg_1553);

assign or_ln117_985_fu_1105_p2 = (or_ln117_984_reg_1590 | and_ln102_1366_fu_1100_p2);

assign or_ln117_986_fu_1110_p2 = (or_ln117_984_reg_1590 | and_ln102_1349_fu_1096_p2);

assign or_ln117_987_fu_1145_p2 = (or_ln117_986_reg_1601 | and_ln102_1368_fu_1140_p2);

assign or_ln117_988_fu_1277_p2 = (or_ln117_980_reg_1575_pp0_iter7_reg | and_ln104_197_reg_1449_pp0_iter7_reg);

assign or_ln117_fu_642_p2 = (and_ln104_202_fu_636_p2 | and_ln102_1341_fu_605_p2);

assign select_ln117_1058_fu_707_p3 = ((or_ln117_963_fu_691_p2[0:0] == 1'b1) ? select_ln117_fu_696_p3 : 2'd3);

assign select_ln117_1059_fu_725_p3 = ((or_ln117_964_fu_703_p2[0:0] == 1'b1) ? zext_ln117_115_fu_715_p1 : 3'd4);

assign select_ln117_1060_fu_737_p3 = ((or_ln117_965_fu_719_p2[0:0] == 1'b1) ? select_ln117_1059_fu_725_p3 : 3'd5);

assign select_ln117_1061_fu_745_p3 = ((or_ln117_966_fu_733_p2[0:0] == 1'b1) ? select_ln117_1060_fu_737_p3 : 3'd6);

assign select_ln117_1062_fu_796_p3 = ((or_ln117_967_fu_791_p2[0:0] == 1'b1) ? select_ln117_1061_reg_1517 : 3'd7);

assign select_ln117_1063_fu_812_p3 = ((or_ln117_968_reg_1522[0:0] == 1'b1) ? zext_ln117_116_fu_803_p1 : 4'd8);

assign select_ln117_1064_fu_819_p3 = ((or_ln117_969_fu_807_p2[0:0] == 1'b1) ? select_ln117_1063_fu_812_p3 : 4'd9);

assign select_ln117_1065_fu_832_p3 = ((or_ln117_970_reg_1528[0:0] == 1'b1) ? select_ln117_1064_fu_819_p3 : 4'd10);

assign select_ln117_1066_fu_844_p3 = ((or_ln117_971_fu_827_p2[0:0] == 1'b1) ? select_ln117_1065_fu_832_p3 : 4'd11);

assign select_ln117_1067_fu_852_p3 = ((or_ln117_972_fu_839_p2[0:0] == 1'b1) ? select_ln117_1066_fu_844_p3 : 4'd12);

assign select_ln117_1068_fu_906_p3 = ((or_ln117_973_fu_901_p2[0:0] == 1'b1) ? select_ln117_1067_reg_1541 : 4'd13);

assign select_ln117_1069_fu_918_p3 = ((or_ln117_974_reg_1546[0:0] == 1'b1) ? select_ln117_1068_fu_906_p3 : 4'd14);

assign select_ln117_1070_fu_929_p3 = ((or_ln117_975_fu_913_p2[0:0] == 1'b1) ? select_ln117_1069_fu_918_p3 : 4'd15);

assign select_ln117_1071_fu_947_p3 = ((or_ln117_976_fu_925_p2[0:0] == 1'b1) ? zext_ln117_117_fu_937_p1 : 5'd16);

assign select_ln117_1072_fu_961_p3 = ((or_ln117_977_fu_941_p2[0:0] == 1'b1) ? select_ln117_1071_fu_947_p3 : 5'd17);

assign select_ln117_1073_fu_969_p3 = ((or_ln117_978_fu_955_p2[0:0] == 1'b1) ? select_ln117_1072_fu_961_p3 : 5'd18);

assign select_ln117_1074_fu_1031_p3 = ((or_ln117_979_fu_1026_p2[0:0] == 1'b1) ? select_ln117_1073_reg_1570 : 5'd19);

assign select_ln117_1075_fu_1043_p3 = ((or_ln117_980_reg_1575[0:0] == 1'b1) ? select_ln117_1074_fu_1031_p3 : 5'd20);

assign select_ln117_1076_fu_1054_p3 = ((or_ln117_981_fu_1038_p2[0:0] == 1'b1) ? select_ln117_1075_fu_1043_p3 : 5'd21);

assign select_ln117_1077_fu_1068_p3 = ((or_ln117_982_fu_1050_p2[0:0] == 1'b1) ? select_ln117_1076_fu_1054_p3 : 5'd22);

assign select_ln117_1078_fu_1080_p3 = ((or_ln117_983_fu_1062_p2[0:0] == 1'b1) ? select_ln117_1077_fu_1068_p3 : 5'd23);

assign select_ln117_1079_fu_1088_p3 = ((or_ln117_984_fu_1076_p2[0:0] == 1'b1) ? select_ln117_1078_fu_1080_p3 : 5'd24);

assign select_ln117_1080_fu_1115_p3 = ((or_ln117_985_fu_1105_p2[0:0] == 1'b1) ? select_ln117_1079_reg_1596 : 5'd25);

assign select_ln117_1081_fu_1122_p3 = ((or_ln117_986_fu_1110_p2[0:0] == 1'b1) ? select_ln117_1080_fu_1115_p3 : 5'd26);

assign select_ln117_fu_696_p3 = ((or_ln117_reg_1493[0:0] == 1'b1) ? zext_ln117_fu_687_p1 : 2'd2);

assign tmp_14_fu_462_p4 = {{p_read9_int_reg[17:4]}};

assign tmp_fu_1157_p57 = 'bx;

assign tmp_fu_1157_p58 = ((or_ln117_987_fu_1145_p2[0:0] == 1'b1) ? select_ln117_1081_reg_1606 : 5'd27);

assign xor_ln104_517_fu_560_p2 = (icmp_ln86_1092_reg_1294 ^ 1'd1);

assign xor_ln104_518_fu_574_p2 = (icmp_ln86_1093_reg_1300 ^ 1'd1);

assign xor_ln104_519_fu_648_p2 = (icmp_ln86_1094_reg_1306_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_520_fu_594_p2 = (icmp_ln86_1095_reg_1312 ^ 1'd1);

assign xor_ln104_521_fu_610_p2 = (icmp_ln86_1096_reg_1318 ^ 1'd1);

assign xor_ln104_522_fu_982_p2 = (icmp_ln86_1097_reg_1324_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_523_fu_658_p2 = (icmp_ln86_1098_reg_1330_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_524_fu_763_p2 = (icmp_ln86_1099_reg_1336_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_525_fu_868_p2 = (icmp_ln86_1100_reg_1342_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_526_fu_631_p2 = (icmp_ln86_1101_reg_1348 ^ 1'd1);

assign xor_ln104_527_fu_992_p2 = (icmp_ln86_1102_reg_1354_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_528_fu_997_p2 = (icmp_ln86_1103_reg_1360_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_529_fu_1130_p2 = (icmp_ln86_1104_reg_1366_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_550_p2 = (icmp_ln86_fu_378_p2 ^ 1'd1);

assign xor_ln117_fu_682_p2 = (1'd1 ^ and_ln102_1341_reg_1469);

assign zext_ln117_115_fu_715_p1 = select_ln117_1058_fu_707_p3;

assign zext_ln117_116_fu_803_p1 = select_ln117_1062_fu_796_p3;

assign zext_ln117_117_fu_937_p1 = select_ln117_1070_fu_929_p3;

assign zext_ln117_fu_687_p1 = xor_ln117_fu_682_p2;

endmodule //conifer_jettag_accelerator_decision_function_61
