#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Oct 26 10:33:33 2024
# Process ID: 16568
# Current directory: C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.runs/synth_1/main.vds
# Journal file: C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 356.250 ; gain = 99.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'ability_select_main' [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/ability_select_main.v:23]
INFO: [Synth 8-6157] synthesizing module 'comp_sel' [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/comp_sel.v:23]
INFO: [Synth 8-6157] synthesizing module 'binomial_fn' [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/binomial_fn.v:23]
WARNING: [Synth 8-5788] Register success_reg in module binomial_fn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/binomial_fn.v:48]
INFO: [Synth 8-6155] done synthesizing module 'binomial_fn' (1#1) [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/binomial_fn.v:23]
INFO: [Synth 8-6157] synthesizing module 'flexi_clock' [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/flexi_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flexi_clock' (2#1) [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/flexi_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comp_sel' (3#1) [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/comp_sel.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/debounce.v:24]
	Parameter DEBOUNCE_TIME bound to: 20000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (4#1) [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/debounce.v:24]
INFO: [Synth 8-6157] synthesizing module 'ability_select_screen' [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/rps_select_screen.v:23]
	Parameter ZERO bound to: 2'b00 
	Parameter ONE bound to: 2'b01 
	Parameter TWO bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/rps_select_screen.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ability_select_screen' (5#1) [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/rps_select_screen.v:23]
INFO: [Synth 8-6157] synthesizing module 'abil_sel_ai' [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/abil_sel_ai.v:23]
	Parameter TOTAL bound to: 16'b1111111111111111 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register success_reg in module abil_sel_ai. [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/abil_sel_ai.v:45]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register selected_reg in module abil_sel_ai. [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/abil_sel_ai.v:49]
WARNING: [Synth 8-5788] Register success_reg in module abil_sel_ai is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/abil_sel_ai.v:45]
INFO: [Synth 8-6155] done synthesizing module 'abil_sel_ai' (6#1) [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/abil_sel_ai.v:23]
INFO: [Synth 8-6157] synthesizing module 'countdown_timer_flexi' [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/countdown_timer.v:23]
	Parameter DIGIT1 bound to: 7'b1001111 
	Parameter DIGIT2 bound to: 7'b0010010 
	Parameter DIGIT3 bound to: 7'b0000110 
	Parameter DIGIT4 bound to: 7'b1001100 
	Parameter DIGIT5 bound to: 7'b0100100 
	Parameter DIGIT6 bound to: 7'b0100000 
	Parameter DIGIT7 bound to: 7'b0001111 
	Parameter DIGIT8 bound to: 7'b0000000 
	Parameter DIGIT9 bound to: 7'b0001100 
	Parameter DIGIT0 bound to: 7'b0000001 
	Parameter BLANK bound to: 7'b1111111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/countdown_timer.v:109]
INFO: [Synth 8-6155] done synthesizing module 'countdown_timer_flexi' (7#1) [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/countdown_timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ability_select_main' (8#1) [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/ability_select_main.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (9#1) [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 411.277 ; gain = 154.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 411.277 ; gain = 154.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 411.277 ; gain = 154.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/constrs_1/new/ability_sel.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/constrs_1/new/ability_sel.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/constrs_1/new/ability_sel.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/constrs_1/new/ability_sel.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/constrs_1/new/ability_sel.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/constrs_1/new/ability_sel.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/constrs_1/new/ability_sel.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 746.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 746.102 ; gain = 489.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 746.102 ; gain = 489.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 746.102 ; gain = 489.453
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 746.102 ; gain = 489.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---Muxes : 
	  13 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module binomial_fn 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module flexi_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ability_select_screen 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module abil_sel_ai 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module countdown_timer_flexi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'dut/btnc/button_prev_reg' into 'dut/person_sel/btnc/button_prev_reg' [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/debounce.v:42]
WARNING: [Synth 8-6014] Unused sequential element dut/debounce/button_out_reg was removed.  [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/debounce.v:46]
WARNING: [Synth 8-6014] Unused sequential element dut/ai_immediate_selection/selected_reg was removed.  [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/abil_sel_ai.v:49]
WARNING: [Synth 8-6014] Unused sequential element dut/btnc/button_prev_reg was removed.  [C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.srcs/sources_1/imports/new/debounce.v:42]
INFO: [Synth 8-5545] ROM "dut/ai_sel/clk_20hz/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dut/countdown/clk_1hz/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dut/countdown/clk_200hz/my_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut/countdown/FIRST_reg[0] )
INFO: [Synth 8-3886] merging instance 'dut/countdown/FIRST_reg[1]' (FDE) to 'dut/countdown/FIRST_reg[6]'
INFO: [Synth 8-3886] merging instance 'dut/countdown/FIRST_reg[2]' (FDE) to 'dut/countdown/FIRST_reg[6]'
INFO: [Synth 8-3886] merging instance 'dut/countdown/FIRST_reg[3]' (FDE) to 'dut/countdown/FIRST_reg[6]'
INFO: [Synth 8-3886] merging instance 'dut/countdown/FIRST_reg[4]' (FDE) to 'dut/countdown/FIRST_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut/countdown/dp_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut/person_sel/led_reg[3] )
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/success_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/person_sel/ai_turn_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/clk_20hz/my_clk_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_sel/ai_sel/random_value_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/debounce/button_prev_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/debounce/button_press_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/person_sel/led_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/success_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/success_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/ai_immediate_selection/random_value_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/countdown/FIRST_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dut/countdown/dp_reg) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 746.102 ; gain = 489.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 746.102 ; gain = 489.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 759.715 ; gain = 503.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 761.266 ; gain = 504.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 761.266 ; gain = 504.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 761.266 ; gain = 504.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 761.266 ; gain = 504.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 761.266 ; gain = 504.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 761.266 ; gain = 504.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 761.266 ; gain = 504.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    44|
|3     |LUT1   |    10|
|4     |LUT2   |     7|
|5     |LUT3   |    14|
|6     |LUT4   |    37|
|7     |LUT5   |    17|
|8     |LUT6   |    26|
|9     |FDCE   |     2|
|10    |FDRE   |   197|
|11    |FDSE   |    13|
|12    |IBUF   |     5|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------+----------------------+------+
|      |Instance        |Module                |Cells |
+------+----------------+----------------------+------+
|1     |top             |                      |   389|
|2     |  dut           |ability_select_main   |   367|
|3     |    btnc        |debounce              |    45|
|4     |    countdown   |countdown_timer_flexi |   169|
|5     |      clk_1hz   |flexi_clock           |    57|
|6     |      clk_200hz |flexi_clock_3         |    55|
|7     |    person_sel  |ability_select_screen |   153|
|8     |      btnc      |debounce_0            |    47|
|9     |      btnd      |debounce_1            |    46|
|10    |      btnu      |debounce_2            |    46|
+------+----------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 761.266 ; gain = 504.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 761.266 ; gain = 169.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 761.266 ; gain = 504.617
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 65 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 761.266 ; gain = 517.316
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/stamp/Documents/NUS/Y2S1/EE2026/Project/ability_selector/ability_selector.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 761.266 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 26 10:33:51 2024...
