5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd instance1.vcd -o instance1.cdd -v instance1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" instance1.v 1 24 1
1 a 3 30007 1 0 0 0 1 1 1102
1 b 3 3000a 1 0 0 0 1 1 102
3 1 main.$u0 "main.$u0" instance1.v 0 20 1
3 0 depth1 "main.inst0" instance1.v 26 37 1
2 1 33 110012 2 1 c 0 0 b1
2 2 33 c000d 3 1 c 0 0 a1
2 3 33 c0012 4 8 203cc 1 2 1 2 11102
2 4 33 70008 0 1 400 0 0 c1
2 5 33 70012 3 35 f00e 3 4
1 a1 28 9 1 0 0 0 1 1 1102
1 b1 29 9 1 0 0 0 1 1 102
1 c1 31 30009 1 0 0 0 1 1 1102
4 5 5 5
3 0 depth2 "main.inst0.inst1" instance1.v 39 48 1
2 6 46 110012 2 1 c 0 0 b2
2 7 46 c000d 3 1 c 0 0 a2
2 8 46 c0012 4 2 203cc 6 7 1 2 111102
2 9 46 70008 0 1 400 0 0 c2
2 10 46 70012 4 35 f00e 8 9
1 a2 41 9 1 0 0 0 1 1 1102
1 b2 42 9 1 0 0 0 1 1 102
1 c2 44 30009 1 0 0 0 1 1 1102
4 10 10 10
