// Seed: 1434486228
module module_0 (
    output tri id_0,
    output uwire sample,
    input tri id_2,
    input supply1 module_0,
    input tri id_4,
    input wand id_5,
    input wand id_6,
    input supply0 id_7
);
  assign id_1 = id_6;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd39
) (
    input tri1 id_0,
    output uwire id_1,
    input supply0 id_2,
    input wor _id_3
    , id_7,
    output wire id_4,
    input uwire id_5
);
  assign id_1 = {id_3 == -1, 1};
  wire id_8 = id_3;
  tri0 id_9 = id_9;
  supply1 [-1 'b0 : id_3] id_10 = id_0 == id_0;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_0,
      id_5,
      id_2,
      id_5,
      id_0
  );
  assign id_7 = -1;
  assign id_9 = -1;
  wire id_11 = -1'b0;
endmodule
