<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/svinterfaces
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv</a>
defines: 
time_elapsed: 0.017s
ram usage: 10516 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmplm1n8v72/run.sh
+ cat /tmpfs/tmp/tmplm1n8v72/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/svinterfaces  <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv</a>
+ yosys -Q -T /tmpfs/tmp/tmplm1n8v72/scr.ys

-- Executing script file `/tmpfs/tmp/tmplm1n8v72/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv</a>&#39; to AST representation.
Generating RTLIL representation for module `\TopModule&#39;.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-24" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:24</a>: Warning: Identifier `\MyInterfaceInstance.mysig_out&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-27" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:27</a>: Warning: Identifier `\MyInterfaceInstance.setting&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-29" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:29</a>: Warning: Identifier `\MyInterfaceInstance.passThrough&#39; is implicitly declared.
Generating RTLIL representation for module `\MyInterface&#39;.
Generating RTLIL representation for module `\SubModule1&#39;.
Warning: wire &#39;\u_MyInterface.mysig_out&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-74" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:74</a>.
Warning: wire &#39;\u_MyInterface.mysig_out&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-77" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:77</a>.
Warning: wire &#39;\u_MyInterface.mysig_out&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-79" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:79</a>.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-74" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:74</a>: Warning: Identifier `\u_MyInterface.mysig_out&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-76" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:76</a>: Warning: Identifier `\u_MyInterface.setting&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-92" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:92</a>: Warning: Identifier `\MyInterfaceInstanceInSub.other_setting&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-94" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:94</a>: Warning: Identifier `\MyInterfaceInstanceInSub.setting&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-95" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:95</a>: Warning: Identifier `\MyInterfaceInstanceInSub.mysig_out&#39; is implicitly declared.
Generating RTLIL representation for module `\SubModule2&#39;.
Warning: wire &#39;\u_MyInterfaceInSub3.other_setting&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-113" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:113</a>.
Warning: wire &#39;\u_MyInterfaceInSub3.other_setting&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-115" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:115</a>.
Warning: wire &#39;\u_MyInterfaceInSub3.other_setting&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-117" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:117</a>.
Warning: wire &#39;\u_MyInterfaceInSub3.other_setting&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-119" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:119</a>.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-109" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:109</a>: Warning: Identifier `\u_MyInterfaceFromTopDown.mysig_out&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-109" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:109</a>: Warning: Identifier `\u_MyInterfaceFromTop.setting&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-113" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:113</a>: Warning: Identifier `\u_MyInterfaceInSub3.other_setting&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-113" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:113</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-115" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:115</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-117" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:117</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-119" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:119</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-112" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:112</a>: Warning: Identifier `\u_MyInterfaceInSub3.mysig_out&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-113" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:113</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-115" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:115</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-117" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:117</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-119" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:119</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-113" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:113</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-115" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:115</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-117" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:117</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-119" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:119</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-115" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:115</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-117" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:117</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-119" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:119</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-117" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:117</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-119" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:119</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-122" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:122</a>: Warning: Identifier `\u_MyInterfaceInSub2.passThrough&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-122" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:122</a>: Warning: Range select [7:0] out of bounds on signal `\u_MyInterfaceInSub2.passThrough&#39;: Setting all 8 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-122" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:122</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 8&#39;xxxxxxxx = 8&#39;01111100
    new assignment: { } = { }.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-123" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:123</a>: Warning: Range select [15:8] out of bounds on signal `\u_MyInterfaceInSub2.passThrough&#39;: Setting all 8 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv.html#l-123" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface_at_top.sv:123</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 8&#39;xxxxxxxx = 8&#39;11001000
    new assignment: { } = { }.
Successfully finished Verilog frontend.

</pre>
</body>