{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717665232102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717665232103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 18:13:51 2024 " "Processing started: Thu Jun 06 18:13:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717665232103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717665232103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sonic -c sonic " "Command: quartus_map --read_settings_files=on --write_settings_files=off sonic -c sonic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717665232103 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1717665232360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonic-Behavioral " "Found design unit 1: sonic-Behavioral" {  } { { "sonic.vhd" "" { Text "D:/Desktop/Altera_FPGA-main/sonic/sonic.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717665232694 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonic " "Found entity 1: sonic" {  } { { "sonic.vhd" "" { Text "D:/Desktop/Altera_FPGA-main/sonic/sonic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717665232694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717665232694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/Desktop/Altera_FPGA-main/sonic/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717665232696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717665232696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-Behavioral " "Found design unit 1: Clock_Divider-Behavioral" {  } { { "timer.vhd" "" { Text "D:/Desktop/Altera_FPGA-main/sonic/timer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717665232697 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "timer.vhd" "" { Text "D:/Desktop/Altera_FPGA-main/sonic/timer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717665232697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717665232697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_out_module-Behavioral " "Found design unit 1: data_out_module-Behavioral" {  } { { "data_output.vhd" "" { Text "D:/Desktop/Altera_FPGA-main/sonic/data_output.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717665232699 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_out_module " "Found entity 1: data_out_module" {  } { { "data_output.vhd" "" { Text "D:/Desktop/Altera_FPGA-main/sonic/data_output.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717665232699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717665232699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_output_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_output_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_out_module_2-Behavioral " "Found design unit 1: data_out_module_2-Behavioral" {  } { { "data_output_2.vhd" "" { Text "D:/Desktop/Altera_FPGA-main/sonic/data_output_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717665232700 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_out_module_2 " "Found entity 1: data_out_module_2" {  } { { "data_output_2.vhd" "" { Text "D:/Desktop/Altera_FPGA-main/sonic/data_output_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717665232700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717665232700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717665232756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonic sonic:inst " "Elaborating entity \"sonic\" for hierarchy \"sonic:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/Desktop/Altera_FPGA-main/sonic/Block1.bdf" { { 160 712 896 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717665232770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:inst2 " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "D:/Desktop/Altera_FPGA-main/sonic/Block1.bdf" { { 80 432 584 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717665232787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_out_module data_out_module:inst1 " "Elaborating entity \"data_out_module\" for hierarchy \"data_out_module:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "D:/Desktop/Altera_FPGA-main/sonic/Block1.bdf" { { 240 728 888 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717665232791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_out_module_2 data_out_module_2:inst3 " "Elaborating entity \"data_out_module_2\" for hierarchy \"data_out_module_2:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "D:/Desktop/Altera_FPGA-main/sonic/Block1.bdf" { { 360 736 896 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717665232796 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1717665233371 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717665233863 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717665233863 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717665233993 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717665233993 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717665233993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717665233993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717665234010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 18:13:54 2024 " "Processing ended: Thu Jun 06 18:13:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717665234010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717665234010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717665234010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717665234010 ""}
