<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Refer to Figure 13.17 for the CMOS inverter in the text book.</p> <p>The inverter circuit has one PMOS and one NMOS transistors.</p> <p>Refer to Figure 13.34 (b) for the complete XOR gate realization in the text book.</p> <p>The XOR realization has 4 PMOS transistors and 4 NMOS transistors.</p> <p>In the pull-up network, the PMOS transistors require two inverted inputs, <img src="images/3657-13-54P-i1.png" /> and <img src="images/3657-13-54P-i2.png" /> .</p> <p>Thus, it requires 2 PMOS and 2 NMOS transistors.</p> <p>Therefore, a total of 4 PMOS and 2 NMOS transistors are required for pull-up network realization.</p> <p>In the pull-down network, the NMOS transistors require two inverted inputs, <img src="images/3657-13-54P-i3.png" /> and <img src="images/3657-13-54P-i4.png" />. Hence, it requires 2 PMOS and 2 NMOS transistors.</p> <p>Therefore, a total of 2 PMOS and 4 NMOS transistors are required for pull-down network realization.</p> <p>Hence, a total of 6-PMOS and 6-NMOS transistors are required for XOR gate realization.</p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>In the pull-down network, two NMOS transistors are in series in worst case. Therefore, the size of each transistor should be 2 times that of <img src="images/3657-13-54P-i5.png" />.</p> <p> <img src="images/3657-13-54P-i6.png" /> </p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>In the pull-up network, two PMOS transistors are in series in worst case. Therefore, the size of each transistor should be 2 times that of <img src="images/3657-13-54P-i7.png" />.</p> <p> <img src="images/3657-13-54P-i8.png" /> </p> </div><h4><strong>Step 4:</strong></h4><div class="answer"> <p>Write the formula for the total area required for XOR gate realization.</p> <p> <img src="images/3657-13-54P-i9.png" /> </p> <p>Here,</p> <p> <img src="images/3657-13-54P-i10.png" /> is the width of NMOS transistor,</p> <p> <img src="images/3657-13-54P-i11.png" /> is the length of NMOS transistor,</p> <p> <img src="images/3657-13-54P-i12.png" /> is the width of PMOS transistor, and</p> <p> <img src="images/3657-13-54P-i13.png" /> is the length of NMOS transistor.</p> <p>Substitute <img src="images/3657-13-54P-i14.png" /> for <img src="images/3657-13-54P-i15.png" />, <img src="images/3657-13-54P-i16.png" /> for <img src="images/3657-13-54P-i17.png" /> , <img src="images/3657-13-54P-i18.png" /> for <img src="images/3657-13-54P-i19.png" /> and <img src="images/3657-13-54P-i20.png" />for <img src="images/3657-13-54P-i21.png" />in the equation.</p> <p> <img src="images/3657-13-54P-i22.png" /> </p> <p>Thus, the total area required for XOR realization including inverters is, <img src="images/3657-13-54P-i23.png" />.</p></div>