{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513933500827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513933500833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 10:05:00 2017 " "Processing started: Fri Dec 22 10:05:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513933500833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513933500833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELNSynth -c eln " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELNSynth -c eln" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513933500833 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1513933501252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de0_cv/ip/eln/eln.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /de0_cv/ip/eln/eln.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_machine-rtl " "Found design unit 1: State_machine-rtl" {  } { { "../eln.vhd" "" { Text "F:/DE0_CV/ip/ELN/eln.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513933510326 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CRC-rtl " "Found design unit 2: CRC-rtl" {  } { { "../eln.vhd" "" { Text "F:/DE0_CV/ip/ELN/eln.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513933510326 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 eln-rtl " "Found design unit 3: eln-rtl" {  } { { "../eln.vhd" "" { Text "F:/DE0_CV/ip/ELN/eln.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513933510326 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_machine " "Found entity 1: State_machine" {  } { { "../eln.vhd" "" { Text "F:/DE0_CV/ip/ELN/eln.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513933510326 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRC " "Found entity 2: CRC" {  } { { "../eln.vhd" "" { Text "F:/DE0_CV/ip/ELN/eln.vhd" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513933510326 ""} { "Info" "ISGN_ENTITY_NAME" "3 eln " "Found entity 3: eln" {  } { { "../eln.vhd" "" { Text "F:/DE0_CV/ip/ELN/eln.vhd" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513933510326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513933510326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de0_cv/ip/eln/serialdata.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /de0_cv/ip/eln/serialdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC_SerialData-rtl " "Found design unit 1: UC_SerialData-rtl" {  } { { "../SerialData.vhd" "" { Text "F:/DE0_CV/ip/ELN/SerialData.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513933510327 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UT_SerialData-rtl " "Found design unit 2: UT_SerialData-rtl" {  } { { "../SerialData.vhd" "" { Text "F:/DE0_CV/ip/ELN/SerialData.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513933510327 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SerialData-rtl " "Found design unit 3: SerialData-rtl" {  } { { "../SerialData.vhd" "" { Text "F:/DE0_CV/ip/ELN/SerialData.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513933510327 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC_SerialData " "Found entity 1: UC_SerialData" {  } { { "../SerialData.vhd" "" { Text "F:/DE0_CV/ip/ELN/SerialData.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513933510327 ""} { "Info" "ISGN_ENTITY_NAME" "2 UT_SerialData " "Found entity 2: UT_SerialData" {  } { { "../SerialData.vhd" "" { Text "F:/DE0_CV/ip/ELN/SerialData.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513933510327 ""} { "Info" "ISGN_ENTITY_NAME" "3 SerialData " "Found entity 3: SerialData" {  } { { "../SerialData.vhd" "" { Text "F:/DE0_CV/ip/ELN/SerialData.vhd" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513933510327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513933510327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de0_cv/ip/eln/fifo_nmots_mbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /de0_cv/ip/eln/fifo_nmots_mbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_nMots_mBits-rtl " "Found design unit 1: FIFO_nMots_mBits-rtl" {  } { { "../FIFO_nMots_mBits.vhd" "" { Text "F:/DE0_CV/ip/ELN/FIFO_nMots_mBits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513933510328 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_nMots_mBits " "Found entity 1: FIFO_nMots_mBits" {  } { { "../FIFO_nMots_mBits.vhd" "" { Text "F:/DE0_CV/ip/ELN/FIFO_nMots_mBits.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513933510328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513933510328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eln " "Elaborating entity \"eln\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513933510359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialData SerialData:serial " "Elaborating entity \"SerialData\" for hierarchy \"SerialData:serial\"" {  } { { "../eln.vhd" "serial" { Text "F:/DE0_CV/ip/ELN/eln.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513933510391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UT_SerialData SerialData:serial\|UT_SerialData:UT " "Elaborating entity \"UT_SerialData\" for hierarchy \"SerialData:serial\|UT_SerialData:UT\"" {  } { { "../SerialData.vhd" "UT" { Text "F:/DE0_CV/ip/ELN/SerialData.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513933510397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_SerialData SerialData:serial\|UC_SerialData:UC " "Elaborating entity \"UC_SerialData\" for hierarchy \"SerialData:serial\|UC_SerialData:UC\"" {  } { { "../SerialData.vhd" "UC" { Text "F:/DE0_CV/ip/ELN/SerialData.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513933510405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_machine State_machine:machineEtat " "Elaborating entity \"State_machine\" for hierarchy \"State_machine:machineEtat\"" {  } { { "../eln.vhd" "machineEtat" { Text "F:/DE0_CV/ip/ELN/eln.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513933510412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC CRC:parite " "Elaborating entity \"CRC\" for hierarchy \"CRC:parite\"" {  } { { "../eln.vhd" "parite" { Text "F:/DE0_CV/ip/ELN/eln.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513933510420 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "poly eln.vhd(90) " "VHDL Signal Declaration warning at eln.vhd(90): used explicit default value for signal \"poly\" because signal was never assigned a value" {  } { { "../eln.vhd" "" { Text "F:/DE0_CV/ip/ELN/eln.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1513933510421 "|eln|CRC:parite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_nMots_mBits FIFO_nMots_mBits:fifo " "Elaborating entity \"FIFO_nMots_mBits\" for hierarchy \"FIFO_nMots_mBits:fifo\"" {  } { { "../eln.vhd" "fifo" { Text "F:/DE0_CV/ip/ELN/eln.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513933510439 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513933511729 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CRC:parite\|level\[5\] High " "Register CRC:parite\|level\[5\] will power up to High" {  } { { "../eln.vhd" "" { Text "F:/DE0_CV/ip/ELN/eln.vhd" 99 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1513933511890 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1513933511890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513933512355 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513933512355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "480 " "Implemented 480 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513933512415 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513933512415 ""} { "Info" "ICUT_CUT_TM_LCELLS" "456 " "Implemented 456 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513933512415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513933512415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513933512432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 10:05:12 2017 " "Processing ended: Fri Dec 22 10:05:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513933512432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513933512432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513933512432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513933512432 ""}
