{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 19:48:24 2023 " "Info: Processing started: Sun Feb 12 19:48:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clock -c clock " "Info: Command: quartus_sta clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Warning: Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst36\|combout " "Warning: Node \"inst\|inst36\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst8~65\|datab " "Warning: Node \"inst\|inst8~65\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst8~65\|combout " "Warning: Node \"inst\|inst8~65\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst8~66\|dataa " "Warning: Node \"inst\|inst8~66\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst8~66\|combout " "Warning: Node \"inst\|inst8~66\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst11\|datac " "Warning: Node \"inst\|inst11\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst11\|combout " "Warning: Node \"inst\|inst11\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst16\|datac " "Warning: Node \"inst\|inst16\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst16\|combout " "Warning: Node \"inst\|inst16\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst21\|datab " "Warning: Node \"inst\|inst21\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst21\|combout " "Warning: Node \"inst\|inst21\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst26\|datab " "Warning: Node \"inst\|inst26\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst26\|combout " "Warning: Node \"inst\|inst26\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst31\|datab " "Warning: Node \"inst\|inst31\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst31\|combout " "Warning: Node \"inst\|inst31\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst36\|dataa " "Warning: Node \"inst\|inst36\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 808 1760 1824 856 "inst36" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 280 1760 1824 328 "inst8" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 368 1760 1824 416 "inst11" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 456 1760 1824 504 "inst16" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 544 1760 1824 592 "inst21" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 632 1760 1824 680 "inst26" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 720 1760 1824 768 "inst31" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.435 " "Info: Worst-case setup slack is -6.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.435       -49.806 clk  " "Info:    -6.435       -49.806 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.571 " "Info: Worst-case hold slack is 0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571         0.000 clk  " "Info:     0.571         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Warning: Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst36\|combout " "Warning: Node \"inst\|inst36\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst8~65\|datab " "Warning: Node \"inst\|inst8~65\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst8~65\|combout " "Warning: Node \"inst\|inst8~65\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst8~66\|dataa " "Warning: Node \"inst\|inst8~66\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst8~66\|combout " "Warning: Node \"inst\|inst8~66\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst11\|datac " "Warning: Node \"inst\|inst11\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst11\|combout " "Warning: Node \"inst\|inst11\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst16\|datac " "Warning: Node \"inst\|inst16\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst16\|combout " "Warning: Node \"inst\|inst16\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst21\|datab " "Warning: Node \"inst\|inst21\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst21\|combout " "Warning: Node \"inst\|inst21\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst26\|datab " "Warning: Node \"inst\|inst26\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst26\|combout " "Warning: Node \"inst\|inst26\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst31\|datab " "Warning: Node \"inst\|inst31\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst31\|combout " "Warning: Node \"inst\|inst31\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst36\|dataa " "Warning: Node \"inst\|inst36\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 808 1760 1824 856 "inst36" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 280 1760 1824 328 "inst8" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 368 1760 1824 416 "inst11" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 456 1760 1824 504 "inst16" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 544 1760 1824 592 "inst21" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 632 1760 1824 680 "inst26" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 720 1760 1824 768 "inst31" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.559 " "Info: Worst-case setup slack is -5.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.559       -42.335 clk  " "Info:    -5.559       -42.335 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Info: Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clk  " "Info:     0.499         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Warning: Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst36\|combout " "Warning: Node \"inst\|inst36\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst8~65\|datab " "Warning: Node \"inst\|inst8~65\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst8~65\|combout " "Warning: Node \"inst\|inst8~65\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst8~66\|dataa " "Warning: Node \"inst\|inst8~66\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst8~66\|combout " "Warning: Node \"inst\|inst8~66\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst11\|datac " "Warning: Node \"inst\|inst11\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst11\|combout " "Warning: Node \"inst\|inst11\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst16\|datac " "Warning: Node \"inst\|inst16\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst16\|combout " "Warning: Node \"inst\|inst16\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst21\|datab " "Warning: Node \"inst\|inst21\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst21\|combout " "Warning: Node \"inst\|inst21\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst26\|datab " "Warning: Node \"inst\|inst26\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst26\|combout " "Warning: Node \"inst\|inst26\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst31\|datab " "Warning: Node \"inst\|inst31\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst31\|combout " "Warning: Node \"inst\|inst31\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "inst\|inst36\|dataa " "Warning: Node \"inst\|inst36\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 808 1760 1824 856 "inst36" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 280 1760 1824 328 "inst8" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 368 1760 1824 416 "inst11" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 456 1760 1824 504 "inst16" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 544 1760 1824 592 "inst21" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 632 1760 1824 680 "inst26" "" } } } } { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { { 720 1760 1824 768 "inst31" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.442 " "Info: Worst-case setup slack is -2.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.442       -18.743 clk  " "Info:    -2.442       -18.743 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.245 " "Info: Worst-case hold slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245         0.000 clk  " "Info:     0.245         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 64 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 19:48:26 2023 " "Info: Processing ended: Sun Feb 12 19:48:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
