{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1679480474135 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "relay_feedback_osc EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"relay_feedback_osc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679480474195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679480474245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679480474245 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll100mhz_altpll.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/db/pll100mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 1941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1679480474285 ""}  } { { "db/pll100mhz_altpll.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/db/pll100mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 1941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1679480474285 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679480474405 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679480474405 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679480474585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679480474585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679480474585 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679480474585 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 13125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679480474605 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 13127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679480474605 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 13129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679480474605 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 13131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679480474605 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1679480474605 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679480474615 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1679480474755 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 71 " "No exact pin location assignment(s) for 24 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1679480475085 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "The Timing Analyzer is analyzing 43 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1679480475754 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1679480475764 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1679480475764 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1679480475764 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1679480475764 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relay_feedback_osc.sdc " "Synopsys Design Constraints File file not found: 'relay_feedback_osc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679480475784 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_divided_by_5_60duty:U2\|X\[2\] " "Node: clk_divided_by_5_60duty:U2\|X\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register count\[13\] clk_divided_by_5_60duty:U2\|X\[2\] " "Register count\[13\] is being clocked by clk_divided_by_5_60duty:U2\|X\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|clk_divided_by_5_60duty:U2|X[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHz " "Node: clk50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_divided_by_5_60duty:U2\|X\[3\] clk50MHz " "Register clk_divided_by_5_60duty:U2\|X\[3\] is being clocked by clk50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|clk50MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[14\] " "Node: count\[14\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register locked_temp count\[14\] " "Register locked_temp is being clocked by count\[14\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|count[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[12\] " "Node: count\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register smooth_theta\[8\] count\[12\] " "Register smooth_theta\[8\] is being clocked by count\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|count[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cycle_d2 " "Node: cycle_d2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LPF1d25kHz:U8\|out16\[4\] cycle_d2 " "Register LPF1d25kHz:U8\|out16\[4\] is being clocked by cycle_d2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|cycle_d2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[0\] " "Node: count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register theta\[0\] count\[0\] " "Register theta\[0\] is being clocked by count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk300Hz_d1 " "Node: clk300Hz_d1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PI_control\[0\] clk300Hz_d1 " "Register PI_control\[0\] is being clocked by clk300Hz_d1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|clk300Hz_d1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[15\] " "Node: count\[15\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register delta\[0\] count\[15\] " "Register delta\[0\] is being clocked by count\[15\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|count[15]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[1\] " "Node: count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk300Hz_d1 count\[1\] " "Register clk300Hz_d1 is being clocked by count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD:LCD1\|clk_1O5MHz " "Node: LCD:LCD1\|clk_1O5MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD:LCD1\|run LCD:LCD1\|clk_1O5MHz " "Register LCD:LCD1\|run is being clocked by LCD:LCD1\|clk_1O5MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|LCD:LCD1|clk_1O5MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[18\] " "Node: count\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TX_FINISH_count\[3\] count\[18\] " "Register TX_FINISH_count\[3\] is being clocked by count\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|count[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "delay_reset " "Node: delay_reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sweep_freq\[0\] delay_reset " "Latch sweep_freq\[0\] is being clocked by delay_reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|delay_reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_generator2:U1\|count1\[2\] " "Node: clk_generator2:U1\|count1\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD7322:U3\|count\[1\] clk_generator2:U1\|count1\[2\] " "Register AD7322:U3\|count\[1\] is being clocked by clk_generator2:U1\|count1\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|clk_generator2:U1|count1[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|DIVIDER\[13\] " "Node: LCD_display:U9\|DIVIDER\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_display:U9\|LCM_RS LCD_display:U9\|DIVIDER\[13\] " "Register LCD_display:U9\|LCM_RS is being clocked by LCD_display:U9\|DIVIDER\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|LCD_display:U9|DIVIDER[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[6\] " "Node: count\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register current_avg\[2\] count\[6\] " "Register current_avg\[2\] is being clocked by count\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|count[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7322:U3\|count\[0\] " "Node: AD7322:U3\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Io_1d5\[1\] AD7322:U3\|count\[0\] " "Register Io_1d5\[1\] is being clocked by AD7322:U3\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|AD7322:U3|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[21\] " "Node: count\[21\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register theta_display\[0\] count\[21\] " "Register theta_display\[0\] is being clocked by count\[21\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|count[21]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce_switch " "Node: debounce_switch was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register standby0 debounce_switch " "Register standby0 is being clocked by debounce_switch" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|debounce_switch"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[13\] " "Node: count\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register debounce_switch count\[13\] " "Register debounce_switch is being clocked by count\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|count[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count_to_72_d3 " "Node: count_to_72_d3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LPF3:U25\|out16\[19\] count_to_72_d3 " "Register LPF3:U25\|out16\[19\] is being clocked by count_to_72_d3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|count_to_72_d3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ICO:U6_1\|out " "Node: ICO:U6_1\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register count_cycle\[0\] ICO:U6_1\|out " "Register count_cycle\[0\] is being clocked by ICO:U6_1\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|ICO:U6_1|out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk25MHz " "Node: clk25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Gate_Ap~reg0 clk25MHz " "Register Gate_Ap~reg0 is being clocked by clk25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|clk25MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS3\[4\] " "Node: LCD_display:U9\|ADDRESS3\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA3\[1\] LCD_display:U9\|ADDRESS3\[4\] " "Latch LCD_display:U9\|ROM_DATA3\[1\] is being clocked by LCD_display:U9\|ADDRESS3\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|LCD_display:U9|ADDRESS3[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS2\[4\] " "Node: LCD_display:U9\|ADDRESS2\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA2\[1\] LCD_display:U9\|ADDRESS2\[4\] " "Latch LCD_display:U9\|ROM_DATA2\[1\] is being clocked by LCD_display:U9\|ADDRESS2\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|LCD_display:U9|ADDRESS2[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS0\[4\] " "Node: LCD_display:U9\|ADDRESS0\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA0\[0\] LCD_display:U9\|ADDRESS0\[4\] " "Latch LCD_display:U9\|ROM_DATA0\[0\] is being clocked by LCD_display:U9\|ADDRESS0\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|LCD_display:U9|ADDRESS0[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS1\[4\] " "Node: LCD_display:U9\|ADDRESS1\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA1\[1\] LCD_display:U9\|ADDRESS1\[4\] " "Latch LCD_display:U9\|ROM_DATA1\[1\] is being clocked by LCD_display:U9\|ADDRESS1\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|LCD_display:U9|ADDRESS1[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|CLK2 " "Node: LCD_display:U9\|CLK2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_display:U9\|row\[1\]\[32\] LCD_display:U9\|CLK2 " "Register LCD_display:U9\|row\[1\]\[32\] is being clocked by LCD_display:U9\|CLK2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679480475804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679480475804 "|relay_feedback_osc|LCD_display:U9|CLK2"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U1\|U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U1\|U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1679480475844 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1679480475844 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679480475844 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679480475844 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1679480475844 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1679480475854 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679480475854 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679480475854 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679480475854 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1679480475854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679480476234 ""}  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 13109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679480476234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679480476234 ""}  } { { "db/pll100mhz_altpll.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/db/pll100mhz_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 1941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679480476234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679480476244 ""}  } { { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 8540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679480476244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD:LCD1\|clk_1O5MHz  " "Automatically promoted node LCD:LCD1\|clk_1O5MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679480476244 ""}  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/LCD.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 1416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679480476244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count\[0\]  " "Automatically promoted node count\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679480476244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[1\]~25 " "Destination node count\[1\]~25" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 3384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679480476244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal0~0 " "Destination node Equal0~0" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 4734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679480476244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[0\]~75 " "Destination node count\[0\]~75" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 8299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679480476244 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679480476244 ""}  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 2019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679480476244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_divided_by_5_60duty:U2\|WideOr0  " "Automatically promoted node clk_divided_by_5_60duty:U2\|WideOr0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679480476244 ""}  } { { "clk_divided_by_5_60duty.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/clk_divided_by_5_60duty.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 1938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679480476244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count\[15\]  " "Automatically promoted node count\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679480476244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[15\]~53 " "Destination node count\[15\]~53" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 4763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679480476244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal0~1 " "Destination node Equal0~1" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 4735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679480476244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk300Hz_d1 " "Destination node clk300Hz_d1" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 416 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 2973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679480476244 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679480476244 ""}  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 2871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679480476244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count\[18\]  " "Automatically promoted node count\[18\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679480476244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[18\]~59 " "Destination node count\[18\]~59" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 4769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679480476244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal0~1 " "Destination node Equal0~1" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 4735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679480476244 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679480476244 ""}  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 2874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679480476244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count\[12\]  " "Automatically promoted node count\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679480476244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[12\]~47 " "Destination node count\[12\]~47" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 3406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679480476244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal0~0 " "Destination node Equal0~0" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 4734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679480476244 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679480476244 ""}  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 2868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679480476244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_display:U9\|DIVIDER\[13\]  " "Automatically promoted node LCD_display:U9\|DIVIDER\[13\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679480476244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_display:U9\|DIVIDER\[13\]~34 " "Destination node LCD_display:U9\|DIVIDER\[13\]~34" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/LCD_display.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 4389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679480476244 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679480476244 ""}  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/LCD_display.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 1550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679480476244 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679480476914 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679480476924 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679480476924 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679480476934 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679480476954 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679480476974 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679480476974 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679480476974 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679480477135 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1679480477135 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679480477135 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1679480477144 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1679480477144 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1679480477144 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 4 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679480477144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679480477144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 7 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679480477144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 8 6 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679480477144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 8 5 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679480477144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 2 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679480477144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 6 7 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679480477144 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 8 4 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679480477144 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1679480477144 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1679480477144 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679480477344 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1679480477354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679480478264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679480481002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679480481062 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679480483811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679480483811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679480484802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1679480487141 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679480487141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1679480487711 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1679480487711 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679480487711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679480487711 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.79 " "Total time spent on timing analysis during the Fitter is 0.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1679480487951 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679480487991 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679480488830 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679480488840 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679480489910 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679480490969 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_out0 a permanently enabled " "Pin LCD_out0 has a permanently enabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { LCD_out0 } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_out0" } } } } { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 790 0 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679480491429 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_out2 a permanently enabled " "Pin LCD_out2 has a permanently enabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { LCD_out2 } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_out2" } } } } { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 790 0 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679480491429 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_out3 a permanently enabled " "Pin LCD_out3 has a permanently enabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { LCD_out3 } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_out3" } } } } { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.v" 790 0 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679480491429 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1679480491429 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.fit.smsg " "Generated suppressed messages file C:/NSTYSU/NSYSU lab cutting/NSYSU_lab_cutting/Freq_locking_control_2023_0203/relay_feedback_osc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679480491769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5302 " "Peak virtual memory: 5302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679480493146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 22 18:21:33 2023 " "Processing ended: Wed Mar 22 18:21:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679480493146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679480493146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679480493146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679480493146 ""}
