_svd: ../svd/stm32l0x0.svd

_delete:
  - MPU
  - STK
  - SCB

_modify:
  Flash:
    name: FLASH

ADC:
  _include:
    - fields/adc/adc_l0.yaml
    - collect/adc/f0_l0.yaml
  CFGR1:
    _modify:
      AUTDLY:
        name: WAIT
  SMPR:
    _modify:
      SMPR:
        name: SMP

CRC:
  _include:
    - patches/crc/crc_rename_init.yaml
    - patches/crc/crc_rename_pol.yaml
    - fields/crc/crc_advanced.yaml
    - fields/crc/crc_idr_8bit.yaml
    - fields/crc/crc_pol.yaml

DMA?:
  _include:
    - fields/dma/dma_v1_with_remapping.yaml
    - collect/dma/v1.yaml

EXTI:
  _include:
    - fields/exti/common.yaml

GPIO?:
  _include:
    - fields/gpio/gpio_g0_l0.yaml
    - collect/gpio/v2r.yaml

I2C?:
  _include:
    - fields/i2c/v2.yaml

IWDG:
  _include:
    - patches/16bit.yaml
    - fields/iwdg/iwdg_with_WINR.yaml

LPUART1:
  _include:
    - patches/usart/merge_CR1_DEATx_fields.yaml
    - patches/usart/merge_CR1_DEDTx_fields.yaml
    - patches/usart/merge_CR2_ADDx_fields.yaml
    - patches/usart/rename_CR2_DATAINV_field.yaml
    - fields/usart/lpuart_v2A.yaml

PWR:
  CR:
    # LPDS only exists in the L0x0 family
    LPDS:
      MAIN_MODE: [0, Voltage regulator in Main mode during Deepsleep mode (Stop mode)]
      LOW_POWER_MODE: [1, Voltage regulator switches to low-power mode when the CPU enters Deepsleep mode (Stop mode)]

RCC:
  _modify:
    CICR:
      access: write-only
  CR:
    _modify:
      CSSLSEON:
        name: CSSHSEON
  CCIPR:
    _merge:
      - LPTIM1SEL*
      - I2C3SEL*
      - I2C1SEL*
      - LPUART1SEL*
      - USART2SEL*
      - USART1SEL*
  CSR:
    _modify:
      LPWRSTF:
        name: LPWRRSTF
    _delete:
      - LSIIWDGLP
  AHBSMENR:
    _delete:
      - CRYPTSMEN
  APB1ENR:
    _delete:
      - TIM3EN

RTC:
  _include:
    - patches/rtc/l0.yaml
    - patches/rtc/alarm.yaml
    - fields/rtc/rtc_common.yaml
    - fields/rtc/rtc_l0.yaml
    - collect/rtc/alarm.yaml
    - collect/rtc/bkpr.yaml

SPI?:
  _include:
    - patches/16bit.yaml
    - patches/spi/dr8.yaml
    - fields/spi/spi_common.yaml
    - fields/spi/dff.yaml
  SR:
    _modify:
      TIFRFE:
        name: FRE

SYSCFG:
  _include:
    - fields/syscfg/syscfg_l0x0.yaml

TIM2:
  _modify:
    CCR?:
      size: 16
  _include:
    - patches/tim/size16b.yaml
    - patches/tim/tim_ch_16bit_l.yaml
    - fields/tim/basic.yaml
    - fields/tim/tim2_l0.yaml
    - fields/tim/tim_gp1.yaml
    - fields/tim/generic.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/tim_ckd.yaml
    - fields/tim/tim_16bit.yaml
    - fields/tim/v1/ccm.yaml
    - collect/tim/ccr.yaml

TIM2[12]:
  _include:
    - patches/tim/size16b.yaml
    - fields/tim/basic.yaml
    - fields/tim/tim_ckd.yaml
    - fields/tim/tim2x.yaml
    - fields/tim/v1/ccm.yaml
    - collect/tim/ccr.yaml

TIM21:
  _include: fields/tim/tim21.yaml

USART*:
  _include:
    - patches/usart/merge_CR1_DEDTx_fields.yaml
    - patches/usart/merge_CR1_DEATx_fields.yaml
    - patches/usart/merge_CR2_ABRMODx_fields.yaml
    - patches/usart/merge_CR2_ADDx_fields.yaml
    - patches/usart/rename_CR2_DATAINV_field.yaml
    - patches/usart/merge_BRR_fields.yaml
    - fields/usart/usart_v2B.yaml

WWDG:
  _include:
    - patches/16bit.yaml
    - fields/wwdg/wwdg.yaml

_include:
  - patches/firewall/l0.yaml
  - patches/nvic/l0_prio_bits.yaml
  - fields/dbg/dbg_l0.yaml
  - fields/flash/flash_l0.yaml
  - fields/fw/fw_l0_l4.yaml
  - fields/lptim/lptim_v1.yaml
  - fields/nvic/nvic_v1.yaml
  - fields/pwr/pwr_l0.yaml
  - fields/rcc/rcc_l0_l1_common.yaml
  - fields/rcc/rcc_l0x0.yaml
  - patches/tim/group.yaml
