/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire [5:0] celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  reg [10:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire [9:0] celloutsig_0_35z;
  wire [15:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [25:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_81z;
  wire [3:0] celloutsig_0_82z;
  wire [14:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  reg [12:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [27:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_4z[5:3];
  assign celloutsig_0_0z = in_data[63] ? in_data[85:80] : { in_data[68:64], 1'h0 };
  assign celloutsig_0_28z = celloutsig_0_1z[9] ? celloutsig_0_6z[19:15] : celloutsig_0_8z[10:6];
  assign celloutsig_0_29z = celloutsig_0_10z[10] ? celloutsig_0_10z[16:11] : celloutsig_0_7z[7:2];
  assign celloutsig_0_31z = celloutsig_0_12z[15] ? celloutsig_0_3z[9:4] : celloutsig_0_8z[8:3];
  assign celloutsig_0_3z = celloutsig_0_1z[5] ? in_data[94:79] : { in_data[81:72], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_35z = celloutsig_0_1z[8] ? { celloutsig_0_16z[5:2], celloutsig_0_29z } : { celloutsig_0_31z[2:1], celloutsig_0_7z[8:1] };
  assign celloutsig_0_4z = celloutsig_0_3z[6] ? { in_data[26:22], celloutsig_0_2z } : in_data[69:62];
  assign celloutsig_0_6z = celloutsig_0_3z[13] ? { in_data[69:52], celloutsig_0_4z } : { celloutsig_0_4z[5:2], celloutsig_0_3z[15:14], 1'h0, celloutsig_0_3z[12:0], celloutsig_0_0z };
  assign celloutsig_0_7z = celloutsig_0_1z[12] ? { 1'h1, celloutsig_0_1z[11:7], _00_ } : celloutsig_0_6z[15:7];
  assign celloutsig_0_81z = celloutsig_0_28z[3] ? celloutsig_0_35z[9:7] : celloutsig_0_11z[7:5];
  assign celloutsig_0_82z = celloutsig_0_13z[5] ? celloutsig_0_20z : celloutsig_0_8z[6:3];
  assign celloutsig_1_0z = in_data[141] ? in_data[181:167] : { in_data[152:142], 1'h0, in_data[140:138] };
  assign celloutsig_1_1z = in_data[168] ? in_data[121:102] : in_data[120:101];
  assign celloutsig_0_8z = celloutsig_0_0z[4] ? { celloutsig_0_2z, celloutsig_0_0z[5], 1'h1, celloutsig_0_0z[3:0], celloutsig_0_2z, celloutsig_0_2z } : celloutsig_0_3z[15:1];
  assign celloutsig_1_2z = celloutsig_1_1z[7] ? in_data[182:170] : in_data[162:150];
  assign celloutsig_1_4z = celloutsig_1_1z[7] ? celloutsig_1_3z[8:6] : { 1'h0, celloutsig_1_1z[6:5] };
  assign celloutsig_1_5z = celloutsig_1_3z[11] ? { in_data[135:111], celloutsig_1_4z } : { celloutsig_1_0z[6:5], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_6z = in_data[166] ? celloutsig_1_3z[4:0] : celloutsig_1_0z[6:2];
  assign celloutsig_1_7z = celloutsig_1_0z[14] ? { in_data[109:106], celloutsig_1_4z } : celloutsig_1_0z[12:6];
  assign celloutsig_1_8z = in_data[134] ? celloutsig_1_3z[4:1] : celloutsig_1_3z[6:3];
  assign celloutsig_1_9z = celloutsig_1_1z[16] ? { celloutsig_1_1z[17], 1'h1, celloutsig_1_1z[15:4] } : { celloutsig_1_0z[13:5], celloutsig_1_6z };
  assign celloutsig_1_10z = celloutsig_1_9z[13] ? { celloutsig_1_0z[6:4], celloutsig_1_4z, celloutsig_1_8z } : { celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_11z = celloutsig_1_5z[9] ? { celloutsig_1_6z[3:1], celloutsig_1_6z } : celloutsig_1_5z[26:19];
  assign celloutsig_0_9z = celloutsig_0_4z[2] ? { celloutsig_0_2z[2], celloutsig_0_1z } : { celloutsig_0_0z[3:1], _00_, celloutsig_0_4z[7:3], 1'h0, celloutsig_0_4z[1:0] };
  assign celloutsig_1_15z = celloutsig_1_1z[13] ? celloutsig_1_11z[7:3] : in_data[148:144];
  assign celloutsig_1_18z = celloutsig_1_1z[16] ? celloutsig_1_10z : { celloutsig_1_3z[4:3], celloutsig_1_15z, celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_3z[7] ? celloutsig_1_5z[6:2] : celloutsig_1_1z[13:9];
  assign celloutsig_0_10z = celloutsig_0_2z[2] ? { celloutsig_0_7z[5:0], _00_, celloutsig_0_0z, _00_ } : { celloutsig_0_1z[3:1], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_1z[1] ? celloutsig_0_8z[11:4] : { celloutsig_0_0z[4:0], _00_ };
  assign celloutsig_0_1z = in_data[15] ? in_data[58:46] : { in_data[24:16], 1'h0, in_data[14:12] };
  assign celloutsig_0_12z = in_data[54] ? celloutsig_0_10z[17:2] : { celloutsig_0_1z[12:3], celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_6z[17] ? { celloutsig_0_13z[9:1], _00_ } : { celloutsig_0_1z[12:9], 1'h1, celloutsig_0_1z[7:1] };
  assign celloutsig_0_20z = celloutsig_0_8z[10] ? celloutsig_0_11z[7:4] : celloutsig_0_9z[3:0];
  assign celloutsig_0_2z = in_data[0] ? celloutsig_0_1z[5:3] : celloutsig_0_0z[5:3];
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 13'h0000;
    else if (clkin_data[96]) celloutsig_1_3z = celloutsig_1_2z;
  always_latch
    if (clkin_data[32]) celloutsig_0_13z = 11'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_13z = celloutsig_0_1z[11:1];
  assign { out_data[137:128], out_data[100:96], out_data[34:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
