<!-- RST_CLOCK -->
<peripheral>
  <name>MDR_RST_CLOCK</name>
  <version>1.0</version>
  <description>CLock Control</description>
  <groupName>RST_CLK</groupName>
  <baseAddress>0x40000000</baseAddress>
  <size>32</size>
  <access>read-write</access>
  <addressBlock>
    <offset>0</offset>
    <!-- #RST_SIZE -->
    <usage>registers</usage>
  </addressBlock>
  <registers>
    <!-- KEY -->
    <register>
      <name>KEY</name>
      <description>Clock Unlock Register</description>
      <addressOffset>0x00000000</addressOffset>
      <size>32</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
      <resetMask>0xFFFFFFFF</resetMask>
      <fields>      
        <field>
          <name>Value</name>
          <description>Reg value</description>
          <bitRange>[31:0]</bitRange>
        </field>
      </fields>
    </register>
    <!-- MAX_CLK -->
    <register>
      <name>MAX_CLK</name>
      <description>MAX_CLK Select Register</description>
      <addressOffset>0x00000004</addressOffset>
      <size>32</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
      <resetMask>0x0000000F</resetMask>
      <fields>      
        <field>
          <name>Select</name>
          <description>Select MAX_CLOCK source</description>
          <bitRange>[3:0]</bitRange>
          <enumeratedValues>
            <enumeratedValue><name>HSI</name>      <description>MAX_CLOCK is HSI</description>   <value>0</value></enumeratedValue>
            <enumeratedValue><name>HSI_div2</name> <description>MAX_CLOCK is HSI/2</description> <value>1</value></enumeratedValue>
            <enumeratedValue><name>HSE0</name>     <description>MAX_CLOCK is HSE0</description>  <value>2</value></enumeratedValue>
            <enumeratedValue><name>HSE0_div2</name><description>MAX_CLOCK is HSE0/2</description><value>3</value></enumeratedValue>
            <enumeratedValue><name>HSE1</name>     <description>MAX_CLOCK is HSE1</description>  <value>4</value></enumeratedValue>
            <enumeratedValue><name>HSE1_div2</name><description>MAX_CLOCK is HSE1/2</description><value>5</value></enumeratedValue>
            <enumeratedValue><name>LSI</name> <description>MAX_CLOCK is LSI</description> <value>6</value></enumeratedValue>
            <enumeratedValue><name>LSE</name> <description>MAX_CLOCK is LSE</description> <value>7</value></enumeratedValue>
            <enumeratedValue><name>PLL0</name><description>MAX_CLOCK is PLL0</description><value>8</value></enumeratedValue>
            <enumeratedValue><name>PLL1</name><description>MAX_CLOCK is PLL1</description><value>9</value></enumeratedValue>
            <enumeratedValue><name>PLL2</name><description>MAX_CLOCK is PLL2</description><value>10</value></enumeratedValue>
            <!-- #SEL_PLL -->
          </enumeratedValues>
        </field>
      </fields>
    </register>
    <!-- CPU_CLK -->
    <register>
      <name>CPU_CLK</name>
      <description>CPU_CLK Register</description>
      <addressOffset>0x00000008</addressOffset>
      <size>32</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
      <resetMask>0x07FFFFFF</resetMask>
      <fields>      
        <field>
          <name>DIV</name>
          <description>CPU_CLock div from MAX_CLOCK</description>
          <bitRange>[15:0]</bitRange>
        </field>
        <!-- #CLK_CTRL_EVENTS -->
      </fields>
    </register>
    <!-- PER0_CLK -->
    <register>
      <name>PER0_CLK</name>
      <description>Periph0 Clock Enable Register</description>
      <addressOffset>0x0000000C</addressOffset>
      <size>32</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
      <!-- #PER0_MASK -->
      <fields> 
        <!-- #PER0_VK14_B -->
        <field>
          <name>PortA_CLK_EN</name>
          <description>GPIO Port Clock Enable</description>
          <bitRange>[13:13]</bitRange>
          <enumeratedValues>
            <enumeratedValue><name>Off</name><description>Disable</description><value>0</value></enumeratedValue>
            <enumeratedValue><name>On</name><description>Enable</description><value>1</value></enumeratedValue>
          </enumeratedValues>          
        </field>
        <field derivedFrom="PortA_CLK_EN">
          <name>PortB_CLK_EN</name>
          <bitRange>[14:14]</bitRange>
        </field>
        <field derivedFrom="PortA_CLK_EN">
          <name>PortC_CLK_EN</name>
          <bitRange>[15:15]</bitRange>
        </field>
        <field derivedFrom="PortA_CLK_EN">
          <name>PortD_CLK_EN</name>
          <bitRange>[16:16]</bitRange>
        </field>
        <!-- #PER0_ESila -->
        <!-- #PER0_VE8 -->
        <!-- #PER0_VK14_E -->
      </fields>
    </register>
    <!-- PER1_CLK -->
    <register>
      <name>PER1_CLK</name>
      <description>Periph1 Clock Enable Register</description>
      <addressOffset>0x00000010</addressOffset>
      <size>32</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
      <!-- #PER1_MASK -->
      <fields> 
        <!-- #PER1_ESila -->
        <!-- #PER1_VE8 -->
        <!-- #PER1_VK14 -->
      </fields>
    </register>
    <!-- CPU_CHK0 -->
    <register>
      <name>CPU_CHK0</name>
      <description>Clock Checker Register</description>
      <addressOffset>0x00000014</addressOffset>
      <size>32</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
      <resetMask>0xFFFFFFFF</resetMask>
      <fields> 
        <field>
          <name>PRES_REG2</name>
          <description>FreqRef Prescaller for Slow</description>
          <bitRange>[15:0]</bitRange>
        </field>
        <field>
          <name>PRES_REG0</name>
          <description>FreqRef Prescaller for Fast</description>
          <bitRange>[31:16]</bitRange>
        </field>
      </fields>
    </register>
    <!-- CPU_CHK1 -->
    <register>
      <name>CPU_CHK1</name>
      <description>Clock Checker Register</description>
      <addressOffset>0x00000018</addressOffset>
      <size>32</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
      <resetMask>0xFFFFFFFF</resetMask>
      <fields> 
        <field>
          <name>PRES_REG3</name>
          <description>Clock Prescaller for Fast</description>
          <bitRange>[15:0]</bitRange>
        </field>
        <field>
          <name>PRES_REG1</name>
          <description>Clock Prescaller for Slow</description>
          <bitRange>[31:16]</bitRange>
        </field>
      </fields>
    </register>
    <!-- CPU_CHK2 -->
    <register>
      <name>CPU_CHK2</name>
      <description>Clock Checker Register</description>
      <addressOffset>0x0000001C</addressOffset>
      <size>32</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
      <resetMask>0xFFFFFFFF</resetMask>
      <fields> 
        <field>
          <name>BASE_REG0</name>
          <description>Min factor for SLOWEST</description>
          <bitRange>[7:0]</bitRange>
        </field>
        <field>
          <name>BASE_REG1</name>
          <description>Min factor for SLOW</description>
          <bitRange>[15:8]</bitRange>
        </field>
        <field>
          <name>BASE_REG2</name>
          <description>Max factor for FAST</description>
          <bitRange>[23:16]</bitRange>
        </field>
        <field>
          <name>BASE_REG3</name>
          <description>Max factor for FASTEST</description>
          <bitRange>[31:24]</bitRange>
        </field>
      </fields>
    </register>
    <!-- CPU_STAT -->
    <register>
      <name>CPU_STAT</name>
      <description>Clock Status Register</description>
      <addressOffset>0x00000020</addressOffset>
      <size>32</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
      <resetMask>0x000FFFFF</resetMask>
      <fields> 
        <!-- #CLK_STATUS_EVENTS -->
      </fields>
    </register>
    <!-- LSI_CLK -->
    <register>
      <name>LSI_CLK</name>
      <description>Clock Contorl Register</description>
      <addressOffset>0x00000024</addressOffset>
      <size>32</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
      <resetMask>0x07FF0000</resetMask>
      <fields>
        <!-- #CLK_CTRL_EVENTS -->
      </fields>
    </register>
    <!-- LSI_CHK0 -->
    <register derivedFrom="CPU_CHK0">
      <name>LSI_CHK0</name>
      <addressOffset>0x00000028</addressOffset>
    </register>
    <!-- LSI_CHK1 -->
    <register derivedFrom="CPU_CHK1">
      <name>LSI_CHK1</name>
      <addressOffset>0x0000002C</addressOffset>
    </register>
    <!-- LSI_CHK2 -->
    <register derivedFrom="CPU_CHK2">
      <name>LSI_CHK2</name>
      <addressOffset>0x00000030</addressOffset>
    </register>        
    <!-- LSI_STAT -->
    <register>
      <name>LSI_STAT</name>
      <description>Clock Status Register</description>
      <addressOffset>0x00000034</addressOffset>
      <size>32</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
      <resetMask>0x000FFFFF</resetMask>
      <fields> 
        <!-- #CLK_STATUS_EVENTS -->
        <field>
          <name>READY</name>
          <description>Clock Ready</description>
          <bitRange>[20:20]</bitRange>
          <enumeratedValues>
            <enumeratedValue><name>Off</name><description>Clock not Ready</description><value>0</value></enumeratedValue>
            <enumeratedValue><name>On</name><description>Clock Ready</description><value>1</value></enumeratedValue>
          </enumeratedValues>          
        </field>
        <!-- #SLI_RDY_ERR_VK14 -->
      </fields>
    </register>
    <!-- #HSI_STAT -->
    <!-- LSE_CLK -->
    <register derivedFrom="LSI_CLK">
      <name>LSE_CLK</name>
      <addressOffset>0x0000003C</addressOffset>
    </register>
    <!-- LSE_CHK0 -->
    <register derivedFrom="CPU_CHK1">
      <name>LSE_CHK0</name>
      <addressOffset>0x00000040</addressOffset>
    </register>    
    <!-- LSE_CHK1 -->
    <register derivedFrom="CPU_CHK1">
      <name>LSE_CHK1</name>
      <addressOffset>0x00000044</addressOffset>
    </register>
    <!-- LSE_CHK2 -->
    <register derivedFrom="CPU_CHK2">
      <name>LSE_CHK2</name>
      <addressOffset>0x00000048</addressOffset>
    </register>
    <!-- LSE_STAT -->
    <register>
      <name>LSE_STAT</name>
      <description>Clock Status Register</description>
      <addressOffset>0x0000004C</addressOffset>
      <size>32</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
      <resetMask>0x000FFFFF</resetMask>
      <fields> 
        <!-- #CLK_STATUS_EVENTS -->        
        <field>
          <name>READY</name>
          <description>Clock Ready</description>
          <bitRange>[20:20]</bitRange>
          <enumeratedValues>
            <enumeratedValue><name>Off</name><description>Clock not Ready</description><value>0</value></enumeratedValue>
            <enumeratedValue><name>On</name><description>Clock Ready</description><value>1</value></enumeratedValue>
          </enumeratedValues>          
        </field>
      </fields>
    </register>
    <!-- HSE0_CLK -->
    <register>
      <name>HSE0_CLK</name>
      <description>Clock Contorl Register</description>
      <addressOffset>0x00000050</addressOffset>
      <size>32</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
      <resetMask>0x07FF0000</resetMask>
      <fields>
        <!-- #CLK_CTRL_EVENTS -->
        <field derivedFrom="EN_CHK_EVENT0">
          <name>HSE_ON</name>
          <description>Generator Enable</description>
          <bitRange>[27:27]</bitRange>
        </field>
        <field derivedFrom="EN_CHK_EVENT0">
          <name>HSE_BYP</name>
          <description>ByPass Mode</description>
          <bitRange>[28:28]</bitRange>
        </field>
        <field derivedFrom="EN_CHK_EVENT0">
          <name>FILTER_EN</name>
          <description>Filter Enable</description>
          <bitRange>[29:29]</bitRange>
        </field>
      </fields>
    </register>
    <!-- HSE0_CHK0 -->
    <register derivedFrom="CPU_CHK1">
      <name>HSE0_CHK0</name>
      <addressOffset>0x00000054</addressOffset>
    </register>    
    <!-- HSE0_CHK1 -->
    <register derivedFrom="CPU_CHK1">
      <name>HSE0_CHK1</name>
      <addressOffset>0x00000058</addressOffset>
    </register>
    <!-- HSE0_CHK2 -->
    <register derivedFrom="CPU_CHK2">
      <name>HSE0_CHK2</name>
      <addressOffset>0x0000005C</addressOffset>
    </register>
    <!-- HSE0_STAT -->
    <register derivedFrom="LSE_STAT">
      <name>HSE0_STAT</name>
      <addressOffset>0x00000060</addressOffset>
    </register>
    <!-- HSE1_CLK -->
    <register derivedFrom="HSE0_CLK">
      <name>HSE1_CLK</name>
      <addressOffset>0x00000064</addressOffset>
    </register>    
    <!-- HSE1_CHK0 -->
    <register derivedFrom="CPU_CHK1">
      <name>HSE1_CHK0</name>
      <addressOffset>0x00000068</addressOffset>
    </register>    
    <!-- HSE1_CHK1 -->
    <register derivedFrom="CPU_CHK1">
      <name>HSE1_CHK1</name>
      <addressOffset>0x0000006C</addressOffset>
    </register>
    <!-- HSE1_CHK2 -->
    <register derivedFrom="CPU_CHK2">
      <name>HSE1_CHK2</name>
      <addressOffset>0x00000070</addressOffset>
    </register>
    <!-- HSE1_STAT -->
    <register derivedFrom="LSE_STAT">
      <name>HSE1_STAT</name>
      <addressOffset>0x00000074</addressOffset>
    </register>
    <!-- PLL0_CLK -->
    <register>
      <name>PLL0_CLK</name>
      <description>PLL0 Control</description>
      <addressOffset>0x00000078</addressOffset>
      <size>32</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
      <!-- #PLL0_CLK -->
    </register>
    <!-- PLL0_CHK0 -->
    <register derivedFrom="CPU_CHK1">
      <name>PLL0_CHK0</name>
      <addressOffset>0x0000007C</addressOffset>
    </register>    
    <!-- PLL0_CHK1 -->
    <register derivedFrom="CPU_CHK1">
      <name>PLL0_CHK1</name>
      <addressOffset>0x00000080</addressOffset>
    </register>
    <!-- PLL0_CHK2 -->
    <register derivedFrom="CPU_CHK2">
      <name>PLL0_CHK2</name>
      <addressOffset>0x00000084</addressOffset>
    </register>
    <!-- PLL0_STAT -->
    <register derivedFrom="LSE_STAT">
      <name>PLL0_STAT</name>
      <addressOffset>0x00000088</addressOffset>
    </register>
    <!-- PLL1_CLK -->
    <register derivedFrom="PLL0_CLK">
      <name>PLL1_CLK</name>
      <addressOffset>0x0000008C</addressOffset>
    </register> 
    <!-- PLL1_CHK0 -->
    <register derivedFrom="CPU_CHK1">
      <name>PLL1_CHK0</name>
      <addressOffset>0x00000090</addressOffset>
    </register>    
    <!-- PLL1_CHK1 -->
    <register derivedFrom="CPU_CHK1">
      <name>PLL1_CHK1</name>
      <addressOffset>0x00000094</addressOffset>
    </register>
    <!-- PLL1_CHK2 -->
    <register derivedFrom="CPU_CHK2">
      <name>PLL1_CHK2</name>
      <addressOffset>0x00000098</addressOffset>
    </register>
    <!-- PLL1_STAT -->
    <register derivedFrom="LSE_STAT">
      <name>PLL1_STAT</name>
      <addressOffset>0x0000009C</addressOffset>
    </register>
    <!-- PLL2_CLK -->
    <register derivedFrom="PLL0_CLK">
      <name>PLL2_CLK</name>
      <addressOffset>0x000000A0</addressOffset>
    </register> 
    <!-- PLL2_CHK0 -->
    <register derivedFrom="CPU_CHK1">
      <name>PLL2_CHK0</name>
      <addressOffset>0x000000A4</addressOffset>
    </register>    
    <!-- PLL2_CHK1 -->
    <register derivedFrom="CPU_CHK1">
      <name>PLL2_CHK1</name>
      <addressOffset>0x000000A8</addressOffset>
    </register>
    <!-- PLL2_CHK2 -->
    <register derivedFrom="CPU_CHK2">
      <name>PLL2_CHK2</name>
      <addressOffset>0x000000AC</addressOffset>
    </register>
    <!-- PLL2_STAT -->
    <register derivedFrom="LSE_STAT">
      <name>PLL2_STAT</name>
      <addressOffset>0x000000B0</addressOffset>
    </register>
    <!-- #PLL3_ESila -->
    <!-- #PERIPH_CLK -->    
    <!-- Registers end-->
  </registers>
  <!-- peripheral end-->
</peripheral>