<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sdw_array.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_array.v</a>
defines: 
time_elapsed: 0.083s
ram usage: 10276 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sdw_array.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_array.v</a>
module main;
	reg mem_1 [1:0];
	reg [15:0] mem_2 [3:0];
	reg [15:0] work16;
	reg work1;
	initial begin
		mem_1[0] = 0;
		mem_1[1] = 1;
		mem_2[0] = 16&#39;h0000;
		mem_2[1] = 16&#39;h0001;
		mem_2[2] = 16&#39;h0002;
		mem_2[3] = 16&#39;h0003;
		#(5)
			;
		mem_1[1] = mem_1[0];
		mem_2[3] = mem_2[0];
		#(5)
			;
	end
	initial begin
		#(1)
			;
		work1 = mem_1[0];
		if (work1 != 0) begin
			$display(&#34;FAILED - mem_1 [0] init failed\n&#34;);
			$finish;
		end
		work1 = mem_1[1];
		if (work1 != 1) begin
			$display(&#34;FAILED - mem_1 [1] init failed\n&#34;);
			$finish;
		end
		work16 = mem_2[0];
		if (work16 != 16&#39;h0000) begin
			$display(&#34;FAILED - mem_2 [0] init failed\n&#34;);
			$finish;
		end
		work16 = mem_2[1];
		if (work16 != 16&#39;h0001) begin
			$display(&#34;FAILED - mem_2 [1] init failed\n&#34;);
			$finish;
		end
		work16 = mem_2[2];
		if (work16 != 16&#39;h0002) begin
			$display(&#34;FAILED - mem_2 [2] init failed\n&#34;);
			$finish;
		end
		work16 = mem_2[3];
		if (work16 != 16&#39;h0003) begin
			$display(&#34;FAILED - mem_2 [3] init failed\n&#34;);
			$finish;
		end
		#(5)
			;
		work1 = mem_1[1];
		if (work1 != 0) begin
			$display(&#34;FAILED - mem_1 [1] rhs assignment \n&#34;);
			$finish;
		end
		work16 = mem_2[3];
		if (work16 != 16&#39;h0000) begin
			$display(&#34;FAILED - mem_2 [3] rhs assignment\n&#34;);
			$finish;
		end
		$display(&#34;PASSED\n&#34;);
		$finish;
	end
endmodule

</pre>
</body>