Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:26:32 2015
| Host              : xsjrdevl11 running 64-bit Red Hat Enterprise Linux Workstation release 6.1 (Santiago)
| Design            : diffeq_paj_convert
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.109ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.714ns  (logic 8.660ns (73.929%)  route 3.054ns (26.071%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.584    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, unset)            0.000    13.584    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.757    u_var_reg[31]_i_12/O[1]
    SLICE_X13Y71         net (fo=3, unplaced)         0.330    14.087    u_var_reg[31]_i_12_n_6
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    14.130    u_var[27]_i_4/O
    SLICE_X10Y71         net (fo=1, unplaced)         0.274    14.404    u_var[27]_i_4_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.601    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, unset)            0.000    14.601    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    14.774    u_var_reg[31]_i_2/O[1]
    SLICE_X10Y73         net (fo=1, unplaced)         0.292    15.066    u_var00_out[29]
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.043    15.109    u_var[29]_i_1/O
    DSP48_X0Y29          net (fo=2, unplaced)         0.349    15.458    u_var[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, unset)          1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.638ns  (logic 8.589ns (73.801%)  route 3.049ns (26.199%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.704    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y69         net (fo=3, unplaced)         0.330    14.034    u_var_reg[27]_i_11_n_6
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.077    u_var[23]_i_4/O
    SLICE_X10Y70         net (fo=1, unplaced)         0.274    14.351    u_var[23]_i_4_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.548    u_var_reg[23]_i_2/CO[3]
    SLICE_X10Y71         net (fo=1, unset)            0.000    14.548    u_var_reg[23]_i_2_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155    14.703    u_var_reg[27]_i_2/O[3]
    SLICE_X10Y74         net (fo=1, unplaced)         0.287    14.990    u_var00_out[27]
    SLICE_X10Y74         LUT3 (Prop_lut3_I0_O)        0.043    15.033    u_var[27]_i_1/O
    DSP48_X0Y29          net (fo=2, unplaced)         0.349    15.382    u_var[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, unset)          1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.382    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.600ns  (logic 8.607ns (74.198%)  route 2.993ns (25.802%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.704    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y69         net (fo=3, unplaced)         0.330    14.034    u_var_reg[27]_i_11_n_6
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.077    u_var[23]_i_4/O
    SLICE_X10Y70         net (fo=1, unplaced)         0.274    14.351    u_var[23]_i_4_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.548    u_var_reg[23]_i_2/CO[3]
    SLICE_X10Y71         net (fo=1, unset)            0.000    14.548    u_var_reg[23]_i_2_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    14.721    u_var_reg[27]_i_2/O[1]
    SLICE_X10Y74         net (fo=1, unplaced)         0.350    15.071    u_var00_out[25]
    SLICE_X10Y74         LUT3 (Prop_lut3_I0_O)        0.043    15.114    u_var[25]_i_1/O
    DSP48_X0Y29          net (fo=2, unplaced)         0.230    15.344    u_var[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, unset)          1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.581ns  (logic 8.642ns (74.622%)  route 2.939ns (25.378%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.584    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, unset)            0.000    13.584    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.757    u_var_reg[31]_i_12/O[1]
    SLICE_X13Y71         net (fo=3, unplaced)         0.330    14.087    u_var_reg[31]_i_12_n_6
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    14.130    u_var[27]_i_4/O
    SLICE_X10Y71         net (fo=1, unplaced)         0.274    14.404    u_var[27]_i_4_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.601    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, unset)            0.000    14.601    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155    14.756    u_var_reg[31]_i_2/O[3]
    SLICE_X10Y73         net (fo=1, unplaced)         0.287    15.043    u_var00_out[31]
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.043    15.086    u_var[31]_i_1/O
    DSP48_X0Y29          net (fo=2, unplaced)         0.239    15.325    u_var[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, unset)          1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.550ns  (logic 8.553ns (74.052%)  route 2.997ns (25.948%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.704    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y69         net (fo=3, unplaced)         0.330    14.034    u_var_reg[27]_i_11_n_6
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.077    u_var[23]_i_4/O
    SLICE_X10Y70         net (fo=1, unplaced)         0.274    14.351    u_var[23]_i_4_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.548    u_var_reg[23]_i_2/CO[3]
    SLICE_X10Y71         net (fo=1, unset)            0.000    14.548    u_var_reg[23]_i_2_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119    14.667    u_var_reg[27]_i_2/O[2]
    SLICE_X13Y71         net (fo=1, unplaced)         0.266    14.933    u_var00_out[26]
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    14.976    u_var[26]_i_1/O
    DSP48_X0Y29          net (fo=2, unplaced)         0.318    15.294    u_var[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, unset)          1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.524ns  (logic 8.606ns (74.679%)  route 2.918ns (25.321%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.584    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, unset)            0.000    13.584    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.757    u_var_reg[31]_i_12/O[1]
    SLICE_X13Y71         net (fo=3, unplaced)         0.330    14.087    u_var_reg[31]_i_12_n_6
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    14.130    u_var[27]_i_4/O
    SLICE_X10Y71         net (fo=1, unplaced)         0.274    14.404    u_var[27]_i_4_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.601    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, unset)            0.000    14.601    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119    14.720    u_var_reg[31]_i_2/O[2]
    SLICE_X10Y73         net (fo=1, unplaced)         0.266    14.986    u_var00_out[30]
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.043    15.029    u_var[30]_i_1/O
    DSP48_X0Y29          net (fo=2, unplaced)         0.239    15.268    u_var[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, unset)          1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.268    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.517ns  (logic 8.604ns (74.707%)  route 2.913ns (25.293%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.584    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, unset)            0.000    13.584    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.757    u_var_reg[31]_i_12/O[1]
    SLICE_X13Y71         net (fo=3, unplaced)         0.330    14.087    u_var_reg[31]_i_12_n_6
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    14.130    u_var[27]_i_4/O
    SLICE_X10Y71         net (fo=1, unplaced)         0.274    14.404    u_var[27]_i_4_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.601    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, unset)            0.000    14.601    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    14.718    u_var_reg[31]_i_2/O[0]
    SLICE_X10Y75         net (fo=1, unplaced)         0.261    14.979    u_var00_out[28]
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    15.022    u_var[28]_i_1/O
    DSP48_X0Y29          net (fo=2, unplaced)         0.239    15.261    u_var[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, unset)          1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.261    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 8.460ns (73.508%)  route 3.049ns (26.492%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.704    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y69         net (fo=3, unplaced)         0.330    14.034    u_var_reg[27]_i_11_n_6
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.077    u_var[23]_i_4/O
    SLICE_X10Y70         net (fo=1, unplaced)         0.274    14.351    u_var[23]_i_4_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.223    14.574    u_var_reg[23]_i_2/O[3]
    SLICE_X13Y70         net (fo=1, unplaced)         0.287    14.861    u_var00_out[23]
    SLICE_X13Y70         LUT3 (Prop_lut3_I0_O)        0.043    14.904    u_var[23]_i_1/O
    DSP48_X0Y29          net (fo=2, unplaced)         0.349    15.253    u_var[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, unset)          1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.253    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.464ns  (logic 8.551ns (74.590%)  route 2.913ns (25.410%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.704    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y69         net (fo=3, unplaced)         0.330    14.034    u_var_reg[27]_i_11_n_6
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.077    u_var[23]_i_4/O
    SLICE_X10Y70         net (fo=1, unplaced)         0.274    14.351    u_var[23]_i_4_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.548    u_var_reg[23]_i_2/CO[3]
    SLICE_X10Y71         net (fo=1, unset)            0.000    14.548    u_var_reg[23]_i_2_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    14.665    u_var_reg[27]_i_2/O[0]
    SLICE_X13Y71         net (fo=1, unplaced)         0.261    14.926    u_var00_out[24]
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    14.969    u_var[24]_i_1/O
    DSP48_X0Y29          net (fo=2, unplaced)         0.239    15.208    u_var[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, unset)          1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.208    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.416ns  (logic 8.464ns (74.142%)  route 2.952ns (25.858%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300    13.576    u_var_reg[23]_i_11/O[3]
    SLICE_X10Y69         net (fo=3, unset)            0.519    14.095    u_var_reg[23]_i_11_n_4
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.138    u_var[19]_i_7/O
    SLICE_X10Y69         net (fo=1, unset)            0.011    14.149    u_var[19]_i_7_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182    14.331    u_var_reg[19]_i_2/CO[3]
    SLICE_X10Y70         net (fo=1, unset)            0.000    14.331    u_var_reg[19]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    14.504    u_var_reg[23]_i_2/O[1]
    SLICE_X13Y71         net (fo=1, unplaced)         0.292    14.796    u_var00_out[21]
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    14.839    u_var[21]_i_1/O
    DSP48_X0Y29          net (fo=2, unplaced)         0.321    15.160    u_var[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, unset)          1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.160    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.698ns  (logic 8.607ns (73.577%)  route 3.091ns (26.423%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 15.463 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.704    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y69         net (fo=3, unplaced)         0.330    14.034    u_var_reg[27]_i_11_n_6
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.077    u_var[23]_i_4/O
    SLICE_X10Y70         net (fo=1, unplaced)         0.274    14.351    u_var[23]_i_4_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.548    u_var_reg[23]_i_2/CO[3]
    SLICE_X10Y71         net (fo=1, unset)            0.000    14.548    u_var_reg[23]_i_2_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    14.721    u_var_reg[27]_i_2/O[1]
    SLICE_X10Y74         net (fo=1, unplaced)         0.350    15.071    u_var00_out[25]
    SLICE_X10Y74         LUT3 (Prop_lut3_I0_O)        0.043    15.114    u_var[25]_i_1/O
    SLICE_X11Y72         net (fo=2, unplaced)         0.328    15.442    u_var[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X11Y72         net (fo=203, unplaced)       1.158    15.463    clk_IBUF_BUFG
                         clock pessimism              0.164    15.627    
                         clock uncertainty           -0.035    15.592    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.040    15.632    u_var_reg[25]
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                         -15.442    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.395ns  (logic 8.387ns (73.602%)  route 3.008ns (26.398%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300    13.576    u_var_reg[23]_i_11/O[3]
    SLICE_X13Y69         net (fo=3, unplaced)         0.423    13.999    u_var_reg[23]_i_11_n_4
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.042    u_var[23]_i_6/O
    SLICE_X10Y70         net (fo=1, unplaced)         0.192    14.234    u_var[23]_i_6_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.278    14.512    u_var_reg[23]_i_2/O[2]
    SLICE_X13Y70         net (fo=1, unplaced)         0.266    14.778    u_var00_out[22]
    SLICE_X13Y70         LUT3 (Prop_lut3_I0_O)        0.043    14.821    u_var[22]_i_1/O
    DSP48_X0Y29          net (fo=2, unplaced)         0.318    15.139    u_var[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, unset)          1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -15.139    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.608ns  (logic 8.606ns (74.138%)  route 3.002ns (25.861%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.440ns = ( 15.440 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.584    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, unset)            0.000    13.584    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.757    u_var_reg[31]_i_12/O[1]
    SLICE_X13Y71         net (fo=3, unplaced)         0.330    14.087    u_var_reg[31]_i_12_n_6
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    14.130    u_var[27]_i_4/O
    SLICE_X10Y71         net (fo=1, unplaced)         0.274    14.404    u_var[27]_i_4_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.601    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, unset)            0.000    14.601    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119    14.720    u_var_reg[31]_i_2/O[2]
    SLICE_X10Y73         net (fo=1, unplaced)         0.266    14.986    u_var00_out[30]
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.043    15.029    u_var[30]_i_1/O
    SLICE_X10Y73         net (fo=2, unplaced)         0.323    15.352    u_var[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X10Y73         net (fo=203, unplaced)       1.135    15.440    clk_IBUF_BUFG
                         clock pessimism              0.164    15.604    
                         clock uncertainty           -0.035    15.569    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)        0.040    15.609    u_var_reg[30]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                         -15.352    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.600ns  (logic 8.589ns (74.043%)  route 3.011ns (25.957%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 15.442 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.704    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y69         net (fo=3, unplaced)         0.330    14.034    u_var_reg[27]_i_11_n_6
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.077    u_var[23]_i_4/O
    SLICE_X10Y70         net (fo=1, unplaced)         0.274    14.351    u_var[23]_i_4_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.548    u_var_reg[23]_i_2/CO[3]
    SLICE_X10Y71         net (fo=1, unset)            0.000    14.548    u_var_reg[23]_i_2_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155    14.703    u_var_reg[27]_i_2/O[3]
    SLICE_X10Y74         net (fo=1, unplaced)         0.287    14.990    u_var00_out[27]
    SLICE_X10Y74         LUT3 (Prop_lut3_I0_O)        0.043    15.033    u_var[27]_i_1/O
    SLICE_X10Y74         net (fo=2, unset)            0.311    15.344    u_var[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X10Y74         net (fo=203, unplaced)       1.137    15.442    clk_IBUF_BUFG
                         clock pessimism              0.164    15.606    
                         clock uncertainty           -0.035    15.571    
    SLICE_X10Y74         FDRE (Setup_fdre_C_D)        0.040    15.611    u_var_reg[27]
  -------------------------------------------------------------------
                         required time                         15.611    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.589ns  (logic 8.604ns (74.243%)  route 2.985ns (25.757%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 15.442 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.584    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, unset)            0.000    13.584    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.757    u_var_reg[31]_i_12/O[1]
    SLICE_X13Y71         net (fo=3, unplaced)         0.330    14.087    u_var_reg[31]_i_12_n_6
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    14.130    u_var[27]_i_4/O
    SLICE_X10Y71         net (fo=1, unplaced)         0.274    14.404    u_var[27]_i_4_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.601    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, unset)            0.000    14.601    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    14.718    u_var_reg[31]_i_2/O[0]
    SLICE_X10Y75         net (fo=1, unplaced)         0.261    14.979    u_var00_out[28]
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.043    15.022    u_var[28]_i_1/O
    SLICE_X10Y75         net (fo=2, unset)            0.311    15.333    u_var[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X10Y75         net (fo=203, unplaced)       1.137    15.442    clk_IBUF_BUFG
                         clock pessimism              0.164    15.606    
                         clock uncertainty           -0.035    15.571    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.040    15.611    u_var_reg[28]
  -------------------------------------------------------------------
                         required time                         15.611    
                         arrival time                         -15.333    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 8.551ns (74.124%)  route 2.985ns (25.876%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 15.443 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.704    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y69         net (fo=3, unplaced)         0.330    14.034    u_var_reg[27]_i_11_n_6
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.077    u_var[23]_i_4/O
    SLICE_X10Y70         net (fo=1, unplaced)         0.274    14.351    u_var[23]_i_4_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.548    u_var_reg[23]_i_2/CO[3]
    SLICE_X10Y71         net (fo=1, unset)            0.000    14.548    u_var_reg[23]_i_2_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    14.665    u_var_reg[27]_i_2/O[0]
    SLICE_X13Y71         net (fo=1, unplaced)         0.261    14.926    u_var00_out[24]
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    14.969    u_var[24]_i_1/O
    SLICE_X13Y71         net (fo=2, unset)            0.311    15.280    u_var[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X13Y71         net (fo=203, unplaced)       1.138    15.443    clk_IBUF_BUFG
                         clock pessimism              0.164    15.607    
                         clock uncertainty           -0.035    15.572    
    SLICE_X13Y71         FDRE (Setup_fdre_C_D)        0.040    15.612    u_var_reg[24]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -15.280    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 8.408ns (74.758%)  route 2.839ns (25.242%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300    13.576    u_var_reg[23]_i_11/O[3]
    SLICE_X10Y69         net (fo=3, unset)            0.519    14.095    u_var_reg[23]_i_11_n_4
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.138    u_var[19]_i_7/O
    SLICE_X10Y69         net (fo=1, unset)            0.011    14.149    u_var[19]_i_7_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182    14.331    u_var_reg[19]_i_2/CO[3]
    SLICE_X10Y70         net (fo=1, unset)            0.000    14.331    u_var_reg[19]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    14.448    u_var_reg[23]_i_2/O[0]
    SLICE_X13Y69         net (fo=1, unplaced)         0.261    14.709    u_var00_out[20]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.752    u_var[20]_i_1/O
    DSP48_X0Y29          net (fo=2, unplaced)         0.239    14.991    u_var[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, unset)          1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -14.991    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.207ns  (logic 8.246ns (73.579%)  route 2.961ns (26.421%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    13.546    u_var_reg[23]_i_11/O[2]
    SLICE_X10Y69         net (fo=3, unset)            0.505    14.051    u_var_reg[23]_i_11_n_5
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.094    u_var[19]_i_8/O
    SLICE_X10Y69         net (fo=1, unset)            0.011    14.105    u_var[19]_i_8_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.167    14.272    u_var_reg[19]_i_2/O[3]
    SLICE_X11Y67         net (fo=1, unplaced)         0.287    14.559    u_var00_out[19]
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.043    14.602    u_var[19]_i_1/O
    DSP48_X0Y29          net (fo=2, unplaced)         0.349    14.951    u_var[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, unset)          1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -14.951    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 8.185ns (73.067%)  route 3.017ns (26.933%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    13.546    u_var_reg[23]_i_11/O[2]
    SLICE_X10Y69         net (fo=3, unset)            0.505    14.051    u_var_reg[23]_i_11_n_5
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.094    u_var[19]_i_8/O
    SLICE_X10Y69         net (fo=1, unset)            0.011    14.105    u_var[19]_i_8_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.106    14.211    u_var_reg[19]_i_2/O[2]
    SLICE_X14Y69         net (fo=1, unplaced)         0.363    14.574    u_var00_out[18]
    SLICE_X14Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.617    u_var[18]_i_1/O
    DSP48_X0Y29          net (fo=2, unplaced)         0.329    14.946    u_var[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, unset)          1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -14.946    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.468ns  (logic 8.460ns (73.770%)  route 3.008ns (26.229%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns = ( 15.446 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.704    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y69         net (fo=3, unplaced)         0.330    14.034    u_var_reg[27]_i_11_n_6
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.077    u_var[23]_i_4/O
    SLICE_X10Y70         net (fo=1, unplaced)         0.274    14.351    u_var[23]_i_4_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.223    14.574    u_var_reg[23]_i_2/O[3]
    SLICE_X13Y70         net (fo=1, unplaced)         0.287    14.861    u_var00_out[23]
    SLICE_X13Y70         LUT3 (Prop_lut3_I0_O)        0.043    14.904    u_var[23]_i_1/O
    SLICE_X13Y70         net (fo=2, unplaced)         0.308    15.212    u_var[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X13Y70         net (fo=203, unplaced)       1.141    15.446    clk_IBUF_BUFG
                         clock pessimism              0.164    15.610    
                         clock uncertainty           -0.035    15.575    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)        0.040    15.615    u_var_reg[23]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                         -15.212    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.421ns  (logic 8.464ns (74.109%)  route 2.957ns (25.891%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns = ( 15.445 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300    13.576    u_var_reg[23]_i_11/O[3]
    SLICE_X10Y69         net (fo=3, unset)            0.519    14.095    u_var_reg[23]_i_11_n_4
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.138    u_var[19]_i_7/O
    SLICE_X10Y69         net (fo=1, unset)            0.011    14.149    u_var[19]_i_7_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182    14.331    u_var_reg[19]_i_2/CO[3]
    SLICE_X10Y70         net (fo=1, unset)            0.000    14.331    u_var_reg[19]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    14.504    u_var_reg[23]_i_2/O[1]
    SLICE_X13Y71         net (fo=1, unplaced)         0.292    14.796    u_var00_out[21]
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    14.839    u_var[21]_i_1/O
    SLICE_X13Y71         net (fo=2, unplaced)         0.326    15.165    u_var[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X13Y71         net (fo=203, unplaced)       1.140    15.445    clk_IBUF_BUFG
                         clock pessimism              0.164    15.609    
                         clock uncertainty           -0.035    15.574    
    SLICE_X13Y71         FDRE (Setup_fdre_C_D)        0.040    15.614    u_var_reg[21]
  -------------------------------------------------------------------
                         required time                         15.614    
                         arrival time                         -15.165    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.417ns  (logic 8.660ns (75.852%)  route 2.757ns (24.148%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 15.442 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.584    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, unset)            0.000    13.584    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.757    u_var_reg[31]_i_12/O[1]
    SLICE_X13Y71         net (fo=3, unplaced)         0.330    14.087    u_var_reg[31]_i_12_n_6
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    14.130    u_var[27]_i_4/O
    SLICE_X10Y71         net (fo=1, unplaced)         0.274    14.404    u_var[27]_i_4_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.601    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, unset)            0.000    14.601    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    14.774    u_var_reg[31]_i_2/O[1]
    SLICE_X10Y73         net (fo=1, unplaced)         0.292    15.066    u_var00_out[29]
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.043    15.109    u_var[29]_i_1/O
    SLICE_X10Y73         net (fo=2, unplaced)         0.052    15.161    u_var[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X10Y73         net (fo=203, unplaced)       1.137    15.442    clk_IBUF_BUFG
                         clock pessimism              0.164    15.606    
                         clock uncertainty           -0.035    15.571    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)        0.040    15.611    u_var_reg[29]
  -------------------------------------------------------------------
                         required time                         15.611    
                         arrival time                         -15.161    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.394ns  (logic 8.642ns (75.847%)  route 2.752ns (24.153%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 15.442 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.584    u_var_reg[27]_i_11/CO[3]
    SLICE_X11Y70         net (fo=1, unset)            0.000    13.584    u_var_reg[27]_i_11_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.757    u_var_reg[31]_i_12/O[1]
    SLICE_X13Y71         net (fo=3, unplaced)         0.330    14.087    u_var_reg[31]_i_12_n_6
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    14.130    u_var[27]_i_4/O
    SLICE_X10Y71         net (fo=1, unplaced)         0.274    14.404    u_var[27]_i_4_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.601    u_var_reg[27]_i_2/CO[3]
    SLICE_X10Y72         net (fo=1, unset)            0.000    14.601    u_var_reg[27]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155    14.756    u_var_reg[31]_i_2/O[3]
    SLICE_X10Y73         net (fo=1, unplaced)         0.287    15.043    u_var00_out[31]
    SLICE_X10Y73         LUT3 (Prop_lut3_I0_O)        0.043    15.086    u_var[31]_i_1/O
    SLICE_X10Y73         net (fo=2, unset)            0.052    15.138    u_var[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X10Y73         net (fo=203, unplaced)       1.137    15.442    clk_IBUF_BUFG
                         clock pessimism              0.164    15.606    
                         clock uncertainty           -0.035    15.571    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)        0.040    15.611    u_var_reg[31]
  -------------------------------------------------------------------
                         required time                         15.611    
                         arrival time                         -15.138    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.284ns  (logic 8.553ns (75.798%)  route 2.731ns (24.202%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 15.443 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    13.531    u_var_reg[23]_i_11/CO[3]
    SLICE_X11Y69         net (fo=1, unset)            0.000    13.531    u_var_reg[23]_i_11_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.704    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y69         net (fo=3, unplaced)         0.330    14.034    u_var_reg[27]_i_11_n_6
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.077    u_var[23]_i_4/O
    SLICE_X10Y70         net (fo=1, unplaced)         0.274    14.351    u_var[23]_i_4_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    14.548    u_var_reg[23]_i_2/CO[3]
    SLICE_X10Y71         net (fo=1, unset)            0.000    14.548    u_var_reg[23]_i_2_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119    14.667    u_var_reg[27]_i_2/O[2]
    SLICE_X13Y71         net (fo=1, unplaced)         0.266    14.933    u_var00_out[26]
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.043    14.976    u_var[26]_i_1/O
    SLICE_X13Y71         net (fo=2, unset)            0.052    15.028    u_var[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X13Y71         net (fo=203, unplaced)       1.138    15.443    clk_IBUF_BUFG
                         clock pessimism              0.164    15.607    
                         clock uncertainty           -0.035    15.572    
    SLICE_X13Y71         FDRE (Setup_fdre_C_D)        0.040    15.612    u_var_reg[26]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -15.028    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            temp/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.917ns  (logic 8.003ns (73.308%)  route 2.914ns (26.692%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 15.452 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.097    13.373    u_var_reg[23]_i_11/O[1]
    SLICE_X10Y69         net (fo=3, unset)            0.368    13.741    u_var_reg[23]_i_11_n_6
    SLICE_X10Y69         LUT4 (Prop_lut4_I1_O)        0.043    13.784    u_var[19]_i_9/O
    SLICE_X10Y69         net (fo=1, unset)            0.012    13.796    u_var[19]_i_9_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.097    13.893    u_var_reg[19]_i_2/O[1]
    SLICE_X14Y69         net (fo=1, unplaced)         0.394    14.287    u_var00_out[17]
    SLICE_X14Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.330    u_var[17]_i_1/O
    DSP48_X0Y29          net (fo=2, unplaced)         0.331    14.661    u_var[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    DSP48_X0Y29          net (fo=203, unset)          1.147    15.452    clk_IBUF_BUFG
                         clock pessimism              0.249    15.701    
                         clock uncertainty           -0.035    15.665    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.317    15.348    temp
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -14.661    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.129ns  (logic 8.387ns (75.362%)  route 2.742ns (24.638%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns = ( 15.445 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300    13.576    u_var_reg[23]_i_11/O[3]
    SLICE_X13Y69         net (fo=3, unplaced)         0.423    13.999    u_var_reg[23]_i_11_n_4
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.042    u_var[23]_i_6/O
    SLICE_X10Y70         net (fo=1, unplaced)         0.192    14.234    u_var[23]_i_6_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.278    14.512    u_var_reg[23]_i_2/O[2]
    SLICE_X13Y70         net (fo=1, unplaced)         0.266    14.778    u_var00_out[22]
    SLICE_X13Y70         LUT3 (Prop_lut3_I0_O)        0.043    14.821    u_var[22]_i_1/O
    SLICE_X13Y70         net (fo=2, unset)            0.052    14.873    u_var[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X13Y70         net (fo=203, unplaced)       1.140    15.445    clk_IBUF_BUFG
                         clock pessimism              0.164    15.609    
                         clock uncertainty           -0.035    15.574    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)        0.040    15.614    u_var_reg[22]
  -------------------------------------------------------------------
                         required time                         15.614    
                         arrival time                         -14.873    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.060ns  (logic 8.408ns (76.022%)  route 2.652ns (23.978%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns = ( 15.446 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300    13.576    u_var_reg[23]_i_11/O[3]
    SLICE_X10Y69         net (fo=3, unset)            0.519    14.095    u_var_reg[23]_i_11_n_4
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.138    u_var[19]_i_7/O
    SLICE_X10Y69         net (fo=1, unset)            0.011    14.149    u_var[19]_i_7_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182    14.331    u_var_reg[19]_i_2/CO[3]
    SLICE_X10Y70         net (fo=1, unset)            0.000    14.331    u_var_reg[19]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    14.448    u_var_reg[23]_i_2/O[0]
    SLICE_X13Y69         net (fo=1, unplaced)         0.261    14.709    u_var00_out[20]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.752    u_var[20]_i_1/O
    SLICE_X13Y69         net (fo=2, unplaced)         0.052    14.804    u_var[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X13Y69         net (fo=203, unplaced)       1.141    15.446    clk_IBUF_BUFG
                         clock pessimism              0.164    15.610    
                         clock uncertainty           -0.035    15.575    
    SLICE_X13Y69         FDRE (Setup_fdre_C_D)        0.040    15.615    u_var_reg[20]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                         -14.804    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.925ns  (logic 8.185ns (74.920%)  route 2.740ns (25.080%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns = ( 15.446 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    13.546    u_var_reg[23]_i_11/O[2]
    SLICE_X10Y69         net (fo=3, unset)            0.505    14.051    u_var_reg[23]_i_11_n_5
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.094    u_var[19]_i_8/O
    SLICE_X10Y69         net (fo=1, unset)            0.011    14.105    u_var[19]_i_8_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.106    14.211    u_var_reg[19]_i_2/O[2]
    SLICE_X14Y69         net (fo=1, unplaced)         0.363    14.574    u_var00_out[18]
    SLICE_X14Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.617    u_var[18]_i_1/O
    SLICE_X12Y69         net (fo=2, unplaced)         0.052    14.669    u_var[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X12Y69         net (fo=203, unplaced)       1.141    15.446    clk_IBUF_BUFG
                         clock pessimism              0.164    15.610    
                         clock uncertainty           -0.035    15.575    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)        0.040    15.615    u_var_reg[18]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.910ns  (logic 8.246ns (75.582%)  route 2.664ns (24.418%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns = ( 15.446 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    13.546    u_var_reg[23]_i_11/O[2]
    SLICE_X10Y69         net (fo=3, unset)            0.505    14.051    u_var_reg[23]_i_11_n_5
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.094    u_var[19]_i_8/O
    SLICE_X10Y69         net (fo=1, unset)            0.011    14.105    u_var[19]_i_8_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.167    14.272    u_var_reg[19]_i_2/O[3]
    SLICE_X11Y67         net (fo=1, unplaced)         0.287    14.559    u_var00_out[19]
    SLICE_X11Y67         LUT3 (Prop_lut3_I0_O)        0.043    14.602    u_var[19]_i_1/O
    SLICE_X11Y67         net (fo=2, unset)            0.052    14.654    u_var[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X11Y67         net (fo=203, unplaced)       1.141    15.446    clk_IBUF_BUFG
                         clock pessimism              0.164    15.610    
                         clock uncertainty           -0.035    15.575    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)        0.040    15.615    u_var_reg[19]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                         -14.654    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            u_var_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.638ns  (logic 8.003ns (75.230%)  route 2.635ns (24.770%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns = ( 15.446 - 12.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=203, unset)          1.275     3.744    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.745    temp__0/PCOUT[47]
    DSP48_X0Y31          net (fo=1, unset)            0.000     6.745    temp__0_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.822    temp__1/P[0]
    SLICE_X11Y72         net (fo=2, unset)            0.488     8.310    temp__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.043     8.353    u_var2_i_62/O
    SLICE_X11Y72         net (fo=1, unset)            0.012     8.365    u_var2_i_62_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.620    u_var2_i_34/CO[3]
    SLICE_X11Y73         net (fo=1, unset)            0.000     8.620    u_var2_i_34_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.673    u_var2_i_29/CO[3]
    SLICE_X11Y74         net (fo=1, unset)            0.000     8.673    u_var2_i_29_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.846    u_var2_i_24/O[1]
    SLICE_X12Y72         net (fo=6, unset)            0.477     9.323    in[25]
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.043     9.366    u_var2_i_32/O
    SLICE_X12Y72         net (fo=1, unset)            0.012     9.378    u_var2_i_32_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     9.633    u_var2_i_3/CO[3]
    SLICE_X12Y73         net (fo=1, unset)            0.000     9.633    u_var2_i_3_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     9.806    u_var2_i_2/O[1]
    DSP48_X0Y28          net (fo=1, unset)            0.424    10.230    u_var3[29]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.837    u_var2/P[0]
    SLICE_X11Y68         net (fo=1, unset)            0.384    13.221    u_var2_n_105
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.043    13.264    u_var[23]_i_15/O
    SLICE_X11Y68         net (fo=1, unset)            0.012    13.276    u_var[23]_i_15_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.097    13.373    u_var_reg[23]_i_11/O[1]
    SLICE_X10Y69         net (fo=3, unset)            0.368    13.741    u_var_reg[23]_i_11_n_6
    SLICE_X10Y69         LUT4 (Prop_lut4_I1_O)        0.043    13.784    u_var[19]_i_9/O
    SLICE_X10Y69         net (fo=1, unset)            0.012    13.796    u_var[19]_i_9_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.097    13.893    u_var_reg[19]_i_2/O[1]
    SLICE_X14Y69         net (fo=1, unplaced)         0.394    14.287    u_var00_out[17]
    SLICE_X14Y69         LUT3 (Prop_lut3_I0_O)        0.043    14.330    u_var[17]_i_1/O
    SLICE_X12Y69         net (fo=2, unplaced)         0.052    14.382    u_var[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000    
    D23                                               0.000    12.000    clk
    D23                  net (fo=0)                   0.000    12.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    12.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    14.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.305    clk_IBUF_BUFG_inst/O
    SLICE_X12Y69         net (fo=203, unplaced)       1.141    15.446    clk_IBUF_BUFG
                         clock pessimism              0.164    15.610    
                         clock uncertainty           -0.035    15.575    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)        0.040    15.615    u_var_reg[17]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                  1.233    




