{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682062897914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682062897917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 02:41:37 2023 " "Processing started: Fri Apr 21 02:41:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682062897917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062897917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA-NES -c FPGA-NES " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-NES -c FPGA-NES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062897917 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "10 " "Parallel compilation is enabled and will use up to 10 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1682062898706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t65/t65_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file t65/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "t65/T65_Pack.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_Pack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T65_Pack-body " "Found design unit 2: T65_Pack-body" {  } { { "t65/T65_Pack.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_Pack.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t65/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t65/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "t65/T65_ALU.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_ALU.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904254 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "t65/T65_ALU.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_ALU.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t65/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t65/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "t65/T65_MCode.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_MCode.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904256 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "t65/T65_MCode.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_MCode.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t65/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t65/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "t65/T65.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904258 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "t65/T65.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/toplevel_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/toplevel_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc " "Found entity 1: toplevel_soc" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "toplevel_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_irq_mapper " "Found entity 1: toplevel_soc_irq_mapper" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0 " "Found entity 1: toplevel_soc_mm_interconnect_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter_006" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: toplevel_soc_mm_interconnect_0_rsp_mux_001" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904299 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_rsp_mux " "Found entity 1: toplevel_soc_mm_interconnect_0_rsp_mux" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: toplevel_soc_mm_interconnect_0_rsp_demux_001" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_rsp_demux " "Found entity 1: toplevel_soc_mm_interconnect_0_rsp_demux" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: toplevel_soc_mm_interconnect_0_cmd_mux_001" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_cmd_mux " "Found entity 1: toplevel_soc_mm_interconnect_0_cmd_mux" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: toplevel_soc_mm_interconnect_0_cmd_demux_001" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_cmd_demux " "Found entity 1: toplevel_soc_mm_interconnect_0_cmd_demux" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904321 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904321 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904321 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904321 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel toplevel_soc_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel toplevel_soc_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_router_008_default_decode " "Found entity 1: toplevel_soc_mm_interconnect_0_router_008_default_decode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904335 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_mm_interconnect_0_router_008 " "Found entity 2: toplevel_soc_mm_interconnect_0_router_008" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel toplevel_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel toplevel_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: toplevel_soc_mm_interconnect_0_router_003_default_decode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904338 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_mm_interconnect_0_router_003 " "Found entity 2: toplevel_soc_mm_interconnect_0_router_003" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel toplevel_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel toplevel_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: toplevel_soc_mm_interconnect_0_router_002_default_decode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904340 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_mm_interconnect_0_router_002 " "Found entity 2: toplevel_soc_mm_interconnect_0_router_002" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel toplevel_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel toplevel_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: toplevel_soc_mm_interconnect_0_router_001_default_decode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904343 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_mm_interconnect_0_router_001 " "Found entity 2: toplevel_soc_mm_interconnect_0_router_001" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel toplevel_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel toplevel_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_router_default_decode " "Found entity 1: toplevel_soc_mm_interconnect_0_router_default_decode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904345 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_mm_interconnect_0_router " "Found entity 2: toplevel_soc_mm_interconnect_0_router" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_usb_rst " "Found entity 1: toplevel_soc_usb_rst" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_usb_gpx " "Found entity 1: toplevel_soc_usb_gpx" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_timer_0 " "Found entity 1: toplevel_soc_timer_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_sysid_qsys_0 " "Found entity 1: toplevel_soc_sysid_qsys_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_spi_0 " "Found entity 1: toplevel_soc_spi_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_sdram_pll_dffpipe_l2c " "Found entity 1: toplevel_soc_sdram_pll_dffpipe_l2c" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904372 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_sdram_pll_stdsync_sv6 " "Found entity 2: toplevel_soc_sdram_pll_stdsync_sv6" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904372 ""} { "Info" "ISGN_ENTITY_NAME" "3 toplevel_soc_sdram_pll_altpll_vg92 " "Found entity 3: toplevel_soc_sdram_pll_altpll_vg92" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904372 ""} { "Info" "ISGN_ENTITY_NAME" "4 toplevel_soc_sdram_pll " "Found entity 4: toplevel_soc_sdram_pll" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_sdram_input_efifo_module " "Found entity 1: toplevel_soc_sdram_input_efifo_module" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904376 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_sdram " "Found entity 2: toplevel_soc_sdram" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0 " "Found entity 1: toplevel_soc_nios2_gen2_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "3 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "4 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "5 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "6 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "7 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "8 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "9 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "10 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "11 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "12 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "13 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "14 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "15 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "16 toplevel_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: toplevel_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "17 toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "18 toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "19 toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "20 toplevel_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: toplevel_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""} { "Info" "ISGN_ENTITY_NAME" "21 toplevel_soc_nios2_gen2_0_cpu " "Found entity 21: toplevel_soc_nios2_gen2_0_cpu" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: toplevel_soc_nios2_gen2_0_cpu_test_bench" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_leds_pio " "Found entity 1: toplevel_soc_leds_pio" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_keycode " "Found entity 1: toplevel_soc_keycode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_key " "Found entity 1: toplevel_soc_key" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_key.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: toplevel_soc_jtag_uart_0_sim_scfifo_w" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904421 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_jtag_uart_0_scfifo_w " "Found entity 2: toplevel_soc_jtag_uart_0_scfifo_w" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904421 ""} { "Info" "ISGN_ENTITY_NAME" "3 toplevel_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: toplevel_soc_jtag_uart_0_sim_scfifo_r" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904421 ""} { "Info" "ISGN_ENTITY_NAME" "4 toplevel_soc_jtag_uart_0_scfifo_r " "Found entity 4: toplevel_soc_jtag_uart_0_scfifo_r" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904421 ""} { "Info" "ISGN_ENTITY_NAME" "5 toplevel_soc_jtag_uart_0 " "Found entity 5: toplevel_soc_jtag_uart_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904428 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682062904430 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904431 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682062904433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682062904433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682062904433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682062904433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904439 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682062904439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904440 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682062904442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_hex_digits_pio " "Found entity 1: toplevel_soc_hex_digits_pio" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/rom_prgmr.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/rom_prgmr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_PRGMR " "Found entity 1: ROM_PRGMR" {  } { { "toplevel_soc/synthesis/submodules/ROM_PRGMR.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/ROM_PRGMR.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/dev/FPGA-NES/src/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682062904455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/dev/FPGA-NES/src/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_2a03.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_2a03.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_2A03 " "Found entity 1: CPU_2A03" {  } { { "CPU_2A03.sv" "" { Text "C:/dev/FPGA-NES/src/CPU_2A03.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_architecture.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes_architecture.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NES_ARCHITECUTRE " "Found entity 1: NES_ARCHITECUTRE" {  } { { "NES_ARCHITECTURE.sv" "" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arch-testbench.sv 0 0 " "Found 0 design units, including 0 entities, in source file arch-testbench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cartridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file cartridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CARTRIDGE " "Found entity 1: CARTRIDGE" {  } { { "CARTRIDGE.sv" "" { Text "C:/dev/FPGA-NES/src/CARTRIDGE.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYS_RAM " "Found entity 1: SYS_RAM" {  } { { "SYS_RAM.sv" "" { Text "C:/dev/FPGA-NES/src/SYS_RAM.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_prgmr.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_prgmr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_PRGMR " "Found entity 1: ROM_PRGMR" {  } { { "ROM_PRGMR.sv" "" { Text "C:/dev/FPGA-NES/src/ROM_PRGMR.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "synchronizers.sv" "" { Text "C:/dev/FPGA-NES/src/synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904486 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "synchronizers.sv" "" { Text "C:/dev/FPGA-NES/src/synchronizers.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904486 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "synchronizers.sv" "" { Text "C:/dev/FPGA-NES/src/synchronizers.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prg_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file prg_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PRG_ROM " "Found entity 1: PRG_ROM" {  } { { "PRG_ROM.sv" "" { Text "C:/dev/FPGA-NES/src/PRG_ROM.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPU " "Found entity 1: PPU" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file chr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CHR_ROM " "Found entity 1: CHR_ROM" {  } { { "CHR_ROM.sv" "" { Text "C:/dev/FPGA-NES/src/CHR_ROM.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.sv 1 1 " "Found 1 design units, including 1 entities, in source file vram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM " "Found entity 1: VRAM" {  } { { "VRAM.sv" "" { Text "C:/dev/FPGA-NES/src/VRAM.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file main_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_clkgen " "Found entity 1: main_clkgen" {  } { { "main_clkgen.v" "" { Text "C:/dev/FPGA-NES/src/main_clkgen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file nes_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 nes_clkgen " "Found entity 1: nes_clkgen" {  } { { "nes_clkgen.v" "" { Text "C:/dev/FPGA-NES/src/nes_clkgen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "CONTROLLER.sv" "" { Text "C:/dev/FPGA-NES/src/CONTROLLER.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller1280.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller1280.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller1280 " "Found entity 1: vga_controller1280" {  } { { "VGA_controller1280.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller1280.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idiot_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file idiot_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 idiot_pll " "Found entity 1: idiot_pll" {  } { { "idiot_pll.v" "" { Text "C:/dev/FPGA-NES/src/idiot_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904517 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_controller1152.sv(36) " "Verilog HDL Expression warning at VGA_controller1152.sv(36): truncated literal to match 10 bits" {  } { { "VGA_controller1152.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller1152.sv" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682062904518 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_controller1152.sv(82) " "Verilog HDL Expression warning at VGA_controller1152.sv(82): truncated literal to match 10 bits" {  } { { "VGA_controller1152.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller1152.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682062904518 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_controller1152.sv(105) " "Verilog HDL Expression warning at VGA_controller1152.sv(105): truncated literal to match 10 bits" {  } { { "VGA_controller1152.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller1152.sv" 105 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682062904518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller1152.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller1152.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller1152 " "Found entity 1: vga_controller1152" {  } { { "VGA_controller1152.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller1152.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller1024.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller1024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller1024 " "Found entity 1: vga_controller1024" {  } { { "VGA_controller1024.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller1024.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller342.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller342.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller342 " "Found entity 1: vga_controller342" {  } { { "VGA_controller342.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller342.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller640.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller640.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller640 " "Found entity 1: vga_controller640" {  } { { "VGA_controller640.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller640.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/dev/FPGA-NES/src/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COLOR_PALETTE " "Found entity 1: COLOR_PALETTE" {  } { { "COLOR_PALETTE.sv" "" { Text "C:/dev/FPGA-NES/src/COLOR_PALETTE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu-testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppu-testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ppu_testbench " "Found entity 1: ppu_testbench" {  } { { "ppu-testbench.sv" "" { Text "C:/dev/FPGA-NES/src/ppu-testbench.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_sda_in toplevel.sv(406) " "Verilog HDL Implicit Net warning at toplevel.sv(406): created implicit net for \"s_sda_in\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_scl_in toplevel.sv(407) " "Verilog HDL Implicit Net warning at toplevel.sv(407): created implicit net for \"s_scl_in\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_sda_oe toplevel.sv(408) " "Verilog HDL Implicit Net warning at toplevel.sv(408): created implicit net for \"s_sda_oe\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 408 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_scl_oe toplevel.sv(409) " "Verilog HDL Implicit Net warning at toplevel.sv(409): created implicit net for \"s_scl_oe\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 409 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904545 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "toplevel_soc_sdram.v(318) " "Verilog HDL or VHDL warning at toplevel_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682062904556 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "toplevel_soc_sdram.v(328) " "Verilog HDL or VHDL warning at toplevel_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682062904557 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "toplevel_soc_sdram.v(338) " "Verilog HDL or VHDL warning at toplevel_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682062904557 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "toplevel_soc_sdram.v(682) " "Verilog HDL or VHDL warning at toplevel_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682062904557 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "toplevel_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at toplevel_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682062904558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682062904718 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2C_SDA toplevel.sv(310) " "Verilog HDL or VHDL warning at toplevel.sv(310): object \"I2C_SDA\" assigned a value but never read" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682062904719 "|toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2C_SCL toplevel.sv(310) " "Verilog HDL or VHDL warning at toplevel.sv(310): object \"I2C_SCL\" assigned a value but never read" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682062904719 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver5 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver5\"" {  } { { "toplevel.sv" "hex_driver5" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:pushbuttons\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:pushbuttons\[0\]\"" {  } { { "toplevel.sv" "pushbuttons\[0\]" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_clkgen main_clkgen:mainclk_inst " "Elaborating entity \"main_clkgen\" for hierarchy \"main_clkgen:mainclk_inst\"" {  } { { "toplevel.sv" "mainclk_inst" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll main_clkgen:mainclk_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"main_clkgen:mainclk_inst\|altpll:altpll_component\"" {  } { { "main_clkgen.v" "altpll_component" { Text "C:/dev/FPGA-NES/src/main_clkgen.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_clkgen:mainclk_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"main_clkgen:mainclk_inst\|altpll:altpll_component\"" {  } { { "main_clkgen.v" "" { Text "C:/dev/FPGA-NES/src/main_clkgen.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_clkgen:mainclk_inst\|altpll:altpll_component " "Instantiated megafunction \"main_clkgen:mainclk_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 43 " "Parameter \"clk0_multiply_by\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=main_clkgen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=main_clkgen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904801 ""}  } { { "main_clkgen.v" "" { Text "C:/dev/FPGA-NES/src/main_clkgen.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682062904801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/main_clkgen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/main_clkgen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_clkgen_altpll " "Found entity 1: main_clkgen_altpll" {  } { { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_clkgen_altpll main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated " "Elaborating entity \"main_clkgen_altpll\" for hierarchy \"main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:gjaklrewdawd " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:gjaklrewdawd\"" {  } { { "toplevel.sv" "gjaklrewdawd" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:gjaklrewdawd\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:gjaklrewdawd\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/dev/FPGA-NES/src/vga_pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:gjaklrewdawd\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:gjaklrewdawd\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/dev/FPGA-NES/src/vga_pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:gjaklrewdawd\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:gjaklrewdawd\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 11 " "Parameter \"clk0_multiply_by\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904871 ""}  } { { "vga_pll.v" "" { Text "C:/dev/FPGA-NES/src/vga_pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682062904871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll " "Found entity 1: vga_pll_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/vga_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll vga_pll:gjaklrewdawd\|altpll:altpll_component\|vga_pll_altpll:auto_generated " "Elaborating entity \"vga_pll_altpll\" for hierarchy \"vga_pll:gjaklrewdawd\|altpll:altpll_component\|vga_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nes_clkgen nes_clkgen:nesclk_inst " "Elaborating entity \"nes_clkgen\" for hierarchy \"nes_clkgen:nesclk_inst\"" {  } { { "toplevel.sv" "nesclk_inst" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nes_clkgen:nesclk_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"nes_clkgen:nesclk_inst\|altpll:altpll_component\"" {  } { { "nes_clkgen.v" "altpll_component" { Text "C:/dev/FPGA-NES/src/nes_clkgen.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nes_clkgen:nesclk_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"nes_clkgen:nesclk_inst\|altpll:altpll_component\"" {  } { { "nes_clkgen.v" "" { Text "C:/dev/FPGA-NES/src/nes_clkgen.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nes_clkgen:nesclk_inst\|altpll:altpll_component " "Instantiated megafunction \"nes_clkgen:nesclk_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 4 " "Parameter \"clk1_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 46511 " "Parameter \"inclk0_input_frequency\" = \"46511\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=nes_clkgen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=nes_clkgen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062904942 ""}  } { { "nes_clkgen.v" "" { Text "C:/dev/FPGA-NES/src/nes_clkgen.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682062904942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/nes_clkgen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/nes_clkgen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nes_clkgen_altpll " "Found entity 1: nes_clkgen_altpll" {  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062904976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062904976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nes_clkgen_altpll nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated " "Elaborating entity \"nes_clkgen_altpll\" for hierarchy \"nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idiot_pll idiot_pll:ajhwglkgjer " "Elaborating entity \"idiot_pll\" for hierarchy \"idiot_pll:ajhwglkgjer\"" {  } { { "toplevel.sv" "ajhwglkgjer" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062904993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll idiot_pll:ajhwglkgjer\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"idiot_pll:ajhwglkgjer\|altpll:altpll_component\"" {  } { { "idiot_pll.v" "altpll_component" { Text "C:/dev/FPGA-NES/src/idiot_pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062905004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "idiot_pll:ajhwglkgjer\|altpll:altpll_component " "Elaborated megafunction instantiation \"idiot_pll:ajhwglkgjer\|altpll:altpll_component\"" {  } { { "idiot_pll.v" "" { Text "C:/dev/FPGA-NES/src/idiot_pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062905011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "idiot_pll:ajhwglkgjer\|altpll:altpll_component " "Instantiated megafunction \"idiot_pll:ajhwglkgjer\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2500 " "Parameter \"clk0_divide_by\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4293 " "Parameter \"clk0_multiply_by\" = \"4293\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 43 " "Parameter \"clk1_multiply_by\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=idiot_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=idiot_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682062905011 ""}  } { { "idiot_pll.v" "" { Text "C:/dev/FPGA-NES/src/idiot_pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682062905011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/idiot_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/idiot_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 idiot_pll_altpll " "Found entity 1: idiot_pll_altpll" {  } { { "db/idiot_pll_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/idiot_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682062905045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062905045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idiot_pll_altpll idiot_pll:ajhwglkgjer\|altpll:altpll_component\|idiot_pll_altpll:auto_generated " "Elaborating entity \"idiot_pll_altpll\" for hierarchy \"idiot_pll:ajhwglkgjer\|altpll:altpll_component\|idiot_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062905048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NES_ARCHITECUTRE NES_ARCHITECUTRE:NES " "Elaborating entity \"NES_ARCHITECUTRE\" for hierarchy \"NES_ARCHITECUTRE:NES\"" {  } { { "toplevel.sv" "NES" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062905059 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sysram_enable NES_ARCHITECTURE.sv(241) " "Verilog HDL or VHDL warning at NES_ARCHITECTURE.sv(241): object \"sysram_enable\" assigned a value but never read" {  } { { "NES_ARCHITECTURE.sv" "" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682062905059 "|toplevel|NES_ARCHITECUTRE:NES"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RESET 0 NES_ARCHITECTURE.sv(244) " "Net \"RESET\" at NES_ARCHITECTURE.sv(244) has no driver or initial value, using a default initial value '0'" {  } { { "NES_ARCHITECTURE.sv" "" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682062905060 "|toplevel|NES_ARCHITECUTRE:NES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER NES_ARCHITECUTRE:NES\|CONTROLLER:playerone " "Elaborating entity \"CONTROLLER\" for hierarchy \"NES_ARCHITECUTRE:NES\|CONTROLLER:playerone\"" {  } { { "NES_ARCHITECTURE.sv" "playerone" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062905072 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "keycodes CONTROLLER.sv(53) " "Verilog HDL Always Construct warning at CONTROLLER.sv(53): inferring latch(es) for variable \"keycodes\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLLER.sv" "" { Text "C:/dev/FPGA-NES/src/CONTROLLER.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682062905072 "|toplevel|NES_ARCHITECUTRE:NES|CONTROLLER:playerone"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out CONTROLLER.sv(53) " "Verilog HDL Always Construct warning at CONTROLLER.sv(53): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLLER.sv" "" { Text "C:/dev/FPGA-NES/src/CONTROLLER.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682062905072 "|toplevel|NES_ARCHITECUTRE:NES|CONTROLLER:playerone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] CONTROLLER.sv(53) " "Inferred latch for \"data_out\[0\]\" at CONTROLLER.sv(53)" {  } { { "CONTROLLER.sv" "" { Text "C:/dev/FPGA-NES/src/CONTROLLER.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062905072 "|toplevel|NES_ARCHITECUTRE:NES|CONTROLLER:playerone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keycodes\[0\] CONTROLLER.sv(53) " "Inferred latch for \"keycodes\[0\]\" at CONTROLLER.sv(53)" {  } { { "CONTROLLER.sv" "" { Text "C:/dev/FPGA-NES/src/CONTROLLER.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062905072 "|toplevel|NES_ARCHITECUTRE:NES|CONTROLLER:playerone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keycodes\[1\] CONTROLLER.sv(53) " "Inferred latch for \"keycodes\[1\]\" at CONTROLLER.sv(53)" {  } { { "CONTROLLER.sv" "" { Text "C:/dev/FPGA-NES/src/CONTROLLER.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062905072 "|toplevel|NES_ARCHITECUTRE:NES|CONTROLLER:playerone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keycodes\[2\] CONTROLLER.sv(53) " "Inferred latch for \"keycodes\[2\]\" at CONTROLLER.sv(53)" {  } { { "CONTROLLER.sv" "" { Text "C:/dev/FPGA-NES/src/CONTROLLER.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062905072 "|toplevel|NES_ARCHITECUTRE:NES|CONTROLLER:playerone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keycodes\[3\] CONTROLLER.sv(53) " "Inferred latch for \"keycodes\[3\]\" at CONTROLLER.sv(53)" {  } { { "CONTROLLER.sv" "" { Text "C:/dev/FPGA-NES/src/CONTROLLER.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062905072 "|toplevel|NES_ARCHITECUTRE:NES|CONTROLLER:playerone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keycodes\[4\] CONTROLLER.sv(53) " "Inferred latch for \"keycodes\[4\]\" at CONTROLLER.sv(53)" {  } { { "CONTROLLER.sv" "" { Text "C:/dev/FPGA-NES/src/CONTROLLER.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062905072 "|toplevel|NES_ARCHITECUTRE:NES|CONTROLLER:playerone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keycodes\[5\] CONTROLLER.sv(53) " "Inferred latch for \"keycodes\[5\]\" at CONTROLLER.sv(53)" {  } { { "CONTROLLER.sv" "" { Text "C:/dev/FPGA-NES/src/CONTROLLER.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062905072 "|toplevel|NES_ARCHITECUTRE:NES|CONTROLLER:playerone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keycodes\[6\] CONTROLLER.sv(53) " "Inferred latch for \"keycodes\[6\]\" at CONTROLLER.sv(53)" {  } { { "CONTROLLER.sv" "" { Text "C:/dev/FPGA-NES/src/CONTROLLER.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062905072 "|toplevel|NES_ARCHITECUTRE:NES|CONTROLLER:playerone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keycodes\[7\] CONTROLLER.sv(53) " "Inferred latch for \"keycodes\[7\]\" at CONTROLLER.sv(53)" {  } { { "CONTROLLER.sv" "" { Text "C:/dev/FPGA-NES/src/CONTROLLER.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062905072 "|toplevel|NES_ARCHITECUTRE:NES|CONTROLLER:playerone"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_2A03 NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst " "Elaborating entity \"CPU_2A03\" for hierarchy \"NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\"" {  } { { "NES_ARCHITECTURE.sv" "cpu_inst" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062905077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65 NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU " "Elaborating entity \"T65\" for hierarchy \"NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\"" {  } { { "CPU_2A03.sv" "CPU" { Text "C:/dev/FPGA-NES/src/CPU_2A03.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062905086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_MCode NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|T65_MCode:mcode " "Elaborating entity \"T65_MCode\" for hierarchy \"NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|T65_MCode:mcode\"" {  } { { "t65/T65.vhd" "mcode" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062905118 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_en T65_MCode.vhd(560) " "VHDL Process Statement warning at T65_MCode.vhd(560): signal \"BCD_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "t65/T65_MCode.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_MCode.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682062905123 "|toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|T65_MCode:mcode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_ALU NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|T65_ALU:alu " "Elaborating entity \"T65_ALU\" for hierarchy \"NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|T65_ALU:alu\"" {  } { { "t65/T65.vhd" "alu" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062905152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYS_RAM NES_ARCHITECUTRE:NES\|SYS_RAM:sysram_inst " "Elaborating entity \"SYS_RAM\" for hierarchy \"NES_ARCHITECUTRE:NES\|SYS_RAM:sysram_inst\"" {  } { { "NES_ARCHITECTURE.sv" "sysram_inst" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062905164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRG_ROM NES_ARCHITECUTRE:NES\|PRG_ROM:prg_rom_inst " "Elaborating entity \"PRG_ROM\" for hierarchy \"NES_ARCHITECUTRE:NES\|PRG_ROM:prg_rom_inst\"" {  } { { "NES_ARCHITECTURE.sv" "prg_rom_inst" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062905176 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_out PRG_ROM.sv(27) " "Output port \"debug_out\" at PRG_ROM.sv(27) has no driver" {  } { { "PRG_ROM.sv" "" { Text "C:/dev/FPGA-NES/src/PRG_ROM.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682062905342 "|toplevel|NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHR_ROM NES_ARCHITECUTRE:NES\|CHR_ROM:chr_rom_inst " "Elaborating entity \"CHR_ROM\" for hierarchy \"NES_ARCHITECUTRE:NES\|CHR_ROM:chr_rom_inst\"" {  } { { "NES_ARCHITECTURE.sv" "chr_rom_inst" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062905366 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_out CHR_ROM.sv(27) " "Output port \"debug_out\" at CHR_ROM.sv(27) has no driver" {  } { { "CHR_ROM.sv" "" { Text "C:/dev/FPGA-NES/src/CHR_ROM.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682062905385 "|toplevel|NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPU NES_ARCHITECUTRE:NES\|PPU:ppu_inst " "Elaborating entity \"PPU\" for hierarchy \"NES_ARCHITECUTRE:NES\|PPU:ppu_inst\"" {  } { { "NES_ARCHITECTURE.sv" "ppu_inst" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062905392 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fine_x_scroll PPU.sv(136) " "Verilog HDL or VHDL warning at PPU.sv(136): object \"fine_x_scroll\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682062905393 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OAMDATA PPU.sv(153) " "Verilog HDL or VHDL warning at PPU.sv(153): object \"OAMDATA\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682062905393 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_size PPU.sv(173) " "Verilog HDL or VHDL warning at PPU.sv(173): object \"sprite_size\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682062905393 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "background_ptable_addr PPU.sv(174) " "Verilog HDL or VHDL warning at PPU.sv(174): object \"background_ptable_addr\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682062905393 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_ptable_addr PPU.sv(175) " "Verilog HDL or VHDL warning at PPU.sv(175): object \"sprite_ptable_addr\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682062905393 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sprite0_hit PPU.sv(203) " "Verilog HDL warning at PPU.sv(203): object sprite0_hit used but never assigned" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 203 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682062905393 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ppu_sprite_eval PPU.sv(204) " "Verilog HDL warning at PPU.sv(204): object ppu_sprite_eval used but never assigned" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 204 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682062905393 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ptable_data PPU.sv(384) " "Verilog HDL or VHDL warning at PPU.sv(384): object \"ptable_data\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682062905393 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atable_data PPU.sv(385) " "Verilog HDL or VHDL warning at PPU.sv(385): object \"atable_data\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682062905393 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ntable_byte PPU.sv(386) " "Verilog HDL or VHDL warning at PPU.sv(386): object \"ntable_byte\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 386 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682062905393 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ppu_vs PPU.sv(398) " "Verilog HDL or VHDL warning at PPU.sv(398): object \"ppu_vs\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682062905394 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ppu_hs PPU.sv(398) " "Verilog HDL or VHDL warning at PPU.sv(398): object \"ppu_hs\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682062905394 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ppu_write_request PPU.sv(439) " "Verilog HDL warning at PPU.sv(439): object ppu_write_request used but never assigned" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 439 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682062905394 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drawx PPU.sv(838) " "Verilog HDL or VHDL warning at PPU.sv(838): object \"drawx\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 838 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682062905394 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bingle PPU.sv(848) " "Verilog HDL or VHDL warning at PPU.sv(848): object \"bingle\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 848 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682062905394 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PPU.sv(281) " "Verilog HDL assignment warning at PPU.sv(281): truncated value with size 32 to match size of target (8)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682062905395 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PPU.sv(415) " "Verilog HDL assignment warning at PPU.sv(415): truncated value with size 32 to match size of target (10)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682062905395 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PPU.sv(418) " "Verilog HDL assignment warning at PPU.sv(418): truncated value with size 32 to match size of target (10)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682062905396 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 PPU.sv(486) " "Verilog HDL assignment warning at PPU.sv(486): truncated value with size 15 to match size of target (14)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682062905396 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PPU.sv(601) " "Verilog HDL assignment warning at PPU.sv(601): truncated value with size 32 to match size of target (3)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682062905396 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "packed array unpacked array types do not match PPU.sv(618) " "SystemVerilog error at PPU.sv(618): packed array type cannot be assigned to unpacked array type - types do not match" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 618 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062905396 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "NES_ARCHITECUTRE:NES\|PPU:ppu_inst " "Can't elaborate user hierarchy \"NES_ARCHITECUTRE:NES\|PPU:ppu_inst\"" {  } { { "NES_ARCHITECTURE.sv" "ppu_inst" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 266 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682062905397 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/dev/FPGA-NES/src/output_files/FPGA-NES.map.smsg " "Generated suppressed messages file C:/dev/FPGA-NES/src/output_files/FPGA-NES.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062905507 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 41 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682062906417 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 21 02:41:46 2023 " "Processing ended: Fri Apr 21 02:41:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682062906417 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682062906417 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682062906417 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062906417 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 41 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 41 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682062907019 ""}
