Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 13 13:38:28 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_my_watch_timing_summary_routed.rpt -pb top_my_watch_timing_summary_routed.pb -rpx top_my_watch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_my_watch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (7)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Hour/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Min/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Sec/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.552        0.000                      0                  248        0.191        0.000                      0                  248        4.500        0.000                       0                   208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.552        0.000                      0                  248        0.191        0.000                      0                  248        4.500        0.000                       0                   208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.450ns (26.844%)  route 3.952ns (73.156%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.638     5.159    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X63Y4          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.628     6.206    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[3]
    SLICE_X63Y3          LUT4 (Prop_lut4_I1_O)        0.299     6.505 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1/O
                         net (fo=7, routed)           0.676     7.182    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.124     7.306 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_4/O
                         net (fo=10, routed)          0.914     8.219    U_Watch/U_watch_CU/counter_reg_reg[1]
    SLICE_X57Y5          LUT5 (Prop_lut5_I3_O)        0.124     8.343 r  U_Watch/U_watch_CU/counter_reg[1]_i_3__0/O
                         net (fo=3, routed)           1.051     9.395    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_3
    SLICE_X58Y6          LUT5 (Prop_lut5_I3_O)        0.152     9.547 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]_i_3/O
                         net (fo=1, routed)           0.682    10.229    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]_i_3_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I2_O)        0.332    10.561 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]_i_1__3/O
                         net (fo=1, routed)           0.000    10.561    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]
    SLICE_X58Y6          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.518    14.859    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X58Y6          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y6          FDCE (Setup_fdce_C_D)        0.029    15.113    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.700ns (35.880%)  route 3.038ns (64.120%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.638     5.159    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X63Y4          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.628     6.206    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[3]
    SLICE_X63Y3          LUT4 (Prop_lut4_I1_O)        0.299     6.505 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1/O
                         net (fo=7, routed)           0.659     7.165    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I1_O)        0.150     7.315 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_3__0/O
                         net (fo=5, routed)           0.670     7.985    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_3
    SLICE_X59Y5          LUT3 (Prop_lut3_I2_O)        0.376     8.361 f  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[5]_i_3__2/O
                         net (fo=5, routed)           0.507     8.867    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[5]_i_3__2_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.332     9.199 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[1]_i_2/O
                         net (fo=1, routed)           0.574     9.773    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_2
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.124     9.897 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[1]_i_1__4/O
                         net (fo=1, routed)           0.000     9.897    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[1]
    SLICE_X58Y5          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.518    14.859    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X58Y5          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y5          FDCE (Setup_fdce_C_D)        0.031    15.115    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.897    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 1.448ns (30.869%)  route 3.243ns (69.131%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.638     5.159    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X63Y4          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.628     6.206    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[3]
    SLICE_X63Y3          LUT4 (Prop_lut4_I1_O)        0.299     6.505 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1/O
                         net (fo=7, routed)           0.676     7.182    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.124     7.306 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_4/O
                         net (fo=10, routed)          1.110     8.416    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[1]_1
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.150     8.566 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[4]_i_6/O
                         net (fo=1, routed)           0.304     8.870    U_Watch/U_watch_CU/counter_reg_reg[2]
    SLICE_X55Y6          LUT6 (Prop_lut6_I4_O)        0.332     9.202 r  U_Watch/U_watch_CU/counter_reg[4]_i_4/O
                         net (fo=3, routed)           0.524     9.726    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.850 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     9.850    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_1__2_n_0
    SLICE_X54Y6          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.452    14.793    U_Watch/U_watch_DP/U_Count_Hour0/CLK
    SLICE_X54Y6          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y6          FDCE (Setup_fdce_C_D)        0.079    15.097    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 1.448ns (30.935%)  route 3.233ns (69.065%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.638     5.159    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X63Y4          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.628     6.206    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[3]
    SLICE_X63Y3          LUT4 (Prop_lut4_I1_O)        0.299     6.505 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1/O
                         net (fo=7, routed)           0.676     7.182    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.124     7.306 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_4/O
                         net (fo=10, routed)          1.110     8.416    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[1]_1
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.150     8.566 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[4]_i_6/O
                         net (fo=1, routed)           0.304     8.870    U_Watch/U_watch_CU/counter_reg_reg[2]
    SLICE_X55Y6          LUT6 (Prop_lut6_I4_O)        0.332     9.202 r  U_Watch/U_watch_CU/counter_reg[4]_i_4/O
                         net (fo=3, routed)           0.514     9.716    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.840 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000     9.840    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[3]_i_1__2_n_0
    SLICE_X54Y6          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.452    14.793    U_Watch/U_watch_DP/U_Count_Hour0/CLK
    SLICE_X54Y6          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y6          FDCE (Setup_fdce_C_D)        0.079    15.097    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.208ns (25.520%)  route 3.526ns (74.480%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.638     5.159    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X63Y4          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.628     6.206    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[3]
    SLICE_X63Y3          LUT4 (Prop_lut4_I1_O)        0.299     6.505 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1/O
                         net (fo=7, routed)           0.676     7.182    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.124     7.306 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_4/O
                         net (fo=10, routed)          0.914     8.219    U_Watch/U_watch_CU/counter_reg_reg[1]
    SLICE_X57Y5          LUT5 (Prop_lut5_I3_O)        0.124     8.343 r  U_Watch/U_watch_CU/counter_reg[1]_i_3__0/O
                         net (fo=3, routed)           0.811     9.154    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_3
    SLICE_X58Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_5/O
                         net (fo=2, routed)           0.496     9.775    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_5_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I2_O)        0.118     9.893 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000     9.893    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[4]
    SLICE_X58Y6          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.518    14.859    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X58Y6          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y6          FDCE (Setup_fdce_C_D)        0.075    15.159    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 1.448ns (31.287%)  route 3.180ns (68.713%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.638     5.159    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X63Y4          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.628     6.206    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[3]
    SLICE_X63Y3          LUT4 (Prop_lut4_I1_O)        0.299     6.505 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1/O
                         net (fo=7, routed)           0.676     7.182    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.124     7.306 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_4/O
                         net (fo=10, routed)          1.110     8.416    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[1]_1
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.150     8.566 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[4]_i_6/O
                         net (fo=1, routed)           0.304     8.870    U_Watch/U_watch_CU/counter_reg_reg[2]
    SLICE_X55Y6          LUT6 (Prop_lut6_I4_O)        0.332     9.202 r  U_Watch/U_watch_CU/counter_reg[4]_i_4/O
                         net (fo=3, routed)           0.461     9.663    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[2]_1
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.124     9.787 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[2]_i_1__3/O
                         net (fo=1, routed)           0.000     9.787    U_Watch/U_watch_DP/U_Count_Hour0/D[1]
    SLICE_X54Y7          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.451    14.792    U_Watch/U_watch_DP/U_Count_Hour0/CLK
    SLICE_X54Y7          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y7          FDCE (Setup_fdce_C_D)        0.077    15.094    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.214ns (26.705%)  route 3.332ns (73.295%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.638     5.159    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X63Y4          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.628     6.206    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[3]
    SLICE_X63Y3          LUT4 (Prop_lut4_I1_O)        0.299     6.505 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1/O
                         net (fo=7, routed)           0.676     7.182    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__1_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.124     7.306 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[5]_i_4/O
                         net (fo=10, routed)          0.914     8.219    U_Watch/U_watch_CU/counter_reg_reg[1]
    SLICE_X57Y5          LUT5 (Prop_lut5_I3_O)        0.124     8.343 r  U_Watch/U_watch_CU/counter_reg[1]_i_3__0/O
                         net (fo=3, routed)           0.811     9.154    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_3
    SLICE_X58Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_5/O
                         net (fo=2, routed)           0.303     9.581    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_5_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I4_O)        0.124     9.705 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_1__2/O
                         net (fo=1, routed)           0.000     9.705    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]
    SLICE_X58Y5          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.518    14.859    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X58Y5          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y5          FDCE (Setup_fdce_C_D)        0.029    15.113    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 1.149ns (28.661%)  route 2.860ns (71.339%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.638     5.159    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X60Y2          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.606     6.284    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[0]
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.150     6.434 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3/O
                         net (fo=2, routed)           0.964     7.398    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.726 f  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.931     8.657    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X56Y4          LUT2 (Prop_lut2_I1_O)        0.153     8.810 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.359     9.168    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X55Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.452    14.793    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X55Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y4          FDCE (Setup_fdce_C_CE)      -0.412    14.606    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 1.149ns (28.661%)  route 2.860ns (71.339%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.638     5.159    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X60Y2          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.606     6.284    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[0]
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.150     6.434 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3/O
                         net (fo=2, routed)           0.964     7.398    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.726 f  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.931     8.657    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X56Y4          LUT2 (Prop_lut2_I1_O)        0.153     8.810 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.359     9.168    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X55Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.452    14.793    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X55Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y4          FDCE (Setup_fdce_C_CE)      -0.412    14.606    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.149ns (28.715%)  route 2.852ns (71.285%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.638     5.159    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X60Y2          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.606     6.284    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[0]
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.150     6.434 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3/O
                         net (fo=2, routed)           0.964     7.398    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_3_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I4_O)        0.328     7.726 f  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.931     8.657    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X56Y4          LUT2 (Prop_lut2_I1_O)        0.153     8.810 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.351     9.161    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X56Y3          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.453    14.794    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X56Y3          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y3          FDCE (Setup_fdce_C_CE)      -0.376    14.643    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.733%)  route 0.086ns (29.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.569     1.452    U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X56Y2          FDCE                                         r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDCE (Prop_fdce_C_Q)         0.164     1.616 r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=25, routed)          0.086     1.703    U_Stopwatch/U_Stopwatch_CU/w_clear
    SLICE_X57Y2          LUT6 (Prop_lut6_I2_O)        0.045     1.748 r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.748    U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state[0]_i_1_n_0
    SLICE_X57Y2          FDPE                                         r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.838     1.965    U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X57Y2          FDPE                                         r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.500     1.465    
    SLICE_X57Y2          FDPE (Hold_fdpe_C_D)         0.091     1.556    U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.269%)  route 0.163ns (46.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.569     1.452    U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X57Y2          FDPE                                         r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.593 r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.163     1.756    U_Stopwatch/U_Stopwatch_CU/state[0]
    SLICE_X56Y1          LUT3 (Prop_lut3_I0_O)        0.045     1.801 r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.801    U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state[1]_i_1_n_0
    SLICE_X56Y1          FDCE                                         r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.838     1.965    U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X56Y1          FDCE                                         r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.497     1.468    
    SLICE_X56Y1          FDCE (Hold_fdce_C_D)         0.120     1.588    U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.227ns (59.883%)  route 0.152ns (40.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.566     1.449    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X55Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.128     1.577 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/Q
                         net (fo=5, routed)           0.152     1.729    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/Q[3]
    SLICE_X56Y3          LUT6 (Prop_lut6_I4_O)        0.099     1.828 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.828    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[5]_i_2__0_n_0
    SLICE_X56Y3          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.837     1.964    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X56Y3          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X56Y3          FDCE (Hold_fdce_C_D)         0.121     1.607    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.594     1.477    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X59Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/Q
                         net (fo=4, routed)           0.134     1.752    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[5]
    SLICE_X59Y4          LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.797    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_2_n_0
    SLICE_X59Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.864     1.991    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X59Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y4          FDCE (Hold_fdce_C_D)         0.092     1.569    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.492%)  route 0.155ns (45.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.595     1.478    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X63Y4          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[1]/Q
                         net (fo=14, routed)          0.155     1.774    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[1]
    SLICE_X62Y4          LUT6 (Prop_lut6_I2_O)        0.045     1.819 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[4]_i_1__5/O
                         net (fo=1, routed)           0.000     1.819    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[4]
    SLICE_X62Y4          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.866     1.993    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X62Y4          FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[4]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X62Y4          FDCE (Hold_fdce_C_D)         0.091     1.582    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.568     1.451    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X56Y3          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDCE (Prop_fdce_C_Q)         0.164     1.615 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/Q
                         net (fo=4, routed)           0.149     1.765    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/Q[4]
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.045     1.810 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[4]_i_1__0_n_0
    SLICE_X56Y3          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.837     1.964    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X56Y3          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X56Y3          FDCE (Hold_fdce_C_D)         0.121     1.572    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.227ns (67.441%)  route 0.110ns (32.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.595     1.478    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X62Y3          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDCE (Prop_fdce_C_Q)         0.128     1.606 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=8, routed)           0.110     1.716    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[3]
    SLICE_X62Y3          LUT6 (Prop_lut6_I4_O)        0.099     1.815 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[4]_i_1__6/O
                         net (fo=1, routed)           0.000     1.815    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[4]_i_1__6_n_0
    SLICE_X62Y3          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.866     1.993    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X62Y3          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X62Y3          FDCE (Hold_fdce_C_D)         0.092     1.570    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.593%)  route 0.160ns (43.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.566     1.449    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/CLK
    SLICE_X54Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[4]/Q
                         net (fo=5, routed)           0.160     1.773    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/Q[4]
    SLICE_X54Y4          LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.818    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg[4]_i_1__1_n_0
    SLICE_X54Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.837     1.964    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/CLK
    SLICE_X54Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[4]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y4          FDCE (Hold_fdce_C_D)         0.121     1.570    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.566     1.449    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/CLK
    SLICE_X54Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]/Q
                         net (fo=5, routed)           0.160     1.773    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/Q[2]
    SLICE_X54Y4          LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.818    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg[2]_i_1__2_n_0
    SLICE_X54Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.837     1.964    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/CLK
    SLICE_X54Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y4          FDCE (Hold_fdce_C_D)         0.121     1.570    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.288%)  route 0.162ns (43.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.566     1.449    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/CLK
    SLICE_X54Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_fdce_C_Q)         0.164     1.613 f  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[4]/Q
                         net (fo=5, routed)           0.162     1.775    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/Q[4]
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.045     1.820 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.820    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg[3]_i_1__1_n_0
    SLICE_X54Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.837     1.964    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/CLK
    SLICE_X54Y4          FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[3]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y4          FDCE (Hold_fdce_C_D)         0.120     1.569    U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y2    U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y0    U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y0    U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y0    U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y0    U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y1    U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y1    U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y1    U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y1    U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y8    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y8    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y8    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y8    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y3    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y2    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y1    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y4    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y4    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y4    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y4    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y2    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y3    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y3    U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[11]/C



