v 20110115 2
C 37300 45500 1 90 0 in-1.sym
{
T 37000 45500 5 10 0 0 90 0 1
device=INPUT
T 37000 45500 5 10 1 1 90 0 1
refdes=SGND
}
C 38000 45500 1 90 0 in-1.sym
{
T 37700 45500 5 10 0 0 90 0 1
device=INPUT
T 37700 45500 5 10 1 1 90 0 1
refdes=SVCC
}
C 43800 48900 1 180 0 AM26LV32E-1.sym
{
T 44400 46700 5 10 0 1 180 0 1
device=AM26LV32E
T 45200 47200 5 10 0 1 180 0 1
footprint=TSSOP16
T 42500 46300 5 10 1 1 180 0 1
refdes=U4
}
N 37900 46100 37900 49600 4
N 37900 46300 38100 46300 4
N 37900 47400 38100 47400 4
N 37200 46100 37200 49900 4
N 38100 46600 37200 46600 4
N 38100 47700 37200 47700 4
C 46000 48200 1 180 0 in-1.sym
{
T 46000 47900 5 10 0 0 180 0 1
device=INPUT
T 46000 47900 5 10 1 1 180 0 1
refdes=DGND
}
C 46000 49400 1 180 0 in-1.sym
{
T 46000 49100 5 10 0 0 180 0 1
device=INPUT
T 46000 49100 5 10 1 1 180 0 1
refdes=DVCC
}
C 44200 46100 1 270 0 out-1.sym
{
T 44500 46100 5 10 0 0 270 0 1
device=OUTPUT
T 44500 46100 5 10 1 1 270 0 1
refdes=OUT0
}
C 44700 46100 1 270 0 out-1.sym
{
T 45000 46100 5 10 0 0 270 0 1
device=OUTPUT
T 45000 46100 5 10 1 1 270 0 1
refdes=OUT1
}
C 45200 46100 1 270 0 out-1.sym
{
T 45500 46100 5 10 0 0 270 0 1
device=OUTPUT
T 45500 46100 5 10 1 1 270 0 1
refdes=OUT2
}
C 45700 46100 1 270 0 out-1.sym
{
T 46000 46100 5 10 0 0 270 0 1
device=OUTPUT
T 46000 46100 5 10 1 1 270 0 1
refdes=OUT3
}
N 43800 46600 44300 46600 4
N 44300 46600 44300 46100 4
N 43800 48100 45400 48100 4
N 44600 48100 44600 48400 4
N 44600 48400 43800 48400 4
N 43800 47800 44100 47800 4
N 44100 47800 44100 49300 4
N 43800 46900 44800 46900 4
N 44800 46900 44800 46100 4
N 43800 47200 45300 47200 4
N 45300 47200 45300 46100 4
N 43800 47500 45800 47500 4
N 45800 47500 45800 46100 4
C 41500 50300 1 270 0 in-1.sym
{
T 41800 50300 5 10 0 0 270 0 1
device=INPUT
T 41800 50300 5 10 1 1 270 0 1
refdes=DIFFA
}
N 41600 49700 41600 46600 4
N 41600 46600 42000 46600 4
N 42000 47200 41600 47200 4
N 42000 47800 41600 47800 4
N 42000 48400 41600 48400 4
C 38100 47200 1 0 0 digital-input-1.sym
{
T 40600 48100 5 10 0 1 0 0 1
device=encoder-input
T 39800 48000 5 10 1 1 0 0 1
refdes=X2
T 38100 47200 5 10 0 0 0 0 1
source=digital input.sch
}
C 38100 46100 1 0 0 digital-input-1.sym
{
T 40600 47000 5 10 0 1 0 0 1
device=encoder-input
T 39800 46900 5 10 1 1 0 0 1
refdes=X1
T 38100 46100 5 10 0 0 0 0 1
source=digital input.sch
}
N 40400 46400 41000 46400 4
N 41000 46400 41000 46900 4
N 41000 46900 42000 46900 4
N 40400 47500 42000 47500 4
C 38100 48300 1 0 0 digital-input-1.sym
{
T 40600 49200 5 10 0 1 0 0 1
device=encoder-input
T 39800 49100 5 10 1 1 0 0 1
refdes=X3
T 38100 48300 5 10 0 0 0 0 1
source=digital input.sch
}
C 38100 49400 1 0 0 digital-input-1.sym
{
T 40600 50300 5 10 0 1 0 0 1
device=encoder-input
T 39800 50200 5 10 1 1 0 0 1
refdes=X4
T 38100 49400 5 10 0 0 0 0 1
source=digital input.sch
}
N 41000 48100 42000 48100 4
N 42000 48700 41300 48700 4
N 41300 48700 41300 49700 4
N 41300 49700 40400 49700 4
N 38100 48500 37900 48500 4
N 38100 49600 37900 49600 4
N 38100 48800 37200 48800 4
N 38100 49900 37200 49900 4
N 40400 48600 41000 48600 4
N 41000 48600 41000 48100 4
C 45300 48200 1 90 0 capacitor-1.sym
{
T 44600 48400 5 10 0 0 90 0 1
device=CAPACITOR
T 44800 48400 5 10 1 1 90 0 1
refdes=C1
T 44400 48400 5 10 0 0 90 0 1
symversion=0.1
T 45300 48200 5 10 0 0 90 0 1
footprint=0603
T 45500 48400 5 10 1 1 90 0 1
value=0.1 uF
}
N 45100 48200 45100 48100 4
N 44100 49300 45400 49300 4
N 45100 49100 45100 49300 4
N 44100 48700 43800 48700 4
