{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568694368891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568694368900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 23:26:08 2019 " "Processing started: Mon Sep 16 23:26:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568694368900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568694368900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568694368900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568694370119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568694370120 ""}
{ "Error" "EVRFX_VERI_UNMATCHED_END_COMMENT" "Part1.v(61) " "Verilog HDL syntax error at Part1.v(61): comment block must have beginning comment delimiter (slash and asterisk)" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Part1/Part1.v" 61 0 0 } }  } 0 10215 "Verilog HDL syntax error at %1!s!: comment block must have beginning comment delimiter (slash and asterisk)" 0 0 "Analysis & Synthesis" 0 -1 1568694382214 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Part1 Part1.v(29) " "Ignored design unit \"Part1\" at Part1.v(29) due to previous errors" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Part1/Part1.v" 29 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1568694382214 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "upcounter Part1.v(63) " "Ignored design unit \"upcounter\" at Part1.v(63) due to previous errors" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Part1/Part1.v" 63 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1568694382216 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decoder Part1.v(80) " "Ignored design unit \"decoder\" at Part1.v(80) due to previous errors" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 4/Part1/Part1.v" 80 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1568694382216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 0 0 " "Found 0 design units, including 0 entities, in source file part1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568694382217 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568694382294 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 16 23:26:22 2019 " "Processing ended: Mon Sep 16 23:26:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568694382294 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568694382294 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568694382294 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568694382294 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568694382916 ""}
