Reading pref.tcl

# 2022.4_2

QuestaSim> do wally-pipelined-batch.do rv64i arch64i
# QuestaSim-64 vlog 2022.4_2 Compiler 2022.12 Dec  9 2022
# Start time: 02:34:07 on Feb 03,2023
# vlog -lint -work wkdir/work_rv64i_arch64i "+incdir+../config/rv64i" "+incdir+../config/shared" ../testbench/testbench.sv ../testbench/common/functionName.sv ../testbench/common/instrNameDecTB.sv ../testbench/common/instrTrackerTB.sv ../testbench/common/wallyTracer.sv ../src/cache/cache.sv ../src/cache/cacheLRU.sv ../src/cache/cachefsm.sv ../src/cache/cacheway.sv ../src/cache/subcachelineread.sv ../src/ebu/ahbcacheinterface.sv ../src/ebu/ahbinterface.sv ../src/ebu/buscachefsm.sv ../src/ebu/busfsm.sv ../src/ebu/controllerinputstage.sv ../src/ebu/ebu.sv ../src/ebu/ebuarbfsm.sv ../src/fpu/fclassify.sv ../src/fpu/fcmp.sv ../src/fpu/fctrl.sv ../src/fpu/fcvt.sv ../src/fpu/fhazard.sv ../src/fpu/fpu.sv ../src/fpu/fregfile.sv ../src/fpu/fsgninj.sv ../src/fpu/unpack.sv ../src/fpu/unpackinput.sv ../src/generic/adder.sv ../src/generic/aplusbeq0.sv ../src/generic/arrs.sv ../src/generic/binencoder.sv ../src/generic/clockgater.sv ../src/generic/counter.sv ../src/generic/csa.sv ../src/generic/decoder.sv ../src/generic/lzc.sv ../src/generic/mux.sv ../src/generic/neg.sv ../src/generic/onehotdecoder.sv ../src/generic/or_rows.sv ../src/generic/priorityonehot.sv ../src/generic/prioritythermometer.sv ../src/hazard/hazard.sv ../src/ieu/alu.sv ../src/ieu/comparator.sv ../src/ieu/controller.sv ../src/ieu/datapath.sv ../src/ieu/extend.sv ../src/ieu/forward.sv ../src/ieu/ieu.sv ../src/ieu/regfile.sv ../src/ieu/shifter.sv ../src/ifu/decompress.sv ../src/ifu/ifu.sv ../src/ifu/irom.sv ../src/ifu/spill.sv ../src/lsu/amoalu.sv ../src/lsu/atomic.sv ../src/lsu/dtim.sv ../src/lsu/endianswap.sv ../src/lsu/lrsc.sv ../src/lsu/lsu.sv ../src/lsu/subwordread.sv ../src/lsu/subwordwrite.sv ../src/lsu/swbytemask.sv ../src/mdu/intdivrestoring.sv ../src/mdu/intdivrestoringstep.sv ../src/mdu/mdu.sv ../src/mdu/mul.sv ../src/mmu/adrdec.sv ../src/mmu/adrdecs.sv ../src/mmu/hptw.sv ../src/mmu/mmu.sv ../src/mmu/pmachecker.sv ../src/mmu/pmpadrdec.sv ../src/mmu/pmpchecker.sv ../src/mmu/tlb.sv ../src/mmu/tlbcam.sv ../src/mmu/tlbcamline.sv ../src/mmu/tlbcontrol.sv ../src/mmu/tlblru.sv ../src/mmu/tlbmixer.sv ../src/mmu/tlbram.sv ../src/mmu/tlbramline.sv ../src/mmu/vm64check.sv ../src/privileged/csr.sv ../src/privileged/csrc.sv ../src/privileged/csri.sv ../src/privileged/csrm.sv ../src/privileged/csrs.sv ../src/privileged/csrsr.sv ../src/privileged/csru.sv ../src/privileged/privdec.sv ../src/privileged/privileged.sv ../src/privileged/privmode.sv ../src/privileged/privpiperegs.sv ../src/privileged/trap.sv ../src/uncore/ahbapbbridge.sv ../src/uncore/clint_apb.sv ../src/uncore/gpio_apb.sv ../src/uncore/plic_apb.sv ../src/uncore/ram_ahb.sv ../src/uncore/rom_ahb.sv ../src/uncore/uartPC16550D.sv ../src/uncore/uart_apb.sv ../src/uncore/uncore.sv ../src/wally/cvw.sv ../src/wally/wallypipelinedcore.sv ../src/wally/wallypipelinedsoc.sv ../src/fpu/fdivsqrt/fdivsqrt.sv ../src/fpu/fdivsqrt/fdivsqrtexpcalc.sv ../src/fpu/fdivsqrt/fdivsqrtfgen2.sv ../src/fpu/fdivsqrt/fdivsqrtfgen4.sv ../src/fpu/fdivsqrt/fdivsqrtfsm.sv ../src/fpu/fdivsqrt/fdivsqrtiter.sv ../src/fpu/fdivsqrt/fdivsqrtpostproc.sv ../src/fpu/fdivsqrt/fdivsqrtpreproc.sv ../src/fpu/fdivsqrt/fdivsqrtqsel2.sv ../src/fpu/fdivsqrt/fdivsqrtqsel4.sv ../src/fpu/fdivsqrt/fdivsqrtqsel4cmp.sv ../src/fpu/fdivsqrt/fdivsqrtstage2.sv ../src/fpu/fdivsqrt/fdivsqrtstage4.sv ../src/fpu/fdivsqrt/fdivsqrtuotfc2.sv ../src/fpu/fdivsqrt/fdivsqrtuotfc4.sv ../src/fpu/fma/fma.sv ../src/fpu/fma/fmaadd.sv ../src/fpu/fma/fmaalign.sv ../src/fpu/fma/fmaexpadd.sv ../src/fpu/fma/fmalza.sv ../src/fpu/fma/fmamult.sv ../src/fpu/fma/fmasign.sv ../src/fpu/postproc/cvtshiftcalc.sv ../src/fpu/postproc/divshiftcalc.sv ../src/fpu/postproc/flags.sv ../src/fpu/postproc/fmashiftcalc.sv ../src/fpu/postproc/negateintres.sv ../src/fpu/postproc/normshift.sv ../src/fpu/postproc/postprocess.sv ../src/fpu/postproc/resultsign.sv ../src/fpu/postproc/round.sv ../src/fpu/postproc/roundsign.sv ../src/fpu/postproc/shiftcorrection.sv ../src/fpu/postproc/specialcase.sv ../src/generic/flop/flop.sv ../src/generic/flop/flopen.sv ../src/generic/flop/flopenl.sv ../src/generic/flop/flopenr.sv ../src/generic/flop/flopenrc.sv ../src/generic/flop/flopens.sv ../src/generic/flop/flopr.sv ../src/generic/flop/floprc.sv ../src/generic/flop/synchronizer.sv ../src/generic/mem/ram1p1rwbe.sv ../src/generic/mem/ram1p1rwbe_64x128.sv ../src/generic/mem/ram1p1rwbe_64x44.sv ../src/generic/mem/ram2p1r1wbe.sv ../src/generic/mem/ram2p1r1wbe_1024x69.sv ../src/generic/mem/rom1p1r.sv ../src/generic/mem/rom1p1r_128x32.sv ../src/ifu/bpred/RASPredictor.sv ../src/ifu/bpred/bpred.sv ../src/ifu/bpred/btb.sv ../src/ifu/bpred/foldedgshare.sv ../src/ifu/bpred/globalhistory.sv ../src/ifu/bpred/gshare.sv ../src/ifu/bpred/localHistoryPredictor.sv ../src/ifu/bpred/optgshare.sv ../src/ifu/bpred/satCounter2.sv ../src/ifu/bpred/speculativeglobalhistory.sv ../src/ifu/bpred/speculativegshare.sv ../src/ifu/bpred/twoBitPredictor.sv -suppress 2583 -suppress 7063,2596 
# -- Compiling package testbench_sv_unit
# -- Compiling module testbench
# -- Compiling module riscvassertions
# -- Compiling module DCacheFlushFSM
# -- Compiling module copyShadow
# -- Compiling module FunctionName
# -- Compiling module instrNameDecTB
# -- Compiling module instrTrackerTB
# -- Compiling module wallyTracer
# ** Warning: ../testbench/common/wallyTracer.sv(41): (vlog-2623) Undefined variable: clk.
# ** Warning: ../testbench/common/wallyTracer.sv(43): (vlog-2623) Undefined variable: InstrValidD.
# ** Warning: ../testbench/common/wallyTracer.sv(44): (vlog-2623) Undefined variable: InstrValidE.
# ** Warning: ../testbench/common/wallyTracer.sv(53): (vlog-2623) Undefined variable: StallF.
# ** Warning: ../testbench/common/wallyTracer.sv(54): (vlog-2623) Undefined variable: StallD.
# ** Warning: ../testbench/common/wallyTracer.sv(65): (vlog-2623) Undefined variable: STATUS_SXL.
# ** Warning: ../testbench/common/wallyTracer.sv(66): (vlog-2623) Undefined variable: STATUS_UXL.
# -- Compiling module cache
# -- Compiling module cacheLRU
# -- Compiling module cachefsm
# -- Compiling module cacheway
# -- Compiling module subcachelineread
# -- Compiling module ahbcacheinterface
# -- Compiling module ahbinterface
# -- Compiling module buscachefsm
# -- Compiling module busfsm
# -- Compiling module controllerinputstage
# -- Compiling module ebu
# -- Compiling module ebufsmarb
# -- Compiling module fclassify
# -- Compiling module fcmp
# -- Compiling module fctrl
# -- Compiling module fcvt
# -- Compiling module fhazard
# -- Compiling module fpu
# -- Compiling module fregfile
# -- Compiling module fsgninj
# -- Compiling module unpack
# -- Compiling module unpackinput
# -- Compiling module adder
# -- Compiling module aplusbeq0
# -- Compiling module arrs
# -- Compiling module binencoder
# -- Compiling module clockgater
# -- Compiling module counter
# -- Compiling module csa
# -- Compiling module decoder
# -- Compiling module lzc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module mux4
# -- Compiling module mux5
# -- Compiling module mux6
# -- Compiling module neg
# -- Compiling module onehotdecoder
# -- Compiling module or_rows
# -- Compiling module priorityonehot
# -- Compiling module prioritythermometer
# -- Compiling module hazard
# -- Compiling module alu
# -- Compiling module comparator
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module extend
# -- Compiling module forward
# -- Compiling module ieu
# -- Compiling module regfile
# -- Compiling module shifter
# -- Compiling module decompress
# -- Compiling module ifu
# -- Compiling module irom
# -- Compiling module spill
# -- Compiling module amoalu
# -- Compiling module atomic
# -- Compiling module dtim
# -- Compiling module endianswap
# -- Compiling module lrsc
# -- Compiling module lsu
# -- Compiling module subwordread
# -- Compiling module subwordwrite
# -- Compiling module swbytemask
# -- Compiling module intdivrestoring
# -- Compiling module intdivrestoringstep
# -- Compiling module mdu
# -- Compiling module mul
# -- Compiling module adrdec
# -- Compiling module adrdecs
# -- Compiling module hptw
# -- Compiling module mmu
# -- Compiling module pmachecker
# -- Compiling module pmpadrdec
# -- Compiling module pmpchecker
# -- Compiling module tlb
# -- Compiling module tlbcam
# -- Compiling module tlbcamline
# -- Compiling module tlbcontrol
# -- Compiling module tlblru
# -- Compiling module tlbmixer
# -- Compiling module tlbram
# -- Compiling module tlbramline
# -- Compiling module vm64check
# -- Compiling module csr
# -- Compiling module csrc
# -- Compiling module csri
# -- Compiling module csrm
# -- Compiling module csrs
# -- Compiling module csrsr
# -- Compiling module csru
# -- Compiling module privdec
# -- Compiling module privileged
# -- Compiling module privmode
# -- Compiling module privpiperegs
# -- Compiling module trap
# -- Compiling module ahbapbbridge
# -- Compiling module clint_apb
# -- Compiling module timeregsync
# -- Compiling module timereg
# -- Compiling module binarytogray
# -- Compiling module graytobinary
# -- Compiling module gpio_apb
# -- Compiling module plic_apb
# -- Compiling module ram_ahb
# -- Compiling module rom_ahb
# -- Compiling module uartPC16550D
# -- Compiling module uart_apb
# -- Compiling module uncore
# -- Compiling package cvw
# -- Compiling module wallypipelinedcore
# -- Compiling module wallypipelinedsoc
# -- Compiling module fdivsqrt
# -- Compiling module fdivsqrtexpcalc
# -- Compiling module fdivsqrtfgen2
# -- Compiling module fdivsqrtfgen4
# -- Compiling module fdivsqrtfsm
# -- Compiling module fdivsqrtiter
# -- Compiling module fdivsqrtpostproc
# -- Compiling module fdivsqrtpreproc
# -- Compiling module fdivsqrtqsel2
# -- Compiling module fdivsqrtqsel4
# -- Compiling module fdivsqrtqsel4cmp
# -- Compiling module fdivsqrtstage2
# -- Compiling module fdivsqrtstage4
# -- Compiling module fdivsqrtuotfc2
# -- Compiling module fdivsqrtuotfc4
# -- Compiling module fma
# -- Compiling module fmaadd
# -- Compiling module fmaalign
# -- Compiling module fmaexpadd
# -- Compiling module fmalza
# -- Compiling module fmamult
# -- Compiling module fmasign
# -- Compiling module cvtshiftcalc
# -- Compiling module divshiftcalc
# -- Compiling module flags
# -- Compiling module fmashiftcalc
# -- Compiling module negateintres
# -- Compiling module normshift
# -- Compiling module postprocess
# -- Compiling module resultsign
# -- Compiling module round
# -- Compiling module roundsign
# -- Compiling module shiftcorrection
# ** Warning: ../src/fpu/postproc/shiftcorrection.sv(67): (vlog-2697) LSB -2 of part-select into 'Shifted' is out of bounds.
# ** Warning: ../src/fpu/postproc/shiftcorrection.sv(68): (vlog-2697) LSB -1 of part-select into 'Shifted' is out of bounds.
# -- Compiling module specialcase
# -- Compiling module flop
# -- Compiling module flopen
# -- Compiling module flopenl
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module flopens
# -- Compiling module flopr
# -- Compiling module floprc
# -- Compiling module synchronizer
# -- Compiling module ram1p1rwbe
# -- Compiling module ram1p1rwbe_64x128
# -- Compiling module ram1p1rwbe_64x44
# -- Compiling module ram2p1r1wbe
# -- Compiling module ram2p1r1wbe_1024x69
# -- Compiling module rom1p1r
# -- Compiling module rom1p1r_128x32
# -- Compiling module RASPredictor
# -- Compiling module bpred
# -- Compiling module btb
# -- Compiling module foldedgshare
# -- Compiling module globalhistory
# -- Compiling module gshare
# -- Compiling module localHistoryPredictor
# -- Compiling module optgshare
# -- Compiling module satCounter2
# -- Compiling module speculativeglobalhistory
# -- Compiling module speculativegshare
# -- Compiling module twoBitPredictor
# 
# Top level modules:
# 	testbench
# 	wallyTracer
# 	arrs
# 	clockgater
# 	counter
# 	mux6
# 	prioritythermometer
# 	timereg
# 	fdivsqrtqsel4
# 	ram1p1rwbe_64x128
# 	ram2p1r1wbe_1024x69
# 	rom1p1r_128x32
# 	foldedgshare
# 	localHistoryPredictor
# 	optgshare
# End time: 02:34:08 on Feb 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 9, Suppressed Warnings: 11
# QuestaSim-64 vopt 2022.4_2 Compiler 2022.12 Dec  9 2022
# Start time: 02:34:08 on Feb 03,2023
# vopt wkdir/work_rv64i_arch64i.testbench -work wkdir/work_rv64i_arch64i -G TEST=arch64i -o testbenchopt 
# 
# Top level modules:
# 	testbench
# 
# Analyzing design...
# -- Loading module testbench
# -- Loading module flopenr
# -- Loading module riscvassertions
# -- Loading module wallypipelinedsoc
# -- Loading module synchronizer
# -- Loading module wallypipelinedcore
# -- Loading module ifu
# -- Loading module flopenl
# -- Loading module flopenrc
# -- Loading module mux2
# -- Loading module ieu
# -- Loading module controller
# -- Loading module datapath
# -- Loading module regfile
# -- Loading module extend
# -- Loading module mux3
# -- Loading module comparator
# -- Loading module alu
# -- Loading module shifter
# -- Loading module mux5
# -- Loading module forward
# -- Loading module lsu
# -- Loading module subwordread
# -- Loading module subwordwrite
# -- Loading module swbytemask
# -- Loading module flopen
# -- Loading module hazard
# -- Loading module instrTrackerTB
# -- Loading module instrNameDecTB
# -- Loading module DCacheFlushFSM
# -- Loading module flop
# -- Loading module spill
# -- Loading module irom
# -- Loading module rom1p1r
# -- Loading module decompress
# -- Loading module dtim
# -- Loading module ram1p1rwbe
# Optimizing 50 design-units (inlining 75/82 module instances):
# -- Optimizing package testbench_sv_unit(fast)
# -- Inlining module flopenr(fast)
# -- Inlining module flopenr(fast__1)
# -- Inlining module riscvassertions(fast)
# -- Inlining module synchronizer(fast)
# -- Inlining module mux2(fast)
# -- Inlining module flopenr(fast__2)
# -- Inlining module mux2(fast__1)
# -- Inlining module spill(fast)
# -- Inlining module flopen(fast)
# -- Inlining module rom1p1r(fast)
# -- Inlining module irom(fast)
# -- Inlining module flopenl(fast)
# -- Inlining module flopenl(fast__1)
# -- Inlining module flopenrc(fast)
# -- Inlining module decompress(fast)
# -- Inlining module flopenr(fast__3)
# -- Inlining module ifu(fast)
# -- Inlining module flopenrc(fast__1)
# -- Inlining module flopenrc(fast__2)
# -- Inlining module mux2(fast__2)
# -- Inlining module flopenrc(fast__3)
# -- Inlining module flopenrc(fast__4)
# -- Inlining module controller(fast)
# -- Inlining module regfile(fast)
# -- Inlining module extend(fast)
# -- Inlining module mux3(fast)
# -- Inlining module comparator(fast)
# -- Inlining module shifter(fast)
# -- Inlining module alu(fast)
# -- Inlining module mux5(fast)
# -- Inlining module datapath(fast)
# -- Inlining module forward(fast)
# -- Inlining module ieu(fast)
# -- Inlining module mux2(fast__3)
# -- Inlining module ram1p1rwbe(fast)
# -- Inlining module dtim(fast)
# -- Inlining module subwordread(fast)
# -- Inlining module subwordwrite(fast)
# -- Inlining module swbytemask(fast)
# -- Inlining module flopen(fast__1)
# -- Inlining module lsu(fast)
# -- Inlining module hazard(fast)
# -- Inlining module wallypipelinedcore(fast)
# -- Inlining module wallypipelinedsoc(fast)
# -- Inlining module flop(fast)
# -- Inlining module DCacheFlushFSM(fast)
# -- Optimizing module testbench(fast)
# -- Optimizing module instrNameDecTB(fast)
# -- Optimizing module instrTrackerTB(fast)
# Optimized design name is testbenchopt
# End time: 02:34:09 on Feb 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Errors: 5
# vsim -lib wkdir/work_rv64i_arch64i testbenchopt -fatal 7 
# Start time: 02:34:09 on Feb 03,2023
# //  Questa Sim-64
# //  Version 2022.4_2 linux_x86_64 Dec  9 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.instrTrackerTB(fast)
# Loading work.instrNameDecTB(fast)
# TEST is arch64i
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/add-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/add-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/addi-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/addi-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/addiw-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/addiw-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/addw-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/addw-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/and-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/and-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/andi-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/andi-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/auipc-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/auipc-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/beq-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/beq-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/bge-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/bge-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/bgeu-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/bgeu-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/blt-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/blt-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/bltu-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/bltu-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/bne-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/bne-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/fence-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/fence-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/jal-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/jal-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/jalr-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/jalr-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/lb-align-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/lb-align-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/lbu-align-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/lbu-align-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/ld-align-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/ld-align-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/lh-align-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/lh-align-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/lhu-align-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/lhu-align-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/lui-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/lui-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/lw-align-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/lw-align-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/lwu-align-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/lwu-align-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/or-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/or-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/ori-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/ori-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/sb-align-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/sb-align-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/sd-align-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/sd-align-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/sh-align-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/sh-align-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/sll-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/sll-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/slli-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/slli-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/slliw-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/slliw-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/sllw-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/sllw-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/slt-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/slt-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/slti-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/slti-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/sltiu-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/sltiu-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/sltu-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/sltu-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/sra-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/sra-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/srai-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/srai-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/sraiw-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/sraiw-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/sraw-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/sraw-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/srl-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/srl-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/srli-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/srli-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/srliw-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/srliw-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/srlw-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/srlw-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/sub-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/sub-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/subw-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/subw-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/sw-align-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/sw-align-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/xor-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/xor-01.S succeeded.  Brilliant!!!
# Read memfile ../../tests/riscof/work/riscv-arch-test/rv64i_m/I/src/xori-01.S/ref/ref.elf.memfile
# rv64i_m/I/src/xori-01.S succeeded.  Brilliant!!!
# SUCCESS! All tests ran without failures.
# ** Note: $stop    : ../testbench/testbench.sv(380)
#    Time: 2118405 ns  Iteration: 0  Instance: /testbench
# Break at ../testbench/testbench.sv line 380
# Stopped at ../testbench/testbench.sv line 380
# End time: 02:34:55 on Feb 03,2023, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
