# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Projekt.srcs/sources_1/new/FSM_door_lock.vhd" \
"../../../../Projekt.srcs/sim_1/new/tb_FSM_door_lock.vhd" \

# Do not sort compile order
nosort
