[Wed Feb  7 05:39:47 2024] [common_functions.c][line: 192] INFO: asserting the reset of subsystems from sys con 

[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register reset_control at address 0x1e10010 is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register reset_control at address 0x1e10010 is successful and data read ix 0x3f7f01ff
[Wed Feb  7 05:39:47 2024] [common_functions.c][line: 196] INFO: deasserting the reset of subsystems from sys con 

[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register reset_control at address 0x1e10010 is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register reset_control at address 0x1e10010 is successful and data read ix 0x3f7f01ff
[Wed Feb  7 05:39:47 2024] [common_functions.c][line: 207] INFO: asserting the reset of CRUX from CAR registers

[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_clock disable at address 0x2408094 is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_clock disable at address 0x2408094 is successful and data read ix 0x1
[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_clock_disable at address 0x2408098 is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_clock disable at address 0x2408098 is successful and data read ix 0x1
[Wed Feb  7 05:39:47 2024] [common_functions.c][line: 215] INFO: deasserting the reset of CRUX from CAR registers

[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_clock disable at address 0x2408094 is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_clock disable at address 0x2408094 is successful and data read ix 0x0
[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_soft_reset at address 0x2408098 is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_soft_reset at address 0x2408098 is successful and data read ix 0x0
[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_soft_reset at address 0x2408190 is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_soft_reset at address 0x2408190 is successful and data read ix 0x0
[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_soft_reset at address 0x2408194 is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_soft_reset at address 0x2408194 is successful and data read ix 0x0
[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_soft_reset at address 0x2408198 is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_soft_reset at address 0x2408198 is successful and data read ix 0x0
[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_soft_reset at address 0x240819c is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_soft_reset at address 0x240819c is successful and data read ix 0x0
[Wed Feb  7 05:39:47 2024] [common_functions.c][line: 139] INFO: asserting the reset and disabling the clocks 

[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register car_clock_disable0 at address 0x2408000 is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register car_clock_disable0 at address 0x2408000 is successful and data read ix 0xffffffff
[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register car_clock_disable1 at address 0x2408004 is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register car_clock_disable1 at address 0x2408004 is successful and data read ix 0xff
[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register car_soft_reset0 at address 0x2408008 is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register car_soft_reset0 at address 0x2408008 is successful and data read ix 0x0
[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register car_soft_reset1 at address 0x240800c is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register car_soft_reset1 at address 0x240800c is successful and data read ix 0x0
[Wed Feb  7 05:39:47 2024] [common_functions.c][line: 159] INFO: deaserting the reset and enabling the clocks 

[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register car_clock_disable0 at address 0x2408000 is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register car_clock_disable0 at address 0x2408000 is successful and data read ix 0x0
[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register car_clock_disable1 at address 0x2408004 is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register car_clock_disable1 at address 0x2408004 is successful and data read ix 0x0
[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register car_soft_reset0 at address 0x2408008 is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register car_soft_reset0 at address 0x2408008 is successful and data read ix 0xffffffff
[Wed Feb  7 05:39:47 2024] [cli.c][line: 1144] INFO: data write operation from register car_soft_reset1 at address 0x240800c is successful
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register car_soft_reset1 at address 0x240800c is successful and data read ix 0xff
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register car_mem_car_vex_reset_release0 at address 0x2408080 is successful and data read ix 0xffffffff
[Wed Feb  7 05:39:47 2024] [cli.c][line: 925] INFO: data read operation from register car_mem_car_vex_reset_release1 at address 0x2408084 is successful and data read ix 0xff
[Wed Feb  7 05:39:47 2024] [init.c][line: 37] INFO: common configuration done 

[Wed Feb  7 05:39:53 2024] [common_functions.c][line: 192] INFO: asserting the reset of subsystems from sys con 

[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register reset_control at address 0x1e10010 is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register reset_control at address 0x1e10010 is successful and data read ix 0x3f6f01f0
[Wed Feb  7 05:39:53 2024] [common_functions.c][line: 196] INFO: deasserting the reset of subsystems from sys con 

[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register reset_control at address 0x1e10010 is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register reset_control at address 0x1e10010 is successful and data read ix 0x3f7f01ff
[Wed Feb  7 05:39:53 2024] [common_functions.c][line: 207] INFO: asserting the reset of CRUX from CAR registers

[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_clock disable at address 0x2408094 is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_clock disable at address 0x2408094 is successful and data read ix 0x1
[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_clock_disable at address 0x2408098 is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_clock disable at address 0x2408098 is successful and data read ix 0x1
[Wed Feb  7 05:39:53 2024] [common_functions.c][line: 215] INFO: deasserting the reset of CRUX from CAR registers

[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_clock disable at address 0x2408094 is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_clock disable at address 0x2408094 is successful and data read ix 0x0
[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_soft_reset at address 0x2408098 is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_soft_reset at address 0x2408098 is successful and data read ix 0x0
[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_soft_reset at address 0x2408190 is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_soft_reset at address 0x2408190 is successful and data read ix 0x0
[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_soft_reset at address 0x2408194 is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_soft_reset at address 0x2408194 is successful and data read ix 0x0
[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_soft_reset at address 0x2408198 is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_soft_reset at address 0x2408198 is successful and data read ix 0x0
[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register abc_noc_soft_reset at address 0x240819c is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register abc_noc_soft_reset at address 0x240819c is successful and data read ix 0x0
[Wed Feb  7 05:39:53 2024] [common_functions.c][line: 139] INFO: asserting the reset and disabling the clocks 

[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register car_clock_disable0 at address 0x2408000 is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register car_clock_disable0 at address 0x2408000 is successful and data read ix 0xffffffff
[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register car_clock_disable1 at address 0x2408004 is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register car_clock_disable1 at address 0x2408004 is successful and data read ix 0xff
[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register car_soft_reset0 at address 0x2408008 is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register car_soft_reset0 at address 0x2408008 is successful and data read ix 0x0
[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register car_soft_reset1 at address 0x240800c is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register car_soft_reset1 at address 0x240800c is successful and data read ix 0x0
[Wed Feb  7 05:39:53 2024] [common_functions.c][line: 159] INFO: deaserting the reset and enabling the clocks 

[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register car_clock_disable0 at address 0x2408000 is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register car_clock_disable0 at address 0x2408000 is successful and data read ix 0x0
[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register car_clock_disable1 at address 0x2408004 is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register car_clock_disable1 at address 0x2408004 is successful and data read ix 0x0
[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register car_soft_reset0 at address 0x2408008 is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register car_soft_reset0 at address 0x2408008 is successful and data read ix 0xffffffff
[Wed Feb  7 05:39:53 2024] [cli.c][line: 1144] INFO: data write operation from register car_soft_reset1 at address 0x240800c is successful
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register car_soft_reset1 at address 0x240800c is successful and data read ix 0xff
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register car_mem_car_vex_reset_release0 at address 0x2408080 is successful and data read ix 0xffffffff
[Wed Feb  7 05:39:53 2024] [cli.c][line: 925] INFO: data read operation from register car_mem_car_vex_reset_release1 at address 0x2408084 is successful and data read ix 0xff
[Wed Feb  7 05:39:53 2024] [init.c][line: 37] INFO: common configuration done 

[Wed Feb  7 05:39:55 2024] [dnrt_jesd_vex_rx_path_usecases_08_01_24.c][line: 2195] INFO: logger beginning

[Wed Feb  7 05:39:56 2024] [cli.c][line: 952] INFO: data read operation from register STRM2CIO_INT_ENABLE of instance no 0  at address 0xc044 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1203] INFO: data write operation from register STRM2CIO_INT_ENABLE of instance no 0  at address 0xc044 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 952] INFO: data read operation from register STRM2CIO_MEM_FIFO_STATUS_CTL of instance no 0  at address 0xc010 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1203] INFO: data write operation from register STRM2CIO_MEM_FIFO_STATUS_CTL of instance no 0  at address 0xc010 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 952] INFO: data read operation from register STRM2CIO_MEM_WORD_CNT_CTL of instance no 0  at address 0xc020 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1203] INFO: data write operation from register STRM2CIO_MEM_WORD_CNT_CTL of instance no 0  at address 0xc020 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_HBI_INTR_INT_HIGH_EN at address 0x8000084 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_HBI_INTR_INT_LOW_EN at address 0x8000088 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_HBI_H2B_FF_H2B_FIFO_CONTROL at address 0x8000308 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_HBI_H2B_CREDIT_READY_CS at address 0x8000310 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL0 at address 0x8000480 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL0 at address 0x8000400 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL0 at address 0x8000500 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL0 at address 0x8000580 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL0 at address 0x8000700 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL1 at address 0x8000484 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL1 at address 0x8000404 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL1 at address 0x8000504 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL1 at address 0x8000584 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL1 at address 0x8000704 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL2 at address 0x8000488 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL2 at address 0x8000408 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL2 at address 0x8000508 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL2 at address 0x8000588 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL2 at address 0x8000708 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL3 at address 0x800048c is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL3 at address 0x800040c is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL3 at address 0x800050c is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL3 at address 0x800058c is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL3 at address 0x800070c is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL4 at address 0x8000490 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL4 at address 0x8000410 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL4 at address 0x8000510 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL4 at address 0x8000590 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL4 at address 0x8000710 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL5 at address 0x8000494 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL5 at address 0x8000414 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL5 at address 0x8000514 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL5 at address 0x8000594 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL5 at address 0x8000714 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL6 at address 0x8000498 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL6 at address 0x8000418 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL6 at address 0x8000518 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL6 at address 0x8000598 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL6 at address 0x8000718 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL7 at address 0x800049c is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL7 at address 0x800041c is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL7 at address 0x800051c is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL7 at address 0x800059c is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL7 at address 0x800071c is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL8 at address 0x80004a0 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL8 at address 0x8000420 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL8 at address 0x8000520 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL8 at address 0x80005a0 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL8 at address 0x8000720 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL9 at address 0x80004a4 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL9 at address 0x8000424 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL9 at address 0x8000524 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL9 at address 0x80005a4 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL9 at address 0x8000724 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL10 at address 0x80004a8 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL10 at address 0x8000428 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL10 at address 0x8000528 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL10 at address 0x80005a8 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL10 at address 0x8000728 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL11 at address 0x80004ac is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL11 at address 0x800042c is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL11 at address 0x800052c is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL11 at address 0x80005ac is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL11 at address 0x800072c is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL12 at address 0x80004b0 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL12 at address 0x8000430 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL12 at address 0x8000530 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL12 at address 0x80005b0 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL12 at address 0x8000730 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL13 at address 0x80004b4 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL13 at address 0x8000434 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL13 at address 0x8000534 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL13 at address 0x80005b4 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL13 at address 0x8000734 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL14 at address 0x80004b8 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL14 at address 0x8000438 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL14 at address 0x8000538 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL14 at address 0x80005b8 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL14 at address 0x8000738 is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ROUTE_LKUP_TBL15 at address 0x80004bc is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_ADDR_LKUP_TBL15 at address 0x800043c is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_LKUP_TBL15 at address 0x800053c is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_TK_ROUTE_LKUP_TBL15 at address 0x80005bc is successful
[Wed Feb  7 05:39:56 2024] [cli.c][line: 1144] INFO: data write operation from register NSIP_H2B_MD_CONTROL_TBL15 at address 0x800073c is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_SUBCLASS_OFFSET at address 0x800501c is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_SUBCLASS_OFFSET at address 0x800501c is successful and data read ix 0x1
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_SUBCLASS_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_FEC_OFFSET at address 0x80052c4 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_FEC_OFFSET at address 0x80052c4 is successful and data read ix 0x0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_FEC_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_CRC3_EN_OFFSET at address 0x80052c8 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_CRC3_EN_OFFSET at address 0x80052c8 is successful and data read ix 0x0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_CRC3_EN_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_CRC12_EN_OFFSET at address 0x80052cc is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_CRC12_EN_OFFSET at address 0x80052cc is successful and data read ix 0x0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_CRC12_EN_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_BIT_ORDER_OFFSET at address 0x80052d8 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_BIT_ORDER_OFFSET at address 0x80052d8 is successful and data read ix 0x3
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_BIT_ORDER_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_E_OFFSET at address 0x80052d4 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_E_OFFSET at address 0x80052d4 is successful and data read ix 0x0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_E_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_CF_OFFSET at address 0x8005020 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_CF_OFFSET at address 0x8005020 is successful and data read ix 0x0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_CF_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_HD_OFFSET at address 0x8005044 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_HD_OFFSET at address 0x8005044 is successful and data read ix 0x1
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_HD_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_CMD_EN_OFFSET at address 0x8005370 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_CMD_EN_OFFSET at address 0x8005370 is successful and data read ix 0x0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_CMD_EN_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_CLK_RATIO_OFFSET at address 0x800513c is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_CLK_RATIO_OFFSET at address 0x800513c is successful and data read ix 0x0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_CLK_RATIO_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_S_OFFSET at address 0x8005040 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_S_OFFSET at address 0x8005040 is successful and data read ix 0x0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_S_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_N_OFFSET at address 0x8005034 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_N_OFFSET at address 0x8005034 is successful and data read ix 0xf
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_N_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_NTOTAL_OFFSET at address 0x800503c is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_NTOTAL_OFFSET at address 0x800503c is successful and data read ix 0xf
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_NTOTAL_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_CS_OFFSET at address 0x8005024 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_CS_OFFSET at address 0x8005024 is successful and data read ix 0x0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_CS_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_TL_TEST_MODE_OFFSET at address 0x80052dc is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_TL_TEST_MODE_OFFSET at address 0x80052dc is successful and data read ix 0x0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_TL_TEST_MODE_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_SCR_OFFSET at address 0x8005048 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_SCR_OFFSET at address 0x8005048 is successful and data read ix 0x1
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_SCR_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_SONIF_OFFSET at address 0x8005368 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_SONIF_OFFSET at address 0x8005368 is successful and data read ix 0x100
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_SONIF_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_L_OFFSET at address 0x8005030 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_L_OFFSET at address 0x8005030 is successful and data read ix 0x1
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_L_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_M_OFFSET at address 0x8005038 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_M_OFFSET at address 0x8005038 is successful and data read ix 0x1f
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_M_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_F_OFFSET at address 0x8005028 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_F_OFFSET at address 0x8005028 is successful and data read ix 0x1f
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_F_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_THRESH_EMB_ERR_OFFSET at address 0x8005360 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_THRESH_EMB_ERR_OFFSET at address 0x8005360 is successful and data read ix 0x9
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_THRESH_EMB_ERR_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_THRESH_SH_ERR_OFFSET at address 0x8005364 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_THRESH_SH_ERR_OFFSET at address 0x8005364 is successful and data read ix 0x9
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_THRESH_SH_ERR_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET at address 0x8009024 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET at address 0x8009024 is successful and data read ix 0x1
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET at address 0x8009054 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET at address 0x8009054 is successful and data read ix 0x1
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL0_OFFSET at address 0x8004200 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL0_OFFSET at address 0x8004200 is successful and data read ix 0x0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL0_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL1_OFFSET at address 0x8004204 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL1_OFFSET at address 0x8004204 is successful and data read ix 0x20
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL1_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL2_OFFSET at address 0x8004208 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL2_OFFSET at address 0x8004208 is successful and data read ix 0x40
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL2_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL3_OFFSET at address 0x800420c is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL3_OFFSET at address 0x800420c is successful and data read ix 0x60
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL3_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL4_OFFSET at address 0x8004210 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL4_OFFSET at address 0x8004210 is successful and data read ix 0x80
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL4_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL5_OFFSET at address 0x8004214 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL5_OFFSET at address 0x8004214 is successful and data read ix 0xa0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL5_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL6_OFFSET at address 0x8004218 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL6_OFFSET at address 0x8004218 is successful and data read ix 0xc0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL6_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL7_OFFSET at address 0x800421c is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL7_OFFSET at address 0x800421c is successful and data read ix 0xe0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL7_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL8_OFFSET at address 0x8004220 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL8_OFFSET at address 0x8004220 is successful and data read ix 0x100
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL8_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL9_OFFSET at address 0x8004224 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL9_OFFSET at address 0x8004224 is successful and data read ix 0x120
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL9_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL10_OFFSET at address 0x8004228 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL10_OFFSET at address 0x8004228 is successful and data read ix 0x140
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL10_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL11_OFFSET at address 0x800422c is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL11_OFFSET at address 0x800422c is successful and data read ix 0x160
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL11_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL12_OFFSET at address 0x8004230 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL12_OFFSET at address 0x8004230 is successful and data read ix 0x180
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL12_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL13_OFFSET at address 0x8004234 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL13_OFFSET at address 0x8004234 is successful and data read ix 0x1a0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL13_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL14_OFFSET at address 0x8004238 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL14_OFFSET at address 0x8004238 is successful and data read ix 0x1c0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL14_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL15_OFFSET at address 0x800423c is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL15_OFFSET at address 0x800423c is successful and data read ix 0x1e0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_WR_MEM_TBL15_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL0_OFFSET at address 0x8004280 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL0_OFFSET at address 0x8004280 is successful and data read ix 0x0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL0_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL1_OFFSET at address 0x8004284 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL1_OFFSET at address 0x8004284 is successful and data read ix 0x220
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL1_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL2_OFFSET at address 0x8004288 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL2_OFFSET at address 0x8004288 is successful and data read ix 0x440
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL2_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL3_OFFSET at address 0x800428c is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL3_OFFSET at address 0x800428c is successful and data read ix 0x660
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL3_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL4_OFFSET at address 0x8004290 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL4_OFFSET at address 0x8004290 is successful and data read ix 0x880
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL4_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL5_OFFSET at address 0x8004294 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL5_OFFSET at address 0x8004294 is successful and data read ix 0xaa0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL5_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL6_OFFSET at address 0x8004298 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL6_OFFSET at address 0x8004298 is successful and data read ix 0xcc0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL6_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL7_OFFSET at address 0x800429c is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL7_OFFSET at address 0x800429c is successful and data read ix 0xee0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL7_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL0_OFFSET at address 0x80042a0 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL0_OFFSET at address 0x80042a0 is successful and data read ix 0x1100
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL0_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL1_OFFSET at address 0x80042a4 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL1_OFFSET at address 0x80042a4 is successful and data read ix 0x1320
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL1_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL2_OFFSET at address 0x80042a8 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL2_OFFSET at address 0x80042a8 is successful and data read ix 0x1540
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL2_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL3_OFFSET at address 0x80042ac is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL3_OFFSET at address 0x80042ac is successful and data read ix 0x1760
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL3_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL4_OFFSET at address 0x80042b0 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL4_OFFSET at address 0x80042b0 is successful and data read ix 0x1980
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL4_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL5_OFFSET at address 0x80042b4 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL5_OFFSET at address 0x80042b4 is successful and data read ix 0x1ba0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL5_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL6_OFFSET at address 0x80042b8 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL6_OFFSET at address 0x80042b8 is successful and data read ix 0x1dc0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL6_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL7_OFFSET at address 0x80042bc is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL7_OFFSET at address 0x80042bc is successful and data read ix 0x1fe0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RD_MEM_TBL7_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_RX_GLUE_SONI_OFFSET at address 0x8004008 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_RX_GLUE_SONI_OFFSET at address 0x8004008 is successful and data read ix 0x1
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_RX_GLUE_SONI_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_STRM_ID_EN at address 0x8004010 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_STRM_ID_EN at address 0x8004010 is successful and data read ix 0xf0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_STRM_ID_EN is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESDABC_RX_GLUE_MEM_STREAM_CFG_OFFSET at address 0x8004014 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESDABC_RX_GLUE_MEM_STREAM_CFG_OFFSET at address 0x8004014 is successful and data read ix 0x1f
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESDABC_RX_GLUE_MEM_STREAM_CFG_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_OFFSET at address 0x8002050 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_OFFSET at address 0x8002050 is successful and data read ix 0x1
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1144] INFO: data write operation from register JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_OFFSET at address 0x8005050 is successful
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_OFFSET at address 0x8005050 is successful and data read ix 0x1
[Wed Feb  7 05:39:58 2024] [cli.c][line: 1169] INFO: data read from register JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_OFFSET is same
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JL_N_TX_GB_EMPTY_REG at address 0x80023e8 is successful and data read ix 0x0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JL_N_TX_GB_FULL_REG at address 0x80023ec is successful and data read ix 0x0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JL_N_RX_GB_EMPTY_REG at address 0x80053e8 is successful and data read ix 0x0
[Wed Feb  7 05:39:58 2024] [cli.c][line: 925] INFO: data read operation from register JL_N_RX_GB_FULL_REG at address 0x80053ec is successful and data read ix 0xc
[Wed Feb  7 05:40:00 2024] [cli.c][line: 925] INFO: data read operation from register JL_N_TX_GB_EMPTY_REG at address 0x80023e8 is successful and data read ix 0x0
[Wed Feb  7 05:40:00 2024] [cli.c][line: 925] INFO: data read operation from register JL_N_TX_GB_FULL_REG at address 0x80023ec is successful and data read ix 0x0
[Wed Feb  7 05:40:00 2024] [cli.c][line: 925] INFO: data read operation from register JL_N_RX_GB_EMPTY_REG at address 0x80053e8 is successful and data read ix 0x0
[Wed Feb  7 05:40:00 2024] [cli.c][line: 925] INFO: data read operation from register JL_N_RX_GB_FULL_REG at address 0x80053ec is successful and data read ix 0xc
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_MASK at address 0x8005124 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_STATUS at address 0x8005128 is successful and data read ix 0x20
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_TL_TEST_MODE at address 0x80052dc is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_RX_MEM_JL_SH_LOCK_STATUS at address 0x80052ec is successful and data read ix 0x3
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_RX_MEM_JL_EMB_LOCK_STATUS at address 0x80052f4 is successful and data read ix 0x3
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_RX_MEM_JL_SH_LOCK_LOSS_STATUS at address 0x80052f0 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_RX_MEM_JL_SH_LOCK_LOSS_STATUS at address 0x80052f8 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG0 at address 0x8005300 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG1 at address 0x8005304 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG2 at address 0x8005308 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG3 at address 0x800530c is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_MASK at address 0x8005124 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_STATUS at address 0x8005128 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_LEMC_BOUNDARY_PHASE at address 0x80053d8 is successful and data read ix 0x17
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JESD_XIP_204C_RX_MEM_RX_SYSREF_COUNTER_STATUS at address 0x8005374 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE0 at address 0x8005378 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE1 at address 0x800537c is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE2 at address 0x8005380 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE3 at address 0x8005384 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE4 at address 0x8005388 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE5 at address 0x800538c is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE6 at address 0x8005390 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE7 at address 0x8005394 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE8 at address 0x8005398 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE9 at address 0x800539c is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE10 at address 0x80053a0 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE11 at address 0x80053a4 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE12 at address 0x80053a8 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE13 at address 0x80053ac is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE14 at address 0x80053b0 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE15 at address 0x80053b4 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE16 at address 0x80053b8 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE17 at address 0x80053bc is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE18 at address 0x80053c0 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE19 at address 0x80053c4 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE20 at address 0x80053c8 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE21 at address 0x80053cc is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE22 at address 0x80053d0 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register ICOUNTER_REPORT_LANE23 at address 0x80053d4 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JL_N_RX_GB_EMPTY_REG at address 0x80053e8 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JL_N_RX_GB_FULL_REG at address 0x80053ec is successful and data read ix 0xc
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JL_N_TX_GB_EMPTY_REG at address 0x80023e8 is successful and data read ix 0x0
[Wed Feb  7 05:40:02 2024] [cli.c][line: 925] INFO: data read operation from register JL_N_TX_GB_FULL_REG at address 0x80023ec is successful and data read ix 0x0
