Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_ad_max/src/netlist_0/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_0.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_0
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     5026
Number of terminals:      128
Number of snets:          2
Number of nets:           1652

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 321.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 89170.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 17981.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 681.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 681.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1251 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 315 unique inst patterns.
[INFO DRT-0084]   Complete 1519 groups.
#scanned instances     = 5026
#unique  instances     = 321
#stdCellGenAp          = 10507
#stdCellValidPlanarAp  = 338
#stdCellValidViaAp     = 7551
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 6086
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:05, memory = 132.34 (MB), peak = 132.34 (MB)

Number of guides:     20729

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 6549.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 5947.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3421.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 281.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 62.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 10032 vertical wires in 1 frboxes and 6228 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 852 vertical wires in 1 frboxes and 2139 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 150.75 (MB), peak = 169.14 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 151.98 (MB), peak = 169.14 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 203.52 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 265.75 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 305.30 (MB).
    Completing 40% with 398 violations.
    elapsed time = 00:00:01, memory = 354.62 (MB).
    Completing 50% with 398 violations.
    elapsed time = 00:00:02, memory = 394.38 (MB).
    Completing 60% with 781 violations.
    elapsed time = 00:00:03, memory = 389.66 (MB).
    Completing 70% with 781 violations.
    elapsed time = 00:00:04, memory = 405.78 (MB).
    Completing 80% with 781 violations.
    elapsed time = 00:00:05, memory = 409.05 (MB).
    Completing 90% with 1192 violations.
    elapsed time = 00:00:06, memory = 475.27 (MB).
    Completing 100% with 1571 violations.
    elapsed time = 00:00:07, memory = 473.09 (MB).
[INFO DRT-0199]   Number of violations = 2323.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        6    296     58      9      0
Min Hole             0      2      0      0      0
Recheck              1    518    213     19      1
Short                0   1048    152      0      0
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:07, memory = 491.09 (MB), peak = 722.77 (MB)
Total wire length = 108388 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 50151 um.
Total wire length on LAYER met2 = 48451 um.
Total wire length on LAYER met3 = 6914 um.
Total wire length on LAYER met4 = 2870 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18979.
Up-via summary (total 18979):.

------------------------
 FR_MASTERSLICE        0
            li1     7937
           met1    10350
           met2      586
           met3      106
           met4        0
------------------------
                   18979


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2323 violations.
    elapsed time = 00:00:00, memory = 491.53 (MB).
    Completing 20% with 2323 violations.
    elapsed time = 00:00:00, memory = 506.77 (MB).
    Completing 30% with 2323 violations.
    elapsed time = 00:00:01, memory = 514.58 (MB).
    Completing 40% with 1943 violations.
    elapsed time = 00:00:01, memory = 529.08 (MB).
    Completing 50% with 1943 violations.
    elapsed time = 00:00:02, memory = 531.61 (MB).
    Completing 60% with 1467 violations.
    elapsed time = 00:00:03, memory = 529.84 (MB).
    Completing 70% with 1467 violations.
    elapsed time = 00:00:03, memory = 530.59 (MB).
    Completing 80% with 1467 violations.
    elapsed time = 00:00:05, memory = 532.69 (MB).
    Completing 90% with 1170 violations.
    elapsed time = 00:00:06, memory = 536.25 (MB).
    Completing 100% with 657 violations.
    elapsed time = 00:00:06, memory = 534.70 (MB).
[INFO DRT-0199]   Number of violations = 684.
Viol/Layer        met1   met2   met3
Metal Spacing      100     31      3
Recheck             18      8      1
Short              485     38      0
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:06, memory = 525.78 (MB), peak = 766.59 (MB)
Total wire length = 107431 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 49739 um.
Total wire length on LAYER met2 = 47834 um.
Total wire length on LAYER met3 = 7031 um.
Total wire length on LAYER met4 = 2825 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18939.
Up-via summary (total 18939):.

------------------------
 FR_MASTERSLICE        0
            li1     7934
           met1    10268
           met2      630
           met3      107
           met4        0
------------------------
                   18939


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 684 violations.
    elapsed time = 00:00:00, memory = 525.78 (MB).
    Completing 20% with 684 violations.
    elapsed time = 00:00:00, memory = 525.78 (MB).
    Completing 30% with 684 violations.
    elapsed time = 00:00:01, memory = 543.42 (MB).
    Completing 40% with 678 violations.
    elapsed time = 00:00:01, memory = 543.81 (MB).
    Completing 50% with 678 violations.
    elapsed time = 00:00:02, memory = 550.11 (MB).
    Completing 60% with 626 violations.
    elapsed time = 00:00:03, memory = 550.20 (MB).
    Completing 70% with 626 violations.
    elapsed time = 00:00:03, memory = 550.77 (MB).
    Completing 80% with 626 violations.
    elapsed time = 00:00:04, memory = 551.20 (MB).
    Completing 90% with 605 violations.
    elapsed time = 00:00:05, memory = 552.86 (MB).
    Completing 100% with 594 violations.
    elapsed time = 00:00:06, memory = 553.17 (MB).
[INFO DRT-0199]   Number of violations = 612.
Viol/Layer        met1   met2   met3
Metal Spacing       69     38      0
Min Hole             1      0      0
Recheck             11      6      1
Short              448     38      0
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:06, memory = 560.06 (MB), peak = 788.06 (MB)
Total wire length = 107114 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 49891 um.
Total wire length on LAYER met2 = 47477 um.
Total wire length on LAYER met3 = 6911 um.
Total wire length on LAYER met4 = 2834 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18866.
Up-via summary (total 18866):.

------------------------
 FR_MASTERSLICE        0
            li1     7933
           met1    10224
           met2      604
           met3      105
           met4        0
------------------------
                   18866


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 612 violations.
    elapsed time = 00:00:00, memory = 560.06 (MB).
    Completing 20% with 612 violations.
    elapsed time = 00:00:00, memory = 560.06 (MB).
    Completing 30% with 612 violations.
    elapsed time = 00:00:00, memory = 560.39 (MB).
    Completing 40% with 447 violations.
    elapsed time = 00:00:00, memory = 560.39 (MB).
    Completing 50% with 447 violations.
    elapsed time = 00:00:01, memory = 560.48 (MB).
    Completing 60% with 330 violations.
    elapsed time = 00:00:01, memory = 560.48 (MB).
    Completing 70% with 330 violations.
    elapsed time = 00:00:01, memory = 560.75 (MB).
    Completing 80% with 330 violations.
    elapsed time = 00:00:02, memory = 560.75 (MB).
    Completing 90% with 190 violations.
    elapsed time = 00:00:03, memory = 560.78 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:03, memory = 560.78 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1    via   met2
Metal Spacing        5      0      0
Short                3      1      6
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:04, memory = 521.06 (MB), peak = 789.38 (MB)
Total wire length = 106843 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 47459 um.
Total wire length on LAYER met2 = 47410 um.
Total wire length on LAYER met3 = 9137 um.
Total wire length on LAYER met4 = 2835 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 19220.
Up-via summary (total 19220):.

------------------------
 FR_MASTERSLICE        0
            li1     7933
           met1    10219
           met2      965
           met3      103
           met4        0
------------------------
                   19220


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 521.06 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 521.06 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 521.06 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 526.41 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 526.41 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 526.41 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 526.41 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 526.45 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 526.45 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 527.31 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 528.88 (MB), peak = 789.38 (MB)
Total wire length = 106836 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 47430 um.
Total wire length on LAYER met2 = 47403 um.
Total wire length on LAYER met3 = 9166 um.
Total wire length on LAYER met4 = 2835 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 19221.
Up-via summary (total 19221):.

------------------------
 FR_MASTERSLICE        0
            li1     7933
           met1    10219
           met2      966
           met3      103
           met4        0
------------------------
                   19221


[INFO DRT-0198] Complete detail routing.
Total wire length = 106836 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 47430 um.
Total wire length on LAYER met2 = 47403 um.
Total wire length on LAYER met3 = 9166 um.
Total wire length on LAYER met4 = 2835 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 19221.
Up-via summary (total 19221):.

------------------------
 FR_MASTERSLICE        0
            li1     7933
           met1    10219
           met2      966
           met3      103
           met4        0
------------------------
                   19221


[INFO DRT-0267] cpu time = 00:01:46, elapsed time = 00:00:25, memory = 528.88 (MB), peak = 789.38 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_ad_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_ad_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_ad_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_ad_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_ad_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.sdc'…
