$date
	Wed Jun 25 12:24:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module four_bit_asynchronous_counter_tb $end
$var wire 4 ! Q_bar [3:0] $end
$var wire 4 " Q [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % t $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % t $end
$var wire 1 & clk_d $end
$var wire 1 ' clk_c $end
$var wire 1 ( clk_b $end
$var wire 4 ) Q_bar [3:0] $end
$var wire 4 * Q [3:0] $end
$scope module m1 $end
$var wire 1 # clk $end
$var wire 1 + q_bar $end
$var wire 1 $ rst $end
$var wire 1 % t $end
$var reg 1 , q $end
$upscope $end
$scope module m2 $end
$var wire 1 ( clk $end
$var wire 1 - q_bar $end
$var wire 1 $ rst $end
$var wire 1 % t $end
$var reg 1 . q $end
$upscope $end
$scope module m3 $end
$var wire 1 ' clk $end
$var wire 1 / q_bar $end
$var wire 1 $ rst $end
$var wire 1 % t $end
$var reg 1 0 q $end
$upscope $end
$scope module m4 $end
$var wire 1 & clk $end
$var wire 1 1 q_bar $end
$var wire 1 $ rst $end
$var wire 1 % t $end
$var reg 1 2 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
02
11
00
1/
0.
1-
0,
1+
b0 *
b1111 )
0(
0'
0&
0%
1$
0#
b0 "
b1111 !
$end
#100
01
12
0/
1&
10
0-
1'
1.
b0 !
b0 )
0+
1(
b1111 "
b1111 *
1,
1%
0$
1#
#200
0#
#300
b1 !
b1 )
1+
0(
b1110 "
b1110 *
0,
1#
#400
0#
#500
1-
0'
0.
b10 !
b10 )
0+
1(
b1101 "
b1101 *
1,
1#
#600
0#
#700
b11 !
b11 )
1+
0(
b1100 "
b1100 *
0,
1#
#800
0#
#900
1/
0&
00
0-
1'
1.
b100 !
b100 )
0+
1(
b1011 "
b1011 *
1,
1#
#1000
0#
#1100
b101 !
b101 )
1+
0(
b1010 "
b1010 *
0,
1#
#1200
0#
#1300
1-
0'
0.
b110 !
b110 )
0+
1(
b1001 "
b1001 *
1,
1#
#1400
0#
#1500
b111 !
b111 )
1+
0(
b1000 "
b1000 *
0,
1#
#1600
0#
#1700
11
02
0/
1&
10
0-
1'
1.
b1000 !
b1000 )
0+
1(
b111 "
b111 *
1,
1#
#1800
0#
#1900
b1001 !
b1001 )
1+
0(
b110 "
b110 *
0,
1#
#2000
0#
#2100
1-
0'
0.
b1010 !
b1010 )
0+
1(
b101 "
b101 *
1,
1#
#2200
0#
#2300
b1011 !
b1011 )
1+
0(
b100 "
b100 *
0,
1#
#2400
0#
#2500
1/
0&
00
0-
1'
1.
b1100 !
b1100 )
0+
1(
b11 "
b11 *
1,
1#
#2600
0#
#2700
b1101 !
b1101 )
1+
0(
b10 "
b10 *
0,
1#
#2800
0#
#2900
1-
0'
0.
b1110 !
b1110 )
0+
1(
b1 "
b1 *
1,
1#
#3000
0#
#3100
b1111 !
b1111 )
1+
0(
b0 "
b0 *
0,
1#
#3200
0#
