// Seed: 3672733123
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = 1;
  wire id_8;
  wire id_9;
  assign module_1.id_7 = 0;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_4 :
  assert property (@(posedge -1) -1) id_1[1] = 1;
  tri id_5 = 1, id_6, id_7, id_8, id_9, id_10;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_9,
      id_5,
      id_6,
      id_7
  );
  wire id_11;
endmodule
