|Mister_top
clock_50_i => pll1:pll.inclk0
clock_50_i => pll2:pll2.inclk0
btn_n_i[1] => comb.IN0
btn_n_i[2] => btn_por_n_s.IN0
btn_n_i[2] => comb.IN1
btn_n_i[3] => btn_reset_n_s.IN0
btn_n_i[4] => btn_por_n_s.IN1
btn_n_i[4] => btn_reset_n_s.IN1
sdram_clk_o <= pll1:pll.c2
sdram_cke_o <= ssdram256mb:ram.mem_cke_o
sdram_ad_o[0] <= ssdram256mb:ram.mem_addr_o[0]
sdram_ad_o[1] <= ssdram256mb:ram.mem_addr_o[1]
sdram_ad_o[2] <= ssdram256mb:ram.mem_addr_o[2]
sdram_ad_o[3] <= ssdram256mb:ram.mem_addr_o[3]
sdram_ad_o[4] <= ssdram256mb:ram.mem_addr_o[4]
sdram_ad_o[5] <= ssdram256mb:ram.mem_addr_o[5]
sdram_ad_o[6] <= ssdram256mb:ram.mem_addr_o[6]
sdram_ad_o[7] <= ssdram256mb:ram.mem_addr_o[7]
sdram_ad_o[8] <= ssdram256mb:ram.mem_addr_o[8]
sdram_ad_o[9] <= ssdram256mb:ram.mem_addr_o[9]
sdram_ad_o[10] <= ssdram256mb:ram.mem_addr_o[10]
sdram_ad_o[11] <= ssdram256mb:ram.mem_addr_o[11]
sdram_ad_o[12] <= ssdram256mb:ram.mem_addr_o[12]
sdram_da_io[0] <> ssdram256mb:ram.mem_data_io[0]
sdram_da_io[1] <> ssdram256mb:ram.mem_data_io[1]
sdram_da_io[2] <> ssdram256mb:ram.mem_data_io[2]
sdram_da_io[3] <> ssdram256mb:ram.mem_data_io[3]
sdram_da_io[4] <> ssdram256mb:ram.mem_data_io[4]
sdram_da_io[5] <> ssdram256mb:ram.mem_data_io[5]
sdram_da_io[6] <> ssdram256mb:ram.mem_data_io[6]
sdram_da_io[7] <> ssdram256mb:ram.mem_data_io[7]
sdram_da_io[8] <> ssdram256mb:ram.mem_data_io[8]
sdram_da_io[9] <> ssdram256mb:ram.mem_data_io[9]
sdram_da_io[10] <> ssdram256mb:ram.mem_data_io[10]
sdram_da_io[11] <> ssdram256mb:ram.mem_data_io[11]
sdram_da_io[12] <> ssdram256mb:ram.mem_data_io[12]
sdram_da_io[13] <> ssdram256mb:ram.mem_data_io[13]
sdram_da_io[14] <> ssdram256mb:ram.mem_data_io[14]
sdram_da_io[15] <> ssdram256mb:ram.mem_data_io[15]
sdram_ba_o[0] <= ssdram256mb:ram.mem_ba_o[0]
sdram_ba_o[1] <= ssdram256mb:ram.mem_ba_o[1]
sdram_dqm_o[0] <= ssdram256mb:ram.mem_ldq_o
sdram_dqm_o[1] <= ssdram256mb:ram.mem_udq_o
sdram_ras_o <= ssdram256mb:ram.mem_ras_n_o
sdram_cas_o <= ssdram256mb:ram.mem_cas_n_o
sdram_cs_o <= ssdram256mb:ram.mem_cs_n_o
sdram_we_o <= ssdram256mb:ram.mem_we_n_o
ps2_clk_io <> keyboard:keyb.ps2_clk_io
ps2_data_io <> keyboard:keyb.ps2_data_io
ps2_mouse_clk_io <> <UNC>
ps2_mouse_data_io <> <UNC>
sd_cs_n_o <= msx:the_msx.spi_cs_n_o
sd_sclk_o <= msx:the_msx.spi_sclk_o
sd_mosi_o <= msx:the_msx.spi_mosi_o
sd_miso_i => msx:the_msx.spi_miso_i
joy1_up_i => msx:the_msx.joy1_up_i
joy1_down_i => msx:the_msx.joy1_down_i
joy1_left_i => msx:the_msx.joy1_left_i
joy1_right_i => msx:the_msx.joy1_right_i
joy1_p6_i => msx:the_msx.joy1_btn1_i
joy1_p9_i => msx:the_msx.joy1_btn2_i
joy2_up_i => msx:the_msx.joy2_up_i
joy2_down_i => msx:the_msx.joy2_down_i
joy2_left_i => msx:the_msx.joy2_left_i
joy2_right_i => msx:the_msx.joy2_right_i
joy2_p6_i => msx:the_msx.joy2_btn1_i
joy2_p9_i => msx:the_msx.joy2_btn2_i
joyX_p7_o <= msx:the_msx.joy1_out_o
dac_l_o <= dac:audiol.dac_o
dac_r_o <= dac:audior.dac_o
ear_i => msx:the_msx.k7_audio_i
ear_i => mixeru:mixer.ear_i
mic_o <= msx:the_msx.k7_audio_o
vga_r_o[0] <= <GND>
vga_r_o[1] <= vga_r_s[0].DB_MAX_OUTPUT_PORT_TYPE
vga_r_o[2] <= vga_r_s[1].DB_MAX_OUTPUT_PORT_TYPE
vga_r_o[3] <= vga_r_s[2].DB_MAX_OUTPUT_PORT_TYPE
vga_r_o[4] <= vga_r_s[3].DB_MAX_OUTPUT_PORT_TYPE
vga_g_o[0] <= <GND>
vga_g_o[1] <= vga_g_s[0].DB_MAX_OUTPUT_PORT_TYPE
vga_g_o[2] <= vga_g_s[1].DB_MAX_OUTPUT_PORT_TYPE
vga_g_o[3] <= vga_g_s[2].DB_MAX_OUTPUT_PORT_TYPE
vga_g_o[4] <= vga_g_s[3].DB_MAX_OUTPUT_PORT_TYPE
vga_b_o[0] <= <GND>
vga_b_o[1] <= vga_b_s[0].DB_MAX_OUTPUT_PORT_TYPE
vga_b_o[2] <= vga_b_s[1].DB_MAX_OUTPUT_PORT_TYPE
vga_b_o[3] <= vga_b_s[2].DB_MAX_OUTPUT_PORT_TYPE
vga_b_o[4] <= vga_b_s[3].DB_MAX_OUTPUT_PORT_TYPE
vga_hsync_n_o <= vga:vga.O_HSYNC
vga_vsync_n_o <= vga:vga.O_VSYNC


|Mister_top|pll1:pll
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
locked <= altpll:altpll_component.locked


|Mister_top|pll1:pll|altpll:altpll_component
inclk[0] => pll1_altpll:auto_generated.inclk[0]
inclk[1] => pll1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll1_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Mister_top|pll1:pll|altpll:altpll_component|pll1_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|Mister_top|pll2:pll2
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]


|Mister_top|pll2:pll2|altpll:altpll_component
inclk[0] => pll2_altpll:auto_generated.inclk[0]
inclk[1] => pll2_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Mister_top|pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Mister_top|clocks:clks
clock_i => clock_psg_en_s.CLK
clock_i => pos_cnt3_q[0].CLK
clock_i => pos_cnt3_q[1].CLK
clock_i => clock_3m_s.CLK
clock_i => clock_vdp_s.CLK
clock_i => clk1_cnt_q[0].CLK
clock_i => clk1_cnt_q[1].CLK
clock_i => clk1_cnt_q[2].CLK
clock_i => clock_5m_en_s.CLK
clock_i => clk2_cnt_q[0].CLK
clock_i => clk2_cnt_q[1].CLK
clock_i => clk2_cnt_q[2].CLK
clock_i => neg_cnt3_q[0].CLK
clock_i => neg_cnt3_q[1].CLK
por_i => sw_ff_q[0].ACLR
por_i => sw_ff_q[1].ACLR
por_i => neg_cnt3_q[0].ACLR
por_i => neg_cnt3_q[1].ACLR
por_i => pos_cnt3_q[0].ACLR
por_i => pos_cnt3_q[1].ACLR
por_i => clock_3m_s.ACLR
por_i => clock_vdp_s.ACLR
por_i => clk1_cnt_q[0].ACLR
por_i => clk1_cnt_q[1].ACLR
por_i => clk1_cnt_q[2].ACLR
por_i => clock_5m_en_s.ACLR
por_i => clk2_cnt_q[0].ACLR
por_i => clk2_cnt_q[1].ACLR
por_i => clk2_cnt_q[2].ACLR
por_i => clock_psg_en_s.ENA
turbo_on_i => sw_ff_q[1].DATAIN
clock_vdp_o <= clock_vdp_s.DB_MAX_OUTPUT_PORT_TYPE
clock_5m_en_o <= clock_5m_en_s.DB_MAX_OUTPUT_PORT_TYPE
clock_cpu_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
clock_psg_en_o <= clock_psg_en_s.DB_MAX_OUTPUT_PORT_TYPE
clock_3m_o <= clock_3m_s.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx
clock_i => ipl_rom:ipl.clk
clock_i => vdp18_core:vdp.clock_i
clock_i => ym2149:psg.clock_i
clock_i => swioports:swiop.clock_i
clock_i => escci:escci.clock_i
clock_vdp_i => vdp18_core:vdp.clk_en_10m7_i
clock_cpu_i => t80a:cpu.clock_i
clock_cpu_i => m1_wait_ff_s[0].CLK
clock_cpu_i => m1_wait_ff_s[1].CLK
clock_cpu_i => swioports:swiop.clock_cpu_i
clock_cpu_i => spi:spi.clock_i
clock_cpu_i => romnextor:nxt.clock_i
clock_cpu_i => mp_bank3_s[0].CLK
clock_cpu_i => mp_bank3_s[1].CLK
clock_cpu_i => mp_bank3_s[2].CLK
clock_cpu_i => mp_bank3_s[3].CLK
clock_cpu_i => mp_bank3_s[4].CLK
clock_cpu_i => mp_bank3_s[5].CLK
clock_cpu_i => mp_bank3_s[6].CLK
clock_cpu_i => mp_bank3_s[7].CLK
clock_cpu_i => mp_bank2_s[0].CLK
clock_cpu_i => mp_bank2_s[1].CLK
clock_cpu_i => mp_bank2_s[2].CLK
clock_cpu_i => mp_bank2_s[3].CLK
clock_cpu_i => mp_bank2_s[4].CLK
clock_cpu_i => mp_bank2_s[5].CLK
clock_cpu_i => mp_bank2_s[6].CLK
clock_cpu_i => mp_bank2_s[7].CLK
clock_cpu_i => mp_bank1_s[0].CLK
clock_cpu_i => mp_bank1_s[1].CLK
clock_cpu_i => mp_bank1_s[2].CLK
clock_cpu_i => mp_bank1_s[3].CLK
clock_cpu_i => mp_bank1_s[4].CLK
clock_cpu_i => mp_bank1_s[5].CLK
clock_cpu_i => mp_bank1_s[6].CLK
clock_cpu_i => mp_bank1_s[7].CLK
clock_cpu_i => mp_bank0_s[0].CLK
clock_cpu_i => mp_bank0_s[1].CLK
clock_cpu_i => mp_bank0_s[2].CLK
clock_cpu_i => mp_bank0_s[3].CLK
clock_cpu_i => mp_bank0_s[4].CLK
clock_cpu_i => mp_bank0_s[5].CLK
clock_cpu_i => mp_bank0_s[6].CLK
clock_cpu_i => mp_bank0_s[7].CLK
clock_cpu_i => ipl_rampage_s[0].CLK
clock_cpu_i => ipl_rampage_s[1].CLK
clock_cpu_i => ipl_rampage_s[2].CLK
clock_cpu_i => ipl_rampage_s[3].CLK
clock_cpu_i => ipl_rampage_s[4].CLK
clock_cpu_i => ipl_rampage_s[5].CLK
clock_cpu_i => ipl_rampage_s[6].CLK
clock_cpu_i => ipl_rampage_s[7].CLK
clock_cpu_i => ipl_rampage_s[8].CLK
clock_cpu_i => iplram_bw_s.CLK
clock_psg_en_i => ym2149:psg.clock_en_i
clock_psg_en_i => escci:escci.clock_en_i
turbo_on_k_i => swioports:swiop.turbo_on_k_i
turbo_on_o <= swioports:swiop.turbo_on_o
reset_i => vdp18_core:vdp.reset_i
reset_i => ipl_rampage_s[0].PRESET
reset_i => ipl_rampage_s[1].PRESET
reset_i => ipl_rampage_s[2].PRESET
reset_i => ipl_rampage_s[3].PRESET
reset_i => ipl_rampage_s[4].PRESET
reset_i => ipl_rampage_s[5].PRESET
reset_i => ipl_rampage_s[6].PRESET
reset_i => ipl_rampage_s[7].PRESET
reset_i => ipl_rampage_s[8].PRESET
reset_i => mp_bank3_s[0].ACLR
reset_i => mp_bank3_s[1].ACLR
reset_i => mp_bank3_s[2].ACLR
reset_i => mp_bank3_s[3].ACLR
reset_i => mp_bank3_s[4].ACLR
reset_i => mp_bank3_s[5].ACLR
reset_i => mp_bank3_s[6].ACLR
reset_i => mp_bank3_s[7].ACLR
reset_i => mp_bank2_s[0].PRESET
reset_i => mp_bank2_s[1].ACLR
reset_i => mp_bank2_s[2].ACLR
reset_i => mp_bank2_s[3].ACLR
reset_i => mp_bank2_s[4].ACLR
reset_i => mp_bank2_s[5].ACLR
reset_i => mp_bank2_s[6].ACLR
reset_i => mp_bank2_s[7].ACLR
reset_i => mp_bank1_s[0].ACLR
reset_i => mp_bank1_s[1].PRESET
reset_i => mp_bank1_s[2].ACLR
reset_i => mp_bank1_s[3].ACLR
reset_i => mp_bank1_s[4].ACLR
reset_i => mp_bank1_s[5].ACLR
reset_i => mp_bank1_s[6].ACLR
reset_i => mp_bank1_s[7].ACLR
reset_i => mp_bank0_s[0].PRESET
reset_i => mp_bank0_s[1].PRESET
reset_i => mp_bank0_s[2].ACLR
reset_i => mp_bank0_s[3].ACLR
reset_i => mp_bank0_s[4].ACLR
reset_i => mp_bank0_s[5].ACLR
reset_i => mp_bank0_s[6].ACLR
reset_i => mp_bank0_s[7].ACLR
reset_i => ym2149:psg.reset_i
reset_i => pio:pio.reset_i
reset_i => exp_slot:exp1.reset_i
reset_i => exp_slot:exp3.reset_i
reset_i => swioports:swiop.reset_i
reset_i => spi:spi.reset_i
reset_i => romnextor:nxt.reset_i
reset_i => escci:escci.reset_i
reset_i => t80a:cpu.reset_n_i
por_i => vdp18_core:vdp.por_i
por_i => iplram_bw_s.ACLR
por_i => swioports:swiop.por_i
softreset_o <= swioports:swiop.softreset_o
reload_o <= swioports:swiop.reload_o
opt_nextor_i => swioports:swiop.nextor_en_i
opt_mr_type_i[0] => swioports:swiop.mr_type_i[0]
opt_mr_type_i[1] => swioports:swiop.mr_type_i[1]
opt_vga_on_i => swioports:swiop.vga_on_i
ram_addr_o[0] <= memoryctl:memctl.ram_addr_o[0]
ram_addr_o[1] <= memoryctl:memctl.ram_addr_o[1]
ram_addr_o[2] <= memoryctl:memctl.ram_addr_o[2]
ram_addr_o[3] <= memoryctl:memctl.ram_addr_o[3]
ram_addr_o[4] <= memoryctl:memctl.ram_addr_o[4]
ram_addr_o[5] <= memoryctl:memctl.ram_addr_o[5]
ram_addr_o[6] <= memoryctl:memctl.ram_addr_o[6]
ram_addr_o[7] <= memoryctl:memctl.ram_addr_o[7]
ram_addr_o[8] <= memoryctl:memctl.ram_addr_o[8]
ram_addr_o[9] <= memoryctl:memctl.ram_addr_o[9]
ram_addr_o[10] <= memoryctl:memctl.ram_addr_o[10]
ram_addr_o[11] <= memoryctl:memctl.ram_addr_o[11]
ram_addr_o[12] <= memoryctl:memctl.ram_addr_o[12]
ram_addr_o[13] <= memoryctl:memctl.ram_addr_o[13]
ram_addr_o[14] <= memoryctl:memctl.ram_addr_o[14]
ram_addr_o[15] <= memoryctl:memctl.ram_addr_o[15]
ram_addr_o[16] <= memoryctl:memctl.ram_addr_o[16]
ram_addr_o[17] <= memoryctl:memctl.ram_addr_o[17]
ram_addr_o[18] <= memoryctl:memctl.ram_addr_o[18]
ram_addr_o[19] <= memoryctl:memctl.ram_addr_o[19]
ram_addr_o[20] <= memoryctl:memctl.ram_addr_o[20]
ram_addr_o[21] <= memoryctl:memctl.ram_addr_o[21]
ram_addr_o[22] <= memoryctl:memctl.ram_addr_o[22]
ram_data_i[0] => d_to_cpu_s.DATAB
ram_data_i[0] => d_to_cpu_s.DATAB
ram_data_i[0] => d_to_cpu_s.DATAB
ram_data_i[0] => d_to_cpu_s.DATAB
ram_data_i[0] => d_to_cpu_s.DATAB
ram_data_i[0] => escci:escci.ram_data_i[0]
ram_data_i[1] => d_to_cpu_s.DATAB
ram_data_i[1] => d_to_cpu_s.DATAB
ram_data_i[1] => d_to_cpu_s.DATAB
ram_data_i[1] => d_to_cpu_s.DATAB
ram_data_i[1] => d_to_cpu_s.DATAB
ram_data_i[1] => escci:escci.ram_data_i[1]
ram_data_i[2] => d_to_cpu_s.DATAB
ram_data_i[2] => d_to_cpu_s.DATAB
ram_data_i[2] => d_to_cpu_s.DATAB
ram_data_i[2] => d_to_cpu_s.DATAB
ram_data_i[2] => d_to_cpu_s.DATAB
ram_data_i[2] => escci:escci.ram_data_i[2]
ram_data_i[3] => d_to_cpu_s.DATAB
ram_data_i[3] => d_to_cpu_s.DATAB
ram_data_i[3] => d_to_cpu_s.DATAB
ram_data_i[3] => d_to_cpu_s.DATAB
ram_data_i[3] => d_to_cpu_s.DATAB
ram_data_i[3] => escci:escci.ram_data_i[3]
ram_data_i[4] => d_to_cpu_s.DATAB
ram_data_i[4] => d_to_cpu_s.DATAB
ram_data_i[4] => d_to_cpu_s.DATAB
ram_data_i[4] => d_to_cpu_s.DATAB
ram_data_i[4] => d_to_cpu_s.DATAB
ram_data_i[4] => escci:escci.ram_data_i[4]
ram_data_i[5] => d_to_cpu_s.DATAB
ram_data_i[5] => d_to_cpu_s.DATAB
ram_data_i[5] => d_to_cpu_s.DATAB
ram_data_i[5] => d_to_cpu_s.DATAB
ram_data_i[5] => d_to_cpu_s.DATAB
ram_data_i[5] => escci:escci.ram_data_i[5]
ram_data_i[6] => d_to_cpu_s.DATAB
ram_data_i[6] => d_to_cpu_s.DATAB
ram_data_i[6] => d_to_cpu_s.DATAB
ram_data_i[6] => d_to_cpu_s.DATAB
ram_data_i[6] => d_to_cpu_s.DATAB
ram_data_i[6] => escci:escci.ram_data_i[6]
ram_data_i[7] => d_to_cpu_s.DATAB
ram_data_i[7] => d_to_cpu_s.DATAB
ram_data_i[7] => d_to_cpu_s.DATAB
ram_data_i[7] => d_to_cpu_s.DATAB
ram_data_i[7] => d_to_cpu_s.DATAB
ram_data_i[7] => escci:escci.ram_data_i[7]
ram_data_o[0] <= t80a:cpu.data_o[0]
ram_data_o[1] <= t80a:cpu.data_o[1]
ram_data_o[2] <= t80a:cpu.data_o[2]
ram_data_o[3] <= t80a:cpu.data_o[3]
ram_data_o[4] <= t80a:cpu.data_o[4]
ram_data_o[5] <= t80a:cpu.data_o[5]
ram_data_o[6] <= t80a:cpu.data_o[6]
ram_data_o[7] <= t80a:cpu.data_o[7]
ram_ce_o <= ram_ce_o.DB_MAX_OUTPUT_PORT_TYPE
ram_oe_o <= t80a:cpu.rd_n_o
ram_we_o <= ram_we_o.DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[0] <= t80a:cpu.address_o[0]
rom_addr_o[1] <= t80a:cpu.address_o[1]
rom_addr_o[2] <= t80a:cpu.address_o[2]
rom_addr_o[3] <= t80a:cpu.address_o[3]
rom_addr_o[4] <= t80a:cpu.address_o[4]
rom_addr_o[5] <= t80a:cpu.address_o[5]
rom_addr_o[6] <= t80a:cpu.address_o[6]
rom_addr_o[7] <= t80a:cpu.address_o[7]
rom_addr_o[8] <= t80a:cpu.address_o[8]
rom_addr_o[9] <= t80a:cpu.address_o[9]
rom_addr_o[10] <= t80a:cpu.address_o[10]
rom_addr_o[11] <= t80a:cpu.address_o[11]
rom_addr_o[12] <= t80a:cpu.address_o[12]
rom_addr_o[13] <= t80a:cpu.address_o[13]
rom_addr_o[14] <= t80a:cpu.address_o[14]
rom_data_i[0] => d_to_cpu_s.DATAB
rom_data_i[1] => d_to_cpu_s.DATAB
rom_data_i[2] => d_to_cpu_s.DATAB
rom_data_i[3] => d_to_cpu_s.DATAB
rom_data_i[4] => d_to_cpu_s.DATAB
rom_data_i[5] => d_to_cpu_s.DATAB
rom_data_i[6] => d_to_cpu_s.DATAB
rom_data_i[7] => d_to_cpu_s.DATAB
rom_ce_o <= brom_cs_s.DB_MAX_OUTPUT_PORT_TYPE
rom_oe_o <= t80a:cpu.rd_n_o
bus_addr_o[0] <= t80a:cpu.address_o[0]
bus_addr_o[1] <= t80a:cpu.address_o[1]
bus_addr_o[2] <= t80a:cpu.address_o[2]
bus_addr_o[3] <= t80a:cpu.address_o[3]
bus_addr_o[4] <= t80a:cpu.address_o[4]
bus_addr_o[5] <= t80a:cpu.address_o[5]
bus_addr_o[6] <= t80a:cpu.address_o[6]
bus_addr_o[7] <= t80a:cpu.address_o[7]
bus_addr_o[8] <= t80a:cpu.address_o[8]
bus_addr_o[9] <= t80a:cpu.address_o[9]
bus_addr_o[10] <= t80a:cpu.address_o[10]
bus_addr_o[11] <= t80a:cpu.address_o[11]
bus_addr_o[12] <= t80a:cpu.address_o[12]
bus_addr_o[13] <= t80a:cpu.address_o[13]
bus_addr_o[14] <= t80a:cpu.address_o[14]
bus_addr_o[15] <= t80a:cpu.address_o[15]
bus_data_i[0] => d_to_cpu_s.DATAA
bus_data_i[1] => d_to_cpu_s.DATAA
bus_data_i[2] => d_to_cpu_s.DATAA
bus_data_i[3] => d_to_cpu_s.DATAA
bus_data_i[4] => d_to_cpu_s.DATAA
bus_data_i[5] => d_to_cpu_s.DATAA
bus_data_i[6] => d_to_cpu_s.DATAA
bus_data_i[7] => d_to_cpu_s.DATAA
bus_data_o[0] <= t80a:cpu.data_o[0]
bus_data_o[1] <= t80a:cpu.data_o[1]
bus_data_o[2] <= t80a:cpu.data_o[2]
bus_data_o[3] <= t80a:cpu.data_o[3]
bus_data_o[4] <= t80a:cpu.data_o[4]
bus_data_o[5] <= t80a:cpu.data_o[5]
bus_data_o[6] <= t80a:cpu.data_o[6]
bus_data_o[7] <= t80a:cpu.data_o[7]
bus_rd_n_o <= t80a:cpu.rd_n_o
bus_wr_n_o <= t80a:cpu.wr_n_o
bus_m1_n_o <= t80a:cpu.m1_n_o
bus_iorq_n_o <= t80a:cpu.iorq_n_o
bus_mreq_n_o <= t80a:cpu.mreq_n_o
bus_sltsl1_n_o <= exp_slot:exp1.expsltsl_n_o[1]
bus_sltsl2_n_o <= exp_slot:exp1.expsltsl_n_o[2]
bus_wait_n_i => wait_n_s.IN1
bus_nmi_n_i => t80a:cpu.nmi_n_i
bus_int_n_i => int_n_s.IN1
vram_addr_o[0] <= vdp18_core:vdp.vram_a_o[13]
vram_addr_o[1] <= vdp18_core:vdp.vram_a_o[12]
vram_addr_o[2] <= vdp18_core:vdp.vram_a_o[11]
vram_addr_o[3] <= vdp18_core:vdp.vram_a_o[10]
vram_addr_o[4] <= vdp18_core:vdp.vram_a_o[9]
vram_addr_o[5] <= vdp18_core:vdp.vram_a_o[8]
vram_addr_o[6] <= vdp18_core:vdp.vram_a_o[7]
vram_addr_o[7] <= vdp18_core:vdp.vram_a_o[6]
vram_addr_o[8] <= vdp18_core:vdp.vram_a_o[5]
vram_addr_o[9] <= vdp18_core:vdp.vram_a_o[4]
vram_addr_o[10] <= vdp18_core:vdp.vram_a_o[3]
vram_addr_o[11] <= vdp18_core:vdp.vram_a_o[2]
vram_addr_o[12] <= vdp18_core:vdp.vram_a_o[1]
vram_addr_o[13] <= vdp18_core:vdp.vram_a_o[0]
vram_data_i[0] => vdp18_core:vdp.vram_d_i[7]
vram_data_i[1] => vdp18_core:vdp.vram_d_i[6]
vram_data_i[2] => vdp18_core:vdp.vram_d_i[5]
vram_data_i[3] => vdp18_core:vdp.vram_d_i[4]
vram_data_i[4] => vdp18_core:vdp.vram_d_i[3]
vram_data_i[5] => vdp18_core:vdp.vram_d_i[2]
vram_data_i[6] => vdp18_core:vdp.vram_d_i[1]
vram_data_i[7] => vdp18_core:vdp.vram_d_i[0]
vram_data_o[0] <= vdp18_core:vdp.vram_d_o[7]
vram_data_o[1] <= vdp18_core:vdp.vram_d_o[6]
vram_data_o[2] <= vdp18_core:vdp.vram_d_o[5]
vram_data_o[3] <= vdp18_core:vdp.vram_d_o[4]
vram_data_o[4] <= vdp18_core:vdp.vram_d_o[3]
vram_data_o[5] <= vdp18_core:vdp.vram_d_o[2]
vram_data_o[6] <= vdp18_core:vdp.vram_d_o[1]
vram_data_o[7] <= vdp18_core:vdp.vram_d_o[0]
vram_ce_o <= vdp18_core:vdp.vram_ce_o
vram_oe_o <= vdp18_core:vdp.vram_oe_o
vram_we_o <= vdp18_core:vdp.vram_we_o
rows_o[0] <= pio:pio.port_c_o[0]
rows_o[1] <= pio:pio.port_c_o[1]
rows_o[2] <= pio:pio.port_c_o[2]
rows_o[3] <= pio:pio.port_c_o[3]
cols_i[0] => pio:pio.port_b_i[0]
cols_i[1] => pio:pio.port_b_i[1]
cols_i[2] => pio:pio.port_b_i[2]
cols_i[3] => pio:pio.port_b_i[3]
cols_i[4] => pio:pio.port_b_i[4]
cols_i[5] => pio:pio.port_b_i[5]
cols_i[6] => pio:pio.port_b_i[6]
cols_i[7] => pio:pio.port_b_i[7]
caps_en_o <= pio:pio.port_c_o[6]
keyb_valid_i => swioports:swiop.keyb_valid_i
keyb_data_i[0] => swioports:swiop.keyb_data_i[0]
keyb_data_i[1] => swioports:swiop.keyb_data_i[1]
keyb_data_i[2] => swioports:swiop.keyb_data_i[2]
keyb_data_i[3] => swioports:swiop.keyb_data_i[3]
keyb_data_i[4] => swioports:swiop.keyb_data_i[4]
keyb_data_i[5] => swioports:swiop.keyb_data_i[5]
keyb_data_i[6] => swioports:swiop.keyb_data_i[6]
keyb_data_i[7] => swioports:swiop.keyb_data_i[7]
keymap_addr_o[0] <= swioports:swiop.keymap_addr_o[0]
keymap_addr_o[1] <= swioports:swiop.keymap_addr_o[1]
keymap_addr_o[2] <= swioports:swiop.keymap_addr_o[2]
keymap_addr_o[3] <= swioports:swiop.keymap_addr_o[3]
keymap_addr_o[4] <= swioports:swiop.keymap_addr_o[4]
keymap_addr_o[5] <= swioports:swiop.keymap_addr_o[5]
keymap_addr_o[6] <= swioports:swiop.keymap_addr_o[6]
keymap_addr_o[7] <= swioports:swiop.keymap_addr_o[7]
keymap_addr_o[8] <= swioports:swiop.keymap_addr_o[8]
keymap_data_o[0] <= swioports:swiop.keymap_data_o[0]
keymap_data_o[1] <= swioports:swiop.keymap_data_o[1]
keymap_data_o[2] <= swioports:swiop.keymap_data_o[2]
keymap_data_o[3] <= swioports:swiop.keymap_data_o[3]
keymap_data_o[4] <= swioports:swiop.keymap_data_o[4]
keymap_data_o[5] <= swioports:swiop.keymap_data_o[5]
keymap_data_o[6] <= swioports:swiop.keymap_data_o[6]
keymap_data_o[7] <= swioports:swiop.keymap_data_o[7]
keymap_we_o <= swioports:swiop.keymap_we_o
audio_scc_o[0] <= escci:escci.wave_o[0]
audio_scc_o[1] <= escci:escci.wave_o[1]
audio_scc_o[2] <= escci:escci.wave_o[2]
audio_scc_o[3] <= escci:escci.wave_o[3]
audio_scc_o[4] <= escci:escci.wave_o[4]
audio_scc_o[5] <= escci:escci.wave_o[5]
audio_scc_o[6] <= escci:escci.wave_o[6]
audio_scc_o[7] <= escci:escci.wave_o[7]
audio_scc_o[8] <= escci:escci.wave_o[8]
audio_scc_o[9] <= escci:escci.wave_o[9]
audio_scc_o[10] <= escci:escci.wave_o[10]
audio_scc_o[11] <= escci:escci.wave_o[11]
audio_scc_o[12] <= escci:escci.wave_o[12]
audio_scc_o[13] <= escci:escci.wave_o[13]
audio_scc_o[14] <= escci:escci.wave_o[14]
audio_psg_o[0] <= ym2149:psg.audio_ch_mix_o[0]
audio_psg_o[1] <= ym2149:psg.audio_ch_mix_o[1]
audio_psg_o[2] <= ym2149:psg.audio_ch_mix_o[2]
audio_psg_o[3] <= ym2149:psg.audio_ch_mix_o[3]
audio_psg_o[4] <= ym2149:psg.audio_ch_mix_o[4]
audio_psg_o[5] <= ym2149:psg.audio_ch_mix_o[5]
audio_psg_o[6] <= ym2149:psg.audio_ch_mix_o[6]
audio_psg_o[7] <= ym2149:psg.audio_ch_mix_o[7]
beep_o <= pio:pio.port_c_o[7]
volumes_o.aux1[0] <= swioports:swiop.volumes_o.aux1[0]
volumes_o.aux1[1] <= swioports:swiop.volumes_o.aux1[1]
volumes_o.aux1[2] <= swioports:swiop.volumes_o.aux1[2]
volumes_o.aux1[3] <= swioports:swiop.volumes_o.aux1[3]
volumes_o.aux1[4] <= swioports:swiop.volumes_o.aux1[4]
volumes_o.aux1[5] <= swioports:swiop.volumes_o.aux1[5]
volumes_o.aux1[6] <= swioports:swiop.volumes_o.aux1[6]
volumes_o.aux1[7] <= swioports:swiop.volumes_o.aux1[7]
volumes_o.opll[0] <= swioports:swiop.volumes_o.opll[0]
volumes_o.opll[1] <= swioports:swiop.volumes_o.opll[1]
volumes_o.opll[2] <= swioports:swiop.volumes_o.opll[2]
volumes_o.opll[3] <= swioports:swiop.volumes_o.opll[3]
volumes_o.opll[4] <= swioports:swiop.volumes_o.opll[4]
volumes_o.opll[5] <= swioports:swiop.volumes_o.opll[5]
volumes_o.opll[6] <= swioports:swiop.volumes_o.opll[6]
volumes_o.opll[7] <= swioports:swiop.volumes_o.opll[7]
volumes_o.scc[0] <= swioports:swiop.volumes_o.scc[0]
volumes_o.scc[1] <= swioports:swiop.volumes_o.scc[1]
volumes_o.scc[2] <= swioports:swiop.volumes_o.scc[2]
volumes_o.scc[3] <= swioports:swiop.volumes_o.scc[3]
volumes_o.scc[4] <= swioports:swiop.volumes_o.scc[4]
volumes_o.scc[5] <= swioports:swiop.volumes_o.scc[5]
volumes_o.scc[6] <= swioports:swiop.volumes_o.scc[6]
volumes_o.scc[7] <= swioports:swiop.volumes_o.scc[7]
volumes_o.psg[0] <= swioports:swiop.volumes_o.psg[0]
volumes_o.psg[1] <= swioports:swiop.volumes_o.psg[1]
volumes_o.psg[2] <= swioports:swiop.volumes_o.psg[2]
volumes_o.psg[3] <= swioports:swiop.volumes_o.psg[3]
volumes_o.psg[4] <= swioports:swiop.volumes_o.psg[4]
volumes_o.psg[5] <= swioports:swiop.volumes_o.psg[5]
volumes_o.psg[6] <= swioports:swiop.volumes_o.psg[6]
volumes_o.psg[7] <= swioports:swiop.volumes_o.psg[7]
volumes_o.ear[0] <= swioports:swiop.volumes_o.ear[0]
volumes_o.ear[1] <= swioports:swiop.volumes_o.ear[1]
volumes_o.ear[2] <= swioports:swiop.volumes_o.ear[2]
volumes_o.ear[3] <= swioports:swiop.volumes_o.ear[3]
volumes_o.ear[4] <= swioports:swiop.volumes_o.ear[4]
volumes_o.ear[5] <= swioports:swiop.volumes_o.ear[5]
volumes_o.ear[6] <= swioports:swiop.volumes_o.ear[6]
volumes_o.ear[7] <= swioports:swiop.volumes_o.ear[7]
volumes_o.beep[0] <= swioports:swiop.volumes_o.beep[0]
volumes_o.beep[1] <= swioports:swiop.volumes_o.beep[1]
volumes_o.beep[2] <= swioports:swiop.volumes_o.beep[2]
volumes_o.beep[3] <= swioports:swiop.volumes_o.beep[3]
volumes_o.beep[4] <= swioports:swiop.volumes_o.beep[4]
volumes_o.beep[5] <= swioports:swiop.volumes_o.beep[5]
volumes_o.beep[6] <= swioports:swiop.volumes_o.beep[6]
volumes_o.beep[7] <= swioports:swiop.volumes_o.beep[7]
k7_motor_o <= pio:pio.port_c_o[4]
k7_audio_o <= pio:pio.port_c_o[5]
k7_audio_i => ym2149:psg.port_a_i[7]
joy1_up_i => psg_port_a_s[0].DATAB
joy1_down_i => psg_port_a_s[1].DATAB
joy1_left_i => psg_port_a_s[2].DATAB
joy1_right_i => psg_port_a_s[3].DATAB
joy1_btn1_i => psg_port_a_s[4].DATAB
joy1_btn1_o <= joy1_btn1_o.DB_MAX_OUTPUT_PORT_TYPE
joy1_btn2_i => psg_port_a_s[5].DATAB
joy1_btn2_o <= joy1_btn2_o.DB_MAX_OUTPUT_PORT_TYPE
joy1_out_o <= ym2149:psg.port_b_o[4]
joy2_up_i => psg_port_a_s[0].DATAA
joy2_down_i => psg_port_a_s[1].DATAA
joy2_left_i => psg_port_a_s[2].DATAA
joy2_right_i => psg_port_a_s[3].DATAA
joy2_btn1_i => psg_port_a_s[4].DATAA
joy2_btn1_o <= joy2_btn1_o.DB_MAX_OUTPUT_PORT_TYPE
joy2_btn2_i => psg_port_a_s[5].DATAA
joy2_btn2_o <= joy2_btn2_o.DB_MAX_OUTPUT_PORT_TYPE
joy2_out_o <= ym2149:psg.port_b_o[5]
cnt_hor_o[0] <= vdp18_core:vdp.cnt_hor_o[0]
cnt_hor_o[1] <= vdp18_core:vdp.cnt_hor_o[1]
cnt_hor_o[2] <= vdp18_core:vdp.cnt_hor_o[2]
cnt_hor_o[3] <= vdp18_core:vdp.cnt_hor_o[3]
cnt_hor_o[4] <= vdp18_core:vdp.cnt_hor_o[4]
cnt_hor_o[5] <= vdp18_core:vdp.cnt_hor_o[5]
cnt_hor_o[6] <= vdp18_core:vdp.cnt_hor_o[6]
cnt_hor_o[7] <= vdp18_core:vdp.cnt_hor_o[7]
cnt_hor_o[8] <= vdp18_core:vdp.cnt_hor_o[8]
cnt_ver_o[0] <= vdp18_core:vdp.cnt_ver_o[0]
cnt_ver_o[1] <= vdp18_core:vdp.cnt_ver_o[1]
cnt_ver_o[2] <= vdp18_core:vdp.cnt_ver_o[2]
cnt_ver_o[3] <= vdp18_core:vdp.cnt_ver_o[3]
cnt_ver_o[4] <= vdp18_core:vdp.cnt_ver_o[4]
cnt_ver_o[5] <= vdp18_core:vdp.cnt_ver_o[5]
cnt_ver_o[6] <= vdp18_core:vdp.cnt_ver_o[6]
cnt_ver_o[7] <= vdp18_core:vdp.cnt_ver_o[7]
rgb_r_o[0] <= vdp18_core:vdp.rgb_r_o[3]
rgb_r_o[1] <= vdp18_core:vdp.rgb_r_o[2]
rgb_r_o[2] <= vdp18_core:vdp.rgb_r_o[1]
rgb_r_o[3] <= vdp18_core:vdp.rgb_r_o[0]
rgb_g_o[0] <= vdp18_core:vdp.rgb_g_o[3]
rgb_g_o[1] <= vdp18_core:vdp.rgb_g_o[2]
rgb_g_o[2] <= vdp18_core:vdp.rgb_g_o[1]
rgb_g_o[3] <= vdp18_core:vdp.rgb_g_o[0]
rgb_b_o[0] <= vdp18_core:vdp.rgb_b_o[3]
rgb_b_o[1] <= vdp18_core:vdp.rgb_b_o[2]
rgb_b_o[2] <= vdp18_core:vdp.rgb_b_o[1]
rgb_b_o[3] <= vdp18_core:vdp.rgb_b_o[0]
hsync_n_o <= vdp18_core:vdp.hsync_n_o
vsync_n_o <= vdp18_core:vdp.vsync_n_o
ntsc_pal_o <= comb.DB_MAX_OUTPUT_PORT_TYPE
vga_on_k_i => swioports:swiop.vga_on_k_i
vga_en_o <= swioports:swiop.vga_en_o
scanline_on_k_i => swioports:swiop.scanline_on_k_i
scanline_en_o <= swioports:swiop.scanline_en_o
vertfreq_on_k_i => swioports:swiop.vertfreq_on_k_i
flspi_cs_n_o <= spi:spi.spi_cs_n_o[2]
spi2_cs_n_o <= spi:spi.spi_cs_n_o[1]
spi_cs_n_o <= spi:spi.spi_cs_n_o[0]
spi_sclk_o <= spi:spi.spi_sclk_o
spi_mosi_o <= spi:spi.spi_mosi_o
spi_miso_i => spi:spi.spi_miso_i
sd_pres_n_i => spi:spi.sd_pres_n_i
sd_wp_i => spi:spi.sd_wp_i
D_wait_o <= vdp18_core:vdp.wait_o
D_slots_o[0] <= pio:pio.port_a_o[0]
D_slots_o[1] <= pio:pio.port_a_o[1]
D_slots_o[2] <= pio:pio.port_a_o[2]
D_slots_o[3] <= pio:pio.port_a_o[3]
D_slots_o[4] <= pio:pio.port_a_o[4]
D_slots_o[5] <= pio:pio.port_a_o[5]
D_slots_o[6] <= pio:pio.port_a_o[6]
D_slots_o[7] <= pio:pio.port_a_o[7]
D_ipl_en_o <= iplram_bw_s.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|T80a:cpu
reset_n_i => reset_s.ACLR
clock_i => T80:u0.CLK_n
clock_i => req_inhibit_s.CLK
clock_i => reset_s.CLK
clock_i => data_r[0].CLK
clock_i => data_r[1].CLK
clock_i => data_r[2].CLK
clock_i => data_r[3].CLK
clock_i => data_r[4].CLK
clock_i => data_r[5].CLK
clock_i => data_r[6].CLK
clock_i => data_r[7].CLK
clock_i => wait_s.CLK
clock_i => mreq_s.CLK
clock_i => iorq_n_s.CLK
clock_i => rd_s.CLK
clock_i => wr_n_s.CLK
clock_i => mreq_inhibit_s.CLK
clock_en_i => T80:u0.CEN
clock_en_i => iorq_n_s.ENA
clock_en_i => data_r[0].ENA
clock_en_i => wr_n_s.ENA
clock_en_i => req_inhibit_s.ENA
clock_en_i => mreq_s.ENA
clock_en_i => mreq_inhibit_s.ENA
clock_en_i => rd_s.ENA
clock_en_i => data_r[1].ENA
clock_en_i => data_r[2].ENA
clock_en_i => data_r[3].ENA
clock_en_i => data_r[4].ENA
clock_en_i => data_r[5].ENA
clock_en_i => data_r[6].ENA
clock_en_i => data_r[7].ENA
clock_en_i => wait_s.ENA
address_o[0] <= address_o[0].DB_MAX_OUTPUT_PORT_TYPE
address_o[1] <= address_o[1].DB_MAX_OUTPUT_PORT_TYPE
address_o[2] <= address_o[2].DB_MAX_OUTPUT_PORT_TYPE
address_o[3] <= address_o[3].DB_MAX_OUTPUT_PORT_TYPE
address_o[4] <= address_o[4].DB_MAX_OUTPUT_PORT_TYPE
address_o[5] <= address_o[5].DB_MAX_OUTPUT_PORT_TYPE
address_o[6] <= address_o[6].DB_MAX_OUTPUT_PORT_TYPE
address_o[7] <= address_o[7].DB_MAX_OUTPUT_PORT_TYPE
address_o[8] <= address_o[8].DB_MAX_OUTPUT_PORT_TYPE
address_o[9] <= address_o[9].DB_MAX_OUTPUT_PORT_TYPE
address_o[10] <= address_o[10].DB_MAX_OUTPUT_PORT_TYPE
address_o[11] <= address_o[11].DB_MAX_OUTPUT_PORT_TYPE
address_o[12] <= address_o[12].DB_MAX_OUTPUT_PORT_TYPE
address_o[13] <= address_o[13].DB_MAX_OUTPUT_PORT_TYPE
address_o[14] <= address_o[14].DB_MAX_OUTPUT_PORT_TYPE
address_o[15] <= address_o[15].DB_MAX_OUTPUT_PORT_TYPE
data_i[0] => data_r.DATAB
data_i[0] => T80:u0.DInst[0]
data_i[1] => data_r.DATAB
data_i[1] => T80:u0.DInst[1]
data_i[2] => data_r.DATAB
data_i[2] => T80:u0.DInst[2]
data_i[3] => data_r.DATAB
data_i[3] => T80:u0.DInst[3]
data_i[4] => data_r.DATAB
data_i[4] => T80:u0.DInst[4]
data_i[5] => data_r.DATAB
data_i[5] => T80:u0.DInst[5]
data_i[6] => data_r.DATAB
data_i[6] => T80:u0.DInst[6]
data_i[7] => data_r.DATAB
data_i[7] => T80:u0.DInst[7]
data_o[0] <= T80:u0.DO[0]
data_o[1] <= T80:u0.DO[1]
data_o[2] <= T80:u0.DO[2]
data_o[3] <= T80:u0.DO[3]
data_o[4] <= T80:u0.DO[4]
data_o[5] <= T80:u0.DO[5]
data_o[6] <= T80:u0.DO[6]
data_o[7] <= T80:u0.DO[7]
wait_n_i => wait_s.DATAIN
int_n_i => T80:u0.INT_n
nmi_n_i => T80:u0.NMI_n
m1_n_o <= T80:u0.M1_n
mreq_n_o <= mreq_n_o.DB_MAX_OUTPUT_PORT_TYPE
iorq_n_o <= iorq_n_o.DB_MAX_OUTPUT_PORT_TYPE
rd_n_o <= rd_n_o.DB_MAX_OUTPUT_PORT_TYPE
wr_n_o <= wr_n_o.DB_MAX_OUTPUT_PORT_TYPE
refresh_n_o <= refresh_n_o.DB_MAX_OUTPUT_PORT_TYPE
halt_n_o <= T80:u0.HALT_n
busrq_n_i => T80:u0.BUSRQ_n
busak_n_o <= T80:u0.BUSAK_n


|Mister_top|msx:the_msx|T80a:cpu|T80:u0
RESET_n => XY_Ind.ACLR
RESET_n => PreserveC_r.ACLR
RESET_n => Save_ALU_r.ACLR
RESET_n => ALU_cpi_r.ACLR
RESET_n => ALU_Op_r[0].ACLR
RESET_n => ALU_Op_r[1].ACLR
RESET_n => ALU_Op_r[2].ACLR
RESET_n => ALU_Op_r[3].ACLR
RESET_n => Z16_r.ACLR
RESET_n => BTR_r.ACLR
RESET_n => Arith16_r.ACLR
RESET_n => Read_To_Reg_r[0].ACLR
RESET_n => Read_To_Reg_r[1].ACLR
RESET_n => Read_To_Reg_r[2].ACLR
RESET_n => Read_To_Reg_r[3].ACLR
RESET_n => Read_To_Reg_r[4].ACLR
RESET_n => Alternate.ACLR
RESET_n => SP[0].PRESET
RESET_n => SP[1].PRESET
RESET_n => SP[2].PRESET
RESET_n => SP[3].PRESET
RESET_n => SP[4].PRESET
RESET_n => SP[5].PRESET
RESET_n => SP[6].PRESET
RESET_n => SP[7].PRESET
RESET_n => SP[8].PRESET
RESET_n => SP[9].PRESET
RESET_n => SP[10].PRESET
RESET_n => SP[11].PRESET
RESET_n => SP[12].PRESET
RESET_n => SP[13].PRESET
RESET_n => SP[14].PRESET
RESET_n => SP[15].PRESET
RESET_n => R[0].ACLR
RESET_n => R[1].ACLR
RESET_n => R[2].ACLR
RESET_n => R[3].ACLR
RESET_n => R[4].ACLR
RESET_n => R[5].ACLR
RESET_n => R[6].ACLR
RESET_n => R[7].ACLR
RESET_n => I[0].ACLR
RESET_n => I[1].ACLR
RESET_n => I[2].ACLR
RESET_n => I[3].ACLR
RESET_n => I[4].ACLR
RESET_n => I[5].ACLR
RESET_n => I[6].ACLR
RESET_n => I[7].ACLR
RESET_n => Fp[0].PRESET
RESET_n => Fp[1].PRESET
RESET_n => Fp[2].PRESET
RESET_n => Fp[3].PRESET
RESET_n => Fp[4].PRESET
RESET_n => Fp[5].PRESET
RESET_n => Fp[6].PRESET
RESET_n => Fp[7].PRESET
RESET_n => Ap[0].PRESET
RESET_n => Ap[1].PRESET
RESET_n => Ap[2].PRESET
RESET_n => Ap[3].PRESET
RESET_n => Ap[4].PRESET
RESET_n => Ap[5].PRESET
RESET_n => Ap[6].PRESET
RESET_n => Ap[7].PRESET
RESET_n => F[0].PRESET
RESET_n => F[1].PRESET
RESET_n => F[2].PRESET
RESET_n => F[3].PRESET
RESET_n => F[4].PRESET
RESET_n => F[5].PRESET
RESET_n => F[6].PRESET
RESET_n => F[7].PRESET
RESET_n => ACC[0].PRESET
RESET_n => ACC[1].PRESET
RESET_n => ACC[2].PRESET
RESET_n => ACC[3].PRESET
RESET_n => ACC[4].PRESET
RESET_n => ACC[5].PRESET
RESET_n => ACC[6].PRESET
RESET_n => ACC[7].PRESET
RESET_n => DO[0]~reg0.ACLR
RESET_n => DO[1]~reg0.ACLR
RESET_n => DO[2]~reg0.ACLR
RESET_n => DO[3]~reg0.ACLR
RESET_n => DO[4]~reg0.ACLR
RESET_n => DO[5]~reg0.ACLR
RESET_n => DO[6]~reg0.ACLR
RESET_n => DO[7]~reg0.ACLR
RESET_n => MCycles[0].ACLR
RESET_n => MCycles[1].ACLR
RESET_n => MCycles[2].ACLR
RESET_n => IStatus[0].ACLR
RESET_n => IStatus[1].ACLR
RESET_n => XY_State[0].ACLR
RESET_n => XY_State[1].ACLR
RESET_n => ISet[0].ACLR
RESET_n => ISet[1].ACLR
RESET_n => IR[0].ACLR
RESET_n => IR[1].ACLR
RESET_n => IR[2].ACLR
RESET_n => IR[3].ACLR
RESET_n => IR[4].ACLR
RESET_n => IR[5].ACLR
RESET_n => IR[6].ACLR
RESET_n => IR[7].ACLR
RESET_n => TmpAddr[0].ACLR
RESET_n => TmpAddr[1].ACLR
RESET_n => TmpAddr[2].ACLR
RESET_n => TmpAddr[3].ACLR
RESET_n => TmpAddr[4].ACLR
RESET_n => TmpAddr[5].ACLR
RESET_n => TmpAddr[6].ACLR
RESET_n => TmpAddr[7].ACLR
RESET_n => TmpAddr[8].ACLR
RESET_n => TmpAddr[9].ACLR
RESET_n => TmpAddr[10].ACLR
RESET_n => TmpAddr[11].ACLR
RESET_n => TmpAddr[12].ACLR
RESET_n => TmpAddr[13].ACLR
RESET_n => TmpAddr[14].ACLR
RESET_n => TmpAddr[15].ACLR
RESET_n => A[0]~reg0.ACLR
RESET_n => A[1]~reg0.ACLR
RESET_n => A[2]~reg0.ACLR
RESET_n => A[3]~reg0.ACLR
RESET_n => A[4]~reg0.ACLR
RESET_n => A[5]~reg0.ACLR
RESET_n => A[6]~reg0.ACLR
RESET_n => A[7]~reg0.ACLR
RESET_n => A[8]~reg0.ACLR
RESET_n => A[9]~reg0.ACLR
RESET_n => A[10]~reg0.ACLR
RESET_n => A[11]~reg0.ACLR
RESET_n => A[12]~reg0.ACLR
RESET_n => A[13]~reg0.ACLR
RESET_n => A[14]~reg0.ACLR
RESET_n => A[15]~reg0.ACLR
RESET_n => PC[0].ACLR
RESET_n => PC[1].ACLR
RESET_n => PC[2].ACLR
RESET_n => PC[3].ACLR
RESET_n => PC[4].ACLR
RESET_n => PC[5].ACLR
RESET_n => PC[6].ACLR
RESET_n => PC[7].ACLR
RESET_n => PC[8].ACLR
RESET_n => PC[9].ACLR
RESET_n => PC[10].ACLR
RESET_n => PC[11].ACLR
RESET_n => PC[12].ACLR
RESET_n => PC[13].ACLR
RESET_n => PC[14].ACLR
RESET_n => PC[15].ACLR
RESET_n => M1_n~reg0.PRESET
RESET_n => Auto_Wait_t2.ACLR
RESET_n => Auto_Wait_t1.ACLR
RESET_n => No_BTR.ACLR
RESET_n => IntE_FF2.ACLR
RESET_n => IntE_FF1.ACLR
RESET_n => IntCycle.ACLR
RESET_n => NMICycle.ACLR
RESET_n => BusAck.ACLR
RESET_n => Halt_FF.ACLR
RESET_n => Pre_XY_F_M[0].ACLR
RESET_n => Pre_XY_F_M[1].ACLR
RESET_n => Pre_XY_F_M[2].ACLR
RESET_n => TState[0].ACLR
RESET_n => TState[1].ACLR
RESET_n => TState[2].ACLR
RESET_n => MCycle[0].PRESET
RESET_n => MCycle[1].ACLR
RESET_n => MCycle[2].ACLR
RESET_n => RFSH_n~reg0.PRESET
RESET_n => NMI_s.ACLR
RESET_n => INT_s.ACLR
RESET_n => BusReq_s.ACLR
RESET_n => OldNMI_n.ACLR
CLK_n => T80_Reg:Regs.Clk
CLK_n => M1_n~reg0.CLK
CLK_n => Auto_Wait_t2.CLK
CLK_n => Auto_Wait_t1.CLK
CLK_n => No_BTR.CLK
CLK_n => IntE_FF2.CLK
CLK_n => IntE_FF1.CLK
CLK_n => IntCycle.CLK
CLK_n => NMICycle.CLK
CLK_n => BusAck.CLK
CLK_n => Halt_FF.CLK
CLK_n => Pre_XY_F_M[0].CLK
CLK_n => Pre_XY_F_M[1].CLK
CLK_n => Pre_XY_F_M[2].CLK
CLK_n => TState[0].CLK
CLK_n => TState[1].CLK
CLK_n => TState[2].CLK
CLK_n => MCycle[0].CLK
CLK_n => MCycle[1].CLK
CLK_n => MCycle[2].CLK
CLK_n => NMI_s.CLK
CLK_n => INT_s.CLK
CLK_n => BusReq_s.CLK
CLK_n => OldNMI_n.CLK
CLK_n => RFSH_n~reg0.CLK
CLK_n => BusA[0].CLK
CLK_n => BusA[1].CLK
CLK_n => BusA[2].CLK
CLK_n => BusA[3].CLK
CLK_n => BusA[4].CLK
CLK_n => BusA[5].CLK
CLK_n => BusA[6].CLK
CLK_n => BusA[7].CLK
CLK_n => BusB[0].CLK
CLK_n => BusB[1].CLK
CLK_n => BusB[2].CLK
CLK_n => BusB[3].CLK
CLK_n => BusB[4].CLK
CLK_n => BusB[5].CLK
CLK_n => BusB[6].CLK
CLK_n => BusB[7].CLK
CLK_n => RegBusA_r[0].CLK
CLK_n => RegBusA_r[1].CLK
CLK_n => RegBusA_r[2].CLK
CLK_n => RegBusA_r[3].CLK
CLK_n => RegBusA_r[4].CLK
CLK_n => RegBusA_r[5].CLK
CLK_n => RegBusA_r[6].CLK
CLK_n => RegBusA_r[7].CLK
CLK_n => RegBusA_r[8].CLK
CLK_n => RegBusA_r[9].CLK
CLK_n => RegBusA_r[10].CLK
CLK_n => RegBusA_r[11].CLK
CLK_n => RegBusA_r[12].CLK
CLK_n => RegBusA_r[13].CLK
CLK_n => RegBusA_r[14].CLK
CLK_n => RegBusA_r[15].CLK
CLK_n => IncDecZ.CLK
CLK_n => RegAddrC[0].CLK
CLK_n => RegAddrC[1].CLK
CLK_n => RegAddrC[2].CLK
CLK_n => RegAddrB_r[0].CLK
CLK_n => RegAddrB_r[1].CLK
CLK_n => RegAddrB_r[2].CLK
CLK_n => RegAddrA_r[0].CLK
CLK_n => RegAddrA_r[1].CLK
CLK_n => RegAddrA_r[2].CLK
CLK_n => XY_Ind.CLK
CLK_n => PreserveC_r.CLK
CLK_n => Save_ALU_r.CLK
CLK_n => ALU_cpi_r.CLK
CLK_n => ALU_Op_r[0].CLK
CLK_n => ALU_Op_r[1].CLK
CLK_n => ALU_Op_r[2].CLK
CLK_n => ALU_Op_r[3].CLK
CLK_n => Z16_r.CLK
CLK_n => BTR_r.CLK
CLK_n => Arith16_r.CLK
CLK_n => Read_To_Reg_r[0].CLK
CLK_n => Read_To_Reg_r[1].CLK
CLK_n => Read_To_Reg_r[2].CLK
CLK_n => Read_To_Reg_r[3].CLK
CLK_n => Read_To_Reg_r[4].CLK
CLK_n => Alternate.CLK
CLK_n => SP[0].CLK
CLK_n => SP[1].CLK
CLK_n => SP[2].CLK
CLK_n => SP[3].CLK
CLK_n => SP[4].CLK
CLK_n => SP[5].CLK
CLK_n => SP[6].CLK
CLK_n => SP[7].CLK
CLK_n => SP[8].CLK
CLK_n => SP[9].CLK
CLK_n => SP[10].CLK
CLK_n => SP[11].CLK
CLK_n => SP[12].CLK
CLK_n => SP[13].CLK
CLK_n => SP[14].CLK
CLK_n => SP[15].CLK
CLK_n => R[0].CLK
CLK_n => R[1].CLK
CLK_n => R[2].CLK
CLK_n => R[3].CLK
CLK_n => R[4].CLK
CLK_n => R[5].CLK
CLK_n => R[6].CLK
CLK_n => R[7].CLK
CLK_n => I[0].CLK
CLK_n => I[1].CLK
CLK_n => I[2].CLK
CLK_n => I[3].CLK
CLK_n => I[4].CLK
CLK_n => I[5].CLK
CLK_n => I[6].CLK
CLK_n => I[7].CLK
CLK_n => Fp[0].CLK
CLK_n => Fp[1].CLK
CLK_n => Fp[2].CLK
CLK_n => Fp[3].CLK
CLK_n => Fp[4].CLK
CLK_n => Fp[5].CLK
CLK_n => Fp[6].CLK
CLK_n => Fp[7].CLK
CLK_n => Ap[0].CLK
CLK_n => Ap[1].CLK
CLK_n => Ap[2].CLK
CLK_n => Ap[3].CLK
CLK_n => Ap[4].CLK
CLK_n => Ap[5].CLK
CLK_n => Ap[6].CLK
CLK_n => Ap[7].CLK
CLK_n => F[0].CLK
CLK_n => F[1].CLK
CLK_n => F[2].CLK
CLK_n => F[3].CLK
CLK_n => F[4].CLK
CLK_n => F[5].CLK
CLK_n => F[6].CLK
CLK_n => F[7].CLK
CLK_n => ACC[0].CLK
CLK_n => ACC[1].CLK
CLK_n => ACC[2].CLK
CLK_n => ACC[3].CLK
CLK_n => ACC[4].CLK
CLK_n => ACC[5].CLK
CLK_n => ACC[6].CLK
CLK_n => ACC[7].CLK
CLK_n => DO[0]~reg0.CLK
CLK_n => DO[1]~reg0.CLK
CLK_n => DO[2]~reg0.CLK
CLK_n => DO[3]~reg0.CLK
CLK_n => DO[4]~reg0.CLK
CLK_n => DO[5]~reg0.CLK
CLK_n => DO[6]~reg0.CLK
CLK_n => DO[7]~reg0.CLK
CLK_n => MCycles[0].CLK
CLK_n => MCycles[1].CLK
CLK_n => MCycles[2].CLK
CLK_n => IStatus[0].CLK
CLK_n => IStatus[1].CLK
CLK_n => XY_State[0].CLK
CLK_n => XY_State[1].CLK
CLK_n => ISet[0].CLK
CLK_n => ISet[1].CLK
CLK_n => IR[0].CLK
CLK_n => IR[1].CLK
CLK_n => IR[2].CLK
CLK_n => IR[3].CLK
CLK_n => IR[4].CLK
CLK_n => IR[5].CLK
CLK_n => IR[6].CLK
CLK_n => IR[7].CLK
CLK_n => TmpAddr[0].CLK
CLK_n => TmpAddr[1].CLK
CLK_n => TmpAddr[2].CLK
CLK_n => TmpAddr[3].CLK
CLK_n => TmpAddr[4].CLK
CLK_n => TmpAddr[5].CLK
CLK_n => TmpAddr[6].CLK
CLK_n => TmpAddr[7].CLK
CLK_n => TmpAddr[8].CLK
CLK_n => TmpAddr[9].CLK
CLK_n => TmpAddr[10].CLK
CLK_n => TmpAddr[11].CLK
CLK_n => TmpAddr[12].CLK
CLK_n => TmpAddr[13].CLK
CLK_n => TmpAddr[14].CLK
CLK_n => TmpAddr[15].CLK
CLK_n => A[0]~reg0.CLK
CLK_n => A[1]~reg0.CLK
CLK_n => A[2]~reg0.CLK
CLK_n => A[3]~reg0.CLK
CLK_n => A[4]~reg0.CLK
CLK_n => A[5]~reg0.CLK
CLK_n => A[6]~reg0.CLK
CLK_n => A[7]~reg0.CLK
CLK_n => A[8]~reg0.CLK
CLK_n => A[9]~reg0.CLK
CLK_n => A[10]~reg0.CLK
CLK_n => A[11]~reg0.CLK
CLK_n => A[12]~reg0.CLK
CLK_n => A[13]~reg0.CLK
CLK_n => A[14]~reg0.CLK
CLK_n => A[15]~reg0.CLK
CLK_n => PC[0].CLK
CLK_n => PC[1].CLK
CLK_n => PC[2].CLK
CLK_n => PC[3].CLK
CLK_n => PC[4].CLK
CLK_n => PC[5].CLK
CLK_n => PC[6].CLK
CLK_n => PC[7].CLK
CLK_n => PC[8].CLK
CLK_n => PC[9].CLK
CLK_n => PC[10].CLK
CLK_n => PC[11].CLK
CLK_n => PC[12].CLK
CLK_n => PC[13].CLK
CLK_n => PC[14].CLK
CLK_n => PC[15].CLK
CEN => ClkEn.IN1
CEN => RFSH_n~reg0.ENA
CEN => OldNMI_n.ENA
CEN => BusReq_s.ENA
CEN => INT_s.ENA
CEN => M1_n~reg0.ENA
CEN => NMI_s.ENA
CEN => MCycle[2].ENA
CEN => MCycle[1].ENA
CEN => MCycle[0].ENA
CEN => TState[2].ENA
CEN => TState[1].ENA
CEN => TState[0].ENA
CEN => Pre_XY_F_M[2].ENA
CEN => Pre_XY_F_M[1].ENA
CEN => Pre_XY_F_M[0].ENA
CEN => Halt_FF.ENA
CEN => BusAck.ENA
CEN => NMICycle.ENA
CEN => IntCycle.ENA
CEN => IntE_FF1.ENA
CEN => IntE_FF2.ENA
CEN => No_BTR.ENA
CEN => Auto_Wait_t1.ENA
CEN => Auto_Wait_t2.ENA
WAIT_n => process_2.IN1
WAIT_n => process_5.IN1
WAIT_n => process_7.IN1
WAIT_n => process_7.IN1
WAIT_n => process_7.IN1
INT_n => INT_s.DATAIN
NMI_n => process_6.IN1
NMI_n => OldNMI_n.DATAIN
BUSRQ_n => BusReq_s.DATAIN
M1_n <= M1_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= T80_MCode:mcode.IORQ
NoRead <= T80_MCode:mcode.NoRead
Write <= T80_MCode:mcode.Write
RFSH_n <= RFSH_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= Halt_FF.DB_MAX_OUTPUT_PORT_TYPE
BUSAK_n <= BusAck.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DInst[0] => IR.DATAA
DInst[0] => IR.DATAB
DInst[1] => IR.DATAA
DInst[1] => IR.DATAB
DInst[2] => IR.DATAA
DInst[2] => IR.DATAB
DInst[3] => IR.DATAA
DInst[3] => IR.DATAB
DInst[4] => IR.DATAA
DInst[4] => IR.DATAB
DInst[5] => IR.DATAA
DInst[5] => IR.DATAB
DInst[6] => IR.DATAA
DInst[6] => IR.DATAB
DInst[7] => IR.DATAA
DInst[7] => IR.DATAB
DI[0] => Save_Mux.DATAB
DI[0] => A.DATAA
DI[0] => Mux15.IN7
DI[0] => A.DATAB
DI[0] => PC.DATAB
DI[0] => Add2.IN32
DI[0] => Add5.IN32
DI[0] => TmpAddr.DATAB
DI[0] => TmpAddr.DATAB
DI[0] => F.IN0
DI[0] => Mux91.IN15
DI[0] => Mux99.IN10
DI[0] => BusA.DATAB
DI[0] => BusB.DATAB
DI[0] => Equal18.IN7
DI[1] => Save_Mux.DATAB
DI[1] => A.DATAA
DI[1] => Mux14.IN7
DI[1] => A.DATAB
DI[1] => PC.DATAB
DI[1] => Add2.IN31
DI[1] => Add5.IN31
DI[1] => TmpAddr.DATAB
DI[1] => TmpAddr.DATAB
DI[1] => F.IN1
DI[1] => Mux90.IN15
DI[1] => Mux98.IN10
DI[1] => BusA.DATAB
DI[1] => BusB.DATAB
DI[1] => Equal18.IN6
DI[2] => Save_Mux.DATAB
DI[2] => A.DATAA
DI[2] => Mux13.IN7
DI[2] => A.DATAB
DI[2] => PC.DATAB
DI[2] => Add2.IN30
DI[2] => Add5.IN30
DI[2] => TmpAddr.DATAB
DI[2] => TmpAddr.DATAB
DI[2] => F.IN1
DI[2] => Mux89.IN15
DI[2] => Mux97.IN10
DI[2] => BusA.DATAB
DI[2] => BusB.DATAB
DI[2] => Equal18.IN5
DI[3] => Save_Mux.DATAB
DI[3] => A.DATAA
DI[3] => Mux12.IN7
DI[3] => A.DATAB
DI[3] => PC.DATAB
DI[3] => Add2.IN29
DI[3] => Add5.IN29
DI[3] => TmpAddr.DATAB
DI[3] => TmpAddr.DATAB
DI[3] => F.IN1
DI[3] => Mux88.IN15
DI[3] => Mux96.IN10
DI[3] => BusA.DATAB
DI[3] => BusB.DATAB
DI[3] => Equal18.IN4
DI[4] => Save_Mux.DATAB
DI[4] => A.DATAA
DI[4] => Mux11.IN7
DI[4] => A.DATAB
DI[4] => PC.DATAB
DI[4] => Add2.IN28
DI[4] => Add5.IN28
DI[4] => TmpAddr.DATAB
DI[4] => TmpAddr.DATAB
DI[4] => F.IN1
DI[4] => Mux87.IN15
DI[4] => Mux95.IN10
DI[4] => BusA.DATAB
DI[4] => BusB.DATAB
DI[4] => Equal18.IN3
DI[5] => Save_Mux.DATAB
DI[5] => A.DATAA
DI[5] => Mux10.IN7
DI[5] => A.DATAB
DI[5] => PC.DATAB
DI[5] => Add2.IN27
DI[5] => Add5.IN27
DI[5] => TmpAddr.DATAB
DI[5] => TmpAddr.DATAB
DI[5] => F.IN1
DI[5] => Mux86.IN15
DI[5] => Mux94.IN10
DI[5] => BusA.DATAB
DI[5] => BusB.DATAB
DI[5] => Equal18.IN2
DI[6] => Save_Mux.DATAB
DI[6] => A.DATAA
DI[6] => Mux9.IN7
DI[6] => A.DATAB
DI[6] => PC.DATAB
DI[6] => Add2.IN26
DI[6] => Add5.IN26
DI[6] => TmpAddr.DATAB
DI[6] => TmpAddr.DATAB
DI[6] => F.IN1
DI[6] => Mux85.IN15
DI[6] => Mux93.IN10
DI[6] => BusA.DATAB
DI[6] => BusB.DATAB
DI[6] => Equal18.IN1
DI[7] => Save_Mux.DATAB
DI[7] => A.DATAA
DI[7] => Mux8.IN7
DI[7] => A.DATAB
DI[7] => PC.DATAB
DI[7] => Add2.IN17
DI[7] => Add2.IN18
DI[7] => Add2.IN19
DI[7] => Add2.IN20
DI[7] => Add2.IN21
DI[7] => Add2.IN22
DI[7] => Add2.IN23
DI[7] => Add2.IN24
DI[7] => Add2.IN25
DI[7] => Add5.IN17
DI[7] => Add5.IN18
DI[7] => Add5.IN19
DI[7] => Add5.IN20
DI[7] => Add5.IN21
DI[7] => Add5.IN22
DI[7] => Add5.IN23
DI[7] => Add5.IN24
DI[7] => Add5.IN25
DI[7] => TmpAddr.DATAB
DI[7] => TmpAddr.DATAB
DI[7] => F.IN1
DI[7] => F.DATAB
DI[7] => Mux84.IN15
DI[7] => Mux92.IN10
DI[7] => BusA.DATAB
DI[7] => BusB.DATAB
DI[7] => Equal18.IN0
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MC[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
MC[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
MC[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
TS[0] <= TState[0].DB_MAX_OUTPUT_PORT_TYPE
TS[1] <= TState[1].DB_MAX_OUTPUT_PORT_TYPE
TS[2] <= TState[2].DB_MAX_OUTPUT_PORT_TYPE
IntCycle_n <= IntCycle.DB_MAX_OUTPUT_PORT_TYPE
IntE <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
Stop <= T80_MCode:mcode.I_DJNZ


|Mister_top|msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode
IR[0] => Mux5.IN7
IR[0] => Mux28.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux63.IN263
IR[0] => Mux64.IN158
IR[0] => Mux64.IN159
IR[0] => Mux64.IN160
IR[0] => Mux64.IN161
IR[0] => Mux64.IN162
IR[0] => Mux64.IN163
IR[0] => Mux64.IN164
IR[0] => Mux64.IN165
IR[0] => Mux64.IN166
IR[0] => Mux64.IN167
IR[0] => Mux64.IN168
IR[0] => Mux64.IN169
IR[0] => Mux64.IN170
IR[0] => Mux64.IN171
IR[0] => Mux64.IN172
IR[0] => Mux64.IN173
IR[0] => Mux64.IN174
IR[0] => Mux64.IN175
IR[0] => Mux64.IN176
IR[0] => Mux64.IN177
IR[0] => Mux64.IN178
IR[0] => Mux64.IN179
IR[0] => Mux64.IN180
IR[0] => Mux64.IN181
IR[0] => Mux64.IN182
IR[0] => Mux64.IN183
IR[0] => Mux64.IN184
IR[0] => Mux64.IN185
IR[0] => Mux64.IN186
IR[0] => Mux64.IN187
IR[0] => Mux64.IN188
IR[0] => Mux64.IN189
IR[0] => Mux64.IN190
IR[0] => Mux64.IN191
IR[0] => Mux64.IN192
IR[0] => Mux64.IN193
IR[0] => Mux64.IN194
IR[0] => Mux64.IN195
IR[0] => Mux64.IN196
IR[0] => Mux64.IN197
IR[0] => Mux64.IN198
IR[0] => Mux64.IN199
IR[0] => Mux64.IN200
IR[0] => Mux64.IN201
IR[0] => Mux64.IN202
IR[0] => Mux64.IN203
IR[0] => Mux64.IN204
IR[0] => Mux64.IN205
IR[0] => Mux64.IN206
IR[0] => Mux64.IN207
IR[0] => Mux64.IN208
IR[0] => Mux64.IN209
IR[0] => Mux64.IN210
IR[0] => Mux64.IN211
IR[0] => Mux64.IN212
IR[0] => Mux64.IN213
IR[0] => Mux64.IN214
IR[0] => Mux64.IN215
IR[0] => Mux64.IN216
IR[0] => Mux64.IN217
IR[0] => Mux64.IN218
IR[0] => Mux64.IN219
IR[0] => Mux64.IN220
IR[0] => Mux64.IN221
IR[0] => Mux64.IN222
IR[0] => Mux64.IN223
IR[0] => Mux64.IN224
IR[0] => Mux64.IN225
IR[0] => Mux64.IN226
IR[0] => Mux64.IN227
IR[0] => Mux64.IN228
IR[0] => Mux64.IN229
IR[0] => Mux64.IN230
IR[0] => Mux64.IN231
IR[0] => Mux64.IN232
IR[0] => Mux64.IN233
IR[0] => Mux64.IN234
IR[0] => Mux64.IN235
IR[0] => Mux64.IN236
IR[0] => Mux64.IN237
IR[0] => Mux64.IN238
IR[0] => Mux64.IN239
IR[0] => Mux64.IN240
IR[0] => Mux64.IN241
IR[0] => Mux64.IN242
IR[0] => Mux64.IN243
IR[0] => Mux64.IN244
IR[0] => Mux64.IN245
IR[0] => Mux64.IN246
IR[0] => Mux64.IN247
IR[0] => Mux64.IN248
IR[0] => Mux64.IN249
IR[0] => Mux64.IN250
IR[0] => Mux64.IN251
IR[0] => Mux64.IN252
IR[0] => Mux64.IN253
IR[0] => Mux64.IN254
IR[0] => Mux64.IN255
IR[0] => Mux64.IN256
IR[0] => Mux64.IN257
IR[0] => Mux64.IN258
IR[0] => Mux64.IN259
IR[0] => Mux64.IN260
IR[0] => Mux64.IN261
IR[0] => Mux64.IN262
IR[0] => Mux64.IN263
IR[0] => Mux65.IN263
IR[0] => Mux66.IN69
IR[0] => Mux67.IN263
IR[0] => Mux68.IN263
IR[0] => Mux69.IN263
IR[0] => Mux70.IN263
IR[0] => Mux71.IN263
IR[0] => Mux72.IN262
IR[0] => Mux73.IN263
IR[0] => Mux74.IN263
IR[0] => Mux75.IN263
IR[0] => Mux76.IN263
IR[0] => Mux77.IN263
IR[0] => Mux78.IN263
IR[0] => Mux79.IN263
IR[0] => Mux80.IN263
IR[0] => Mux81.IN263
IR[0] => Mux82.IN263
IR[0] => Mux83.IN263
IR[0] => Mux84.IN263
IR[0] => Mux85.IN263
IR[0] => Mux86.IN263
IR[0] => Mux87.IN263
IR[0] => Mux88.IN263
IR[0] => Mux89.IN263
IR[0] => Mux90.IN263
IR[0] => Mux91.IN263
IR[0] => Mux92.IN263
IR[0] => Mux93.IN263
IR[0] => Mux94.IN263
IR[0] => Mux95.IN263
IR[0] => Mux96.IN263
IR[0] => Mux97.IN263
IR[0] => Mux98.IN263
IR[0] => Mux99.IN263
IR[0] => Mux100.IN263
IR[0] => Mux101.IN263
IR[0] => Mux102.IN263
IR[0] => Mux103.IN263
IR[0] => Mux104.IN263
IR[0] => Mux105.IN263
IR[0] => Mux106.IN263
IR[0] => Mux107.IN263
IR[0] => Mux108.IN69
IR[0] => Mux109.IN263
IR[0] => Mux110.IN263
IR[0] => Mux111.IN263
IR[0] => Mux112.IN263
IR[0] => Mux113.IN36
IR[0] => Mux114.IN263
IR[0] => Mux115.IN263
IR[0] => Mux116.IN263
IR[0] => Mux119.IN36
IR[0] => Mux120.IN36
IR[0] => Mux121.IN36
IR[0] => Mux122.IN36
IR[0] => Mux123.IN36
IR[0] => Mux124.IN36
IR[0] => Mux125.IN36
IR[0] => Mux126.IN36
IR[0] => Mux127.IN36
IR[0] => Mux128.IN36
IR[0] => Mux129.IN36
IR[0] => Mux130.IN36
IR[0] => Mux131.IN36
IR[0] => Mux198.IN69
IR[0] => Mux199.IN134
IR[0] => Mux200.IN134
IR[0] => Mux201.IN263
IR[0] => Mux202.IN263
IR[0] => Mux203.IN263
IR[0] => Mux204.IN134
IR[0] => Mux205.IN36
IR[0] => Mux206.IN134
IR[0] => Mux207.IN69
IR[0] => Mux208.IN69
IR[0] => Mux209.IN263
IR[0] => Mux210.IN69
IR[0] => Mux211.IN263
IR[0] => Mux212.IN69
IR[0] => Mux213.IN263
IR[0] => Mux214.IN69
IR[0] => Mux215.IN263
IR[0] => Mux216.IN263
IR[0] => Mux217.IN263
IR[0] => Mux218.IN69
IR[0] => Mux219.IN134
IR[0] => Mux220.IN263
IR[0] => Mux221.IN263
IR[0] => Mux222.IN69
IR[0] => Mux223.IN263
IR[0] => Mux224.IN69
IR[0] => Mux225.IN69
IR[0] => Mux226.IN69
IR[0] => Mux227.IN69
IR[0] => Mux228.IN263
IR[0] => Mux229.IN263
IR[0] => Mux230.IN263
IR[0] => Mux231.IN263
IR[0] => Mux232.IN69
IR[0] => Mux233.IN263
IR[0] => Mux234.IN69
IR[0] => Mux235.IN263
IR[0] => Mux236.IN69
IR[0] => Mux237.IN36
IR[0] => Mux238.IN134
IR[0] => Mux239.IN263
IR[0] => Mux240.IN263
IR[0] => Mux241.IN263
IR[0] => Mux242.IN36
IR[0] => Mux243.IN69
IR[0] => Mux244.IN36
IR[0] => Mux245.IN69
IR[0] => Mux249.IN3
IR[0] => Mux254.IN3
IR[0] => Set_BusB_To.DATAB
IR[0] => Equal6.IN7
IR[0] => Equal8.IN3
IR[1] => Mux4.IN7
IR[1] => Mux27.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux61.IN262
IR[1] => Mux62.IN262
IR[1] => Mux63.IN157
IR[1] => Mux63.IN158
IR[1] => Mux63.IN159
IR[1] => Mux63.IN160
IR[1] => Mux63.IN161
IR[1] => Mux63.IN162
IR[1] => Mux63.IN163
IR[1] => Mux63.IN164
IR[1] => Mux63.IN165
IR[1] => Mux63.IN166
IR[1] => Mux63.IN167
IR[1] => Mux63.IN168
IR[1] => Mux63.IN169
IR[1] => Mux63.IN170
IR[1] => Mux63.IN171
IR[1] => Mux63.IN172
IR[1] => Mux63.IN173
IR[1] => Mux63.IN174
IR[1] => Mux63.IN175
IR[1] => Mux63.IN176
IR[1] => Mux63.IN177
IR[1] => Mux63.IN178
IR[1] => Mux63.IN179
IR[1] => Mux63.IN180
IR[1] => Mux63.IN181
IR[1] => Mux63.IN182
IR[1] => Mux63.IN183
IR[1] => Mux63.IN184
IR[1] => Mux63.IN185
IR[1] => Mux63.IN186
IR[1] => Mux63.IN187
IR[1] => Mux63.IN188
IR[1] => Mux63.IN189
IR[1] => Mux63.IN190
IR[1] => Mux63.IN191
IR[1] => Mux63.IN192
IR[1] => Mux63.IN193
IR[1] => Mux63.IN194
IR[1] => Mux63.IN195
IR[1] => Mux63.IN196
IR[1] => Mux63.IN197
IR[1] => Mux63.IN198
IR[1] => Mux63.IN199
IR[1] => Mux63.IN200
IR[1] => Mux63.IN201
IR[1] => Mux63.IN202
IR[1] => Mux63.IN203
IR[1] => Mux63.IN204
IR[1] => Mux63.IN205
IR[1] => Mux63.IN206
IR[1] => Mux63.IN207
IR[1] => Mux63.IN208
IR[1] => Mux63.IN209
IR[1] => Mux63.IN210
IR[1] => Mux63.IN211
IR[1] => Mux63.IN212
IR[1] => Mux63.IN213
IR[1] => Mux63.IN214
IR[1] => Mux63.IN215
IR[1] => Mux63.IN216
IR[1] => Mux63.IN217
IR[1] => Mux63.IN218
IR[1] => Mux63.IN219
IR[1] => Mux63.IN220
IR[1] => Mux63.IN221
IR[1] => Mux63.IN222
IR[1] => Mux63.IN223
IR[1] => Mux63.IN224
IR[1] => Mux63.IN225
IR[1] => Mux63.IN226
IR[1] => Mux63.IN227
IR[1] => Mux63.IN228
IR[1] => Mux63.IN229
IR[1] => Mux63.IN230
IR[1] => Mux63.IN231
IR[1] => Mux63.IN232
IR[1] => Mux63.IN233
IR[1] => Mux63.IN234
IR[1] => Mux63.IN235
IR[1] => Mux63.IN236
IR[1] => Mux63.IN237
IR[1] => Mux63.IN238
IR[1] => Mux63.IN239
IR[1] => Mux63.IN240
IR[1] => Mux63.IN241
IR[1] => Mux63.IN242
IR[1] => Mux63.IN243
IR[1] => Mux63.IN244
IR[1] => Mux63.IN245
IR[1] => Mux63.IN246
IR[1] => Mux63.IN247
IR[1] => Mux63.IN248
IR[1] => Mux63.IN249
IR[1] => Mux63.IN250
IR[1] => Mux63.IN251
IR[1] => Mux63.IN252
IR[1] => Mux63.IN253
IR[1] => Mux63.IN254
IR[1] => Mux63.IN255
IR[1] => Mux63.IN256
IR[1] => Mux63.IN257
IR[1] => Mux63.IN258
IR[1] => Mux63.IN259
IR[1] => Mux63.IN260
IR[1] => Mux63.IN261
IR[1] => Mux63.IN262
IR[1] => Mux64.IN157
IR[1] => Mux65.IN262
IR[1] => Mux66.IN68
IR[1] => Mux67.IN262
IR[1] => Mux68.IN262
IR[1] => Mux69.IN262
IR[1] => Mux70.IN262
IR[1] => Mux71.IN262
IR[1] => Mux72.IN261
IR[1] => Mux73.IN262
IR[1] => Mux74.IN262
IR[1] => Mux75.IN262
IR[1] => Mux76.IN262
IR[1] => Mux77.IN262
IR[1] => Mux78.IN262
IR[1] => Mux79.IN262
IR[1] => Mux80.IN262
IR[1] => Mux81.IN262
IR[1] => Mux82.IN262
IR[1] => Mux83.IN262
IR[1] => Mux84.IN262
IR[1] => Mux85.IN262
IR[1] => Mux86.IN262
IR[1] => Mux87.IN262
IR[1] => Mux88.IN262
IR[1] => Mux89.IN262
IR[1] => Mux90.IN262
IR[1] => Mux91.IN262
IR[1] => Mux92.IN262
IR[1] => Mux93.IN262
IR[1] => Mux94.IN262
IR[1] => Mux95.IN262
IR[1] => Mux96.IN262
IR[1] => Mux97.IN262
IR[1] => Mux98.IN262
IR[1] => Mux99.IN262
IR[1] => Mux100.IN262
IR[1] => Mux101.IN262
IR[1] => Mux102.IN262
IR[1] => Mux103.IN262
IR[1] => Mux104.IN262
IR[1] => Mux105.IN262
IR[1] => Mux106.IN262
IR[1] => Mux107.IN262
IR[1] => Mux108.IN68
IR[1] => Mux109.IN262
IR[1] => Mux110.IN262
IR[1] => Mux111.IN262
IR[1] => Mux112.IN262
IR[1] => Mux113.IN35
IR[1] => Mux114.IN262
IR[1] => Mux115.IN262
IR[1] => Mux116.IN262
IR[1] => Mux119.IN35
IR[1] => Mux120.IN35
IR[1] => Mux121.IN35
IR[1] => Mux122.IN35
IR[1] => Mux123.IN35
IR[1] => Mux124.IN35
IR[1] => Mux125.IN35
IR[1] => Mux126.IN35
IR[1] => Mux127.IN35
IR[1] => Mux128.IN35
IR[1] => Mux129.IN35
IR[1] => Mux130.IN35
IR[1] => Mux131.IN35
IR[1] => Mux198.IN68
IR[1] => Mux199.IN133
IR[1] => Mux200.IN133
IR[1] => Mux201.IN262
IR[1] => Mux202.IN262
IR[1] => Mux203.IN262
IR[1] => Mux204.IN133
IR[1] => Mux205.IN35
IR[1] => Mux206.IN133
IR[1] => Mux207.IN68
IR[1] => Mux208.IN68
IR[1] => Mux209.IN262
IR[1] => Mux210.IN68
IR[1] => Mux211.IN262
IR[1] => Mux212.IN68
IR[1] => Mux213.IN262
IR[1] => Mux214.IN68
IR[1] => Mux215.IN262
IR[1] => Mux216.IN262
IR[1] => Mux217.IN262
IR[1] => Mux218.IN68
IR[1] => Mux219.IN133
IR[1] => Mux220.IN262
IR[1] => Mux221.IN262
IR[1] => Mux222.IN68
IR[1] => Mux223.IN262
IR[1] => Mux224.IN68
IR[1] => Mux225.IN68
IR[1] => Mux226.IN68
IR[1] => Mux227.IN68
IR[1] => Mux228.IN262
IR[1] => Mux229.IN262
IR[1] => Mux230.IN262
IR[1] => Mux231.IN262
IR[1] => Mux232.IN68
IR[1] => Mux233.IN262
IR[1] => Mux234.IN68
IR[1] => Mux235.IN262
IR[1] => Mux236.IN68
IR[1] => Mux237.IN35
IR[1] => Mux238.IN133
IR[1] => Mux239.IN262
IR[1] => Mux240.IN262
IR[1] => Mux241.IN262
IR[1] => Mux242.IN35
IR[1] => Mux243.IN68
IR[1] => Mux244.IN35
IR[1] => Mux245.IN68
IR[1] => Mux248.IN3
IR[1] => Mux253.IN3
IR[1] => Set_BusB_To.DATAB
IR[1] => Equal6.IN6
IR[1] => Equal8.IN7
IR[2] => Mux3.IN7
IR[2] => Mux26.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux61.IN261
IR[2] => Mux62.IN156
IR[2] => Mux62.IN157
IR[2] => Mux62.IN158
IR[2] => Mux62.IN159
IR[2] => Mux62.IN160
IR[2] => Mux62.IN161
IR[2] => Mux62.IN162
IR[2] => Mux62.IN163
IR[2] => Mux62.IN164
IR[2] => Mux62.IN165
IR[2] => Mux62.IN166
IR[2] => Mux62.IN167
IR[2] => Mux62.IN168
IR[2] => Mux62.IN169
IR[2] => Mux62.IN170
IR[2] => Mux62.IN171
IR[2] => Mux62.IN172
IR[2] => Mux62.IN173
IR[2] => Mux62.IN174
IR[2] => Mux62.IN175
IR[2] => Mux62.IN176
IR[2] => Mux62.IN177
IR[2] => Mux62.IN178
IR[2] => Mux62.IN179
IR[2] => Mux62.IN180
IR[2] => Mux62.IN181
IR[2] => Mux62.IN182
IR[2] => Mux62.IN183
IR[2] => Mux62.IN184
IR[2] => Mux62.IN185
IR[2] => Mux62.IN186
IR[2] => Mux62.IN187
IR[2] => Mux62.IN188
IR[2] => Mux62.IN189
IR[2] => Mux62.IN190
IR[2] => Mux62.IN191
IR[2] => Mux62.IN192
IR[2] => Mux62.IN193
IR[2] => Mux62.IN194
IR[2] => Mux62.IN195
IR[2] => Mux62.IN196
IR[2] => Mux62.IN197
IR[2] => Mux62.IN198
IR[2] => Mux62.IN199
IR[2] => Mux62.IN200
IR[2] => Mux62.IN201
IR[2] => Mux62.IN202
IR[2] => Mux62.IN203
IR[2] => Mux62.IN204
IR[2] => Mux62.IN205
IR[2] => Mux62.IN206
IR[2] => Mux62.IN207
IR[2] => Mux62.IN208
IR[2] => Mux62.IN209
IR[2] => Mux62.IN210
IR[2] => Mux62.IN211
IR[2] => Mux62.IN212
IR[2] => Mux62.IN213
IR[2] => Mux62.IN214
IR[2] => Mux62.IN215
IR[2] => Mux62.IN216
IR[2] => Mux62.IN217
IR[2] => Mux62.IN218
IR[2] => Mux62.IN219
IR[2] => Mux62.IN220
IR[2] => Mux62.IN221
IR[2] => Mux62.IN222
IR[2] => Mux62.IN223
IR[2] => Mux62.IN224
IR[2] => Mux62.IN225
IR[2] => Mux62.IN226
IR[2] => Mux62.IN227
IR[2] => Mux62.IN228
IR[2] => Mux62.IN229
IR[2] => Mux62.IN230
IR[2] => Mux62.IN231
IR[2] => Mux62.IN232
IR[2] => Mux62.IN233
IR[2] => Mux62.IN234
IR[2] => Mux62.IN235
IR[2] => Mux62.IN236
IR[2] => Mux62.IN237
IR[2] => Mux62.IN238
IR[2] => Mux62.IN239
IR[2] => Mux62.IN240
IR[2] => Mux62.IN241
IR[2] => Mux62.IN242
IR[2] => Mux62.IN243
IR[2] => Mux62.IN244
IR[2] => Mux62.IN245
IR[2] => Mux62.IN246
IR[2] => Mux62.IN247
IR[2] => Mux62.IN248
IR[2] => Mux62.IN249
IR[2] => Mux62.IN250
IR[2] => Mux62.IN251
IR[2] => Mux62.IN252
IR[2] => Mux62.IN253
IR[2] => Mux62.IN254
IR[2] => Mux62.IN255
IR[2] => Mux62.IN256
IR[2] => Mux62.IN257
IR[2] => Mux62.IN258
IR[2] => Mux62.IN259
IR[2] => Mux62.IN260
IR[2] => Mux62.IN261
IR[2] => Mux63.IN156
IR[2] => Mux64.IN156
IR[2] => Mux65.IN261
IR[2] => Mux66.IN67
IR[2] => Mux67.IN261
IR[2] => Mux68.IN261
IR[2] => Mux69.IN261
IR[2] => Mux70.IN261
IR[2] => Mux71.IN261
IR[2] => Mux72.IN260
IR[2] => Mux73.IN261
IR[2] => Mux74.IN261
IR[2] => Mux75.IN261
IR[2] => Mux76.IN261
IR[2] => Mux77.IN261
IR[2] => Mux78.IN261
IR[2] => Mux79.IN261
IR[2] => Mux80.IN261
IR[2] => Mux81.IN261
IR[2] => Mux82.IN261
IR[2] => Mux83.IN261
IR[2] => Mux84.IN261
IR[2] => Mux85.IN261
IR[2] => Mux86.IN261
IR[2] => Mux87.IN261
IR[2] => Mux88.IN261
IR[2] => Mux89.IN261
IR[2] => Mux90.IN261
IR[2] => Mux91.IN261
IR[2] => Mux92.IN261
IR[2] => Mux93.IN261
IR[2] => Mux94.IN261
IR[2] => Mux95.IN261
IR[2] => Mux96.IN261
IR[2] => Mux97.IN261
IR[2] => Mux98.IN261
IR[2] => Mux99.IN261
IR[2] => Mux100.IN261
IR[2] => Mux101.IN261
IR[2] => Mux102.IN261
IR[2] => Mux103.IN261
IR[2] => Mux104.IN261
IR[2] => Mux105.IN261
IR[2] => Mux106.IN261
IR[2] => Mux107.IN261
IR[2] => Mux108.IN67
IR[2] => Mux109.IN261
IR[2] => Mux110.IN261
IR[2] => Mux111.IN261
IR[2] => Mux112.IN261
IR[2] => Mux113.IN34
IR[2] => Mux114.IN261
IR[2] => Mux115.IN261
IR[2] => Mux116.IN261
IR[2] => Mux119.IN34
IR[2] => Mux120.IN34
IR[2] => Mux121.IN34
IR[2] => Mux122.IN34
IR[2] => Mux123.IN34
IR[2] => Mux124.IN34
IR[2] => Mux125.IN34
IR[2] => Mux126.IN34
IR[2] => Mux127.IN34
IR[2] => Mux128.IN34
IR[2] => Mux129.IN34
IR[2] => Mux130.IN34
IR[2] => Mux131.IN34
IR[2] => Mux198.IN67
IR[2] => Mux199.IN132
IR[2] => Mux200.IN132
IR[2] => Mux201.IN261
IR[2] => Mux202.IN261
IR[2] => Mux203.IN261
IR[2] => Mux204.IN132
IR[2] => Mux205.IN34
IR[2] => Mux206.IN132
IR[2] => Mux207.IN67
IR[2] => Mux208.IN67
IR[2] => Mux209.IN261
IR[2] => Mux210.IN67
IR[2] => Mux211.IN261
IR[2] => Mux212.IN67
IR[2] => Mux213.IN261
IR[2] => Mux214.IN67
IR[2] => Mux215.IN261
IR[2] => Mux216.IN261
IR[2] => Mux217.IN261
IR[2] => Mux218.IN67
IR[2] => Mux219.IN132
IR[2] => Mux220.IN261
IR[2] => Mux221.IN261
IR[2] => Mux222.IN67
IR[2] => Mux223.IN261
IR[2] => Mux224.IN67
IR[2] => Mux225.IN67
IR[2] => Mux226.IN67
IR[2] => Mux227.IN67
IR[2] => Mux228.IN261
IR[2] => Mux229.IN261
IR[2] => Mux230.IN261
IR[2] => Mux231.IN261
IR[2] => Mux232.IN67
IR[2] => Mux233.IN261
IR[2] => Mux234.IN67
IR[2] => Mux235.IN261
IR[2] => Mux236.IN67
IR[2] => Mux237.IN34
IR[2] => Mux238.IN132
IR[2] => Mux239.IN261
IR[2] => Mux240.IN261
IR[2] => Mux241.IN261
IR[2] => Mux242.IN34
IR[2] => Mux243.IN67
IR[2] => Mux244.IN34
IR[2] => Mux245.IN67
IR[2] => Mux247.IN3
IR[2] => Mux252.IN3
IR[2] => Set_BusB_To.DATAB
IR[2] => Equal6.IN2
IR[2] => Equal8.IN6
IR[3] => Mux2.IN7
IR[3] => Mux34.IN2
IR[3] => Mux34.IN3
IR[3] => Mux34.IN4
IR[3] => Mux34.IN5
IR[3] => Mux34.IN6
IR[3] => Mux34.IN7
IR[3] => Mux45.IN6
IR[3] => Mux61.IN260
IR[3] => Mux62.IN155
IR[3] => Mux63.IN155
IR[3] => Mux64.IN155
IR[3] => Mux65.IN260
IR[3] => Mux66.IN66
IR[3] => Mux67.IN260
IR[3] => Mux68.IN260
IR[3] => Mux69.IN197
IR[3] => Mux69.IN198
IR[3] => Mux69.IN199
IR[3] => Mux69.IN200
IR[3] => Mux69.IN201
IR[3] => Mux69.IN202
IR[3] => Mux69.IN203
IR[3] => Mux69.IN204
IR[3] => Mux69.IN205
IR[3] => Mux69.IN206
IR[3] => Mux69.IN207
IR[3] => Mux69.IN208
IR[3] => Mux69.IN209
IR[3] => Mux69.IN210
IR[3] => Mux69.IN211
IR[3] => Mux69.IN212
IR[3] => Mux69.IN213
IR[3] => Mux69.IN214
IR[3] => Mux69.IN215
IR[3] => Mux69.IN216
IR[3] => Mux69.IN217
IR[3] => Mux69.IN218
IR[3] => Mux69.IN219
IR[3] => Mux69.IN220
IR[3] => Mux69.IN221
IR[3] => Mux69.IN222
IR[3] => Mux69.IN223
IR[3] => Mux69.IN224
IR[3] => Mux69.IN225
IR[3] => Mux69.IN226
IR[3] => Mux69.IN227
IR[3] => Mux69.IN228
IR[3] => Mux69.IN229
IR[3] => Mux69.IN230
IR[3] => Mux69.IN231
IR[3] => Mux69.IN232
IR[3] => Mux69.IN233
IR[3] => Mux69.IN234
IR[3] => Mux69.IN235
IR[3] => Mux69.IN236
IR[3] => Mux69.IN237
IR[3] => Mux69.IN238
IR[3] => Mux69.IN239
IR[3] => Mux69.IN240
IR[3] => Mux69.IN241
IR[3] => Mux69.IN242
IR[3] => Mux69.IN243
IR[3] => Mux69.IN244
IR[3] => Mux69.IN245
IR[3] => Mux69.IN246
IR[3] => Mux69.IN247
IR[3] => Mux69.IN248
IR[3] => Mux69.IN249
IR[3] => Mux69.IN250
IR[3] => Mux69.IN251
IR[3] => Mux69.IN252
IR[3] => Mux69.IN253
IR[3] => Mux69.IN254
IR[3] => Mux69.IN255
IR[3] => Mux69.IN256
IR[3] => Mux69.IN257
IR[3] => Mux69.IN258
IR[3] => Mux69.IN259
IR[3] => Mux69.IN260
IR[3] => Mux70.IN260
IR[3] => Mux71.IN260
IR[3] => Mux72.IN259
IR[3] => Mux73.IN260
IR[3] => Mux74.IN260
IR[3] => Mux75.IN260
IR[3] => Mux76.IN260
IR[3] => Mux77.IN260
IR[3] => Mux78.IN260
IR[3] => Mux79.IN260
IR[3] => Mux80.IN260
IR[3] => Mux81.IN260
IR[3] => Mux82.IN260
IR[3] => Mux83.IN260
IR[3] => Mux84.IN260
IR[3] => Mux85.IN260
IR[3] => Mux86.IN260
IR[3] => Mux87.IN260
IR[3] => Mux88.IN260
IR[3] => Mux89.IN260
IR[3] => Mux90.IN260
IR[3] => Mux91.IN260
IR[3] => Mux92.IN260
IR[3] => Mux93.IN260
IR[3] => Mux94.IN260
IR[3] => Mux95.IN260
IR[3] => Mux96.IN260
IR[3] => Mux97.IN260
IR[3] => Mux98.IN260
IR[3] => Mux99.IN30
IR[3] => Mux99.IN31
IR[3] => Mux99.IN32
IR[3] => Mux99.IN33
IR[3] => Mux99.IN34
IR[3] => Mux99.IN35
IR[3] => Mux99.IN36
IR[3] => Mux99.IN37
IR[3] => Mux99.IN38
IR[3] => Mux99.IN39
IR[3] => Mux99.IN40
IR[3] => Mux99.IN41
IR[3] => Mux99.IN42
IR[3] => Mux99.IN43
IR[3] => Mux99.IN44
IR[3] => Mux99.IN45
IR[3] => Mux99.IN46
IR[3] => Mux99.IN47
IR[3] => Mux99.IN48
IR[3] => Mux99.IN49
IR[3] => Mux99.IN50
IR[3] => Mux99.IN51
IR[3] => Mux99.IN52
IR[3] => Mux99.IN53
IR[3] => Mux99.IN54
IR[3] => Mux99.IN55
IR[3] => Mux99.IN56
IR[3] => Mux99.IN57
IR[3] => Mux99.IN58
IR[3] => Mux99.IN59
IR[3] => Mux99.IN60
IR[3] => Mux99.IN61
IR[3] => Mux99.IN62
IR[3] => Mux99.IN63
IR[3] => Mux99.IN64
IR[3] => Mux99.IN65
IR[3] => Mux99.IN66
IR[3] => Mux99.IN67
IR[3] => Mux99.IN68
IR[3] => Mux99.IN69
IR[3] => Mux99.IN70
IR[3] => Mux99.IN71
IR[3] => Mux99.IN72
IR[3] => Mux99.IN73
IR[3] => Mux99.IN74
IR[3] => Mux99.IN75
IR[3] => Mux99.IN76
IR[3] => Mux99.IN77
IR[3] => Mux99.IN78
IR[3] => Mux99.IN79
IR[3] => Mux99.IN80
IR[3] => Mux99.IN81
IR[3] => Mux99.IN82
IR[3] => Mux99.IN83
IR[3] => Mux99.IN84
IR[3] => Mux99.IN85
IR[3] => Mux99.IN86
IR[3] => Mux99.IN87
IR[3] => Mux99.IN88
IR[3] => Mux99.IN89
IR[3] => Mux99.IN90
IR[3] => Mux99.IN91
IR[3] => Mux99.IN92
IR[3] => Mux99.IN93
IR[3] => Mux99.IN94
IR[3] => Mux99.IN95
IR[3] => Mux99.IN96
IR[3] => Mux99.IN97
IR[3] => Mux99.IN98
IR[3] => Mux99.IN99
IR[3] => Mux99.IN100
IR[3] => Mux99.IN101
IR[3] => Mux99.IN102
IR[3] => Mux99.IN103
IR[3] => Mux99.IN104
IR[3] => Mux99.IN105
IR[3] => Mux99.IN106
IR[3] => Mux99.IN107
IR[3] => Mux99.IN108
IR[3] => Mux99.IN109
IR[3] => Mux99.IN110
IR[3] => Mux99.IN111
IR[3] => Mux99.IN112
IR[3] => Mux99.IN113
IR[3] => Mux99.IN114
IR[3] => Mux99.IN115
IR[3] => Mux99.IN116
IR[3] => Mux99.IN117
IR[3] => Mux99.IN118
IR[3] => Mux99.IN119
IR[3] => Mux99.IN120
IR[3] => Mux99.IN121
IR[3] => Mux99.IN122
IR[3] => Mux99.IN123
IR[3] => Mux99.IN124
IR[3] => Mux99.IN125
IR[3] => Mux99.IN126
IR[3] => Mux99.IN127
IR[3] => Mux99.IN128
IR[3] => Mux99.IN129
IR[3] => Mux99.IN130
IR[3] => Mux99.IN131
IR[3] => Mux99.IN132
IR[3] => Mux99.IN133
IR[3] => Mux99.IN134
IR[3] => Mux99.IN135
IR[3] => Mux99.IN136
IR[3] => Mux99.IN137
IR[3] => Mux99.IN138
IR[3] => Mux99.IN139
IR[3] => Mux99.IN140
IR[3] => Mux99.IN141
IR[3] => Mux99.IN142
IR[3] => Mux99.IN143
IR[3] => Mux99.IN144
IR[3] => Mux99.IN145
IR[3] => Mux99.IN146
IR[3] => Mux99.IN147
IR[3] => Mux99.IN148
IR[3] => Mux99.IN149
IR[3] => Mux99.IN150
IR[3] => Mux99.IN151
IR[3] => Mux99.IN152
IR[3] => Mux99.IN153
IR[3] => Mux99.IN154
IR[3] => Mux99.IN155
IR[3] => Mux99.IN156
IR[3] => Mux99.IN157
IR[3] => Mux99.IN158
IR[3] => Mux99.IN159
IR[3] => Mux99.IN160
IR[3] => Mux99.IN161
IR[3] => Mux99.IN162
IR[3] => Mux99.IN163
IR[3] => Mux99.IN164
IR[3] => Mux99.IN165
IR[3] => Mux99.IN166
IR[3] => Mux99.IN167
IR[3] => Mux99.IN168
IR[3] => Mux99.IN169
IR[3] => Mux99.IN170
IR[3] => Mux99.IN171
IR[3] => Mux99.IN172
IR[3] => Mux99.IN173
IR[3] => Mux99.IN174
IR[3] => Mux99.IN175
IR[3] => Mux99.IN176
IR[3] => Mux99.IN177
IR[3] => Mux99.IN178
IR[3] => Mux99.IN179
IR[3] => Mux99.IN180
IR[3] => Mux99.IN181
IR[3] => Mux99.IN182
IR[3] => Mux99.IN183
IR[3] => Mux99.IN184
IR[3] => Mux99.IN185
IR[3] => Mux99.IN186
IR[3] => Mux99.IN187
IR[3] => Mux99.IN188
IR[3] => Mux99.IN189
IR[3] => Mux99.IN190
IR[3] => Mux99.IN191
IR[3] => Mux99.IN192
IR[3] => Mux99.IN193
IR[3] => Mux99.IN194
IR[3] => Mux99.IN195
IR[3] => Mux99.IN196
IR[3] => Mux99.IN197
IR[3] => Mux99.IN198
IR[3] => Mux99.IN199
IR[3] => Mux99.IN200
IR[3] => Mux99.IN201
IR[3] => Mux99.IN202
IR[3] => Mux99.IN203
IR[3] => Mux99.IN204
IR[3] => Mux99.IN205
IR[3] => Mux99.IN206
IR[3] => Mux99.IN207
IR[3] => Mux99.IN208
IR[3] => Mux99.IN209
IR[3] => Mux99.IN210
IR[3] => Mux99.IN211
IR[3] => Mux99.IN212
IR[3] => Mux99.IN213
IR[3] => Mux99.IN214
IR[3] => Mux99.IN215
IR[3] => Mux99.IN216
IR[3] => Mux99.IN217
IR[3] => Mux99.IN218
IR[3] => Mux99.IN219
IR[3] => Mux99.IN220
IR[3] => Mux99.IN221
IR[3] => Mux99.IN222
IR[3] => Mux99.IN223
IR[3] => Mux99.IN224
IR[3] => Mux99.IN225
IR[3] => Mux99.IN226
IR[3] => Mux99.IN227
IR[3] => Mux99.IN228
IR[3] => Mux99.IN229
IR[3] => Mux99.IN230
IR[3] => Mux99.IN231
IR[3] => Mux99.IN232
IR[3] => Mux99.IN233
IR[3] => Mux99.IN234
IR[3] => Mux99.IN235
IR[3] => Mux99.IN236
IR[3] => Mux99.IN237
IR[3] => Mux99.IN238
IR[3] => Mux99.IN239
IR[3] => Mux99.IN240
IR[3] => Mux99.IN241
IR[3] => Mux99.IN242
IR[3] => Mux99.IN243
IR[3] => Mux99.IN244
IR[3] => Mux99.IN245
IR[3] => Mux99.IN246
IR[3] => Mux99.IN247
IR[3] => Mux99.IN248
IR[3] => Mux99.IN249
IR[3] => Mux99.IN250
IR[3] => Mux99.IN251
IR[3] => Mux99.IN252
IR[3] => Mux99.IN253
IR[3] => Mux99.IN254
IR[3] => Mux99.IN255
IR[3] => Mux99.IN256
IR[3] => Mux99.IN257
IR[3] => Mux99.IN258
IR[3] => Mux99.IN259
IR[3] => Mux99.IN260
IR[3] => Mux100.IN260
IR[3] => Mux101.IN260
IR[3] => Mux102.IN260
IR[3] => Mux103.IN260
IR[3] => Mux104.IN260
IR[3] => Mux105.IN260
IR[3] => Mux106.IN260
IR[3] => Mux107.IN260
IR[3] => Mux108.IN66
IR[3] => Mux109.IN260
IR[3] => Mux110.IN260
IR[3] => Mux111.IN260
IR[3] => Mux112.IN260
IR[3] => Mux114.IN260
IR[3] => Mux115.IN260
IR[3] => Mux116.IN260
IR[3] => ALU_Op.DATAA
IR[3] => ALU_Op.DATAA
IR[3] => Mux142.IN6
IR[3] => Mux142.IN7
IR[3] => Mux146.IN1
IR[3] => Mux146.IN2
IR[3] => Mux146.IN3
IR[3] => Mux146.IN4
IR[3] => Mux146.IN5
IR[3] => Mux146.IN6
IR[3] => Mux146.IN7
IR[3] => Mux148.IN7
IR[3] => Mux151.IN1
IR[3] => Mux151.IN2
IR[3] => Mux151.IN3
IR[3] => Mux151.IN4
IR[3] => Mux151.IN5
IR[3] => Mux151.IN6
IR[3] => Mux151.IN7
IR[3] => Mux159.IN1
IR[3] => Mux159.IN2
IR[3] => Mux159.IN3
IR[3] => Mux171.IN1
IR[3] => Mux171.IN2
IR[3] => Mux171.IN3
IR[3] => Mux171.IN4
IR[3] => Mux171.IN5
IR[3] => Mux171.IN6
IR[3] => Mux171.IN7
IR[3] => Mux176.IN1
IR[3] => Mux176.IN2
IR[3] => Mux176.IN3
IR[3] => Mux176.IN4
IR[3] => Mux176.IN5
IR[3] => Mux176.IN6
IR[3] => Mux176.IN7
IR[3] => Set_BusA_To.DATAB
IR[3] => Mux184.IN7
IR[3] => Mux195.IN1
IR[3] => Mux195.IN2
IR[3] => Mux195.IN3
IR[3] => Mux195.IN4
IR[3] => Mux195.IN5
IR[3] => Mux195.IN6
IR[3] => Mux195.IN7
IR[3] => Mux196.IN7
IR[3] => Mux200.IN131
IR[3] => Mux201.IN260
IR[3] => Mux202.IN260
IR[3] => Mux203.IN260
IR[3] => Mux207.IN66
IR[3] => Mux208.IN66
IR[3] => Mux209.IN260
IR[3] => Mux211.IN260
IR[3] => Mux212.IN66
IR[3] => Mux213.IN260
IR[3] => Mux214.IN66
IR[3] => Mux215.IN260
IR[3] => Mux216.IN260
IR[3] => Mux217.IN260
IR[3] => Mux218.IN66
IR[3] => Mux219.IN131
IR[3] => Mux220.IN260
IR[3] => Mux221.IN260
IR[3] => Mux222.IN66
IR[3] => Mux223.IN260
IR[3] => Mux228.IN260
IR[3] => Mux229.IN260
IR[3] => Mux230.IN260
IR[3] => Mux231.IN38
IR[3] => Mux231.IN39
IR[3] => Mux231.IN40
IR[3] => Mux231.IN41
IR[3] => Mux231.IN42
IR[3] => Mux231.IN43
IR[3] => Mux231.IN44
IR[3] => Mux231.IN45
IR[3] => Mux231.IN46
IR[3] => Mux231.IN47
IR[3] => Mux231.IN48
IR[3] => Mux231.IN49
IR[3] => Mux231.IN50
IR[3] => Mux231.IN51
IR[3] => Mux231.IN52
IR[3] => Mux231.IN53
IR[3] => Mux231.IN54
IR[3] => Mux231.IN55
IR[3] => Mux231.IN56
IR[3] => Mux231.IN57
IR[3] => Mux231.IN58
IR[3] => Mux231.IN59
IR[3] => Mux231.IN60
IR[3] => Mux231.IN61
IR[3] => Mux231.IN62
IR[3] => Mux231.IN63
IR[3] => Mux231.IN64
IR[3] => Mux231.IN65
IR[3] => Mux231.IN66
IR[3] => Mux231.IN67
IR[3] => Mux231.IN68
IR[3] => Mux231.IN69
IR[3] => Mux231.IN70
IR[3] => Mux231.IN71
IR[3] => Mux231.IN72
IR[3] => Mux231.IN73
IR[3] => Mux231.IN74
IR[3] => Mux231.IN75
IR[3] => Mux231.IN76
IR[3] => Mux231.IN77
IR[3] => Mux231.IN78
IR[3] => Mux231.IN79
IR[3] => Mux231.IN80
IR[3] => Mux231.IN81
IR[3] => Mux231.IN82
IR[3] => Mux231.IN83
IR[3] => Mux231.IN84
IR[3] => Mux231.IN85
IR[3] => Mux231.IN86
IR[3] => Mux231.IN87
IR[3] => Mux231.IN88
IR[3] => Mux231.IN89
IR[3] => Mux231.IN90
IR[3] => Mux231.IN91
IR[3] => Mux231.IN92
IR[3] => Mux231.IN93
IR[3] => Mux231.IN94
IR[3] => Mux231.IN95
IR[3] => Mux231.IN96
IR[3] => Mux231.IN97
IR[3] => Mux231.IN98
IR[3] => Mux231.IN99
IR[3] => Mux231.IN100
IR[3] => Mux231.IN101
IR[3] => Mux231.IN102
IR[3] => Mux231.IN103
IR[3] => Mux231.IN104
IR[3] => Mux231.IN105
IR[3] => Mux231.IN106
IR[3] => Mux231.IN107
IR[3] => Mux231.IN108
IR[3] => Mux231.IN109
IR[3] => Mux231.IN110
IR[3] => Mux231.IN111
IR[3] => Mux231.IN112
IR[3] => Mux231.IN113
IR[3] => Mux231.IN114
IR[3] => Mux231.IN115
IR[3] => Mux231.IN116
IR[3] => Mux231.IN117
IR[3] => Mux231.IN118
IR[3] => Mux231.IN119
IR[3] => Mux231.IN120
IR[3] => Mux231.IN121
IR[3] => Mux231.IN122
IR[3] => Mux231.IN123
IR[3] => Mux231.IN124
IR[3] => Mux231.IN125
IR[3] => Mux231.IN126
IR[3] => Mux231.IN127
IR[3] => Mux231.IN128
IR[3] => Mux231.IN129
IR[3] => Mux231.IN130
IR[3] => Mux231.IN131
IR[3] => Mux231.IN132
IR[3] => Mux231.IN133
IR[3] => Mux231.IN134
IR[3] => Mux231.IN135
IR[3] => Mux231.IN136
IR[3] => Mux231.IN137
IR[3] => Mux231.IN138
IR[3] => Mux231.IN139
IR[3] => Mux231.IN140
IR[3] => Mux231.IN141
IR[3] => Mux231.IN142
IR[3] => Mux231.IN143
IR[3] => Mux231.IN144
IR[3] => Mux231.IN145
IR[3] => Mux231.IN146
IR[3] => Mux231.IN147
IR[3] => Mux231.IN148
IR[3] => Mux231.IN149
IR[3] => Mux231.IN150
IR[3] => Mux231.IN151
IR[3] => Mux231.IN152
IR[3] => Mux231.IN153
IR[3] => Mux231.IN154
IR[3] => Mux231.IN155
IR[3] => Mux231.IN156
IR[3] => Mux231.IN157
IR[3] => Mux231.IN158
IR[3] => Mux231.IN159
IR[3] => Mux231.IN160
IR[3] => Mux231.IN161
IR[3] => Mux231.IN162
IR[3] => Mux231.IN163
IR[3] => Mux231.IN164
IR[3] => Mux231.IN165
IR[3] => Mux231.IN166
IR[3] => Mux231.IN167
IR[3] => Mux231.IN168
IR[3] => Mux231.IN169
IR[3] => Mux231.IN170
IR[3] => Mux231.IN171
IR[3] => Mux231.IN172
IR[3] => Mux231.IN173
IR[3] => Mux231.IN174
IR[3] => Mux231.IN175
IR[3] => Mux231.IN176
IR[3] => Mux231.IN177
IR[3] => Mux231.IN178
IR[3] => Mux231.IN179
IR[3] => Mux231.IN180
IR[3] => Mux231.IN181
IR[3] => Mux231.IN182
IR[3] => Mux231.IN183
IR[3] => Mux231.IN184
IR[3] => Mux231.IN185
IR[3] => Mux231.IN186
IR[3] => Mux231.IN187
IR[3] => Mux231.IN188
IR[3] => Mux231.IN189
IR[3] => Mux231.IN190
IR[3] => Mux231.IN191
IR[3] => Mux231.IN192
IR[3] => Mux231.IN193
IR[3] => Mux231.IN194
IR[3] => Mux231.IN195
IR[3] => Mux231.IN196
IR[3] => Mux231.IN197
IR[3] => Mux231.IN198
IR[3] => Mux231.IN199
IR[3] => Mux231.IN200
IR[3] => Mux231.IN201
IR[3] => Mux231.IN202
IR[3] => Mux231.IN203
IR[3] => Mux231.IN204
IR[3] => Mux231.IN205
IR[3] => Mux231.IN206
IR[3] => Mux231.IN207
IR[3] => Mux231.IN208
IR[3] => Mux231.IN209
IR[3] => Mux231.IN210
IR[3] => Mux231.IN211
IR[3] => Mux231.IN212
IR[3] => Mux231.IN213
IR[3] => Mux231.IN214
IR[3] => Mux231.IN215
IR[3] => Mux231.IN216
IR[3] => Mux231.IN217
IR[3] => Mux231.IN218
IR[3] => Mux231.IN219
IR[3] => Mux231.IN220
IR[3] => Mux231.IN221
IR[3] => Mux231.IN222
IR[3] => Mux231.IN223
IR[3] => Mux231.IN224
IR[3] => Mux231.IN225
IR[3] => Mux231.IN226
IR[3] => Mux231.IN227
IR[3] => Mux231.IN228
IR[3] => Mux231.IN229
IR[3] => Mux231.IN230
IR[3] => Mux231.IN231
IR[3] => Mux231.IN232
IR[3] => Mux231.IN233
IR[3] => Mux231.IN234
IR[3] => Mux231.IN235
IR[3] => Mux231.IN236
IR[3] => Mux231.IN237
IR[3] => Mux231.IN238
IR[3] => Mux231.IN239
IR[3] => Mux231.IN240
IR[3] => Mux231.IN241
IR[3] => Mux231.IN242
IR[3] => Mux231.IN243
IR[3] => Mux231.IN244
IR[3] => Mux231.IN245
IR[3] => Mux231.IN246
IR[3] => Mux231.IN247
IR[3] => Mux231.IN248
IR[3] => Mux231.IN249
IR[3] => Mux231.IN250
IR[3] => Mux231.IN251
IR[3] => Mux231.IN252
IR[3] => Mux231.IN253
IR[3] => Mux231.IN254
IR[3] => Mux231.IN255
IR[3] => Mux231.IN256
IR[3] => Mux231.IN257
IR[3] => Mux231.IN258
IR[3] => Mux231.IN259
IR[3] => Mux231.IN260
IR[3] => Mux233.IN260
IR[3] => Mux235.IN260
IR[3] => Mux238.IN131
IR[3] => Mux239.IN260
IR[3] => Mux240.IN260
IR[3] => Mux241.IN260
IR[3] => Equal4.IN0
IR[3] => Equal6.IN5
IR[3] => Equal8.IN2
IR[4] => Mux1.IN7
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux45.IN5
IR[4] => Mux61.IN259
IR[4] => Mux62.IN154
IR[4] => Mux63.IN154
IR[4] => Mux64.IN154
IR[4] => Mux65.IN259
IR[4] => Mux67.IN259
IR[4] => Mux68.IN196
IR[4] => Mux68.IN197
IR[4] => Mux68.IN198
IR[4] => Mux68.IN199
IR[4] => Mux68.IN200
IR[4] => Mux68.IN201
IR[4] => Mux68.IN202
IR[4] => Mux68.IN203
IR[4] => Mux68.IN204
IR[4] => Mux68.IN205
IR[4] => Mux68.IN206
IR[4] => Mux68.IN207
IR[4] => Mux68.IN208
IR[4] => Mux68.IN209
IR[4] => Mux68.IN210
IR[4] => Mux68.IN211
IR[4] => Mux68.IN212
IR[4] => Mux68.IN213
IR[4] => Mux68.IN214
IR[4] => Mux68.IN215
IR[4] => Mux68.IN216
IR[4] => Mux68.IN217
IR[4] => Mux68.IN218
IR[4] => Mux68.IN219
IR[4] => Mux68.IN220
IR[4] => Mux68.IN221
IR[4] => Mux68.IN222
IR[4] => Mux68.IN223
IR[4] => Mux68.IN224
IR[4] => Mux68.IN225
IR[4] => Mux68.IN226
IR[4] => Mux68.IN227
IR[4] => Mux68.IN228
IR[4] => Mux68.IN229
IR[4] => Mux68.IN230
IR[4] => Mux68.IN231
IR[4] => Mux68.IN232
IR[4] => Mux68.IN233
IR[4] => Mux68.IN234
IR[4] => Mux68.IN235
IR[4] => Mux68.IN236
IR[4] => Mux68.IN237
IR[4] => Mux68.IN238
IR[4] => Mux68.IN239
IR[4] => Mux68.IN240
IR[4] => Mux68.IN241
IR[4] => Mux68.IN242
IR[4] => Mux68.IN243
IR[4] => Mux68.IN244
IR[4] => Mux68.IN245
IR[4] => Mux68.IN246
IR[4] => Mux68.IN247
IR[4] => Mux68.IN248
IR[4] => Mux68.IN249
IR[4] => Mux68.IN250
IR[4] => Mux68.IN251
IR[4] => Mux68.IN252
IR[4] => Mux68.IN253
IR[4] => Mux68.IN254
IR[4] => Mux68.IN255
IR[4] => Mux68.IN256
IR[4] => Mux68.IN257
IR[4] => Mux68.IN258
IR[4] => Mux68.IN259
IR[4] => Mux69.IN196
IR[4] => Mux70.IN259
IR[4] => Mux71.IN259
IR[4] => Mux72.IN258
IR[4] => Mux73.IN259
IR[4] => Mux74.IN259
IR[4] => Mux75.IN259
IR[4] => Mux76.IN259
IR[4] => Mux77.IN259
IR[4] => Mux78.IN259
IR[4] => Mux79.IN259
IR[4] => Mux80.IN259
IR[4] => Mux81.IN259
IR[4] => Mux82.IN259
IR[4] => Mux83.IN259
IR[4] => Mux84.IN259
IR[4] => Mux85.IN259
IR[4] => Mux86.IN259
IR[4] => Mux87.IN259
IR[4] => Mux88.IN259
IR[4] => Mux89.IN259
IR[4] => Mux90.IN251
IR[4] => Mux90.IN252
IR[4] => Mux90.IN253
IR[4] => Mux90.IN254
IR[4] => Mux90.IN255
IR[4] => Mux90.IN256
IR[4] => Mux90.IN257
IR[4] => Mux90.IN258
IR[4] => Mux90.IN259
IR[4] => Mux91.IN259
IR[4] => Mux92.IN259
IR[4] => Mux93.IN259
IR[4] => Mux94.IN259
IR[4] => Mux95.IN259
IR[4] => Mux96.IN259
IR[4] => Mux97.IN259
IR[4] => Mux98.IN29
IR[4] => Mux98.IN30
IR[4] => Mux98.IN31
IR[4] => Mux98.IN32
IR[4] => Mux98.IN33
IR[4] => Mux98.IN34
IR[4] => Mux98.IN35
IR[4] => Mux98.IN36
IR[4] => Mux98.IN37
IR[4] => Mux98.IN38
IR[4] => Mux98.IN39
IR[4] => Mux98.IN40
IR[4] => Mux98.IN41
IR[4] => Mux98.IN42
IR[4] => Mux98.IN43
IR[4] => Mux98.IN44
IR[4] => Mux98.IN45
IR[4] => Mux98.IN46
IR[4] => Mux98.IN47
IR[4] => Mux98.IN48
IR[4] => Mux98.IN49
IR[4] => Mux98.IN50
IR[4] => Mux98.IN51
IR[4] => Mux98.IN52
IR[4] => Mux98.IN53
IR[4] => Mux98.IN54
IR[4] => Mux98.IN55
IR[4] => Mux98.IN56
IR[4] => Mux98.IN57
IR[4] => Mux98.IN58
IR[4] => Mux98.IN59
IR[4] => Mux98.IN60
IR[4] => Mux98.IN61
IR[4] => Mux98.IN62
IR[4] => Mux98.IN63
IR[4] => Mux98.IN64
IR[4] => Mux98.IN65
IR[4] => Mux98.IN66
IR[4] => Mux98.IN67
IR[4] => Mux98.IN68
IR[4] => Mux98.IN69
IR[4] => Mux98.IN70
IR[4] => Mux98.IN71
IR[4] => Mux98.IN72
IR[4] => Mux98.IN73
IR[4] => Mux98.IN74
IR[4] => Mux98.IN75
IR[4] => Mux98.IN76
IR[4] => Mux98.IN77
IR[4] => Mux98.IN78
IR[4] => Mux98.IN79
IR[4] => Mux98.IN80
IR[4] => Mux98.IN81
IR[4] => Mux98.IN82
IR[4] => Mux98.IN83
IR[4] => Mux98.IN84
IR[4] => Mux98.IN85
IR[4] => Mux98.IN86
IR[4] => Mux98.IN87
IR[4] => Mux98.IN88
IR[4] => Mux98.IN89
IR[4] => Mux98.IN90
IR[4] => Mux98.IN91
IR[4] => Mux98.IN92
IR[4] => Mux98.IN93
IR[4] => Mux98.IN94
IR[4] => Mux98.IN95
IR[4] => Mux98.IN96
IR[4] => Mux98.IN97
IR[4] => Mux98.IN98
IR[4] => Mux98.IN99
IR[4] => Mux98.IN100
IR[4] => Mux98.IN101
IR[4] => Mux98.IN102
IR[4] => Mux98.IN103
IR[4] => Mux98.IN104
IR[4] => Mux98.IN105
IR[4] => Mux98.IN106
IR[4] => Mux98.IN107
IR[4] => Mux98.IN108
IR[4] => Mux98.IN109
IR[4] => Mux98.IN110
IR[4] => Mux98.IN111
IR[4] => Mux98.IN112
IR[4] => Mux98.IN113
IR[4] => Mux98.IN114
IR[4] => Mux98.IN115
IR[4] => Mux98.IN116
IR[4] => Mux98.IN117
IR[4] => Mux98.IN118
IR[4] => Mux98.IN119
IR[4] => Mux98.IN120
IR[4] => Mux98.IN121
IR[4] => Mux98.IN122
IR[4] => Mux98.IN123
IR[4] => Mux98.IN124
IR[4] => Mux98.IN125
IR[4] => Mux98.IN126
IR[4] => Mux98.IN127
IR[4] => Mux98.IN128
IR[4] => Mux98.IN129
IR[4] => Mux98.IN130
IR[4] => Mux98.IN131
IR[4] => Mux98.IN132
IR[4] => Mux98.IN133
IR[4] => Mux98.IN134
IR[4] => Mux98.IN135
IR[4] => Mux98.IN136
IR[4] => Mux98.IN137
IR[4] => Mux98.IN138
IR[4] => Mux98.IN139
IR[4] => Mux98.IN140
IR[4] => Mux98.IN141
IR[4] => Mux98.IN142
IR[4] => Mux98.IN143
IR[4] => Mux98.IN144
IR[4] => Mux98.IN145
IR[4] => Mux98.IN146
IR[4] => Mux98.IN147
IR[4] => Mux98.IN148
IR[4] => Mux98.IN149
IR[4] => Mux98.IN150
IR[4] => Mux98.IN151
IR[4] => Mux98.IN152
IR[4] => Mux98.IN153
IR[4] => Mux98.IN154
IR[4] => Mux98.IN155
IR[4] => Mux98.IN156
IR[4] => Mux98.IN157
IR[4] => Mux98.IN158
IR[4] => Mux98.IN159
IR[4] => Mux98.IN160
IR[4] => Mux98.IN161
IR[4] => Mux98.IN162
IR[4] => Mux98.IN163
IR[4] => Mux98.IN164
IR[4] => Mux98.IN165
IR[4] => Mux98.IN166
IR[4] => Mux98.IN167
IR[4] => Mux98.IN168
IR[4] => Mux98.IN169
IR[4] => Mux98.IN170
IR[4] => Mux98.IN171
IR[4] => Mux98.IN172
IR[4] => Mux98.IN173
IR[4] => Mux98.IN174
IR[4] => Mux98.IN175
IR[4] => Mux98.IN176
IR[4] => Mux98.IN177
IR[4] => Mux98.IN178
IR[4] => Mux98.IN179
IR[4] => Mux98.IN180
IR[4] => Mux98.IN181
IR[4] => Mux98.IN182
IR[4] => Mux98.IN183
IR[4] => Mux98.IN184
IR[4] => Mux98.IN185
IR[4] => Mux98.IN186
IR[4] => Mux98.IN187
IR[4] => Mux98.IN188
IR[4] => Mux98.IN189
IR[4] => Mux98.IN190
IR[4] => Mux98.IN191
IR[4] => Mux98.IN192
IR[4] => Mux98.IN193
IR[4] => Mux98.IN194
IR[4] => Mux98.IN195
IR[4] => Mux98.IN196
IR[4] => Mux98.IN197
IR[4] => Mux98.IN198
IR[4] => Mux98.IN199
IR[4] => Mux98.IN200
IR[4] => Mux98.IN201
IR[4] => Mux98.IN202
IR[4] => Mux98.IN203
IR[4] => Mux98.IN204
IR[4] => Mux98.IN205
IR[4] => Mux98.IN206
IR[4] => Mux98.IN207
IR[4] => Mux98.IN208
IR[4] => Mux98.IN209
IR[4] => Mux98.IN210
IR[4] => Mux98.IN211
IR[4] => Mux98.IN212
IR[4] => Mux98.IN213
IR[4] => Mux98.IN214
IR[4] => Mux98.IN215
IR[4] => Mux98.IN216
IR[4] => Mux98.IN217
IR[4] => Mux98.IN218
IR[4] => Mux98.IN219
IR[4] => Mux98.IN220
IR[4] => Mux98.IN221
IR[4] => Mux98.IN222
IR[4] => Mux98.IN223
IR[4] => Mux98.IN224
IR[4] => Mux98.IN225
IR[4] => Mux98.IN226
IR[4] => Mux98.IN227
IR[4] => Mux98.IN228
IR[4] => Mux98.IN229
IR[4] => Mux98.IN230
IR[4] => Mux98.IN231
IR[4] => Mux98.IN232
IR[4] => Mux98.IN233
IR[4] => Mux98.IN234
IR[4] => Mux98.IN235
IR[4] => Mux98.IN236
IR[4] => Mux98.IN237
IR[4] => Mux98.IN238
IR[4] => Mux98.IN239
IR[4] => Mux98.IN240
IR[4] => Mux98.IN241
IR[4] => Mux98.IN242
IR[4] => Mux98.IN243
IR[4] => Mux98.IN244
IR[4] => Mux98.IN245
IR[4] => Mux98.IN246
IR[4] => Mux98.IN247
IR[4] => Mux98.IN248
IR[4] => Mux98.IN249
IR[4] => Mux98.IN250
IR[4] => Mux98.IN251
IR[4] => Mux98.IN252
IR[4] => Mux98.IN253
IR[4] => Mux98.IN254
IR[4] => Mux98.IN255
IR[4] => Mux98.IN256
IR[4] => Mux98.IN257
IR[4] => Mux98.IN258
IR[4] => Mux98.IN259
IR[4] => Mux99.IN29
IR[4] => Mux100.IN259
IR[4] => Mux101.IN259
IR[4] => Mux102.IN259
IR[4] => Mux103.IN259
IR[4] => Mux104.IN259
IR[4] => Mux105.IN259
IR[4] => Mux106.IN259
IR[4] => Mux107.IN259
IR[4] => Mux109.IN259
IR[4] => Mux110.IN259
IR[4] => Mux111.IN259
IR[4] => Mux112.IN259
IR[4] => Mux114.IN259
IR[4] => Mux115.IN259
IR[4] => Mux116.IN259
IR[4] => ALU_Op.DATAA
IR[4] => ALU_Op.DATAA
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux145.IN1
IR[4] => Mux145.IN2
IR[4] => Mux145.IN3
IR[4] => Mux145.IN4
IR[4] => Mux145.IN5
IR[4] => Mux145.IN6
IR[4] => Mux145.IN7
IR[4] => Mux150.IN1
IR[4] => Mux150.IN2
IR[4] => Mux150.IN3
IR[4] => Mux150.IN4
IR[4] => Mux150.IN5
IR[4] => Mux150.IN6
IR[4] => Mux150.IN7
IR[4] => Mux153.IN5
IR[4] => Mux154.IN5
IR[4] => Mux155.IN5
IR[4] => Mux156.IN2
IR[4] => Mux156.IN3
IR[4] => Mux156.IN4
IR[4] => Mux156.IN5
IR[4] => Mux158.IN1
IR[4] => Mux158.IN2
IR[4] => Mux158.IN3
IR[4] => Mux167.IN1
IR[4] => Mux167.IN2
IR[4] => Mux167.IN3
IR[4] => Mux170.IN1
IR[4] => Mux170.IN2
IR[4] => Mux170.IN3
IR[4] => Mux170.IN4
IR[4] => Mux170.IN5
IR[4] => Mux170.IN6
IR[4] => Mux170.IN7
IR[4] => Mux175.IN1
IR[4] => Mux175.IN2
IR[4] => Mux175.IN3
IR[4] => Mux175.IN4
IR[4] => Mux175.IN5
IR[4] => Mux175.IN6
IR[4] => Mux175.IN7
IR[4] => Set_BusA_To.DATAB
IR[4] => Mux183.IN7
IR[4] => Mux194.IN1
IR[4] => Mux194.IN2
IR[4] => Mux194.IN3
IR[4] => Mux194.IN4
IR[4] => Mux194.IN5
IR[4] => Mux194.IN6
IR[4] => Mux194.IN7
IR[4] => Mux199.IN131
IR[4] => Mux201.IN259
IR[4] => Mux202.IN259
IR[4] => Mux203.IN259
IR[4] => Mux204.IN131
IR[4] => Mux206.IN131
IR[4] => Mux209.IN259
IR[4] => Mux211.IN259
IR[4] => Mux213.IN259
IR[4] => Mux215.IN259
IR[4] => Mux216.IN259
IR[4] => Mux217.IN259
IR[4] => Mux220.IN259
IR[4] => Mux221.IN259
IR[4] => Mux223.IN259
IR[4] => Mux228.IN259
IR[4] => Mux229.IN259
IR[4] => Mux230.IN37
IR[4] => Mux230.IN38
IR[4] => Mux230.IN39
IR[4] => Mux230.IN40
IR[4] => Mux230.IN41
IR[4] => Mux230.IN42
IR[4] => Mux230.IN43
IR[4] => Mux230.IN44
IR[4] => Mux230.IN45
IR[4] => Mux230.IN46
IR[4] => Mux230.IN47
IR[4] => Mux230.IN48
IR[4] => Mux230.IN49
IR[4] => Mux230.IN50
IR[4] => Mux230.IN51
IR[4] => Mux230.IN52
IR[4] => Mux230.IN53
IR[4] => Mux230.IN54
IR[4] => Mux230.IN55
IR[4] => Mux230.IN56
IR[4] => Mux230.IN57
IR[4] => Mux230.IN58
IR[4] => Mux230.IN59
IR[4] => Mux230.IN60
IR[4] => Mux230.IN61
IR[4] => Mux230.IN62
IR[4] => Mux230.IN63
IR[4] => Mux230.IN64
IR[4] => Mux230.IN65
IR[4] => Mux230.IN66
IR[4] => Mux230.IN67
IR[4] => Mux230.IN68
IR[4] => Mux230.IN69
IR[4] => Mux230.IN70
IR[4] => Mux230.IN71
IR[4] => Mux230.IN72
IR[4] => Mux230.IN73
IR[4] => Mux230.IN74
IR[4] => Mux230.IN75
IR[4] => Mux230.IN76
IR[4] => Mux230.IN77
IR[4] => Mux230.IN78
IR[4] => Mux230.IN79
IR[4] => Mux230.IN80
IR[4] => Mux230.IN81
IR[4] => Mux230.IN82
IR[4] => Mux230.IN83
IR[4] => Mux230.IN84
IR[4] => Mux230.IN85
IR[4] => Mux230.IN86
IR[4] => Mux230.IN87
IR[4] => Mux230.IN88
IR[4] => Mux230.IN89
IR[4] => Mux230.IN90
IR[4] => Mux230.IN91
IR[4] => Mux230.IN92
IR[4] => Mux230.IN93
IR[4] => Mux230.IN94
IR[4] => Mux230.IN95
IR[4] => Mux230.IN96
IR[4] => Mux230.IN97
IR[4] => Mux230.IN98
IR[4] => Mux230.IN99
IR[4] => Mux230.IN100
IR[4] => Mux230.IN101
IR[4] => Mux230.IN102
IR[4] => Mux230.IN103
IR[4] => Mux230.IN104
IR[4] => Mux230.IN105
IR[4] => Mux230.IN106
IR[4] => Mux230.IN107
IR[4] => Mux230.IN108
IR[4] => Mux230.IN109
IR[4] => Mux230.IN110
IR[4] => Mux230.IN111
IR[4] => Mux230.IN112
IR[4] => Mux230.IN113
IR[4] => Mux230.IN114
IR[4] => Mux230.IN115
IR[4] => Mux230.IN116
IR[4] => Mux230.IN117
IR[4] => Mux230.IN118
IR[4] => Mux230.IN119
IR[4] => Mux230.IN120
IR[4] => Mux230.IN121
IR[4] => Mux230.IN122
IR[4] => Mux230.IN123
IR[4] => Mux230.IN124
IR[4] => Mux230.IN125
IR[4] => Mux230.IN126
IR[4] => Mux230.IN127
IR[4] => Mux230.IN128
IR[4] => Mux230.IN129
IR[4] => Mux230.IN130
IR[4] => Mux230.IN131
IR[4] => Mux230.IN132
IR[4] => Mux230.IN133
IR[4] => Mux230.IN134
IR[4] => Mux230.IN135
IR[4] => Mux230.IN136
IR[4] => Mux230.IN137
IR[4] => Mux230.IN138
IR[4] => Mux230.IN139
IR[4] => Mux230.IN140
IR[4] => Mux230.IN141
IR[4] => Mux230.IN142
IR[4] => Mux230.IN143
IR[4] => Mux230.IN144
IR[4] => Mux230.IN145
IR[4] => Mux230.IN146
IR[4] => Mux230.IN147
IR[4] => Mux230.IN148
IR[4] => Mux230.IN149
IR[4] => Mux230.IN150
IR[4] => Mux230.IN151
IR[4] => Mux230.IN152
IR[4] => Mux230.IN153
IR[4] => Mux230.IN154
IR[4] => Mux230.IN155
IR[4] => Mux230.IN156
IR[4] => Mux230.IN157
IR[4] => Mux230.IN158
IR[4] => Mux230.IN159
IR[4] => Mux230.IN160
IR[4] => Mux230.IN161
IR[4] => Mux230.IN162
IR[4] => Mux230.IN163
IR[4] => Mux230.IN164
IR[4] => Mux230.IN165
IR[4] => Mux230.IN166
IR[4] => Mux230.IN167
IR[4] => Mux230.IN168
IR[4] => Mux230.IN169
IR[4] => Mux230.IN170
IR[4] => Mux230.IN171
IR[4] => Mux230.IN172
IR[4] => Mux230.IN173
IR[4] => Mux230.IN174
IR[4] => Mux230.IN175
IR[4] => Mux230.IN176
IR[4] => Mux230.IN177
IR[4] => Mux230.IN178
IR[4] => Mux230.IN179
IR[4] => Mux230.IN180
IR[4] => Mux230.IN181
IR[4] => Mux230.IN182
IR[4] => Mux230.IN183
IR[4] => Mux230.IN184
IR[4] => Mux230.IN185
IR[4] => Mux230.IN186
IR[4] => Mux230.IN187
IR[4] => Mux230.IN188
IR[4] => Mux230.IN189
IR[4] => Mux230.IN190
IR[4] => Mux230.IN191
IR[4] => Mux230.IN192
IR[4] => Mux230.IN193
IR[4] => Mux230.IN194
IR[4] => Mux230.IN195
IR[4] => Mux230.IN196
IR[4] => Mux230.IN197
IR[4] => Mux230.IN198
IR[4] => Mux230.IN199
IR[4] => Mux230.IN200
IR[4] => Mux230.IN201
IR[4] => Mux230.IN202
IR[4] => Mux230.IN203
IR[4] => Mux230.IN204
IR[4] => Mux230.IN205
IR[4] => Mux230.IN206
IR[4] => Mux230.IN207
IR[4] => Mux230.IN208
IR[4] => Mux230.IN209
IR[4] => Mux230.IN210
IR[4] => Mux230.IN211
IR[4] => Mux230.IN212
IR[4] => Mux230.IN213
IR[4] => Mux230.IN214
IR[4] => Mux230.IN215
IR[4] => Mux230.IN216
IR[4] => Mux230.IN217
IR[4] => Mux230.IN218
IR[4] => Mux230.IN219
IR[4] => Mux230.IN220
IR[4] => Mux230.IN221
IR[4] => Mux230.IN222
IR[4] => Mux230.IN223
IR[4] => Mux230.IN224
IR[4] => Mux230.IN225
IR[4] => Mux230.IN226
IR[4] => Mux230.IN227
IR[4] => Mux230.IN228
IR[4] => Mux230.IN229
IR[4] => Mux230.IN230
IR[4] => Mux230.IN231
IR[4] => Mux230.IN232
IR[4] => Mux230.IN233
IR[4] => Mux230.IN234
IR[4] => Mux230.IN235
IR[4] => Mux230.IN236
IR[4] => Mux230.IN237
IR[4] => Mux230.IN238
IR[4] => Mux230.IN239
IR[4] => Mux230.IN240
IR[4] => Mux230.IN241
IR[4] => Mux230.IN242
IR[4] => Mux230.IN243
IR[4] => Mux230.IN244
IR[4] => Mux230.IN245
IR[4] => Mux230.IN246
IR[4] => Mux230.IN247
IR[4] => Mux230.IN248
IR[4] => Mux230.IN249
IR[4] => Mux230.IN250
IR[4] => Mux230.IN251
IR[4] => Mux230.IN252
IR[4] => Mux230.IN253
IR[4] => Mux230.IN254
IR[4] => Mux230.IN255
IR[4] => Mux230.IN256
IR[4] => Mux230.IN257
IR[4] => Mux230.IN258
IR[4] => Mux230.IN259
IR[4] => Mux231.IN37
IR[4] => Mux233.IN259
IR[4] => Mux235.IN259
IR[4] => Mux238.IN130
IR[4] => Mux239.IN259
IR[4] => Mux240.IN259
IR[4] => Mux241.IN259
IR[4] => Equal3.IN1
IR[4] => Equal4.IN2
IR[4] => Equal6.IN1
IR[4] => Equal8.IN5
IR[5] => Mux0.IN7
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux45.IN4
IR[5] => Mux61.IN258
IR[5] => Mux62.IN153
IR[5] => Mux63.IN153
IR[5] => Mux64.IN153
IR[5] => Mux65.IN258
IR[5] => Mux67.IN195
IR[5] => Mux67.IN196
IR[5] => Mux67.IN197
IR[5] => Mux67.IN198
IR[5] => Mux67.IN199
IR[5] => Mux67.IN200
IR[5] => Mux67.IN201
IR[5] => Mux67.IN202
IR[5] => Mux67.IN203
IR[5] => Mux67.IN204
IR[5] => Mux67.IN205
IR[5] => Mux67.IN206
IR[5] => Mux67.IN207
IR[5] => Mux67.IN208
IR[5] => Mux67.IN209
IR[5] => Mux67.IN210
IR[5] => Mux67.IN211
IR[5] => Mux67.IN212
IR[5] => Mux67.IN213
IR[5] => Mux67.IN214
IR[5] => Mux67.IN215
IR[5] => Mux67.IN216
IR[5] => Mux67.IN217
IR[5] => Mux67.IN218
IR[5] => Mux67.IN219
IR[5] => Mux67.IN220
IR[5] => Mux67.IN221
IR[5] => Mux67.IN222
IR[5] => Mux67.IN223
IR[5] => Mux67.IN224
IR[5] => Mux67.IN225
IR[5] => Mux67.IN226
IR[5] => Mux67.IN227
IR[5] => Mux67.IN228
IR[5] => Mux67.IN229
IR[5] => Mux67.IN230
IR[5] => Mux67.IN231
IR[5] => Mux67.IN232
IR[5] => Mux67.IN233
IR[5] => Mux67.IN234
IR[5] => Mux67.IN235
IR[5] => Mux67.IN236
IR[5] => Mux67.IN237
IR[5] => Mux67.IN238
IR[5] => Mux67.IN239
IR[5] => Mux67.IN240
IR[5] => Mux67.IN241
IR[5] => Mux67.IN242
IR[5] => Mux67.IN243
IR[5] => Mux67.IN244
IR[5] => Mux67.IN245
IR[5] => Mux67.IN246
IR[5] => Mux67.IN247
IR[5] => Mux67.IN248
IR[5] => Mux67.IN249
IR[5] => Mux67.IN250
IR[5] => Mux67.IN251
IR[5] => Mux67.IN252
IR[5] => Mux67.IN253
IR[5] => Mux67.IN254
IR[5] => Mux67.IN255
IR[5] => Mux67.IN256
IR[5] => Mux67.IN257
IR[5] => Mux67.IN258
IR[5] => Mux68.IN195
IR[5] => Mux69.IN195
IR[5] => Mux70.IN258
IR[5] => Mux71.IN258
IR[5] => Mux72.IN257
IR[5] => Mux73.IN258
IR[5] => Mux74.IN258
IR[5] => Mux75.IN258
IR[5] => Mux76.IN258
IR[5] => Mux77.IN258
IR[5] => Mux78.IN258
IR[5] => Mux79.IN258
IR[5] => Mux80.IN258
IR[5] => Mux81.IN258
IR[5] => Mux82.IN258
IR[5] => Mux83.IN258
IR[5] => Mux84.IN258
IR[5] => Mux85.IN258
IR[5] => Mux86.IN258
IR[5] => Mux87.IN258
IR[5] => Mux88.IN258
IR[5] => Mux89.IN250
IR[5] => Mux89.IN251
IR[5] => Mux89.IN252
IR[5] => Mux89.IN253
IR[5] => Mux89.IN254
IR[5] => Mux89.IN255
IR[5] => Mux89.IN256
IR[5] => Mux89.IN257
IR[5] => Mux89.IN258
IR[5] => Mux90.IN250
IR[5] => Mux91.IN258
IR[5] => Mux92.IN258
IR[5] => Mux93.IN258
IR[5] => Mux94.IN258
IR[5] => Mux95.IN258
IR[5] => Mux96.IN258
IR[5] => Mux97.IN28
IR[5] => Mux97.IN29
IR[5] => Mux97.IN30
IR[5] => Mux97.IN31
IR[5] => Mux97.IN32
IR[5] => Mux97.IN33
IR[5] => Mux97.IN34
IR[5] => Mux97.IN35
IR[5] => Mux97.IN36
IR[5] => Mux97.IN37
IR[5] => Mux97.IN38
IR[5] => Mux97.IN39
IR[5] => Mux97.IN40
IR[5] => Mux97.IN41
IR[5] => Mux97.IN42
IR[5] => Mux97.IN43
IR[5] => Mux97.IN44
IR[5] => Mux97.IN45
IR[5] => Mux97.IN46
IR[5] => Mux97.IN47
IR[5] => Mux97.IN48
IR[5] => Mux97.IN49
IR[5] => Mux97.IN50
IR[5] => Mux97.IN51
IR[5] => Mux97.IN52
IR[5] => Mux97.IN53
IR[5] => Mux97.IN54
IR[5] => Mux97.IN55
IR[5] => Mux97.IN56
IR[5] => Mux97.IN57
IR[5] => Mux97.IN58
IR[5] => Mux97.IN59
IR[5] => Mux97.IN60
IR[5] => Mux97.IN61
IR[5] => Mux97.IN62
IR[5] => Mux97.IN63
IR[5] => Mux97.IN64
IR[5] => Mux97.IN65
IR[5] => Mux97.IN66
IR[5] => Mux97.IN67
IR[5] => Mux97.IN68
IR[5] => Mux97.IN69
IR[5] => Mux97.IN70
IR[5] => Mux97.IN71
IR[5] => Mux97.IN72
IR[5] => Mux97.IN73
IR[5] => Mux97.IN74
IR[5] => Mux97.IN75
IR[5] => Mux97.IN76
IR[5] => Mux97.IN77
IR[5] => Mux97.IN78
IR[5] => Mux97.IN79
IR[5] => Mux97.IN80
IR[5] => Mux97.IN81
IR[5] => Mux97.IN82
IR[5] => Mux97.IN83
IR[5] => Mux97.IN84
IR[5] => Mux97.IN85
IR[5] => Mux97.IN86
IR[5] => Mux97.IN87
IR[5] => Mux97.IN88
IR[5] => Mux97.IN89
IR[5] => Mux97.IN90
IR[5] => Mux97.IN91
IR[5] => Mux97.IN92
IR[5] => Mux97.IN93
IR[5] => Mux97.IN94
IR[5] => Mux97.IN95
IR[5] => Mux97.IN96
IR[5] => Mux97.IN97
IR[5] => Mux97.IN98
IR[5] => Mux97.IN99
IR[5] => Mux97.IN100
IR[5] => Mux97.IN101
IR[5] => Mux97.IN102
IR[5] => Mux97.IN103
IR[5] => Mux97.IN104
IR[5] => Mux97.IN105
IR[5] => Mux97.IN106
IR[5] => Mux97.IN107
IR[5] => Mux97.IN108
IR[5] => Mux97.IN109
IR[5] => Mux97.IN110
IR[5] => Mux97.IN111
IR[5] => Mux97.IN112
IR[5] => Mux97.IN113
IR[5] => Mux97.IN114
IR[5] => Mux97.IN115
IR[5] => Mux97.IN116
IR[5] => Mux97.IN117
IR[5] => Mux97.IN118
IR[5] => Mux97.IN119
IR[5] => Mux97.IN120
IR[5] => Mux97.IN121
IR[5] => Mux97.IN122
IR[5] => Mux97.IN123
IR[5] => Mux97.IN124
IR[5] => Mux97.IN125
IR[5] => Mux97.IN126
IR[5] => Mux97.IN127
IR[5] => Mux97.IN128
IR[5] => Mux97.IN129
IR[5] => Mux97.IN130
IR[5] => Mux97.IN131
IR[5] => Mux97.IN132
IR[5] => Mux97.IN133
IR[5] => Mux97.IN134
IR[5] => Mux97.IN135
IR[5] => Mux97.IN136
IR[5] => Mux97.IN137
IR[5] => Mux97.IN138
IR[5] => Mux97.IN139
IR[5] => Mux97.IN140
IR[5] => Mux97.IN141
IR[5] => Mux97.IN142
IR[5] => Mux97.IN143
IR[5] => Mux97.IN144
IR[5] => Mux97.IN145
IR[5] => Mux97.IN146
IR[5] => Mux97.IN147
IR[5] => Mux97.IN148
IR[5] => Mux97.IN149
IR[5] => Mux97.IN150
IR[5] => Mux97.IN151
IR[5] => Mux97.IN152
IR[5] => Mux97.IN153
IR[5] => Mux97.IN154
IR[5] => Mux97.IN155
IR[5] => Mux97.IN156
IR[5] => Mux97.IN157
IR[5] => Mux97.IN158
IR[5] => Mux97.IN159
IR[5] => Mux97.IN160
IR[5] => Mux97.IN161
IR[5] => Mux97.IN162
IR[5] => Mux97.IN163
IR[5] => Mux97.IN164
IR[5] => Mux97.IN165
IR[5] => Mux97.IN166
IR[5] => Mux97.IN167
IR[5] => Mux97.IN168
IR[5] => Mux97.IN169
IR[5] => Mux97.IN170
IR[5] => Mux97.IN171
IR[5] => Mux97.IN172
IR[5] => Mux97.IN173
IR[5] => Mux97.IN174
IR[5] => Mux97.IN175
IR[5] => Mux97.IN176
IR[5] => Mux97.IN177
IR[5] => Mux97.IN178
IR[5] => Mux97.IN179
IR[5] => Mux97.IN180
IR[5] => Mux97.IN181
IR[5] => Mux97.IN182
IR[5] => Mux97.IN183
IR[5] => Mux97.IN184
IR[5] => Mux97.IN185
IR[5] => Mux97.IN186
IR[5] => Mux97.IN187
IR[5] => Mux97.IN188
IR[5] => Mux97.IN189
IR[5] => Mux97.IN190
IR[5] => Mux97.IN191
IR[5] => Mux97.IN192
IR[5] => Mux97.IN193
IR[5] => Mux97.IN194
IR[5] => Mux97.IN195
IR[5] => Mux97.IN196
IR[5] => Mux97.IN197
IR[5] => Mux97.IN198
IR[5] => Mux97.IN199
IR[5] => Mux97.IN200
IR[5] => Mux97.IN201
IR[5] => Mux97.IN202
IR[5] => Mux97.IN203
IR[5] => Mux97.IN204
IR[5] => Mux97.IN205
IR[5] => Mux97.IN206
IR[5] => Mux97.IN207
IR[5] => Mux97.IN208
IR[5] => Mux97.IN209
IR[5] => Mux97.IN210
IR[5] => Mux97.IN211
IR[5] => Mux97.IN212
IR[5] => Mux97.IN213
IR[5] => Mux97.IN214
IR[5] => Mux97.IN215
IR[5] => Mux97.IN216
IR[5] => Mux97.IN217
IR[5] => Mux97.IN218
IR[5] => Mux97.IN219
IR[5] => Mux97.IN220
IR[5] => Mux97.IN221
IR[5] => Mux97.IN222
IR[5] => Mux97.IN223
IR[5] => Mux97.IN224
IR[5] => Mux97.IN225
IR[5] => Mux97.IN226
IR[5] => Mux97.IN227
IR[5] => Mux97.IN228
IR[5] => Mux97.IN229
IR[5] => Mux97.IN230
IR[5] => Mux97.IN231
IR[5] => Mux97.IN232
IR[5] => Mux97.IN233
IR[5] => Mux97.IN234
IR[5] => Mux97.IN235
IR[5] => Mux97.IN236
IR[5] => Mux97.IN237
IR[5] => Mux97.IN238
IR[5] => Mux97.IN239
IR[5] => Mux97.IN240
IR[5] => Mux97.IN241
IR[5] => Mux97.IN242
IR[5] => Mux97.IN243
IR[5] => Mux97.IN244
IR[5] => Mux97.IN245
IR[5] => Mux97.IN246
IR[5] => Mux97.IN247
IR[5] => Mux97.IN248
IR[5] => Mux97.IN249
IR[5] => Mux97.IN250
IR[5] => Mux97.IN251
IR[5] => Mux97.IN252
IR[5] => Mux97.IN253
IR[5] => Mux97.IN254
IR[5] => Mux97.IN255
IR[5] => Mux97.IN256
IR[5] => Mux97.IN257
IR[5] => Mux97.IN258
IR[5] => Mux98.IN28
IR[5] => Mux99.IN28
IR[5] => Mux100.IN258
IR[5] => Mux101.IN258
IR[5] => Mux102.IN258
IR[5] => Mux103.IN258
IR[5] => Mux104.IN258
IR[5] => Mux105.IN258
IR[5] => Mux106.IN258
IR[5] => Mux107.IN258
IR[5] => Mux109.IN258
IR[5] => Mux110.IN258
IR[5] => Mux111.IN258
IR[5] => Mux112.IN258
IR[5] => Mux114.IN258
IR[5] => Mux115.IN258
IR[5] => Mux116.IN258
IR[5] => ALU_Op.DATAA
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux144.IN1
IR[5] => Mux144.IN2
IR[5] => Mux144.IN3
IR[5] => Mux144.IN4
IR[5] => Mux144.IN5
IR[5] => Mux144.IN6
IR[5] => Mux144.IN7
IR[5] => Mux149.IN1
IR[5] => Mux149.IN2
IR[5] => Mux149.IN3
IR[5] => Mux149.IN4
IR[5] => Mux149.IN5
IR[5] => Mux149.IN6
IR[5] => Mux149.IN7
IR[5] => Mux153.IN4
IR[5] => Mux154.IN4
IR[5] => Mux155.IN1
IR[5] => Mux155.IN2
IR[5] => Mux155.IN3
IR[5] => Mux155.IN4
IR[5] => Mux156.IN1
IR[5] => Mux157.IN1
IR[5] => Mux157.IN2
IR[5] => Mux157.IN3
IR[5] => Mux169.IN1
IR[5] => Mux169.IN2
IR[5] => Mux169.IN3
IR[5] => Mux169.IN4
IR[5] => Mux169.IN5
IR[5] => Mux169.IN6
IR[5] => Mux169.IN7
IR[5] => Set_BusA_To.DATAB
IR[5] => Mux182.IN7
IR[5] => Mux193.IN1
IR[5] => Mux193.IN2
IR[5] => Mux193.IN3
IR[5] => Mux193.IN4
IR[5] => Mux193.IN5
IR[5] => Mux193.IN6
IR[5] => Mux193.IN7
IR[5] => Mux198.IN66
IR[5] => Mux199.IN130
IR[5] => Mux200.IN130
IR[5] => Mux201.IN258
IR[5] => Mux202.IN258
IR[5] => Mux203.IN258
IR[5] => Mux204.IN130
IR[5] => Mux206.IN130
IR[5] => Mux209.IN258
IR[5] => Mux210.IN66
IR[5] => Mux211.IN258
IR[5] => Mux213.IN258
IR[5] => Mux215.IN258
IR[5] => Mux216.IN258
IR[5] => Mux217.IN258
IR[5] => Mux219.IN130
IR[5] => Mux220.IN258
IR[5] => Mux221.IN258
IR[5] => Mux223.IN258
IR[5] => Mux224.IN66
IR[5] => Mux225.IN66
IR[5] => Mux226.IN66
IR[5] => Mux227.IN66
IR[5] => Mux228.IN258
IR[5] => Mux229.IN36
IR[5] => Mux229.IN37
IR[5] => Mux229.IN38
IR[5] => Mux229.IN39
IR[5] => Mux229.IN40
IR[5] => Mux229.IN41
IR[5] => Mux229.IN42
IR[5] => Mux229.IN43
IR[5] => Mux229.IN44
IR[5] => Mux229.IN45
IR[5] => Mux229.IN46
IR[5] => Mux229.IN47
IR[5] => Mux229.IN48
IR[5] => Mux229.IN49
IR[5] => Mux229.IN50
IR[5] => Mux229.IN51
IR[5] => Mux229.IN52
IR[5] => Mux229.IN53
IR[5] => Mux229.IN54
IR[5] => Mux229.IN55
IR[5] => Mux229.IN56
IR[5] => Mux229.IN57
IR[5] => Mux229.IN58
IR[5] => Mux229.IN59
IR[5] => Mux229.IN60
IR[5] => Mux229.IN61
IR[5] => Mux229.IN62
IR[5] => Mux229.IN63
IR[5] => Mux229.IN64
IR[5] => Mux229.IN65
IR[5] => Mux229.IN66
IR[5] => Mux229.IN67
IR[5] => Mux229.IN68
IR[5] => Mux229.IN69
IR[5] => Mux229.IN70
IR[5] => Mux229.IN71
IR[5] => Mux229.IN72
IR[5] => Mux229.IN73
IR[5] => Mux229.IN74
IR[5] => Mux229.IN75
IR[5] => Mux229.IN76
IR[5] => Mux229.IN77
IR[5] => Mux229.IN78
IR[5] => Mux229.IN79
IR[5] => Mux229.IN80
IR[5] => Mux229.IN81
IR[5] => Mux229.IN82
IR[5] => Mux229.IN83
IR[5] => Mux229.IN84
IR[5] => Mux229.IN85
IR[5] => Mux229.IN86
IR[5] => Mux229.IN87
IR[5] => Mux229.IN88
IR[5] => Mux229.IN89
IR[5] => Mux229.IN90
IR[5] => Mux229.IN91
IR[5] => Mux229.IN92
IR[5] => Mux229.IN93
IR[5] => Mux229.IN94
IR[5] => Mux229.IN95
IR[5] => Mux229.IN96
IR[5] => Mux229.IN97
IR[5] => Mux229.IN98
IR[5] => Mux229.IN99
IR[5] => Mux229.IN100
IR[5] => Mux229.IN101
IR[5] => Mux229.IN102
IR[5] => Mux229.IN103
IR[5] => Mux229.IN104
IR[5] => Mux229.IN105
IR[5] => Mux229.IN106
IR[5] => Mux229.IN107
IR[5] => Mux229.IN108
IR[5] => Mux229.IN109
IR[5] => Mux229.IN110
IR[5] => Mux229.IN111
IR[5] => Mux229.IN112
IR[5] => Mux229.IN113
IR[5] => Mux229.IN114
IR[5] => Mux229.IN115
IR[5] => Mux229.IN116
IR[5] => Mux229.IN117
IR[5] => Mux229.IN118
IR[5] => Mux229.IN119
IR[5] => Mux229.IN120
IR[5] => Mux229.IN121
IR[5] => Mux229.IN122
IR[5] => Mux229.IN123
IR[5] => Mux229.IN124
IR[5] => Mux229.IN125
IR[5] => Mux229.IN126
IR[5] => Mux229.IN127
IR[5] => Mux229.IN128
IR[5] => Mux229.IN129
IR[5] => Mux229.IN130
IR[5] => Mux229.IN131
IR[5] => Mux229.IN132
IR[5] => Mux229.IN133
IR[5] => Mux229.IN134
IR[5] => Mux229.IN135
IR[5] => Mux229.IN136
IR[5] => Mux229.IN137
IR[5] => Mux229.IN138
IR[5] => Mux229.IN139
IR[5] => Mux229.IN140
IR[5] => Mux229.IN141
IR[5] => Mux229.IN142
IR[5] => Mux229.IN143
IR[5] => Mux229.IN144
IR[5] => Mux229.IN145
IR[5] => Mux229.IN146
IR[5] => Mux229.IN147
IR[5] => Mux229.IN148
IR[5] => Mux229.IN149
IR[5] => Mux229.IN150
IR[5] => Mux229.IN151
IR[5] => Mux229.IN152
IR[5] => Mux229.IN153
IR[5] => Mux229.IN154
IR[5] => Mux229.IN155
IR[5] => Mux229.IN156
IR[5] => Mux229.IN157
IR[5] => Mux229.IN158
IR[5] => Mux229.IN159
IR[5] => Mux229.IN160
IR[5] => Mux229.IN161
IR[5] => Mux229.IN162
IR[5] => Mux229.IN163
IR[5] => Mux229.IN164
IR[5] => Mux229.IN165
IR[5] => Mux229.IN166
IR[5] => Mux229.IN167
IR[5] => Mux229.IN168
IR[5] => Mux229.IN169
IR[5] => Mux229.IN170
IR[5] => Mux229.IN171
IR[5] => Mux229.IN172
IR[5] => Mux229.IN173
IR[5] => Mux229.IN174
IR[5] => Mux229.IN175
IR[5] => Mux229.IN176
IR[5] => Mux229.IN177
IR[5] => Mux229.IN178
IR[5] => Mux229.IN179
IR[5] => Mux229.IN180
IR[5] => Mux229.IN181
IR[5] => Mux229.IN182
IR[5] => Mux229.IN183
IR[5] => Mux229.IN184
IR[5] => Mux229.IN185
IR[5] => Mux229.IN186
IR[5] => Mux229.IN187
IR[5] => Mux229.IN188
IR[5] => Mux229.IN189
IR[5] => Mux229.IN190
IR[5] => Mux229.IN191
IR[5] => Mux229.IN192
IR[5] => Mux229.IN193
IR[5] => Mux229.IN194
IR[5] => Mux229.IN195
IR[5] => Mux229.IN196
IR[5] => Mux229.IN197
IR[5] => Mux229.IN198
IR[5] => Mux229.IN199
IR[5] => Mux229.IN200
IR[5] => Mux229.IN201
IR[5] => Mux229.IN202
IR[5] => Mux229.IN203
IR[5] => Mux229.IN204
IR[5] => Mux229.IN205
IR[5] => Mux229.IN206
IR[5] => Mux229.IN207
IR[5] => Mux229.IN208
IR[5] => Mux229.IN209
IR[5] => Mux229.IN210
IR[5] => Mux229.IN211
IR[5] => Mux229.IN212
IR[5] => Mux229.IN213
IR[5] => Mux229.IN214
IR[5] => Mux229.IN215
IR[5] => Mux229.IN216
IR[5] => Mux229.IN217
IR[5] => Mux229.IN218
IR[5] => Mux229.IN219
IR[5] => Mux229.IN220
IR[5] => Mux229.IN221
IR[5] => Mux229.IN222
IR[5] => Mux229.IN223
IR[5] => Mux229.IN224
IR[5] => Mux229.IN225
IR[5] => Mux229.IN226
IR[5] => Mux229.IN227
IR[5] => Mux229.IN228
IR[5] => Mux229.IN229
IR[5] => Mux229.IN230
IR[5] => Mux229.IN231
IR[5] => Mux229.IN232
IR[5] => Mux229.IN233
IR[5] => Mux229.IN234
IR[5] => Mux229.IN235
IR[5] => Mux229.IN236
IR[5] => Mux229.IN237
IR[5] => Mux229.IN238
IR[5] => Mux229.IN239
IR[5] => Mux229.IN240
IR[5] => Mux229.IN241
IR[5] => Mux229.IN242
IR[5] => Mux229.IN243
IR[5] => Mux229.IN244
IR[5] => Mux229.IN245
IR[5] => Mux229.IN246
IR[5] => Mux229.IN247
IR[5] => Mux229.IN248
IR[5] => Mux229.IN249
IR[5] => Mux229.IN250
IR[5] => Mux229.IN251
IR[5] => Mux229.IN252
IR[5] => Mux229.IN253
IR[5] => Mux229.IN254
IR[5] => Mux229.IN255
IR[5] => Mux229.IN256
IR[5] => Mux229.IN257
IR[5] => Mux229.IN258
IR[5] => Mux230.IN36
IR[5] => Mux231.IN36
IR[5] => Mux232.IN66
IR[5] => Mux233.IN258
IR[5] => Mux234.IN66
IR[5] => Mux235.IN258
IR[5] => Mux236.IN66
IR[5] => Mux239.IN258
IR[5] => Mux240.IN258
IR[5] => Mux241.IN258
IR[5] => Mux243.IN66
IR[5] => Mux245.IN66
IR[5] => Equal3.IN0
IR[5] => Equal4.IN1
IR[5] => Equal6.IN0
IR[5] => Equal8.IN4
IR[6] => Mux61.IN257
IR[6] => Mux62.IN152
IR[6] => Mux63.IN152
IR[6] => Mux64.IN152
IR[6] => Mux65.IN257
IR[6] => Mux66.IN65
IR[6] => Mux67.IN194
IR[6] => Mux68.IN194
IR[6] => Mux69.IN194
IR[6] => Mux70.IN257
IR[6] => Mux71.IN257
IR[6] => Mux72.IN256
IR[6] => Mux73.IN257
IR[6] => Mux74.IN257
IR[6] => Mux75.IN257
IR[6] => Mux76.IN257
IR[6] => Mux77.IN257
IR[6] => Mux78.IN257
IR[6] => Mux79.IN257
IR[6] => Mux80.IN257
IR[6] => Mux81.IN257
IR[6] => Mux82.IN257
IR[6] => Mux83.IN257
IR[6] => Mux84.IN257
IR[6] => Mux85.IN257
IR[6] => Mux86.IN257
IR[6] => Mux87.IN257
IR[6] => Mux88.IN257
IR[6] => Mux89.IN249
IR[6] => Mux90.IN249
IR[6] => Mux91.IN257
IR[6] => Mux92.IN257
IR[6] => Mux93.IN257
IR[6] => Mux94.IN257
IR[6] => Mux95.IN257
IR[6] => Mux96.IN257
IR[6] => Mux97.IN27
IR[6] => Mux98.IN27
IR[6] => Mux99.IN27
IR[6] => Mux100.IN257
IR[6] => Mux101.IN257
IR[6] => Mux102.IN257
IR[6] => Mux103.IN257
IR[6] => Mux104.IN257
IR[6] => Mux105.IN257
IR[6] => Mux106.IN257
IR[6] => Mux107.IN257
IR[6] => Mux108.IN65
IR[6] => Mux109.IN257
IR[6] => Mux110.IN257
IR[6] => Mux111.IN257
IR[6] => Mux112.IN257
IR[6] => Mux113.IN33
IR[6] => Mux114.IN257
IR[6] => Mux115.IN257
IR[6] => Mux116.IN257
IR[6] => Mux119.IN33
IR[6] => Mux120.IN33
IR[6] => Mux121.IN33
IR[6] => Mux122.IN33
IR[6] => Mux123.IN33
IR[6] => Mux124.IN33
IR[6] => Mux125.IN33
IR[6] => Mux126.IN33
IR[6] => Mux127.IN33
IR[6] => Mux128.IN33
IR[6] => Mux129.IN33
IR[6] => Mux130.IN33
IR[6] => Mux131.IN33
IR[6] => Mux198.IN65
IR[6] => Mux199.IN129
IR[6] => Mux200.IN129
IR[6] => Mux201.IN257
IR[6] => Mux202.IN257
IR[6] => Mux203.IN257
IR[6] => Mux204.IN129
IR[6] => Mux205.IN33
IR[6] => Mux206.IN129
IR[6] => Mux207.IN65
IR[6] => Mux208.IN65
IR[6] => Mux209.IN257
IR[6] => Mux210.IN65
IR[6] => Mux211.IN257
IR[6] => Mux212.IN65
IR[6] => Mux213.IN257
IR[6] => Mux214.IN65
IR[6] => Mux215.IN257
IR[6] => Mux216.IN257
IR[6] => Mux217.IN257
IR[6] => Mux218.IN65
IR[6] => Mux219.IN129
IR[6] => Mux220.IN257
IR[6] => Mux221.IN257
IR[6] => Mux222.IN65
IR[6] => Mux223.IN257
IR[6] => Mux224.IN65
IR[6] => Mux225.IN65
IR[6] => Mux226.IN65
IR[6] => Mux227.IN65
IR[6] => Mux228.IN257
IR[6] => Mux229.IN35
IR[6] => Mux230.IN35
IR[6] => Mux231.IN35
IR[6] => Mux232.IN65
IR[6] => Mux233.IN257
IR[6] => Mux234.IN65
IR[6] => Mux235.IN257
IR[6] => Mux236.IN65
IR[6] => Mux237.IN33
IR[6] => Mux238.IN129
IR[6] => Mux239.IN257
IR[6] => Mux240.IN257
IR[6] => Mux241.IN257
IR[6] => Mux242.IN33
IR[6] => Mux243.IN65
IR[6] => Mux244.IN33
IR[6] => Mux245.IN65
IR[6] => Equal6.IN4
IR[6] => Equal8.IN1
IR[7] => Mux61.IN256
IR[7] => Mux62.IN151
IR[7] => Mux63.IN151
IR[7] => Mux64.IN151
IR[7] => Mux65.IN256
IR[7] => Mux66.IN64
IR[7] => Mux67.IN193
IR[7] => Mux68.IN193
IR[7] => Mux69.IN193
IR[7] => Mux70.IN256
IR[7] => Mux71.IN256
IR[7] => Mux72.IN255
IR[7] => Mux73.IN256
IR[7] => Mux74.IN256
IR[7] => Mux75.IN256
IR[7] => Mux76.IN256
IR[7] => Mux77.IN256
IR[7] => Mux78.IN256
IR[7] => Mux79.IN256
IR[7] => Mux80.IN256
IR[7] => Mux81.IN256
IR[7] => Mux82.IN256
IR[7] => Mux83.IN256
IR[7] => Mux84.IN256
IR[7] => Mux85.IN256
IR[7] => Mux86.IN256
IR[7] => Mux87.IN256
IR[7] => Mux88.IN256
IR[7] => Mux89.IN248
IR[7] => Mux90.IN248
IR[7] => Mux91.IN256
IR[7] => Mux92.IN256
IR[7] => Mux93.IN256
IR[7] => Mux94.IN256
IR[7] => Mux95.IN256
IR[7] => Mux96.IN256
IR[7] => Mux97.IN26
IR[7] => Mux98.IN26
IR[7] => Mux99.IN26
IR[7] => Mux100.IN256
IR[7] => Mux101.IN256
IR[7] => Mux102.IN256
IR[7] => Mux103.IN256
IR[7] => Mux104.IN256
IR[7] => Mux105.IN256
IR[7] => Mux106.IN256
IR[7] => Mux107.IN256
IR[7] => Mux108.IN64
IR[7] => Mux109.IN256
IR[7] => Mux110.IN256
IR[7] => Mux111.IN256
IR[7] => Mux112.IN256
IR[7] => Mux113.IN32
IR[7] => Mux114.IN256
IR[7] => Mux115.IN256
IR[7] => Mux116.IN256
IR[7] => Mux119.IN32
IR[7] => Mux120.IN32
IR[7] => Mux121.IN32
IR[7] => Mux122.IN32
IR[7] => Mux123.IN32
IR[7] => Mux124.IN32
IR[7] => Mux125.IN32
IR[7] => Mux126.IN32
IR[7] => Mux127.IN32
IR[7] => Mux128.IN32
IR[7] => Mux129.IN32
IR[7] => Mux130.IN32
IR[7] => Mux131.IN32
IR[7] => Mux198.IN64
IR[7] => Mux199.IN128
IR[7] => Mux200.IN128
IR[7] => Mux201.IN256
IR[7] => Mux202.IN256
IR[7] => Mux203.IN256
IR[7] => Mux204.IN128
IR[7] => Mux205.IN32
IR[7] => Mux206.IN128
IR[7] => Mux207.IN64
IR[7] => Mux208.IN64
IR[7] => Mux209.IN256
IR[7] => Mux210.IN64
IR[7] => Mux211.IN256
IR[7] => Mux212.IN64
IR[7] => Mux213.IN256
IR[7] => Mux214.IN64
IR[7] => Mux215.IN256
IR[7] => Mux216.IN256
IR[7] => Mux217.IN256
IR[7] => Mux218.IN64
IR[7] => Mux219.IN128
IR[7] => Mux220.IN256
IR[7] => Mux221.IN256
IR[7] => Mux222.IN64
IR[7] => Mux223.IN256
IR[7] => Mux224.IN64
IR[7] => Mux225.IN64
IR[7] => Mux226.IN64
IR[7] => Mux227.IN64
IR[7] => Mux228.IN256
IR[7] => Mux229.IN34
IR[7] => Mux230.IN34
IR[7] => Mux231.IN34
IR[7] => Mux232.IN64
IR[7] => Mux233.IN256
IR[7] => Mux234.IN64
IR[7] => Mux235.IN256
IR[7] => Mux236.IN64
IR[7] => Mux237.IN32
IR[7] => Mux238.IN128
IR[7] => Mux239.IN256
IR[7] => Mux240.IN256
IR[7] => Mux241.IN256
IR[7] => Mux242.IN32
IR[7] => Mux243.IN64
IR[7] => Mux244.IN32
IR[7] => Mux245.IN64
IR[7] => Equal6.IN3
IR[7] => Equal8.IN0
ISet[0] => Mux246.IN5
ISet[0] => Mux247.IN5
ISet[0] => Mux248.IN5
ISet[0] => Mux249.IN5
ISet[0] => Mux250.IN5
ISet[0] => Mux251.IN5
ISet[0] => Mux252.IN5
ISet[0] => Mux253.IN5
ISet[0] => Mux254.IN5
ISet[0] => Mux255.IN5
ISet[0] => Mux256.IN5
ISet[0] => Mux257.IN5
ISet[0] => Mux258.IN5
ISet[0] => Mux259.IN5
ISet[0] => Mux260.IN5
ISet[0] => Mux261.IN5
ISet[0] => Mux262.IN5
ISet[0] => Mux263.IN5
ISet[0] => Mux264.IN5
ISet[0] => Mux265.IN5
ISet[0] => Mux266.IN5
ISet[0] => Mux267.IN5
ISet[0] => Mux268.IN5
ISet[0] => Mux269.IN5
ISet[0] => Mux270.IN5
ISet[0] => Mux271.IN5
ISet[0] => Mux272.IN5
ISet[0] => Mux273.IN5
ISet[0] => Mux274.IN5
ISet[0] => Mux275.IN5
ISet[0] => Mux276.IN5
ISet[0] => Mux277.IN5
ISet[0] => Mux278.IN5
ISet[0] => Mux279.IN5
ISet[0] => Mux280.IN5
ISet[0] => Mux281.IN5
ISet[0] => Mux282.IN5
ISet[0] => Mux283.IN5
ISet[0] => Mux284.IN5
ISet[0] => Mux285.IN5
ISet[0] => Mux286.IN5
ISet[0] => Mux287.IN5
ISet[0] => Mux288.IN5
ISet[0] => Mux289.IN5
ISet[0] => Mux290.IN5
ISet[0] => Mux291.IN5
ISet[0] => Mux292.IN5
ISet[0] => Mux293.IN5
ISet[0] => Mux294.IN5
ISet[0] => Mux295.IN5
ISet[0] => Mux296.IN5
ISet[0] => Mux297.IN5
ISet[0] => Mux298.IN5
ISet[0] => Mux299.IN5
ISet[0] => Mux300.IN5
ISet[0] => Mux301.IN5
ISet[0] => Mux302.IN5
ISet[0] => Equal9.IN1
ISet[1] => Mux246.IN4
ISet[1] => Mux247.IN4
ISet[1] => Mux248.IN4
ISet[1] => Mux249.IN4
ISet[1] => Mux250.IN4
ISet[1] => Mux251.IN4
ISet[1] => Mux252.IN4
ISet[1] => Mux253.IN4
ISet[1] => Mux254.IN4
ISet[1] => Mux255.IN4
ISet[1] => Mux256.IN4
ISet[1] => Mux257.IN4
ISet[1] => Mux258.IN4
ISet[1] => Mux259.IN4
ISet[1] => Mux260.IN4
ISet[1] => Mux261.IN4
ISet[1] => Mux262.IN4
ISet[1] => Mux263.IN4
ISet[1] => Mux264.IN4
ISet[1] => Mux265.IN4
ISet[1] => Mux266.IN4
ISet[1] => Mux267.IN4
ISet[1] => Mux268.IN4
ISet[1] => Mux269.IN4
ISet[1] => Mux270.IN4
ISet[1] => Mux271.IN4
ISet[1] => Mux272.IN4
ISet[1] => Mux273.IN4
ISet[1] => Mux274.IN4
ISet[1] => Mux275.IN4
ISet[1] => Mux276.IN4
ISet[1] => Mux277.IN4
ISet[1] => Mux278.IN4
ISet[1] => Mux279.IN4
ISet[1] => Mux280.IN4
ISet[1] => Mux281.IN4
ISet[1] => Mux282.IN4
ISet[1] => Mux283.IN4
ISet[1] => Mux284.IN4
ISet[1] => Mux285.IN4
ISet[1] => Mux286.IN4
ISet[1] => Mux287.IN4
ISet[1] => Mux288.IN4
ISet[1] => Mux289.IN4
ISet[1] => Mux290.IN4
ISet[1] => Mux291.IN4
ISet[1] => Mux292.IN4
ISet[1] => Mux293.IN4
ISet[1] => Mux294.IN4
ISet[1] => Mux295.IN4
ISet[1] => Mux296.IN4
ISet[1] => Mux297.IN4
ISet[1] => Mux298.IN4
ISet[1] => Mux299.IN4
ISet[1] => Mux300.IN4
ISet[1] => Mux301.IN4
ISet[1] => Mux302.IN4
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => I_BT.OUTPUTSELECT
ISet[1] => ALU_cpi.OUTPUTSELECT
ISet[1] => I_BC.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => I_RLD.OUTPUTSELECT
ISet[1] => I_RRD.OUTPUTSELECT
ISet[1] => I_RETN.OUTPUTSELECT
ISet[1] => I_INRC.OUTPUTSELECT
ISet[1] => I_BTR.OUTPUTSELECT
ISet[1] => Equal9.IN0
MCycle[0] => Mux0.IN10
MCycle[0] => Mux1.IN10
MCycle[0] => Mux2.IN10
MCycle[0] => Mux3.IN10
MCycle[0] => Mux4.IN10
MCycle[0] => Mux5.IN10
MCycle[0] => Mux6.IN10
MCycle[0] => Mux7.IN10
MCycle[0] => Mux8.IN10
MCycle[0] => Mux9.IN10
MCycle[0] => Mux10.IN10
MCycle[0] => Mux11.IN10
MCycle[0] => Mux12.IN10
MCycle[0] => Mux13.IN10
MCycle[0] => Mux14.IN10
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux19.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux22.IN10
MCycle[0] => Mux23.IN10
MCycle[0] => Mux24.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux28.IN10
MCycle[0] => Mux29.IN10
MCycle[0] => Mux30.IN10
MCycle[0] => Mux31.IN10
MCycle[0] => Mux32.IN10
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN9
MCycle[0] => Mux36.IN10
MCycle[0] => Mux37.IN10
MCycle[0] => Mux38.IN9
MCycle[0] => Mux39.IN10
MCycle[0] => Mux40.IN5
MCycle[0] => Mux41.IN5
MCycle[0] => Mux42.IN5
MCycle[0] => Mux43.IN10
MCycle[0] => Mux44.IN10
MCycle[0] => Mux46.IN10
MCycle[0] => Mux47.IN10
MCycle[0] => Mux48.IN10
MCycle[0] => Mux49.IN10
MCycle[0] => Mux50.IN10
MCycle[0] => Mux51.IN10
MCycle[0] => Mux52.IN10
MCycle[0] => Mux53.IN10
MCycle[0] => Mux54.IN10
MCycle[0] => Mux55.IN10
MCycle[0] => Mux56.IN10
MCycle[0] => Mux57.IN10
MCycle[0] => Mux58.IN10
MCycle[0] => Mux59.IN10
MCycle[0] => Mux60.IN10
MCycle[0] => Mux117.IN10
MCycle[0] => Mux118.IN10
MCycle[0] => Mux134.IN10
MCycle[0] => Mux135.IN10
MCycle[0] => Mux136.IN10
MCycle[0] => Mux137.IN10
MCycle[0] => Mux138.IN10
MCycle[0] => Mux139.IN10
MCycle[0] => Mux140.IN10
MCycle[0] => Mux141.IN10
MCycle[0] => Mux142.IN10
MCycle[0] => Mux143.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux145.IN10
MCycle[0] => Mux146.IN10
MCycle[0] => Mux147.IN10
MCycle[0] => Mux148.IN10
MCycle[0] => Mux149.IN10
MCycle[0] => Mux150.IN10
MCycle[0] => Mux151.IN10
MCycle[0] => Mux152.IN10
MCycle[0] => Mux160.IN10
MCycle[0] => Mux161.IN10
MCycle[0] => Mux162.IN10
MCycle[0] => Mux163.IN10
MCycle[0] => Mux164.IN10
MCycle[0] => Mux165.IN10
MCycle[0] => Mux166.IN10
MCycle[0] => Mux169.IN10
MCycle[0] => Mux170.IN10
MCycle[0] => Mux171.IN10
MCycle[0] => Mux172.IN10
MCycle[0] => Mux173.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Mux181.IN10
MCycle[0] => Mux182.IN10
MCycle[0] => Mux183.IN10
MCycle[0] => Mux184.IN10
MCycle[0] => Mux185.IN10
MCycle[0] => Mux186.IN10
MCycle[0] => Mux187.IN10
MCycle[0] => Mux188.IN10
MCycle[0] => Mux189.IN10
MCycle[0] => Mux190.IN10
MCycle[0] => Mux191.IN10
MCycle[0] => Mux192.IN10
MCycle[0] => Mux193.IN10
MCycle[0] => Mux194.IN10
MCycle[0] => Mux195.IN10
MCycle[0] => Mux196.IN10
MCycle[0] => Mux197.IN10
MCycle[0] => Equal0.IN2
MCycle[0] => Equal1.IN1
MCycle[0] => Equal5.IN0
MCycle[0] => Equal7.IN2
MCycle[1] => Mux0.IN9
MCycle[1] => Mux1.IN9
MCycle[1] => Mux2.IN9
MCycle[1] => Mux3.IN9
MCycle[1] => Mux4.IN9
MCycle[1] => Mux5.IN9
MCycle[1] => Mux6.IN9
MCycle[1] => Mux7.IN9
MCycle[1] => Mux8.IN9
MCycle[1] => Mux9.IN9
MCycle[1] => Mux10.IN9
MCycle[1] => Mux11.IN9
MCycle[1] => Mux12.IN9
MCycle[1] => Mux13.IN9
MCycle[1] => Mux14.IN9
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN9
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux22.IN9
MCycle[1] => Mux23.IN9
MCycle[1] => Mux24.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux28.IN9
MCycle[1] => Mux29.IN9
MCycle[1] => Mux30.IN9
MCycle[1] => Mux31.IN9
MCycle[1] => Mux32.IN9
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN8
MCycle[1] => Mux36.IN9
MCycle[1] => Mux37.IN9
MCycle[1] => Mux38.IN8
MCycle[1] => Mux39.IN9
MCycle[1] => Mux43.IN9
MCycle[1] => Mux44.IN9
MCycle[1] => Mux46.IN9
MCycle[1] => Mux47.IN9
MCycle[1] => Mux48.IN9
MCycle[1] => Mux49.IN9
MCycle[1] => Mux50.IN9
MCycle[1] => Mux51.IN9
MCycle[1] => Mux52.IN9
MCycle[1] => Mux53.IN9
MCycle[1] => Mux54.IN9
MCycle[1] => Mux55.IN9
MCycle[1] => Mux56.IN9
MCycle[1] => Mux57.IN9
MCycle[1] => Mux58.IN9
MCycle[1] => Mux59.IN9
MCycle[1] => Mux60.IN9
MCycle[1] => Mux117.IN9
MCycle[1] => Mux118.IN9
MCycle[1] => Mux132.IN5
MCycle[1] => Mux133.IN5
MCycle[1] => Mux134.IN9
MCycle[1] => Mux135.IN9
MCycle[1] => Mux136.IN9
MCycle[1] => Mux137.IN9
MCycle[1] => Mux138.IN9
MCycle[1] => Mux139.IN9
MCycle[1] => Mux140.IN9
MCycle[1] => Mux141.IN9
MCycle[1] => Mux142.IN9
MCycle[1] => Mux143.IN9
MCycle[1] => Mux144.IN9
MCycle[1] => Mux145.IN9
MCycle[1] => Mux146.IN9
MCycle[1] => Mux147.IN9
MCycle[1] => Mux148.IN9
MCycle[1] => Mux149.IN9
MCycle[1] => Mux150.IN9
MCycle[1] => Mux151.IN9
MCycle[1] => Mux152.IN9
MCycle[1] => Mux157.IN5
MCycle[1] => Mux158.IN5
MCycle[1] => Mux159.IN5
MCycle[1] => Mux160.IN9
MCycle[1] => Mux161.IN9
MCycle[1] => Mux162.IN9
MCycle[1] => Mux163.IN9
MCycle[1] => Mux164.IN9
MCycle[1] => Mux165.IN9
MCycle[1] => Mux166.IN9
MCycle[1] => Mux167.IN5
MCycle[1] => Mux168.IN5
MCycle[1] => Mux169.IN9
MCycle[1] => Mux170.IN9
MCycle[1] => Mux171.IN9
MCycle[1] => Mux172.IN9
MCycle[1] => Mux173.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Mux181.IN9
MCycle[1] => Mux182.IN9
MCycle[1] => Mux183.IN9
MCycle[1] => Mux184.IN9
MCycle[1] => Mux185.IN9
MCycle[1] => Mux186.IN9
MCycle[1] => Mux187.IN9
MCycle[1] => Mux188.IN9
MCycle[1] => Mux189.IN9
MCycle[1] => Mux190.IN9
MCycle[1] => Mux191.IN9
MCycle[1] => Mux192.IN9
MCycle[1] => Mux193.IN9
MCycle[1] => Mux194.IN9
MCycle[1] => Mux195.IN9
MCycle[1] => Mux196.IN9
MCycle[1] => Mux197.IN9
MCycle[1] => Equal0.IN1
MCycle[1] => Equal1.IN2
MCycle[1] => Equal5.IN2
MCycle[1] => Equal7.IN1
MCycle[2] => Mux0.IN8
MCycle[2] => Mux1.IN8
MCycle[2] => Mux2.IN8
MCycle[2] => Mux3.IN8
MCycle[2] => Mux4.IN8
MCycle[2] => Mux5.IN8
MCycle[2] => Mux6.IN8
MCycle[2] => Mux7.IN8
MCycle[2] => Mux8.IN8
MCycle[2] => Mux9.IN8
MCycle[2] => Mux10.IN8
MCycle[2] => Mux11.IN8
MCycle[2] => Mux12.IN8
MCycle[2] => Mux13.IN8
MCycle[2] => Mux14.IN8
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN8
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux22.IN8
MCycle[2] => Mux23.IN8
MCycle[2] => Mux24.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux28.IN8
MCycle[2] => Mux29.IN8
MCycle[2] => Mux30.IN8
MCycle[2] => Mux31.IN8
MCycle[2] => Mux32.IN8
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN7
MCycle[2] => Mux36.IN8
MCycle[2] => Mux37.IN8
MCycle[2] => Mux38.IN7
MCycle[2] => Mux39.IN8
MCycle[2] => Mux40.IN4
MCycle[2] => Mux41.IN4
MCycle[2] => Mux42.IN4
MCycle[2] => Mux43.IN8
MCycle[2] => Mux44.IN8
MCycle[2] => Mux46.IN8
MCycle[2] => Mux47.IN8
MCycle[2] => Mux48.IN8
MCycle[2] => Mux49.IN8
MCycle[2] => Mux50.IN8
MCycle[2] => Mux51.IN8
MCycle[2] => Mux52.IN8
MCycle[2] => Mux53.IN8
MCycle[2] => Mux54.IN8
MCycle[2] => Mux55.IN8
MCycle[2] => Mux56.IN8
MCycle[2] => Mux57.IN8
MCycle[2] => Mux58.IN8
MCycle[2] => Mux59.IN8
MCycle[2] => Mux60.IN8
MCycle[2] => Mux117.IN8
MCycle[2] => Mux118.IN8
MCycle[2] => Mux132.IN4
MCycle[2] => Mux133.IN4
MCycle[2] => Mux134.IN8
MCycle[2] => Mux135.IN8
MCycle[2] => Mux136.IN8
MCycle[2] => Mux137.IN8
MCycle[2] => Mux138.IN8
MCycle[2] => Mux139.IN8
MCycle[2] => Mux140.IN8
MCycle[2] => Mux141.IN8
MCycle[2] => Mux142.IN8
MCycle[2] => Mux143.IN8
MCycle[2] => Mux144.IN8
MCycle[2] => Mux145.IN8
MCycle[2] => Mux146.IN8
MCycle[2] => Mux147.IN8
MCycle[2] => Mux148.IN8
MCycle[2] => Mux149.IN8
MCycle[2] => Mux150.IN8
MCycle[2] => Mux151.IN8
MCycle[2] => Mux152.IN8
MCycle[2] => Mux157.IN4
MCycle[2] => Mux158.IN4
MCycle[2] => Mux159.IN4
MCycle[2] => Mux160.IN8
MCycle[2] => Mux161.IN8
MCycle[2] => Mux162.IN8
MCycle[2] => Mux163.IN8
MCycle[2] => Mux164.IN8
MCycle[2] => Mux165.IN8
MCycle[2] => Mux166.IN8
MCycle[2] => Mux167.IN4
MCycle[2] => Mux168.IN4
MCycle[2] => Mux169.IN8
MCycle[2] => Mux170.IN8
MCycle[2] => Mux171.IN8
MCycle[2] => Mux172.IN8
MCycle[2] => Mux173.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Mux181.IN8
MCycle[2] => Mux182.IN8
MCycle[2] => Mux183.IN8
MCycle[2] => Mux184.IN8
MCycle[2] => Mux185.IN8
MCycle[2] => Mux186.IN8
MCycle[2] => Mux187.IN8
MCycle[2] => Mux188.IN8
MCycle[2] => Mux189.IN8
MCycle[2] => Mux190.IN8
MCycle[2] => Mux191.IN8
MCycle[2] => Mux192.IN8
MCycle[2] => Mux193.IN8
MCycle[2] => Mux194.IN8
MCycle[2] => Mux195.IN8
MCycle[2] => Mux196.IN8
MCycle[2] => Mux197.IN8
MCycle[2] => Equal0.IN0
MCycle[2] => Equal1.IN0
MCycle[2] => Equal5.IN1
MCycle[2] => Equal7.IN0
F[0] => Mux35.IN10
F[0] => Mux45.IN10
F[0] => Mux45.IN1
F[0] => Mux37.IN7
F[1] => ~NO_FANOUT~
F[2] => Mux45.IN9
F[2] => Mux45.IN2
F[3] => ~NO_FANOUT~
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
F[6] => Mux38.IN10
F[6] => Mux45.IN8
F[6] => Mux45.IN0
F[6] => Mux39.IN7
F[7] => Mux45.IN7
F[7] => Mux45.IN3
NMICycle => MCycles.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => IncDec_16.OUTPUTSELECT
NMICycle => Set_Addr_To.OUTPUTSELECT
NMICycle => Set_BusB_To.OUTPUTSELECT
NMICycle => Write.OUTPUTSELECT
NMICycle => LDZ.OUTPUTSELECT
NMICycle => Inc_PC.OUTPUTSELECT
NMICycle => Jump.OUTPUTSELECT
NMICycle => Mux72.IN263
IntCycle => MCycles.DATAA
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => IncDec_16.OUTPUTSELECT
IntCycle => Set_Addr_To.OUTPUTSELECT
IntCycle => Set_BusB_To.OUTPUTSELECT
IntCycle => Write.OUTPUTSELECT
IntCycle => LDZ.OUTPUTSELECT
IntCycle => Inc_PC.OUTPUTSELECT
IntCycle => Jump.OUTPUTSELECT
XY_State[0] => Equal2.IN1
XY_State[1] => Equal2.IN0
MCycles[0] <= Mux258.DB_MAX_OUTPUT_PORT_TYPE
MCycles[1] <= Mux257.DB_MAX_OUTPUT_PORT_TYPE
MCycles[2] <= Mux256.DB_MAX_OUTPUT_PORT_TYPE
TStates[0] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[1] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[2] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
Prefix[0] <= Mux301.DB_MAX_OUTPUT_PORT_TYPE
Prefix[1] <= Mux300.DB_MAX_OUTPUT_PORT_TYPE
Inc_PC <= Inc_PC.DB_MAX_OUTPUT_PORT_TYPE
Inc_WZ <= Mux267.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[0] <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[1] <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[2] <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[3] <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Reg <= Mux255.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Acc <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux254.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux253.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux252.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[3] <= Mux251.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[0] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[1] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[2] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[3] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux284.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux283.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux282.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux281.DB_MAX_OUTPUT_PORT_TYPE
ALU_cpi <= ALU_cpi.DB_MAX_OUTPUT_PORT_TYPE
Save_ALU <= Mux279.DB_MAX_OUTPUT_PORT_TYPE
PreserveC <= Mux280.DB_MAX_OUTPUT_PORT_TYPE
Arith16 <= Mux293.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[2] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux299.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux288.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= Mux294.DB_MAX_OUTPUT_PORT_TYPE
JumpXY <= Mux295.DB_MAX_OUTPUT_PORT_TYPE
Call <= Mux297.DB_MAX_OUTPUT_PORT_TYPE
RstP <= Mux298.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
LDW <= Mux266.DB_MAX_OUTPUT_PORT_TYPE
LDSPHL <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[0] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[1] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[2] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
ExchangeDH <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRp <= Mux250.DB_MAX_OUTPUT_PORT_TYPE
ExchangeAF <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRS <= Mux278.DB_MAX_OUTPUT_PORT_TYPE
I_DJNZ <= Mux296.DB_MAX_OUTPUT_PORT_TYPE
I_CPL <= Mux285.DB_MAX_OUTPUT_PORT_TYPE
I_CCF <= Mux286.DB_MAX_OUTPUT_PORT_TYPE
I_SCF <= Mux287.DB_MAX_OUTPUT_PORT_TYPE
I_RETN <= I_RETN.DB_MAX_OUTPUT_PORT_TYPE
I_BT <= I_BT.DB_MAX_OUTPUT_PORT_TYPE
I_BC <= I_BC.DB_MAX_OUTPUT_PORT_TYPE
I_BTR <= I_BTR.DB_MAX_OUTPUT_PORT_TYPE
I_RLD <= I_RLD.DB_MAX_OUTPUT_PORT_TYPE
I_RRD <= I_RRD.DB_MAX_OUTPUT_PORT_TYPE
I_INRC <= I_INRC.DB_MAX_OUTPUT_PORT_TYPE
SetDI <= Mux290.DB_MAX_OUTPUT_PORT_TYPE
SetEI <= Mux291.DB_MAX_OUTPUT_PORT_TYPE
IMode[0] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
IMode[1] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Mux289.DB_MAX_OUTPUT_PORT_TYPE
NoRead <= NoRead.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
XYbit_undoc <= Mux302.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Z16 => F_Out.OUTPUTSELECT
ALU_cpi => F_Out.OUTPUTSELECT
ALU_cpi => F_Out.OUTPUTSELECT
ALU_Op[0] => UseCarry.IN0
ALU_Op[0] => Mux8.IN5
ALU_Op[0] => Mux9.IN5
ALU_Op[0] => Mux10.IN5
ALU_Op[0] => Mux11.IN5
ALU_Op[0] => Mux12.IN5
ALU_Op[0] => Mux13.IN5
ALU_Op[0] => Mux14.IN5
ALU_Op[0] => Mux15.IN5
ALU_Op[0] => Mux16.IN8
ALU_Op[0] => Mux17.IN2
ALU_Op[0] => Mux18.IN10
ALU_Op[0] => Mux19.IN8
ALU_Op[0] => Mux20.IN10
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Mux23.IN13
ALU_Op[0] => Mux24.IN16
ALU_Op[0] => Mux25.IN13
ALU_Op[0] => Mux26.IN16
ALU_Op[0] => Mux27.IN15
ALU_Op[0] => Mux28.IN16
ALU_Op[0] => Mux29.IN15
ALU_Op[0] => Mux30.IN13
ALU_Op[0] => Mux31.IN16
ALU_Op[0] => Mux32.IN16
ALU_Op[0] => Mux33.IN16
ALU_Op[0] => Mux34.IN16
ALU_Op[0] => Mux35.IN18
ALU_Op[0] => Mux36.IN18
ALU_Op[0] => Mux37.IN18
ALU_Op[0] => Mux38.IN18
ALU_Op[0] => Equal0.IN2
ALU_Op[1] => comb.IN1
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => Mux8.IN4
ALU_Op[1] => Mux9.IN4
ALU_Op[1] => Mux10.IN4
ALU_Op[1] => Mux11.IN4
ALU_Op[1] => Mux12.IN4
ALU_Op[1] => Mux13.IN4
ALU_Op[1] => Mux14.IN4
ALU_Op[1] => Mux15.IN4
ALU_Op[1] => Mux16.IN7
ALU_Op[1] => Mux17.IN1
ALU_Op[1] => Mux18.IN9
ALU_Op[1] => Mux19.IN7
ALU_Op[1] => Mux20.IN9
ALU_Op[1] => Mux23.IN12
ALU_Op[1] => Mux24.IN15
ALU_Op[1] => Mux25.IN12
ALU_Op[1] => Mux26.IN15
ALU_Op[1] => Mux27.IN14
ALU_Op[1] => Mux28.IN15
ALU_Op[1] => Mux29.IN14
ALU_Op[1] => Mux30.IN12
ALU_Op[1] => Mux31.IN15
ALU_Op[1] => Mux32.IN15
ALU_Op[1] => Mux33.IN15
ALU_Op[1] => Mux34.IN15
ALU_Op[1] => Mux35.IN17
ALU_Op[1] => Mux36.IN17
ALU_Op[1] => Mux37.IN17
ALU_Op[1] => Mux38.IN17
ALU_Op[1] => Equal0.IN1
ALU_Op[2] => Mux8.IN3
ALU_Op[2] => Mux9.IN3
ALU_Op[2] => Mux10.IN3
ALU_Op[2] => Mux11.IN3
ALU_Op[2] => Mux12.IN3
ALU_Op[2] => Mux13.IN3
ALU_Op[2] => Mux14.IN3
ALU_Op[2] => Mux15.IN3
ALU_Op[2] => Mux16.IN6
ALU_Op[2] => Mux17.IN0
ALU_Op[2] => Mux18.IN8
ALU_Op[2] => Mux19.IN6
ALU_Op[2] => Mux20.IN8
ALU_Op[2] => Mux23.IN11
ALU_Op[2] => Mux24.IN14
ALU_Op[2] => Mux25.IN11
ALU_Op[2] => Mux26.IN14
ALU_Op[2] => Mux27.IN13
ALU_Op[2] => Mux28.IN14
ALU_Op[2] => Mux29.IN13
ALU_Op[2] => Mux30.IN11
ALU_Op[2] => Mux31.IN14
ALU_Op[2] => Mux32.IN14
ALU_Op[2] => Mux33.IN14
ALU_Op[2] => Mux34.IN14
ALU_Op[2] => Mux35.IN16
ALU_Op[2] => Mux36.IN16
ALU_Op[2] => Mux37.IN16
ALU_Op[2] => Mux38.IN16
ALU_Op[2] => UseCarry.IN1
ALU_Op[2] => Equal0.IN0
ALU_Op[3] => Mux23.IN10
ALU_Op[3] => Mux24.IN13
ALU_Op[3] => Mux25.IN10
ALU_Op[3] => Mux26.IN13
ALU_Op[3] => Mux27.IN12
ALU_Op[3] => Mux28.IN13
ALU_Op[3] => Mux29.IN12
ALU_Op[3] => Mux30.IN10
ALU_Op[3] => Mux31.IN13
ALU_Op[3] => Mux32.IN13
ALU_Op[3] => Mux33.IN13
ALU_Op[3] => Mux34.IN13
ALU_Op[3] => Mux35.IN15
ALU_Op[3] => Mux36.IN15
ALU_Op[3] => Mux37.IN15
ALU_Op[3] => Mux38.IN15
IR[0] => Equal5.IN0
IR[1] => Equal5.IN2
IR[2] => Equal5.IN1
IR[3] => Mux0.IN10
IR[3] => Mux1.IN10
IR[3] => Mux2.IN10
IR[3] => Mux3.IN10
IR[3] => Mux4.IN10
IR[3] => Mux5.IN10
IR[3] => Mux6.IN10
IR[3] => Mux7.IN10
IR[3] => Mux21.IN3
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Mux22.IN4
IR[3] => F_Out.OUTPUTSELECT
IR[4] => Mux0.IN9
IR[4] => Mux1.IN9
IR[4] => Mux2.IN9
IR[4] => Mux3.IN9
IR[4] => Mux4.IN9
IR[4] => Mux5.IN9
IR[4] => Mux6.IN9
IR[4] => Mux7.IN9
IR[4] => Mux21.IN2
IR[4] => Mux22.IN3
IR[5] => Mux0.IN8
IR[5] => Mux1.IN8
IR[5] => Mux2.IN8
IR[5] => Mux3.IN8
IR[5] => Mux4.IN8
IR[5] => Mux5.IN8
IR[5] => Mux6.IN8
IR[5] => Mux7.IN8
IR[5] => Mux21.IN1
IR[5] => Mux22.IN2
ISet[0] => Equal7.IN1
ISet[1] => Equal7.IN0
BusA[0] => Add0.IN10
BusA[0] => Add3.IN9
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => LessThan1.IN8
BusA[0] => LessThan2.IN8
BusA[0] => LessThan3.IN16
BusA[0] => Equal2.IN8
BusA[0] => F_Out.IN1
BusA[0] => Mux21.IN9
BusA[0] => Q_t.DATAA
BusA[0] => F_Out.DATAB
BusA[0] => Mux38.IN19
BusA[1] => Add0.IN9
BusA[1] => Add3.IN8
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add4.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan1.IN7
BusA[1] => LessThan2.IN7
BusA[1] => Add6.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan3.IN15
BusA[1] => Q_t.DATAA
BusA[1] => Mux22.IN6
BusA[1] => Mux22.IN7
BusA[1] => Mux22.IN8
BusA[1] => Mux22.IN9
BusA[2] => Add0.IN8
BusA[2] => Add3.IN7
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add4.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan1.IN6
BusA[2] => LessThan2.IN6
BusA[2] => Add6.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan3.IN14
BusA[2] => Q_t.DATAA
BusA[2] => Q_t.DATAB
BusA[3] => Add0.IN7
BusA[3] => Add3.IN6
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add4.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan1.IN5
BusA[3] => LessThan2.IN5
BusA[3] => Add6.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan3.IN13
BusA[3] => Q_t.DATAA
BusA[3] => Q_t.DATAB
BusA[4] => Add1.IN7
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add4.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => Add6.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => LessThan3.IN12
BusA[4] => F_Out.IN1
BusA[4] => Q_t.DATAA
BusA[4] => Q_t.DATAB
BusA[4] => Mux34.IN17
BusA[4] => Mux34.IN18
BusA[4] => Equal3.IN3
BusA[5] => Add1.IN6
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add4.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => Add6.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => LessThan3.IN11
BusA[5] => F_Out.IN1
BusA[5] => Q_t.DATAA
BusA[5] => Q_t.DATAB
BusA[5] => Mux25.IN14
BusA[5] => Mux25.IN15
BusA[5] => Mux33.IN17
BusA[5] => Mux33.IN18
BusA[5] => Equal3.IN2
BusA[6] => Add1.IN5
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add4.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => Add6.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => LessThan3.IN10
BusA[6] => F_Out.IN1
BusA[6] => Mux21.IN5
BusA[6] => Mux21.IN6
BusA[6] => Mux21.IN7
BusA[6] => Mux21.IN8
BusA[6] => Q_t.DATAB
BusA[6] => Mux32.IN17
BusA[6] => Mux32.IN18
BusA[6] => Equal3.IN1
BusA[7] => Add2.IN3
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add4.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => Add6.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => LessThan3.IN9
BusA[7] => F_Out.IN1
BusA[7] => Mux21.IN4
BusA[7] => Q_t.DATAB
BusA[7] => Mux22.IN5
BusA[7] => F_Out.DATAA
BusA[7] => Mux23.IN14
BusA[7] => Mux23.IN15
BusA[7] => Mux31.IN17
BusA[7] => Mux31.IN18
BusA[7] => Equal3.IN0
BusB[0] => B_i.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => B_i.DATAB
BusB[0] => Add3.IN5
BusB[1] => B_i.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => B_i.DATAB
BusB[1] => Add3.IN4
BusB[2] => B_i.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => B_i.DATAB
BusB[2] => Add3.IN3
BusB[3] => B_i.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAA
BusB[3] => Q_t.DATAA
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => B_i.DATAB
BusB[3] => Add3.IN2
BusB[4] => B_i.DATAA
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.DATAB
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => B_i.DATAB
BusB[5] => B_i.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAA
BusB[5] => Q_t.DATAB
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => B_i.DATAB
BusB[6] => B_i.DATAA
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.DATAB
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => B_i.DATAB
BusB[7] => B_i.DATAA
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.DATAB
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => B_i.DATAB
F_In[0] => comb.IN1
F_In[0] => process_0.IN1
F_In[0] => process_0.IN1
F_In[0] => F_Out.IN1
F_In[0] => Mux21.IN10
F_In[0] => Mux22.IN10
F_In[0] => Mux30.IN14
F_In[0] => Mux30.IN15
F_In[0] => Mux30.IN16
F_In[0] => Mux30.IN17
F_In[0] => Mux30.IN18
F_In[0] => Mux30.IN19
F_In[1] => Mux29.IN16
F_In[1] => Mux29.IN17
F_In[1] => Mux29.IN18
F_In[1] => Mux29.IN19
F_In[1] => F_Out.OUTPUTSELECT
F_In[1] => DAA_Q[8].OUTPUTSELECT
F_In[1] => DAA_Q[7].OUTPUTSELECT
F_In[1] => DAA_Q[6].OUTPUTSELECT
F_In[1] => DAA_Q[5].OUTPUTSELECT
F_In[1] => DAA_Q[4].OUTPUTSELECT
F_In[1] => DAA_Q[3].OUTPUTSELECT
F_In[1] => DAA_Q[2].OUTPUTSELECT
F_In[1] => DAA_Q[1].OUTPUTSELECT
F_In[2] => Mux17.IN3
F_In[2] => Mux17.IN4
F_In[2] => Mux17.IN5
F_In[2] => F_Out.DATAB
F_In[2] => F_Out.DATAB
F_In[2] => Mux28.IN17
F_In[2] => Mux28.IN18
F_In[2] => Mux28.IN19
F_In[3] => Mux27.IN16
F_In[3] => Mux27.IN17
F_In[3] => Mux27.IN18
F_In[4] => F_Out.DATAA
F_In[4] => process_0.IN1
F_In[4] => F_Out.DATAA
F_In[4] => F_Out.DATAA
F_In[4] => Mux26.IN17
F_In[4] => Mux26.IN18
F_In[4] => Mux26.IN19
F_In[5] => Mux25.IN16
F_In[5] => Mux25.IN17
F_In[5] => Mux25.IN18
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => Mux24.IN17
F_In[6] => Mux24.IN18
F_In[6] => Mux24.IN19
F_In[7] => F_Out.DATAB
F_In[7] => F_Out.DATAB
F_In[7] => Mux23.IN16
F_In[7] => Mux23.IN17
F_In[7] => Mux23.IN18
Q[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F_Out[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F_Out[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F_Out[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F_Out[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F_Out[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F_Out[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F_Out[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F_Out[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs
Clk => RegsL[7][0].CLK
Clk => RegsL[7][1].CLK
Clk => RegsL[7][2].CLK
Clk => RegsL[7][3].CLK
Clk => RegsL[7][4].CLK
Clk => RegsL[7][5].CLK
Clk => RegsL[7][6].CLK
Clk => RegsL[7][7].CLK
Clk => RegsL[6][0].CLK
Clk => RegsL[6][1].CLK
Clk => RegsL[6][2].CLK
Clk => RegsL[6][3].CLK
Clk => RegsL[6][4].CLK
Clk => RegsL[6][5].CLK
Clk => RegsL[6][6].CLK
Clk => RegsL[6][7].CLK
Clk => RegsL[5][0].CLK
Clk => RegsL[5][1].CLK
Clk => RegsL[5][2].CLK
Clk => RegsL[5][3].CLK
Clk => RegsL[5][4].CLK
Clk => RegsL[5][5].CLK
Clk => RegsL[5][6].CLK
Clk => RegsL[5][7].CLK
Clk => RegsL[4][0].CLK
Clk => RegsL[4][1].CLK
Clk => RegsL[4][2].CLK
Clk => RegsL[4][3].CLK
Clk => RegsL[4][4].CLK
Clk => RegsL[4][5].CLK
Clk => RegsL[4][6].CLK
Clk => RegsL[4][7].CLK
Clk => RegsL[3][0].CLK
Clk => RegsL[3][1].CLK
Clk => RegsL[3][2].CLK
Clk => RegsL[3][3].CLK
Clk => RegsL[3][4].CLK
Clk => RegsL[3][5].CLK
Clk => RegsL[3][6].CLK
Clk => RegsL[3][7].CLK
Clk => RegsL[2][0].CLK
Clk => RegsL[2][1].CLK
Clk => RegsL[2][2].CLK
Clk => RegsL[2][3].CLK
Clk => RegsL[2][4].CLK
Clk => RegsL[2][5].CLK
Clk => RegsL[2][6].CLK
Clk => RegsL[2][7].CLK
Clk => RegsL[1][0].CLK
Clk => RegsL[1][1].CLK
Clk => RegsL[1][2].CLK
Clk => RegsL[1][3].CLK
Clk => RegsL[1][4].CLK
Clk => RegsL[1][5].CLK
Clk => RegsL[1][6].CLK
Clk => RegsL[1][7].CLK
Clk => RegsL[0][0].CLK
Clk => RegsL[0][1].CLK
Clk => RegsL[0][2].CLK
Clk => RegsL[0][3].CLK
Clk => RegsL[0][4].CLK
Clk => RegsL[0][5].CLK
Clk => RegsL[0][6].CLK
Clk => RegsL[0][7].CLK
Clk => RegsH[7][0].CLK
Clk => RegsH[7][1].CLK
Clk => RegsH[7][2].CLK
Clk => RegsH[7][3].CLK
Clk => RegsH[7][4].CLK
Clk => RegsH[7][5].CLK
Clk => RegsH[7][6].CLK
Clk => RegsH[7][7].CLK
Clk => RegsH[6][0].CLK
Clk => RegsH[6][1].CLK
Clk => RegsH[6][2].CLK
Clk => RegsH[6][3].CLK
Clk => RegsH[6][4].CLK
Clk => RegsH[6][5].CLK
Clk => RegsH[6][6].CLK
Clk => RegsH[6][7].CLK
Clk => RegsH[5][0].CLK
Clk => RegsH[5][1].CLK
Clk => RegsH[5][2].CLK
Clk => RegsH[5][3].CLK
Clk => RegsH[5][4].CLK
Clk => RegsH[5][5].CLK
Clk => RegsH[5][6].CLK
Clk => RegsH[5][7].CLK
Clk => RegsH[4][0].CLK
Clk => RegsH[4][1].CLK
Clk => RegsH[4][2].CLK
Clk => RegsH[4][3].CLK
Clk => RegsH[4][4].CLK
Clk => RegsH[4][5].CLK
Clk => RegsH[4][6].CLK
Clk => RegsH[4][7].CLK
Clk => RegsH[3][0].CLK
Clk => RegsH[3][1].CLK
Clk => RegsH[3][2].CLK
Clk => RegsH[3][3].CLK
Clk => RegsH[3][4].CLK
Clk => RegsH[3][5].CLK
Clk => RegsH[3][6].CLK
Clk => RegsH[3][7].CLK
Clk => RegsH[2][0].CLK
Clk => RegsH[2][1].CLK
Clk => RegsH[2][2].CLK
Clk => RegsH[2][3].CLK
Clk => RegsH[2][4].CLK
Clk => RegsH[2][5].CLK
Clk => RegsH[2][6].CLK
Clk => RegsH[2][7].CLK
Clk => RegsH[1][0].CLK
Clk => RegsH[1][1].CLK
Clk => RegsH[1][2].CLK
Clk => RegsH[1][3].CLK
Clk => RegsH[1][4].CLK
Clk => RegsH[1][5].CLK
Clk => RegsH[1][6].CLK
Clk => RegsH[1][7].CLK
Clk => RegsH[0][0].CLK
Clk => RegsH[0][1].CLK
Clk => RegsH[0][2].CLK
Clk => RegsH[0][3].CLK
Clk => RegsH[0][4].CLK
Clk => RegsH[0][5].CLK
Clk => RegsH[0][6].CLK
Clk => RegsH[0][7].CLK
CEN => RegsL[7][0].ENA
CEN => RegsL[7][1].ENA
CEN => RegsL[7][2].ENA
CEN => RegsL[7][3].ENA
CEN => RegsL[7][4].ENA
CEN => RegsL[7][5].ENA
CEN => RegsL[7][6].ENA
CEN => RegsL[7][7].ENA
CEN => RegsL[6][0].ENA
CEN => RegsL[6][1].ENA
CEN => RegsL[6][2].ENA
CEN => RegsL[6][3].ENA
CEN => RegsL[6][4].ENA
CEN => RegsL[6][5].ENA
CEN => RegsL[6][6].ENA
CEN => RegsL[6][7].ENA
CEN => RegsL[5][0].ENA
CEN => RegsL[5][1].ENA
CEN => RegsL[5][2].ENA
CEN => RegsL[5][3].ENA
CEN => RegsL[5][4].ENA
CEN => RegsL[5][5].ENA
CEN => RegsL[5][6].ENA
CEN => RegsL[5][7].ENA
CEN => RegsL[4][0].ENA
CEN => RegsL[4][1].ENA
CEN => RegsL[4][2].ENA
CEN => RegsL[4][3].ENA
CEN => RegsL[4][4].ENA
CEN => RegsL[4][5].ENA
CEN => RegsL[4][6].ENA
CEN => RegsL[4][7].ENA
CEN => RegsL[3][0].ENA
CEN => RegsL[3][1].ENA
CEN => RegsL[3][2].ENA
CEN => RegsL[3][3].ENA
CEN => RegsL[3][4].ENA
CEN => RegsL[3][5].ENA
CEN => RegsL[3][6].ENA
CEN => RegsL[3][7].ENA
CEN => RegsL[2][0].ENA
CEN => RegsL[2][1].ENA
CEN => RegsL[2][2].ENA
CEN => RegsL[2][3].ENA
CEN => RegsL[2][4].ENA
CEN => RegsL[2][5].ENA
CEN => RegsL[2][6].ENA
CEN => RegsL[2][7].ENA
CEN => RegsL[1][0].ENA
CEN => RegsL[1][1].ENA
CEN => RegsL[1][2].ENA
CEN => RegsL[1][3].ENA
CEN => RegsL[1][4].ENA
CEN => RegsL[1][5].ENA
CEN => RegsL[1][6].ENA
CEN => RegsL[1][7].ENA
CEN => RegsL[0][0].ENA
CEN => RegsL[0][1].ENA
CEN => RegsL[0][2].ENA
CEN => RegsL[0][3].ENA
CEN => RegsL[0][4].ENA
CEN => RegsL[0][5].ENA
CEN => RegsL[0][6].ENA
CEN => RegsL[0][7].ENA
CEN => RegsH[7][0].ENA
CEN => RegsH[7][1].ENA
CEN => RegsH[7][2].ENA
CEN => RegsH[7][3].ENA
CEN => RegsH[7][4].ENA
CEN => RegsH[7][5].ENA
CEN => RegsH[7][6].ENA
CEN => RegsH[7][7].ENA
CEN => RegsH[6][0].ENA
CEN => RegsH[6][1].ENA
CEN => RegsH[6][2].ENA
CEN => RegsH[6][3].ENA
CEN => RegsH[6][4].ENA
CEN => RegsH[6][5].ENA
CEN => RegsH[6][6].ENA
CEN => RegsH[6][7].ENA
CEN => RegsH[5][0].ENA
CEN => RegsH[5][1].ENA
CEN => RegsH[5][2].ENA
CEN => RegsH[5][3].ENA
CEN => RegsH[5][4].ENA
CEN => RegsH[5][5].ENA
CEN => RegsH[5][6].ENA
CEN => RegsH[5][7].ENA
CEN => RegsH[4][0].ENA
CEN => RegsH[4][1].ENA
CEN => RegsH[4][2].ENA
CEN => RegsH[4][3].ENA
CEN => RegsH[4][4].ENA
CEN => RegsH[4][5].ENA
CEN => RegsH[4][6].ENA
CEN => RegsH[4][7].ENA
CEN => RegsH[3][0].ENA
CEN => RegsH[3][1].ENA
CEN => RegsH[3][2].ENA
CEN => RegsH[3][3].ENA
CEN => RegsH[3][4].ENA
CEN => RegsH[3][5].ENA
CEN => RegsH[3][6].ENA
CEN => RegsH[3][7].ENA
CEN => RegsH[2][0].ENA
CEN => RegsH[2][1].ENA
CEN => RegsH[2][2].ENA
CEN => RegsH[2][3].ENA
CEN => RegsH[2][4].ENA
CEN => RegsH[2][5].ENA
CEN => RegsH[2][6].ENA
CEN => RegsH[2][7].ENA
CEN => RegsH[1][0].ENA
CEN => RegsH[1][1].ENA
CEN => RegsH[1][2].ENA
CEN => RegsH[1][3].ENA
CEN => RegsH[1][4].ENA
CEN => RegsH[1][5].ENA
CEN => RegsH[1][6].ENA
CEN => RegsH[1][7].ENA
CEN => RegsH[0][0].ENA
CEN => RegsH[0][1].ENA
CEN => RegsH[0][2].ENA
CEN => RegsH[0][3].ENA
CEN => RegsH[0][4].ENA
CEN => RegsH[0][5].ENA
CEN => RegsH[0][6].ENA
CEN => RegsH[0][7].ENA
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
AddrA[0] => Decoder0.IN2
AddrA[0] => Mux0.IN2
AddrA[0] => Mux1.IN2
AddrA[0] => Mux2.IN2
AddrA[0] => Mux3.IN2
AddrA[0] => Mux4.IN2
AddrA[0] => Mux5.IN2
AddrA[0] => Mux6.IN2
AddrA[0] => Mux7.IN2
AddrA[0] => Mux8.IN2
AddrA[0] => Mux9.IN2
AddrA[0] => Mux10.IN2
AddrA[0] => Mux11.IN2
AddrA[0] => Mux12.IN2
AddrA[0] => Mux13.IN2
AddrA[0] => Mux14.IN2
AddrA[0] => Mux15.IN2
AddrA[1] => Decoder0.IN1
AddrA[1] => Mux0.IN1
AddrA[1] => Mux1.IN1
AddrA[1] => Mux2.IN1
AddrA[1] => Mux3.IN1
AddrA[1] => Mux4.IN1
AddrA[1] => Mux5.IN1
AddrA[1] => Mux6.IN1
AddrA[1] => Mux7.IN1
AddrA[1] => Mux8.IN1
AddrA[1] => Mux9.IN1
AddrA[1] => Mux10.IN1
AddrA[1] => Mux11.IN1
AddrA[1] => Mux12.IN1
AddrA[1] => Mux13.IN1
AddrA[1] => Mux14.IN1
AddrA[1] => Mux15.IN1
AddrA[2] => Decoder0.IN0
AddrA[2] => Mux0.IN0
AddrA[2] => Mux1.IN0
AddrA[2] => Mux2.IN0
AddrA[2] => Mux3.IN0
AddrA[2] => Mux4.IN0
AddrA[2] => Mux5.IN0
AddrA[2] => Mux6.IN0
AddrA[2] => Mux7.IN0
AddrA[2] => Mux8.IN0
AddrA[2] => Mux9.IN0
AddrA[2] => Mux10.IN0
AddrA[2] => Mux11.IN0
AddrA[2] => Mux12.IN0
AddrA[2] => Mux13.IN0
AddrA[2] => Mux14.IN0
AddrA[2] => Mux15.IN0
AddrB[0] => Mux16.IN2
AddrB[0] => Mux17.IN2
AddrB[0] => Mux18.IN2
AddrB[0] => Mux19.IN2
AddrB[0] => Mux20.IN2
AddrB[0] => Mux21.IN2
AddrB[0] => Mux22.IN2
AddrB[0] => Mux23.IN2
AddrB[0] => Mux24.IN2
AddrB[0] => Mux25.IN2
AddrB[0] => Mux26.IN2
AddrB[0] => Mux27.IN2
AddrB[0] => Mux28.IN2
AddrB[0] => Mux29.IN2
AddrB[0] => Mux30.IN2
AddrB[0] => Mux31.IN2
AddrB[1] => Mux16.IN1
AddrB[1] => Mux17.IN1
AddrB[1] => Mux18.IN1
AddrB[1] => Mux19.IN1
AddrB[1] => Mux20.IN1
AddrB[1] => Mux21.IN1
AddrB[1] => Mux22.IN1
AddrB[1] => Mux23.IN1
AddrB[1] => Mux24.IN1
AddrB[1] => Mux25.IN1
AddrB[1] => Mux26.IN1
AddrB[1] => Mux27.IN1
AddrB[1] => Mux28.IN1
AddrB[1] => Mux29.IN1
AddrB[1] => Mux30.IN1
AddrB[1] => Mux31.IN1
AddrB[2] => Mux16.IN0
AddrB[2] => Mux17.IN0
AddrB[2] => Mux18.IN0
AddrB[2] => Mux19.IN0
AddrB[2] => Mux20.IN0
AddrB[2] => Mux21.IN0
AddrB[2] => Mux22.IN0
AddrB[2] => Mux23.IN0
AddrB[2] => Mux24.IN0
AddrB[2] => Mux25.IN0
AddrB[2] => Mux26.IN0
AddrB[2] => Mux27.IN0
AddrB[2] => Mux28.IN0
AddrB[2] => Mux29.IN0
AddrB[2] => Mux30.IN0
AddrB[2] => Mux31.IN0
AddrC[0] => Mux32.IN2
AddrC[0] => Mux33.IN2
AddrC[0] => Mux34.IN2
AddrC[0] => Mux35.IN2
AddrC[0] => Mux36.IN2
AddrC[0] => Mux37.IN2
AddrC[0] => Mux38.IN2
AddrC[0] => Mux39.IN2
AddrC[0] => Mux40.IN2
AddrC[0] => Mux41.IN2
AddrC[0] => Mux42.IN2
AddrC[0] => Mux43.IN2
AddrC[0] => Mux44.IN2
AddrC[0] => Mux45.IN2
AddrC[0] => Mux46.IN2
AddrC[0] => Mux47.IN2
AddrC[1] => Mux32.IN1
AddrC[1] => Mux33.IN1
AddrC[1] => Mux34.IN1
AddrC[1] => Mux35.IN1
AddrC[1] => Mux36.IN1
AddrC[1] => Mux37.IN1
AddrC[1] => Mux38.IN1
AddrC[1] => Mux39.IN1
AddrC[1] => Mux40.IN1
AddrC[1] => Mux41.IN1
AddrC[1] => Mux42.IN1
AddrC[1] => Mux43.IN1
AddrC[1] => Mux44.IN1
AddrC[1] => Mux45.IN1
AddrC[1] => Mux46.IN1
AddrC[1] => Mux47.IN1
AddrC[2] => Mux32.IN0
AddrC[2] => Mux33.IN0
AddrC[2] => Mux34.IN0
AddrC[2] => Mux35.IN0
AddrC[2] => Mux36.IN0
AddrC[2] => Mux37.IN0
AddrC[2] => Mux38.IN0
AddrC[2] => Mux39.IN0
AddrC[2] => Mux40.IN0
AddrC[2] => Mux41.IN0
AddrC[2] => Mux42.IN0
AddrC[2] => Mux43.IN0
AddrC[2] => Mux44.IN0
AddrC[2] => Mux45.IN0
AddrC[2] => Mux46.IN0
AddrC[2] => Mux47.IN0
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DOAH[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DOAH[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DOAH[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DOAH[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DOAH[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DOAH[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DOAH[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DOAH[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DOAL[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DOAL[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DOAL[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DOAL[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DOAL[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DOAL[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DOAL[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DOAL[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DOBH[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DOBH[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DOBH[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DOBH[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DOBH[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DOBH[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DOBH[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DOBH[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DOBL[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DOBL[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DOBL[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DOBL[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DOBL[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DOBL[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DOBL[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DOBL[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DOCH[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DOCH[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DOCH[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DOCH[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DOCH[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
DOCH[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DOCH[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DOCH[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DOCL[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
DOCL[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
DOCL[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
DOCL[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
DOCL[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
DOCL[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
DOCL[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DOCL[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|ipl_rom:ipl
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
addr[0] => Mux0.IN8204
addr[0] => Mux1.IN8204
addr[0] => Mux2.IN8204
addr[0] => Mux3.IN8204
addr[0] => Mux4.IN8204
addr[0] => Mux5.IN8204
addr[0] => Mux6.IN8204
addr[0] => Mux7.IN8204
addr[1] => Mux0.IN8203
addr[1] => Mux1.IN8203
addr[1] => Mux2.IN8203
addr[1] => Mux3.IN8203
addr[1] => Mux4.IN8203
addr[1] => Mux5.IN8203
addr[1] => Mux6.IN8203
addr[1] => Mux7.IN8203
addr[2] => Mux0.IN8202
addr[2] => Mux1.IN8202
addr[2] => Mux2.IN8202
addr[2] => Mux3.IN8202
addr[2] => Mux4.IN8202
addr[2] => Mux5.IN8202
addr[2] => Mux6.IN8202
addr[2] => Mux7.IN8202
addr[3] => Mux0.IN8201
addr[3] => Mux1.IN8201
addr[3] => Mux2.IN8201
addr[3] => Mux3.IN8201
addr[3] => Mux4.IN8201
addr[3] => Mux5.IN8201
addr[3] => Mux6.IN8201
addr[3] => Mux7.IN8201
addr[4] => Mux0.IN8200
addr[4] => Mux1.IN8200
addr[4] => Mux2.IN8200
addr[4] => Mux3.IN8200
addr[4] => Mux4.IN8200
addr[4] => Mux5.IN8200
addr[4] => Mux6.IN8200
addr[4] => Mux7.IN8200
addr[5] => Mux0.IN8199
addr[5] => Mux1.IN8199
addr[5] => Mux2.IN8199
addr[5] => Mux3.IN8199
addr[5] => Mux4.IN8199
addr[5] => Mux5.IN8199
addr[5] => Mux6.IN8199
addr[5] => Mux7.IN8199
addr[6] => Mux0.IN8198
addr[6] => Mux1.IN8198
addr[6] => Mux2.IN8198
addr[6] => Mux3.IN8198
addr[6] => Mux4.IN8198
addr[6] => Mux5.IN8198
addr[6] => Mux6.IN8198
addr[6] => Mux7.IN8198
addr[7] => Mux0.IN8197
addr[7] => Mux1.IN8197
addr[7] => Mux2.IN8197
addr[7] => Mux3.IN8197
addr[7] => Mux4.IN8197
addr[7] => Mux5.IN8197
addr[7] => Mux6.IN8197
addr[7] => Mux7.IN8197
addr[8] => Mux0.IN8196
addr[8] => Mux1.IN8196
addr[8] => Mux2.IN8196
addr[8] => Mux3.IN8196
addr[8] => Mux4.IN8196
addr[8] => Mux5.IN8196
addr[8] => Mux6.IN8196
addr[8] => Mux7.IN8196
addr[9] => Mux0.IN8195
addr[9] => Mux1.IN8195
addr[9] => Mux2.IN8195
addr[9] => Mux3.IN8195
addr[9] => Mux4.IN8195
addr[9] => Mux5.IN8195
addr[9] => Mux6.IN8195
addr[9] => Mux7.IN8195
addr[10] => Mux0.IN8194
addr[10] => Mux1.IN8194
addr[10] => Mux2.IN8194
addr[10] => Mux3.IN8194
addr[10] => Mux4.IN8194
addr[10] => Mux5.IN8194
addr[10] => Mux6.IN8194
addr[10] => Mux7.IN8194
addr[11] => Mux0.IN8193
addr[11] => Mux1.IN8193
addr[11] => Mux2.IN8193
addr[11] => Mux3.IN8193
addr[11] => Mux4.IN8193
addr[11] => Mux5.IN8193
addr[11] => Mux6.IN8193
addr[11] => Mux7.IN8193
addr[12] => Mux0.IN8192
addr[12] => Mux1.IN8192
addr[12] => Mux2.IN8192
addr[12] => Mux3.IN8192
addr[12] => Mux4.IN8192
addr[12] => Mux5.IN8192
addr[12] => Mux6.IN8192
addr[12] => Mux7.IN8192
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|vdp18_core:vdp
clock_i => vdp18_clk_gen:clk_gen_b.clock_i
clock_i => vdp18_hor_vert:hor_vert_b.clock_i
clock_i => vdp18_ctrl:ctrl_b.clock_i
clock_i => vdp18_cpuio:cpu_io_b.clock_i
clock_i => vdp18_pattern:pattern_b.clock_i
clock_i => vdp18_sprite:sprite_b.clock_i
clk_en_10m7_i => vdp18_clk_gen:clk_gen_b.clk_en_10m7_i
clk_en_10m7_i => vdp18_cpuio:cpu_io_b.clk_en_10m7_i
por_i => vdp18_clk_gen:clk_gen_b.reset_i
por_i => vdp18_hor_vert:hor_vert_b.reset_i
por_i => vdp18_cpuio:cpu_io_b.reset_i
reset_i => vdp18_ctrl:ctrl_b.reset_i
reset_i => vdp18_pattern:pattern_b.reset_i
reset_i => vdp18_sprite:sprite_b.reset_i
csr_n_i => vdp18_cpuio:cpu_io_b.rd_i
csw_n_i => vdp18_cpuio:cpu_io_b.wr_i
mode_i[1] => vdp18_cpuio:cpu_io_b.mode_i[1]
mode_i[0] => vdp18_cpuio:cpu_io_b.mode_i[0]
int_n_o <= vdp18_cpuio:cpu_io_b.int_n_o
cd_i[7] => vdp18_cpuio:cpu_io_b.cd_i[7]
cd_i[6] => vdp18_cpuio:cpu_io_b.cd_i[6]
cd_i[5] => vdp18_cpuio:cpu_io_b.cd_i[5]
cd_i[4] => vdp18_cpuio:cpu_io_b.cd_i[4]
cd_i[3] => vdp18_cpuio:cpu_io_b.cd_i[3]
cd_i[2] => vdp18_cpuio:cpu_io_b.cd_i[2]
cd_i[1] => vdp18_cpuio:cpu_io_b.cd_i[1]
cd_i[0] => vdp18_cpuio:cpu_io_b.cd_i[0]
cd_o[7] <= vdp18_cpuio:cpu_io_b.cd_o[7]
cd_o[6] <= vdp18_cpuio:cpu_io_b.cd_o[6]
cd_o[5] <= vdp18_cpuio:cpu_io_b.cd_o[5]
cd_o[4] <= vdp18_cpuio:cpu_io_b.cd_o[4]
cd_o[3] <= vdp18_cpuio:cpu_io_b.cd_o[3]
cd_o[2] <= vdp18_cpuio:cpu_io_b.cd_o[2]
cd_o[1] <= vdp18_cpuio:cpu_io_b.cd_o[1]
cd_o[0] <= vdp18_cpuio:cpu_io_b.cd_o[0]
wait_o <= vdp18_cpuio:cpu_io_b.wait_o
vram_ce_o <= vdp18_ctrl:ctrl_b.vram_ce_o
vram_oe_o <= vdp18_ctrl:ctrl_b.vram_oe_o
vram_we_o <= vdp18_cpuio:cpu_io_b.vram_we_o
vram_a_o[13] <= vdp18_addr_mux:addr_mux_b.vram_a_o[13]
vram_a_o[12] <= vdp18_addr_mux:addr_mux_b.vram_a_o[12]
vram_a_o[11] <= vdp18_addr_mux:addr_mux_b.vram_a_o[11]
vram_a_o[10] <= vdp18_addr_mux:addr_mux_b.vram_a_o[10]
vram_a_o[9] <= vdp18_addr_mux:addr_mux_b.vram_a_o[9]
vram_a_o[8] <= vdp18_addr_mux:addr_mux_b.vram_a_o[8]
vram_a_o[7] <= vdp18_addr_mux:addr_mux_b.vram_a_o[7]
vram_a_o[6] <= vdp18_addr_mux:addr_mux_b.vram_a_o[6]
vram_a_o[5] <= vdp18_addr_mux:addr_mux_b.vram_a_o[5]
vram_a_o[4] <= vdp18_addr_mux:addr_mux_b.vram_a_o[4]
vram_a_o[3] <= vdp18_addr_mux:addr_mux_b.vram_a_o[3]
vram_a_o[2] <= vdp18_addr_mux:addr_mux_b.vram_a_o[2]
vram_a_o[1] <= vdp18_addr_mux:addr_mux_b.vram_a_o[1]
vram_a_o[0] <= vdp18_addr_mux:addr_mux_b.vram_a_o[0]
vram_d_o[7] <= vdp18_cpuio:cpu_io_b.vram_d_o[7]
vram_d_o[6] <= vdp18_cpuio:cpu_io_b.vram_d_o[6]
vram_d_o[5] <= vdp18_cpuio:cpu_io_b.vram_d_o[5]
vram_d_o[4] <= vdp18_cpuio:cpu_io_b.vram_d_o[4]
vram_d_o[3] <= vdp18_cpuio:cpu_io_b.vram_d_o[3]
vram_d_o[2] <= vdp18_cpuio:cpu_io_b.vram_d_o[2]
vram_d_o[1] <= vdp18_cpuio:cpu_io_b.vram_d_o[1]
vram_d_o[0] <= vdp18_cpuio:cpu_io_b.vram_d_o[0]
vram_d_i[7] => vdp18_cpuio:cpu_io_b.vram_d_i[7]
vram_d_i[7] => vdp18_pattern:pattern_b.vram_d_i[7]
vram_d_i[7] => vdp18_sprite:sprite_b.vram_d_i[7]
vram_d_i[6] => vdp18_cpuio:cpu_io_b.vram_d_i[6]
vram_d_i[6] => vdp18_pattern:pattern_b.vram_d_i[6]
vram_d_i[6] => vdp18_sprite:sprite_b.vram_d_i[6]
vram_d_i[5] => vdp18_cpuio:cpu_io_b.vram_d_i[5]
vram_d_i[5] => vdp18_pattern:pattern_b.vram_d_i[5]
vram_d_i[5] => vdp18_sprite:sprite_b.vram_d_i[5]
vram_d_i[4] => vdp18_cpuio:cpu_io_b.vram_d_i[4]
vram_d_i[4] => vdp18_pattern:pattern_b.vram_d_i[4]
vram_d_i[4] => vdp18_sprite:sprite_b.vram_d_i[4]
vram_d_i[3] => vdp18_cpuio:cpu_io_b.vram_d_i[3]
vram_d_i[3] => vdp18_pattern:pattern_b.vram_d_i[3]
vram_d_i[3] => vdp18_sprite:sprite_b.vram_d_i[3]
vram_d_i[2] => vdp18_cpuio:cpu_io_b.vram_d_i[2]
vram_d_i[2] => vdp18_pattern:pattern_b.vram_d_i[2]
vram_d_i[2] => vdp18_sprite:sprite_b.vram_d_i[2]
vram_d_i[1] => vdp18_cpuio:cpu_io_b.vram_d_i[1]
vram_d_i[1] => vdp18_pattern:pattern_b.vram_d_i[1]
vram_d_i[1] => vdp18_sprite:sprite_b.vram_d_i[1]
vram_d_i[0] => vdp18_cpuio:cpu_io_b.vram_d_i[0]
vram_d_i[0] => vdp18_pattern:pattern_b.vram_d_i[0]
vram_d_i[0] => vdp18_sprite:sprite_b.vram_d_i[0]
vga_en_i => ~NO_FANOUT~
scanline_en_i => ~NO_FANOUT~
cnt_hor_o[0] <= vdp18_hor_vert:hor_vert_b.cnt_hor_o[0]
cnt_hor_o[1] <= vdp18_hor_vert:hor_vert_b.cnt_hor_o[1]
cnt_hor_o[2] <= vdp18_hor_vert:hor_vert_b.cnt_hor_o[2]
cnt_hor_o[3] <= vdp18_hor_vert:hor_vert_b.cnt_hor_o[3]
cnt_hor_o[4] <= vdp18_hor_vert:hor_vert_b.cnt_hor_o[4]
cnt_hor_o[5] <= vdp18_hor_vert:hor_vert_b.cnt_hor_o[5]
cnt_hor_o[6] <= vdp18_hor_vert:hor_vert_b.cnt_hor_o[6]
cnt_hor_o[7] <= vdp18_hor_vert:hor_vert_b.cnt_hor_o[7]
cnt_hor_o[8] <= vdp18_hor_vert:hor_vert_b.cnt_hor_o[8]
cnt_ver_o[0] <= vdp18_hor_vert:hor_vert_b.cnt_ver_o[0]
cnt_ver_o[1] <= vdp18_hor_vert:hor_vert_b.cnt_ver_o[1]
cnt_ver_o[2] <= vdp18_hor_vert:hor_vert_b.cnt_ver_o[2]
cnt_ver_o[3] <= vdp18_hor_vert:hor_vert_b.cnt_ver_o[3]
cnt_ver_o[4] <= vdp18_hor_vert:hor_vert_b.cnt_ver_o[4]
cnt_ver_o[5] <= vdp18_hor_vert:hor_vert_b.cnt_ver_o[5]
cnt_ver_o[6] <= vdp18_hor_vert:hor_vert_b.cnt_ver_o[6]
cnt_ver_o[7] <= vdp18_hor_vert:hor_vert_b.cnt_ver_o[7]
rgb_r_o[3] <= vdp18_col_mux:col_mux_b.col_o[3]
rgb_r_o[2] <= vdp18_col_mux:col_mux_b.col_o[2]
rgb_r_o[1] <= vdp18_col_mux:col_mux_b.col_o[1]
rgb_r_o[0] <= vdp18_col_mux:col_mux_b.col_o[0]
rgb_g_o[3] <= <GND>
rgb_g_o[2] <= <GND>
rgb_g_o[1] <= <GND>
rgb_g_o[0] <= <GND>
rgb_b_o[3] <= <GND>
rgb_b_o[2] <= <GND>
rgb_b_o[1] <= <GND>
rgb_b_o[0] <= <GND>
hsync_n_o <= vdp18_hor_vert:hor_vert_b.hsync_n_o
vsync_n_o <= vdp18_hor_vert:hor_vert_b.vsync_n_o
ntsc_pal_i => ~NO_FANOUT~
vertfreq_csw_o <= vdp18_cpuio:cpu_io_b.vertfreq_csw_o
vertfreq_d_o <= vdp18_cpuio:cpu_io_b.vertfreq_d_o


|Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b
clock_i => cnt_q[0].CLK
clock_i => cnt_q[1].CLK
clock_i => cnt_q[2].CLK
clock_i => cnt_q[3].CLK
clk_en_10m7_i => clk_en_5m37_o.OUTPUTSELECT
clk_en_10m7_i => clk_en_3m58_o.OUTPUTSELECT
clk_en_10m7_i => clk_en_2m68_o.OUTPUTSELECT
clk_en_10m7_i => cnt_q[3].ENA
clk_en_10m7_i => cnt_q[2].ENA
clk_en_10m7_i => cnt_q[1].ENA
clk_en_10m7_i => cnt_q[0].ENA
reset_i => cnt_q[0].ACLR
reset_i => cnt_q[1].ACLR
reset_i => cnt_q[2].ACLR
reset_i => cnt_q[3].ACLR
clk_en_5m37_o <= clk_en_5m37_o.DB_MAX_OUTPUT_PORT_TYPE
clk_en_3m58_o <= clk_en_3m58_o.DB_MAX_OUTPUT_PORT_TYPE
clk_en_2m68_o <= clk_en_2m68_o.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b
clock_i => cnt_ver_s[0].CLK
clock_i => cnt_ver_s[1].CLK
clock_i => cnt_ver_s[2].CLK
clock_i => cnt_ver_s[3].CLK
clock_i => cnt_ver_s[4].CLK
clock_i => cnt_ver_s[5].CLK
clock_i => cnt_ver_s[6].CLK
clock_i => cnt_ver_s[7].CLK
clock_i => cnt_hor_s[0].CLK
clock_i => cnt_hor_s[1].CLK
clock_i => cnt_hor_s[2].CLK
clock_i => cnt_hor_s[3].CLK
clock_i => cnt_hor_s[4].CLK
clock_i => cnt_hor_s[5].CLK
clock_i => cnt_hor_s[6].CLK
clock_i => cnt_hor_s[7].CLK
clock_i => cnt_hor_s[8].CLK
clock_i => vblank_q.CLK
clock_i => hblank_q.CLK
clock_i => vsync_n_o~reg0.CLK
clock_i => hsync_n_o~reg0.CLK
clock_i => cnt_vert_q[8].CLK
clock_i => cnt_vert_q[7].CLK
clock_i => cnt_vert_q[6].CLK
clock_i => cnt_vert_q[5].CLK
clock_i => cnt_vert_q[4].CLK
clock_i => cnt_vert_q[3].CLK
clock_i => cnt_vert_q[2].CLK
clock_i => cnt_vert_q[1].CLK
clock_i => cnt_vert_q[0].CLK
clock_i => cnt_hor_q[8].CLK
clock_i => cnt_hor_q[7].CLK
clock_i => cnt_hor_q[6].CLK
clock_i => cnt_hor_q[5].CLK
clock_i => cnt_hor_q[4].CLK
clock_i => cnt_hor_q[3].CLK
clock_i => cnt_hor_q[2].CLK
clock_i => cnt_hor_q[1].CLK
clock_i => cnt_hor_q[0].CLK
clk_en_5m37_i => vert_inc_s.IN1
clk_en_5m37_i => cnt_hor_q[0].ENA
clk_en_5m37_i => cnt_hor_q[1].ENA
clk_en_5m37_i => cnt_hor_q[2].ENA
clk_en_5m37_i => cnt_hor_q[3].ENA
clk_en_5m37_i => cnt_hor_q[4].ENA
clk_en_5m37_i => cnt_hor_q[5].ENA
clk_en_5m37_i => cnt_hor_q[6].ENA
clk_en_5m37_i => cnt_hor_q[7].ENA
clk_en_5m37_i => cnt_hor_q[8].ENA
clk_en_5m37_i => cnt_vert_q[0].ENA
clk_en_5m37_i => cnt_vert_q[1].ENA
clk_en_5m37_i => cnt_vert_q[2].ENA
clk_en_5m37_i => cnt_vert_q[3].ENA
clk_en_5m37_i => cnt_vert_q[4].ENA
clk_en_5m37_i => cnt_vert_q[5].ENA
clk_en_5m37_i => cnt_vert_q[6].ENA
clk_en_5m37_i => cnt_vert_q[7].ENA
clk_en_5m37_i => cnt_vert_q[8].ENA
clk_en_5m37_i => hsync_n_o~reg0.ENA
clk_en_5m37_i => vsync_n_o~reg0.ENA
clk_en_5m37_i => hblank_q.ENA
clk_en_5m37_i => cnt_ver_s[0].ENA
clk_en_5m37_i => vblank_q.ENA
clk_en_5m37_i => cnt_hor_s[8].ENA
clk_en_5m37_i => cnt_hor_s[7].ENA
clk_en_5m37_i => cnt_hor_s[6].ENA
clk_en_5m37_i => cnt_hor_s[5].ENA
clk_en_5m37_i => cnt_hor_s[4].ENA
clk_en_5m37_i => cnt_hor_s[3].ENA
clk_en_5m37_i => cnt_hor_s[2].ENA
clk_en_5m37_i => cnt_hor_s[1].ENA
clk_en_5m37_i => cnt_hor_s[0].ENA
clk_en_5m37_i => cnt_ver_s[7].ENA
clk_en_5m37_i => cnt_ver_s[6].ENA
clk_en_5m37_i => cnt_ver_s[5].ENA
clk_en_5m37_i => cnt_ver_s[4].ENA
clk_en_5m37_i => cnt_ver_s[3].ENA
clk_en_5m37_i => cnt_ver_s[2].ENA
clk_en_5m37_i => cnt_ver_s[1].ENA
reset_i => cnt_ver_s[0].ACLR
reset_i => cnt_ver_s[1].ACLR
reset_i => cnt_ver_s[2].ACLR
reset_i => cnt_ver_s[3].ACLR
reset_i => cnt_ver_s[4].ACLR
reset_i => cnt_ver_s[5].ACLR
reset_i => cnt_ver_s[6].ACLR
reset_i => cnt_ver_s[7].ACLR
reset_i => cnt_hor_s[0].ACLR
reset_i => cnt_hor_s[1].ACLR
reset_i => cnt_hor_s[2].ACLR
reset_i => cnt_hor_s[3].ACLR
reset_i => cnt_hor_s[4].ACLR
reset_i => cnt_hor_s[5].ACLR
reset_i => cnt_hor_s[6].ACLR
reset_i => cnt_hor_s[7].ACLR
reset_i => cnt_hor_s[8].ACLR
reset_i => vblank_q.ACLR
reset_i => hblank_q.ACLR
reset_i => vsync_n_o~reg0.PRESET
reset_i => hsync_n_o~reg0.PRESET
reset_i => cnt_vert_q[8].ALOAD
reset_i => cnt_vert_q[7].ALOAD
reset_i => cnt_vert_q[6].ALOAD
reset_i => cnt_vert_q[5].ALOAD
reset_i => cnt_vert_q[4].ALOAD
reset_i => cnt_vert_q[3].ALOAD
reset_i => cnt_vert_q[2].ALOAD
reset_i => cnt_vert_q[1].ALOAD
reset_i => cnt_vert_q[0].ALOAD
reset_i => cnt_hor_q[8].ACLR
reset_i => cnt_hor_q[7].PRESET
reset_i => cnt_hor_q[6].ACLR
reset_i => cnt_hor_q[5].PRESET
reset_i => cnt_hor_q[4].PRESET
reset_i => cnt_hor_q[3].ACLR
reset_i => cnt_hor_q[2].ACLR
reset_i => cnt_hor_q[1].PRESET
reset_i => cnt_hor_q[0].PRESET
opmode_i.OPMODE_GRAPH1 => ~NO_FANOUT~
opmode_i.OPMODE_GRAPH2 => ~NO_FANOUT~
opmode_i.OPMODE_MULTIC => ~NO_FANOUT~
opmode_i.OPMODE_TEXTM => first_pix_s[4].IN0
opmode_i.OPMODE_TEXTM => cnt_hor_q.DATAB
opmode_i.OPMODE_TEXTM => Equal0.IN8
ntsc_pal_i => vsync_n_o.OUTPUTSELECT
ntsc_pal_i => vblank_q.OUTPUTSELECT
ntsc_pal_i => cnt_vert_q.DATAB
ntsc_pal_i => Add2.IN14
ntsc_pal_i => cnt_vert_q[3].ADATA
ntsc_pal_i => cnt_vert_q.DATAB
ntsc_pal_i => Add2.IN15
ntsc_pal_i => cnt_vert_q[6].ADATA
ntsc_pal_i => cnt_vert_q.DATAB
ntsc_pal_i => Add2.IN16
ntsc_pal_i => cnt_vert_q[7].ADATA
ntsc_pal_i => cnt_vert_q.DATAB
ntsc_pal_i => Add2.IN17
ntsc_pal_i => cnt_vert_q[8].ADATA
ntsc_pal_i => Equal1.IN6
ntsc_pal_i => Equal1.IN7
ntsc_pal_i => cnt_vert_q.DATAB
ntsc_pal_i => Add2.IN18
ntsc_pal_i => cnt_vert_q[2].ADATA
ntsc_pal_i => Equal1.IN8
num_pix_o[8] <= cnt_hor_q[8].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[7] <= cnt_hor_q[7].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[6] <= cnt_hor_q[6].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[5] <= cnt_hor_q[5].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[4] <= cnt_hor_q[4].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[3] <= cnt_hor_q[3].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[2] <= cnt_hor_q[2].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[1] <= cnt_hor_q[1].DB_MAX_OUTPUT_PORT_TYPE
num_pix_o[0] <= cnt_hor_q[0].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[8] <= cnt_vert_q[8].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[7] <= cnt_vert_q[7].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[6] <= cnt_vert_q[6].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[5] <= cnt_vert_q[5].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[4] <= cnt_vert_q[4].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[3] <= cnt_vert_q[3].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[2] <= cnt_vert_q[2].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[1] <= cnt_vert_q[1].DB_MAX_OUTPUT_PORT_TYPE
num_line_o[0] <= cnt_vert_q[0].DB_MAX_OUTPUT_PORT_TYPE
vert_inc_o <= vert_inc_s.DB_MAX_OUTPUT_PORT_TYPE
hsync_n_o <= hsync_n_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_n_o <= vsync_n_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_o <= blank_o.DB_MAX_OUTPUT_PORT_TYPE
cnt_hor_o[0] <= cnt_hor_s[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_hor_o[1] <= cnt_hor_s[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_hor_o[2] <= cnt_hor_s[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_hor_o[3] <= cnt_hor_s[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_hor_o[4] <= cnt_hor_s[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_hor_o[5] <= cnt_hor_s[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_hor_o[6] <= cnt_hor_s[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_hor_o[7] <= cnt_hor_s[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_hor_o[8] <= cnt_hor_s[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_ver_o[0] <= cnt_ver_s[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_ver_o[1] <= cnt_ver_s[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_ver_o[2] <= cnt_ver_s[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_ver_o[3] <= cnt_ver_s[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_ver_o[4] <= cnt_ver_s[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_ver_o[5] <= cnt_ver_s[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_ver_o[6] <= cnt_ver_s[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_ver_o[7] <= cnt_ver_s[7].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_ctrl:ctrl_b
clock_i => vram_oe_o~reg0.CLK
clock_i => vram_ce_o~reg0.CLK
clock_i => \vram_ctrl:read_b_v.CLK
clock_i => hor_active_q.CLK
clock_i => sprite_line_act_q.CLK
clock_i => sprite_active_q.CLK
clock_i => vert_active_q.CLK
clk_en_5m37_i => clk_en_acc_o.IN0
clk_en_5m37_i => \vram_ctrl:read_b_v.ENA
clk_en_5m37_i => vram_ce_o~reg0.ENA
clk_en_5m37_i => vram_oe_o~reg0.ENA
clk_en_5m37_i => vert_active_q.ENA
clk_en_5m37_i => sprite_active_q.ENA
clk_en_5m37_i => sprite_line_act_q.ENA
clk_en_5m37_i => hor_active_q.ENA
reset_i => hor_active_q.ACLR
reset_i => sprite_line_act_q.ACLR
reset_i => sprite_active_q.ACLR
reset_i => vert_active_q.ACLR
opmode_i.OPMODE_GRAPH1 => ~NO_FANOUT~
opmode_i.OPMODE_GRAPH2 => ~NO_FANOUT~
opmode_i.OPMODE_MULTIC => access_type_s.DATAB
opmode_i.OPMODE_MULTIC => access_type_s.DATAB
opmode_i.OPMODE_TEXTM => access_type_s.AC_PNT.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_PGT.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_PCT.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_STST.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_SATY.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_SATX.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_SATN.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_SATC.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_SPTH.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_SPTL.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => access_type_s.AC_CPU.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => hor_active_q.OUTPUTSELECT
vram_read_i => vram_ctrl.IN1
vram_write_i => vram_ctrl.IN1
vram_ce_o <= vram_ce_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_oe_o <= vram_oe_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_pix_i[8] => Equal9.IN9
num_pix_i[8] => Equal10.IN9
num_pix_i[8] => Equal11.IN9
num_pix_i[8] => Equal12.IN9
num_pix_i[8] => Equal13.IN9
num_pix_i[8] => Equal14.IN9
num_pix_i[8] => Equal15.IN9
num_pix_i[8] => Equal16.IN9
num_pix_i[8] => Equal17.IN9
num_pix_i[8] => Equal18.IN9
num_pix_i[8] => Equal19.IN9
num_pix_i[8] => Equal20.IN9
num_pix_i[8] => Equal21.IN9
num_pix_i[8] => Equal22.IN9
num_pix_i[8] => Equal23.IN9
num_pix_i[8] => Equal24.IN9
num_pix_i[8] => Equal25.IN9
num_pix_i[8] => Equal26.IN9
num_pix_i[8] => Equal27.IN9
num_pix_i[8] => Equal28.IN9
num_pix_i[8] => Equal29.IN9
num_pix_i[8] => Equal30.IN9
num_pix_i[8] => Equal31.IN9
num_pix_i[8] => Equal32.IN9
num_pix_i[8] => Equal33.IN9
num_pix_i[8] => Equal34.IN9
num_pix_i[8] => Equal35.IN9
num_pix_i[8] => Equal36.IN9
num_pix_i[8] => Equal37.IN9
num_pix_i[8] => Equal38.IN9
num_pix_i[8] => Equal39.IN9
num_pix_i[8] => Equal40.IN9
num_pix_i[8] => Equal41.IN9
num_pix_i[8] => Equal42.IN9
num_pix_i[8] => Equal43.IN9
num_pix_i[8] => Equal44.IN9
num_pix_i[8] => Equal45.IN9
num_pix_i[8] => Equal46.IN9
num_pix_i[8] => Equal47.IN9
num_pix_i[8] => Equal48.IN9
num_pix_i[8] => Equal49.IN9
num_pix_i[8] => Equal50.IN9
num_pix_i[8] => Equal51.IN9
num_pix_i[8] => Equal52.IN9
num_pix_i[8] => Equal53.IN9
num_pix_i[8] => Equal54.IN9
num_pix_i[8] => Equal55.IN9
num_pix_i[8] => Equal56.IN9
num_pix_i[8] => Equal57.IN9
num_pix_i[8] => Equal58.IN9
num_pix_i[8] => Equal59.IN9
num_pix_i[8] => Equal60.IN9
num_pix_i[8] => Equal61.IN9
num_pix_i[8] => Equal62.IN9
num_pix_i[8] => Equal63.IN9
num_pix_i[8] => Equal64.IN9
num_pix_i[8] => Equal65.IN9
num_pix_i[8] => Equal66.IN9
num_pix_i[8] => Equal67.IN9
num_pix_i[8] => Equal68.IN9
num_pix_i[8] => Equal69.IN9
num_pix_i[8] => Equal70.IN9
num_pix_i[8] => Equal71.IN9
num_pix_i[8] => Equal72.IN9
num_pix_i[8] => Equal73.IN9
num_pix_i[8] => Equal74.IN9
num_pix_i[8] => Equal75.IN9
num_pix_i[8] => Equal76.IN9
num_pix_i[8] => Equal77.IN9
num_pix_i[8] => Equal78.IN9
num_pix_i[8] => Equal79.IN9
num_pix_i[8] => Equal80.IN9
num_pix_i[8] => Equal81.IN9
num_pix_i[8] => Equal82.IN9
num_pix_i[8] => Equal83.IN9
num_pix_i[8] => Equal84.IN9
num_pix_i[8] => Equal85.IN9
num_pix_i[8] => Equal86.IN9
num_pix_i[8] => Equal87.IN9
num_pix_i[8] => Equal88.IN9
num_pix_i[8] => Equal89.IN9
num_pix_i[8] => Equal90.IN9
num_pix_i[8] => Equal91.IN9
num_pix_i[8] => Equal92.IN9
num_pix_i[8] => Equal93.IN9
num_pix_i[8] => Equal94.IN9
num_pix_i[8] => Equal95.IN9
num_pix_i[8] => Equal96.IN9
num_pix_i[8] => Equal97.IN9
num_pix_i[8] => Equal98.IN9
num_pix_i[8] => Equal99.IN9
num_pix_i[8] => Equal100.IN9
num_pix_i[8] => Equal101.IN9
num_pix_i[8] => Equal102.IN9
num_pix_i[8] => Equal103.IN9
num_pix_i[8] => Equal104.IN9
num_pix_i[8] => Equal105.IN9
num_pix_i[8] => Equal106.IN9
num_pix_i[8] => Equal107.IN9
num_pix_i[8] => Equal108.IN9
num_pix_i[8] => Equal109.IN9
num_pix_i[8] => Equal110.IN9
num_pix_i[8] => Equal111.IN9
num_pix_i[8] => Equal112.IN9
num_pix_i[8] => Equal113.IN9
num_pix_i[8] => Equal114.IN9
num_pix_i[8] => Equal115.IN9
num_pix_i[8] => Equal116.IN9
num_pix_i[8] => Equal117.IN9
num_pix_i[8] => Equal118.IN9
num_pix_i[8] => Equal119.IN9
num_pix_i[8] => Equal120.IN9
num_pix_i[8] => Equal121.IN9
num_pix_i[8] => Equal122.IN9
num_pix_i[8] => Equal123.IN9
num_pix_i[8] => Equal124.IN9
num_pix_i[8] => Equal125.IN9
num_pix_i[8] => Equal126.IN9
num_pix_i[8] => Equal127.IN9
num_pix_i[8] => Equal128.IN9
num_pix_i[8] => Equal129.IN9
num_pix_i[8] => Equal130.IN9
num_pix_i[8] => Equal131.IN9
num_pix_i[8] => Equal132.IN9
num_pix_i[8] => Equal133.IN9
num_pix_i[8] => Equal134.IN9
num_pix_i[8] => Equal135.IN9
num_pix_i[8] => Equal136.IN9
num_pix_i[8] => Equal137.IN9
num_pix_i[8] => Equal138.IN9
num_pix_i[8] => Equal139.IN9
num_pix_i[8] => Equal140.IN9
num_pix_i[8] => Equal141.IN9
num_pix_i[8] => Equal142.IN9
num_pix_i[8] => Equal143.IN9
num_pix_i[8] => Equal144.IN9
num_pix_i[8] => Equal145.IN9
num_pix_i[8] => Equal146.IN9
num_pix_i[8] => Equal147.IN9
num_pix_i[8] => Equal148.IN9
num_pix_i[8] => Equal149.IN9
num_pix_i[8] => Equal150.IN9
num_pix_i[8] => Equal151.IN9
num_pix_i[8] => Equal152.IN9
num_pix_i[8] => Equal153.IN9
num_pix_i[8] => Equal154.IN9
num_pix_i[8] => Equal155.IN9
num_pix_i[8] => Equal156.IN9
num_pix_i[8] => Equal157.IN9
num_pix_i[8] => Equal158.IN9
num_pix_i[8] => Equal159.IN9
num_pix_i[8] => Equal160.IN9
num_pix_i[8] => Equal161.IN9
num_pix_i[8] => Equal162.IN9
num_pix_i[8] => Equal163.IN9
num_pix_i[8] => Equal164.IN9
num_pix_i[8] => Equal165.IN9
num_pix_i[8] => Equal166.IN9
num_pix_i[8] => Equal167.IN9
num_pix_i[8] => Equal168.IN9
num_pix_i[8] => Equal169.IN9
num_pix_i[8] => Equal170.IN9
num_pix_i[8] => Equal171.IN9
num_pix_i[8] => Equal172.IN9
num_pix_i[8] => Equal173.IN9
num_pix_i[8] => Equal174.IN9
num_pix_i[8] => Equal175.IN9
num_pix_i[8] => Equal176.IN9
num_pix_i[8] => Equal177.IN9
num_pix_i[8] => Equal178.IN9
num_pix_i[8] => Equal179.IN9
num_pix_i[8] => Equal180.IN9
num_pix_i[8] => Equal181.IN9
num_pix_i[8] => Equal182.IN9
num_pix_i[8] => Equal183.IN9
num_pix_i[8] => Equal184.IN9
num_pix_i[8] => Equal185.IN9
num_pix_i[8] => Equal186.IN9
num_pix_i[8] => Equal187.IN9
num_pix_i[8] => Equal188.IN9
num_pix_i[8] => Equal189.IN9
num_pix_i[8] => Equal190.IN9
num_pix_i[8] => Equal191.IN9
num_pix_i[8] => Equal192.IN9
num_pix_i[8] => Equal193.IN9
num_pix_i[8] => Equal194.IN9
num_pix_i[8] => Equal195.IN9
num_pix_i[8] => Equal196.IN9
num_pix_i[8] => Equal197.IN9
num_pix_i[8] => Equal198.IN9
num_pix_i[8] => Equal199.IN9
num_pix_i[8] => Equal200.IN9
num_pix_i[8] => Equal201.IN9
num_pix_i[8] => Equal202.IN9
num_pix_i[8] => Equal203.IN9
num_pix_i[8] => Equal204.IN9
num_pix_i[8] => Equal205.IN9
num_pix_i[8] => Equal206.IN9
num_pix_i[8] => Equal207.IN9
num_pix_i[8] => Equal208.IN9
num_pix_i[8] => Equal209.IN9
num_pix_i[8] => Equal210.IN9
num_pix_i[8] => Equal211.IN9
num_pix_i[8] => Equal212.IN9
num_pix_i[8] => Equal213.IN9
num_pix_i[8] => Equal214.IN9
num_pix_i[8] => Equal215.IN9
num_pix_i[8] => Equal216.IN9
num_pix_i[8] => Equal217.IN9
num_pix_i[8] => Equal218.IN9
num_pix_i[8] => Equal219.IN9
num_pix_i[8] => Equal220.IN9
num_pix_i[8] => Equal221.IN9
num_pix_i[8] => Equal222.IN9
num_pix_i[8] => Equal223.IN9
num_pix_i[8] => Equal224.IN9
num_pix_i[8] => Equal225.IN9
num_pix_i[8] => Equal226.IN9
num_pix_i[8] => Equal227.IN9
num_pix_i[8] => Equal228.IN9
num_pix_i[8] => Equal229.IN9
num_pix_i[8] => Equal230.IN9
num_pix_i[8] => Equal231.IN9
num_pix_i[8] => Equal232.IN9
num_pix_i[8] => Equal233.IN9
num_pix_i[8] => Equal234.IN9
num_pix_i[8] => Equal235.IN9
num_pix_i[8] => Equal236.IN9
num_pix_i[8] => Equal237.IN9
num_pix_i[8] => Equal238.IN9
num_pix_i[8] => Equal239.IN9
num_pix_i[8] => Equal240.IN9
num_pix_i[8] => Equal241.IN9
num_pix_i[8] => Equal242.IN9
num_pix_i[8] => Equal243.IN9
num_pix_i[8] => Equal244.IN9
num_pix_i[8] => Equal245.IN9
num_pix_i[8] => Equal246.IN9
num_pix_i[8] => Equal247.IN9
num_pix_i[8] => Equal248.IN9
num_pix_i[8] => Equal249.IN9
num_pix_i[8] => Equal250.IN9
num_pix_i[8] => Equal251.IN9
num_pix_i[8] => Equal252.IN9
num_pix_i[8] => Equal253.IN9
num_pix_i[8] => Equal254.IN9
num_pix_i[8] => Equal255.IN9
num_pix_i[8] => Equal256.IN9
num_pix_i[8] => Equal257.IN9
num_pix_i[8] => Equal258.IN9
num_pix_i[8] => Equal259.IN9
num_pix_i[8] => Equal260.IN9
num_pix_i[8] => Equal261.IN9
num_pix_i[8] => Equal262.IN9
num_pix_i[8] => Equal263.IN17
num_pix_i[8] => Equal267.IN17
num_pix_i[8] => Equal268.IN17
num_pix_i[8] => Equal269.IN17
num_pix_i[8] => clk_en_acc_o.IN1
num_pix_i[7] => Add0.IN16
num_pix_i[7] => Equal0.IN3
num_pix_i[7] => Equal1.IN3
num_pix_i[7] => Equal2.IN3
num_pix_i[7] => Equal4.IN3
num_pix_i[7] => Mux0.IN520
num_pix_i[7] => Mux1.IN520
num_pix_i[7] => Mux2.IN520
num_pix_i[7] => Mux3.IN520
num_pix_i[7] => Mux4.IN520
num_pix_i[7] => Mux5.IN520
num_pix_i[7] => Mux6.IN520
num_pix_i[7] => Mux7.IN263
num_pix_i[7] => Mux8.IN263
num_pix_i[7] => Mux9.IN261
num_pix_i[7] => Mux10.IN520
num_pix_i[7] => Equal263.IN16
num_pix_i[7] => Equal267.IN16
num_pix_i[7] => Equal268.IN16
num_pix_i[7] => Equal269.IN16
num_pix_i[6] => Add0.IN15
num_pix_i[6] => Equal0.IN2
num_pix_i[6] => Equal1.IN2
num_pix_i[6] => Equal2.IN2
num_pix_i[6] => Equal4.IN2
num_pix_i[6] => Mux0.IN519
num_pix_i[6] => Mux1.IN519
num_pix_i[6] => Mux2.IN519
num_pix_i[6] => Mux3.IN519
num_pix_i[6] => Mux4.IN519
num_pix_i[6] => Mux5.IN519
num_pix_i[6] => Mux6.IN519
num_pix_i[6] => Mux7.IN262
num_pix_i[6] => Mux8.IN262
num_pix_i[6] => Mux9.IN260
num_pix_i[6] => Mux10.IN519
num_pix_i[6] => Equal263.IN15
num_pix_i[6] => Equal267.IN15
num_pix_i[6] => Equal268.IN15
num_pix_i[6] => Equal269.IN15
num_pix_i[5] => Add0.IN14
num_pix_i[5] => Add1.IN12
num_pix_i[5] => Equal3.IN11
num_pix_i[5] => Equal5.IN3
num_pix_i[5] => Equal7.IN7
num_pix_i[5] => Mux0.IN518
num_pix_i[5] => Mux1.IN518
num_pix_i[5] => Mux2.IN518
num_pix_i[5] => Mux3.IN518
num_pix_i[5] => Mux4.IN518
num_pix_i[5] => Mux5.IN518
num_pix_i[5] => Mux6.IN518
num_pix_i[5] => Mux7.IN261
num_pix_i[5] => Mux8.IN261
num_pix_i[5] => Mux9.IN259
num_pix_i[5] => Mux10.IN518
num_pix_i[5] => Equal263.IN14
num_pix_i[5] => Equal267.IN14
num_pix_i[5] => Equal268.IN14
num_pix_i[5] => Equal269.IN14
num_pix_i[4] => Add0.IN13
num_pix_i[4] => Add1.IN11
num_pix_i[4] => Equal3.IN10
num_pix_i[4] => Equal5.IN2
num_pix_i[4] => Equal6.IN5
num_pix_i[4] => Equal7.IN6
num_pix_i[4] => Mux0.IN517
num_pix_i[4] => Mux1.IN517
num_pix_i[4] => Mux2.IN517
num_pix_i[4] => Mux3.IN517
num_pix_i[4] => Mux4.IN517
num_pix_i[4] => Mux5.IN517
num_pix_i[4] => Mux6.IN517
num_pix_i[4] => Mux10.IN517
num_pix_i[4] => Equal263.IN13
num_pix_i[4] => Equal267.IN13
num_pix_i[4] => Equal268.IN13
num_pix_i[4] => Equal269.IN13
num_pix_i[3] => Add0.IN12
num_pix_i[3] => Add1.IN10
num_pix_i[3] => Add2.IN8
num_pix_i[3] => Equal3.IN9
num_pix_i[3] => Mux0.IN516
num_pix_i[3] => Mux1.IN516
num_pix_i[3] => Mux2.IN516
num_pix_i[3] => Mux3.IN516
num_pix_i[3] => Mux4.IN516
num_pix_i[3] => Mux5.IN516
num_pix_i[3] => Mux6.IN516
num_pix_i[3] => Mux7.IN260
num_pix_i[3] => Mux8.IN260
num_pix_i[3] => Mux9.IN258
num_pix_i[3] => Mux10.IN516
num_pix_i[3] => Equal263.IN12
num_pix_i[3] => Equal267.IN12
num_pix_i[3] => Equal268.IN12
num_pix_i[3] => Equal269.IN12
num_pix_i[2] => Add0.IN11
num_pix_i[2] => Add1.IN9
num_pix_i[2] => Add2.IN7
num_pix_i[2] => Equal3.IN8
num_pix_i[2] => Mux0.IN515
num_pix_i[2] => Mux1.IN515
num_pix_i[2] => Mux2.IN515
num_pix_i[2] => Mux3.IN515
num_pix_i[2] => Mux4.IN515
num_pix_i[2] => Mux5.IN515
num_pix_i[2] => Mux6.IN515
num_pix_i[2] => Mux7.IN259
num_pix_i[2] => Mux8.IN259
num_pix_i[2] => Mux9.IN257
num_pix_i[2] => Mux10.IN515
num_pix_i[2] => Equal263.IN11
num_pix_i[2] => Equal267.IN11
num_pix_i[2] => Equal268.IN11
num_pix_i[2] => Equal269.IN11
num_pix_i[1] => Add0.IN10
num_pix_i[1] => Add1.IN8
num_pix_i[1] => Add2.IN6
num_pix_i[1] => Equal3.IN7
num_pix_i[1] => Mux0.IN514
num_pix_i[1] => Mux1.IN514
num_pix_i[1] => Mux2.IN514
num_pix_i[1] => Mux3.IN514
num_pix_i[1] => Mux4.IN514
num_pix_i[1] => Mux5.IN514
num_pix_i[1] => Mux6.IN514
num_pix_i[1] => Mux7.IN258
num_pix_i[1] => Mux8.IN258
num_pix_i[1] => Mux9.IN256
num_pix_i[1] => Mux10.IN514
num_pix_i[1] => Equal263.IN10
num_pix_i[1] => Equal267.IN10
num_pix_i[1] => Equal268.IN10
num_pix_i[1] => Equal269.IN10
num_pix_i[0] => Add0.IN9
num_pix_i[0] => Add1.IN7
num_pix_i[0] => Add2.IN5
num_pix_i[0] => Equal3.IN6
num_pix_i[0] => Mux0.IN513
num_pix_i[0] => Mux1.IN513
num_pix_i[0] => Mux2.IN513
num_pix_i[0] => Mux3.IN513
num_pix_i[0] => Mux4.IN513
num_pix_i[0] => Mux5.IN513
num_pix_i[0] => Mux6.IN513
num_pix_i[0] => Mux7.IN257
num_pix_i[0] => Mux8.IN257
num_pix_i[0] => Mux9.IN255
num_pix_i[0] => Mux10.IN513
num_pix_i[0] => Equal263.IN9
num_pix_i[0] => Equal267.IN9
num_pix_i[0] => Equal268.IN9
num_pix_i[0] => Equal269.IN9
num_pix_i[0] => decode_access.IN1
num_line_i[8] => Equal264.IN17
num_line_i[8] => Equal265.IN17
num_line_i[8] => Equal266.IN17
num_line_i[7] => Equal264.IN16
num_line_i[7] => Equal265.IN16
num_line_i[7] => Equal266.IN16
num_line_i[6] => Equal264.IN15
num_line_i[6] => Equal265.IN15
num_line_i[6] => Equal266.IN15
num_line_i[5] => Equal264.IN14
num_line_i[5] => Equal265.IN14
num_line_i[5] => Equal266.IN14
num_line_i[4] => Equal264.IN13
num_line_i[4] => Equal265.IN13
num_line_i[4] => Equal266.IN13
num_line_i[3] => Equal264.IN12
num_line_i[3] => Equal265.IN12
num_line_i[3] => Equal266.IN12
num_line_i[2] => Equal264.IN11
num_line_i[2] => Equal265.IN11
num_line_i[2] => Equal266.IN11
num_line_i[1] => Equal264.IN10
num_line_i[1] => Equal265.IN10
num_line_i[1] => Equal266.IN10
num_line_i[0] => Equal264.IN9
num_line_i[0] => Equal265.IN9
num_line_i[0] => Equal266.IN9
vert_inc_i => sprite_active_q.OUTPUTSELECT
vert_inc_i => vert_active_q.OUTPUTSELECT
vert_inc_i => irq_o.IN1
vert_inc_i => sprite_line_act_q.OUTPUTSELECT
reg_blank_i => sprite_active_q.OUTPUTSELECT
reg_blank_i => vert_active_q.OUTPUTSELECT
reg_blank_i => sprite_line_act_q.OUTPUTSELECT
reg_blank_i => hor_flags.IN1
reg_size1_i => access_type_s.OUTPUTSELECT
reg_size1_i => access_type_s.OUTPUTSELECT
reg_size1_i => access_type_s.OUTPUTSELECT
reg_size1_i => access_type_s.OUTPUTSELECT
reg_size1_i => access_type_s.OUTPUTSELECT
reg_size1_i => Mux9.IN32
reg_size1_i => Mux9.IN17
stop_sprite_i => sprite_line_act_q.OUTPUTSELECT
clk_en_acc_o <= clk_en_acc_o.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_PNT <= access_type_o.AC_PNT.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_PGT <= access_type_o.AC_PGT.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_PCT <= access_type_o.AC_PCT.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_STST <= access_type_o.AC_STST.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_SATY <= access_type_o.AC_SATY.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_SATX <= access_type_o.AC_SATX.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_SATN <= access_type_o.AC_SATN.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_SATC <= access_type_o.AC_SATC.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_SPTH <= access_type_o.AC_SPTH.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_SPTL <= access_type_o.AC_SPTL.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_CPU <= access_type_o.AC_CPU.DB_MAX_OUTPUT_PORT_TYPE
access_type_o.AC_NONE <= access_type_o.AC_NONE.DB_MAX_OUTPUT_PORT_TYPE
vert_active_o <= vert_active_q.DB_MAX_OUTPUT_PORT_TYPE
hor_active_o <= hor_active_q.DB_MAX_OUTPUT_PORT_TYPE
irq_o <= irq_o.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b
clock_i => vertfreq_d_o~reg0.CLK
clock_i => vertfreq_csw_o~reg0.CLK
clock_i => palette_idx_s[3].CLK
clock_i => palette_idx_s[2].CLK
clock_i => palette_idx_s[1].CLK
clock_i => palette_idx_s[0].CLK
clock_i => int_n_q.CLK
clock_i => sprite_5th_num_q[4].CLK
clock_i => sprite_5th_num_q[3].CLK
clock_i => sprite_5th_num_q[2].CLK
clock_i => sprite_5th_num_q[1].CLK
clock_i => sprite_5th_num_q[0].CLK
clock_i => sprite_5th_q.CLK
clock_i => sprite_coll_q.CLK
clock_i => ctrl_reg_q[0][7].CLK
clock_i => ctrl_reg_q[0][6].CLK
clock_i => ctrl_reg_q[1][7].CLK
clock_i => ctrl_reg_q[1][6].CLK
clock_i => ctrl_reg_q[1][4].CLK
clock_i => ctrl_reg_q[1][3].CLK
clock_i => ctrl_reg_q[1][2].CLK
clock_i => ctrl_reg_q[1][1].CLK
clock_i => ctrl_reg_q[1][0].CLK
clock_i => ctrl_reg_q[2][7].CLK
clock_i => ctrl_reg_q[2][6].CLK
clock_i => ctrl_reg_q[2][5].CLK
clock_i => ctrl_reg_q[2][4].CLK
clock_i => ctrl_reg_q[3][7].CLK
clock_i => ctrl_reg_q[3][6].CLK
clock_i => ctrl_reg_q[3][5].CLK
clock_i => ctrl_reg_q[3][4].CLK
clock_i => ctrl_reg_q[3][3].CLK
clock_i => ctrl_reg_q[3][2].CLK
clock_i => ctrl_reg_q[3][1].CLK
clock_i => ctrl_reg_q[3][0].CLK
clock_i => ctrl_reg_q[4][7].CLK
clock_i => ctrl_reg_q[4][6].CLK
clock_i => ctrl_reg_q[4][5].CLK
clock_i => ctrl_reg_q[5][7].CLK
clock_i => ctrl_reg_q[5][6].CLK
clock_i => ctrl_reg_q[5][5].CLK
clock_i => ctrl_reg_q[5][4].CLK
clock_i => ctrl_reg_q[5][3].CLK
clock_i => ctrl_reg_q[5][2].CLK
clock_i => ctrl_reg_q[5][1].CLK
clock_i => ctrl_reg_q[6][7].CLK
clock_i => ctrl_reg_q[6][6].CLK
clock_i => ctrl_reg_q[6][5].CLK
clock_i => ctrl_reg_q[7][7].CLK
clock_i => ctrl_reg_q[7][6].CLK
clock_i => ctrl_reg_q[7][5].CLK
clock_i => ctrl_reg_q[7][4].CLK
clock_i => ctrl_reg_q[7][3].CLK
clock_i => ctrl_reg_q[7][2].CLK
clock_i => ctrl_reg_q[7][1].CLK
clock_i => ctrl_reg_q[7][0].CLK
clock_i => tmp_q[7].CLK
clock_i => tmp_q[6].CLK
clock_i => tmp_q[5].CLK
clock_i => tmp_q[4].CLK
clock_i => tmp_q[3].CLK
clock_i => tmp_q[2].CLK
clock_i => tmp_q[1].CLK
clock_i => tmp_q[0].CLK
clock_i => \reg_if:incr_palidx_v.CLK
clock_i => palette_val_s[15].CLK
clock_i => palette_val_s[14].CLK
clock_i => palette_val_s[13].CLK
clock_i => palette_val_s[12].CLK
clock_i => palette_val_s[11].CLK
clock_i => palette_val_s[10].CLK
clock_i => palette_val_s[9].CLK
clock_i => palette_val_s[8].CLK
clock_i => palette_val_s[7].CLK
clock_i => palette_val_s[6].CLK
clock_i => palette_val_s[5].CLK
clock_i => palette_val_s[4].CLK
clock_i => palette_val_s[3].CLK
clock_i => palette_val_s[2].CLK
clock_i => palette_val_s[1].CLK
clock_i => palette_val_s[0].CLK
clock_i => incr_palidx_s.CLK
clock_i => wrpal_byte2_s.CLK
clock_i => palette_idx_o[3]~reg0.CLK
clock_i => palette_idx_o[2]~reg0.CLK
clock_i => palette_idx_o[1]~reg0.CLK
clock_i => palette_idx_o[0]~reg0.CLK
clock_i => wrvram_q.CLK
clock_i => wrvram_sched_q.CLK
clock_i => rdvram_q.CLK
clock_i => rdvram_sched_q.CLK
clock_i => addr_q[13].CLK
clock_i => addr_q[12].CLK
clock_i => addr_q[11].CLK
clock_i => addr_q[10].CLK
clock_i => addr_q[9].CLK
clock_i => addr_q[8].CLK
clock_i => addr_q[7].CLK
clock_i => addr_q[6].CLK
clock_i => addr_q[5].CLK
clock_i => addr_q[4].CLK
clock_i => addr_q[3].CLK
clock_i => addr_q[2].CLK
clock_i => addr_q[1].CLK
clock_i => addr_q[0].CLK
clock_i => buffer_q[7].CLK
clock_i => buffer_q[6].CLK
clock_i => buffer_q[5].CLK
clock_i => buffer_q[4].CLK
clock_i => buffer_q[3].CLK
clock_i => buffer_q[2].CLK
clock_i => buffer_q[1].CLK
clock_i => buffer_q[0].CLK
clock_i => \seq:write_pal_v.CLK
clock_i => state_q~11.DATAIN
clk_en_10m7_i => incr_palidx_s.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => state_q.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => palette_val_s.OUTPUTSELECT
clk_en_10m7_i => vertfreq_d_o.OUTPUTSELECT
clk_en_10m7_i => vertfreq_csw_o.OUTPUTSELECT
clk_en_10m7_i => incr_palidx_v.OUTPUTSELECT
clk_en_10m7_i => \seq:write_pal_v.ENA
clk_en_10m7_i => buffer_q[0].ENA
clk_en_10m7_i => buffer_q[1].ENA
clk_en_10m7_i => buffer_q[2].ENA
clk_en_10m7_i => buffer_q[3].ENA
clk_en_10m7_i => buffer_q[4].ENA
clk_en_10m7_i => buffer_q[5].ENA
clk_en_10m7_i => buffer_q[6].ENA
clk_en_10m7_i => buffer_q[7].ENA
clk_en_10m7_i => addr_q[0].ENA
clk_en_10m7_i => addr_q[1].ENA
clk_en_10m7_i => addr_q[2].ENA
clk_en_10m7_i => addr_q[3].ENA
clk_en_10m7_i => addr_q[4].ENA
clk_en_10m7_i => addr_q[5].ENA
clk_en_10m7_i => addr_q[6].ENA
clk_en_10m7_i => addr_q[7].ENA
clk_en_10m7_i => addr_q[8].ENA
clk_en_10m7_i => addr_q[9].ENA
clk_en_10m7_i => addr_q[10].ENA
clk_en_10m7_i => addr_q[11].ENA
clk_en_10m7_i => addr_q[12].ENA
clk_en_10m7_i => addr_q[13].ENA
clk_en_10m7_i => rdvram_sched_q.ENA
clk_en_10m7_i => rdvram_q.ENA
clk_en_10m7_i => wrvram_sched_q.ENA
clk_en_10m7_i => wrvram_q.ENA
clk_en_10m7_i => palette_idx_o[0]~reg0.ENA
clk_en_10m7_i => palette_idx_o[1]~reg0.ENA
clk_en_10m7_i => palette_idx_o[2]~reg0.ENA
clk_en_10m7_i => palette_idx_o[3]~reg0.ENA
clk_en_10m7_i => wrpal_byte2_s.ENA
clk_en_10m7_i => tmp_q[0].ENA
clk_en_10m7_i => tmp_q[1].ENA
clk_en_10m7_i => tmp_q[2].ENA
clk_en_10m7_i => tmp_q[3].ENA
clk_en_10m7_i => tmp_q[4].ENA
clk_en_10m7_i => tmp_q[5].ENA
clk_en_10m7_i => tmp_q[6].ENA
clk_en_10m7_i => tmp_q[7].ENA
clk_en_10m7_i => ctrl_reg_q[7][0].ENA
clk_en_10m7_i => ctrl_reg_q[7][1].ENA
clk_en_10m7_i => ctrl_reg_q[7][2].ENA
clk_en_10m7_i => ctrl_reg_q[7][3].ENA
clk_en_10m7_i => ctrl_reg_q[7][4].ENA
clk_en_10m7_i => ctrl_reg_q[7][5].ENA
clk_en_10m7_i => ctrl_reg_q[7][6].ENA
clk_en_10m7_i => ctrl_reg_q[7][7].ENA
clk_en_10m7_i => ctrl_reg_q[6][5].ENA
clk_en_10m7_i => ctrl_reg_q[6][6].ENA
clk_en_10m7_i => ctrl_reg_q[6][7].ENA
clk_en_10m7_i => ctrl_reg_q[5][1].ENA
clk_en_10m7_i => ctrl_reg_q[5][2].ENA
clk_en_10m7_i => ctrl_reg_q[5][3].ENA
clk_en_10m7_i => ctrl_reg_q[5][4].ENA
clk_en_10m7_i => ctrl_reg_q[5][5].ENA
clk_en_10m7_i => ctrl_reg_q[5][6].ENA
clk_en_10m7_i => ctrl_reg_q[5][7].ENA
clk_en_10m7_i => ctrl_reg_q[4][5].ENA
clk_en_10m7_i => ctrl_reg_q[4][6].ENA
clk_en_10m7_i => ctrl_reg_q[4][7].ENA
clk_en_10m7_i => ctrl_reg_q[3][0].ENA
clk_en_10m7_i => ctrl_reg_q[3][1].ENA
clk_en_10m7_i => ctrl_reg_q[3][2].ENA
clk_en_10m7_i => ctrl_reg_q[3][3].ENA
clk_en_10m7_i => ctrl_reg_q[3][4].ENA
clk_en_10m7_i => ctrl_reg_q[3][5].ENA
clk_en_10m7_i => ctrl_reg_q[3][6].ENA
clk_en_10m7_i => ctrl_reg_q[3][7].ENA
clk_en_10m7_i => ctrl_reg_q[2][4].ENA
clk_en_10m7_i => ctrl_reg_q[2][5].ENA
clk_en_10m7_i => ctrl_reg_q[2][6].ENA
clk_en_10m7_i => ctrl_reg_q[2][7].ENA
clk_en_10m7_i => ctrl_reg_q[1][0].ENA
clk_en_10m7_i => ctrl_reg_q[1][1].ENA
clk_en_10m7_i => ctrl_reg_q[1][2].ENA
clk_en_10m7_i => ctrl_reg_q[1][3].ENA
clk_en_10m7_i => ctrl_reg_q[1][4].ENA
clk_en_10m7_i => ctrl_reg_q[1][6].ENA
clk_en_10m7_i => ctrl_reg_q[1][7].ENA
clk_en_10m7_i => ctrl_reg_q[0][6].ENA
clk_en_10m7_i => ctrl_reg_q[0][7].ENA
clk_en_10m7_i => palette_idx_s[0].ENA
clk_en_10m7_i => palette_idx_s[1].ENA
clk_en_10m7_i => palette_idx_s[2].ENA
clk_en_10m7_i => palette_idx_s[3].ENA
clk_en_acc_i => seq.IN1
clk_en_acc_i => seq.IN1
clk_en_acc_i => seq.IN1
clk_en_acc_i => abort_wrvram_s.DATAB
reset_i => palette_idx_s[3].ACLR
reset_i => palette_idx_s[2].ACLR
reset_i => palette_idx_s[1].ACLR
reset_i => palette_idx_s[0].ACLR
reset_i => int_n_q.PRESET
reset_i => sprite_5th_num_q[4].ACLR
reset_i => sprite_5th_num_q[3].ACLR
reset_i => sprite_5th_num_q[2].ACLR
reset_i => sprite_5th_num_q[1].ACLR
reset_i => sprite_5th_num_q[0].ACLR
reset_i => sprite_5th_q.ACLR
reset_i => sprite_coll_q.ACLR
reset_i => ctrl_reg_q[0][7].ACLR
reset_i => ctrl_reg_q[0][6].ACLR
reset_i => ctrl_reg_q[1][7].ACLR
reset_i => ctrl_reg_q[1][6].ACLR
reset_i => ctrl_reg_q[1][4].ACLR
reset_i => ctrl_reg_q[1][3].ACLR
reset_i => ctrl_reg_q[1][2].ACLR
reset_i => ctrl_reg_q[1][1].PRESET
reset_i => ctrl_reg_q[1][0].PRESET
reset_i => ctrl_reg_q[2][7].ACLR
reset_i => ctrl_reg_q[2][6].PRESET
reset_i => ctrl_reg_q[2][5].ACLR
reset_i => ctrl_reg_q[2][4].ACLR
reset_i => ctrl_reg_q[3][7].ACLR
reset_i => ctrl_reg_q[3][6].ACLR
reset_i => ctrl_reg_q[3][5].PRESET
reset_i => ctrl_reg_q[3][4].PRESET
reset_i => ctrl_reg_q[3][3].ACLR
reset_i => ctrl_reg_q[3][2].PRESET
reset_i => ctrl_reg_q[3][1].ACLR
reset_i => ctrl_reg_q[3][0].ACLR
reset_i => ctrl_reg_q[4][7].ACLR
reset_i => ctrl_reg_q[4][6].ACLR
reset_i => ctrl_reg_q[4][5].ACLR
reset_i => ctrl_reg_q[5][7].ACLR
reset_i => ctrl_reg_q[5][6].ACLR
reset_i => ctrl_reg_q[5][5].ACLR
reset_i => ctrl_reg_q[5][4].ACLR
reset_i => ctrl_reg_q[5][3].ACLR
reset_i => ctrl_reg_q[5][2].ACLR
reset_i => ctrl_reg_q[5][1].ACLR
reset_i => ctrl_reg_q[6][7].ACLR
reset_i => ctrl_reg_q[6][6].ACLR
reset_i => ctrl_reg_q[6][5].ACLR
reset_i => ctrl_reg_q[7][7].PRESET
reset_i => ctrl_reg_q[7][6].PRESET
reset_i => ctrl_reg_q[7][5].PRESET
reset_i => ctrl_reg_q[7][4].ACLR
reset_i => ctrl_reg_q[7][3].PRESET
reset_i => ctrl_reg_q[7][2].PRESET
reset_i => ctrl_reg_q[7][1].PRESET
reset_i => ctrl_reg_q[7][0].PRESET
reset_i => tmp_q[7].ACLR
reset_i => tmp_q[6].ACLR
reset_i => tmp_q[5].ACLR
reset_i => tmp_q[4].ACLR
reset_i => tmp_q[3].ACLR
reset_i => tmp_q[2].ACLR
reset_i => tmp_q[1].ACLR
reset_i => tmp_q[0].ACLR
reset_i => wrpal_byte2_s.ACLR
reset_i => palette_idx_o[3]~reg0.ACLR
reset_i => palette_idx_o[2]~reg0.ACLR
reset_i => palette_idx_o[1]~reg0.ACLR
reset_i => palette_idx_o[0]~reg0.ACLR
reset_i => wrvram_q.ACLR
reset_i => wrvram_sched_q.ACLR
reset_i => rdvram_q.ACLR
reset_i => rdvram_sched_q.ACLR
reset_i => addr_q[13].ACLR
reset_i => addr_q[12].ACLR
reset_i => addr_q[11].ACLR
reset_i => addr_q[10].ACLR
reset_i => addr_q[9].ACLR
reset_i => addr_q[8].ACLR
reset_i => addr_q[7].ACLR
reset_i => addr_q[6].ACLR
reset_i => addr_q[5].ACLR
reset_i => addr_q[4].ACLR
reset_i => addr_q[3].ACLR
reset_i => addr_q[2].ACLR
reset_i => addr_q[1].ACLR
reset_i => addr_q[0].ACLR
reset_i => buffer_q[7].ACLR
reset_i => buffer_q[6].ACLR
reset_i => buffer_q[5].ACLR
reset_i => buffer_q[4].ACLR
reset_i => buffer_q[3].ACLR
reset_i => buffer_q[2].ACLR
reset_i => buffer_q[1].ACLR
reset_i => buffer_q[0].ACLR
reset_i => \seq:write_pal_v.ACLR
reset_i => state_q~13.DATAIN
reset_i => incr_palidx_s.ENA
reset_i => palette_val_s[0].ENA
reset_i => palette_val_s[1].ENA
reset_i => palette_val_s[2].ENA
reset_i => palette_val_s[3].ENA
reset_i => palette_val_s[4].ENA
reset_i => palette_val_s[5].ENA
reset_i => palette_val_s[6].ENA
reset_i => palette_val_s[7].ENA
reset_i => palette_val_s[8].ENA
reset_i => palette_val_s[9].ENA
reset_i => palette_val_s[10].ENA
reset_i => palette_val_s[11].ENA
reset_i => palette_val_s[12].ENA
reset_i => palette_val_s[13].ENA
reset_i => palette_val_s[14].ENA
reset_i => palette_val_s[15].ENA
reset_i => \reg_if:incr_palidx_v.ENA
reset_i => vertfreq_csw_o~reg0.ENA
reset_i => vertfreq_d_o~reg0.ENA
rd_i => transfer_mode_v.DATAB
rd_i => transfer_mode_v.DATAA
rd_i => transfer_mode_v.DATAA
rd_i => cd_oe_o.DATAIN
rd_i => transfer_mode_v.DATAA
rd_i => transfer_mode_v.DATAB
rd_i => transfer_mode_v.DATAA
wr_i => wait_s.OUTPUTSELECT
wr_i => transfer_mode_v.OUTPUTSELECT
wr_i => transfer_mode_v.OUTPUTSELECT
wr_i => transfer_mode_v.OUTPUTSELECT
wr_i => transfer_mode_v.OUTPUTSELECT
wr_i => transfer_mode_v.OUTPUTSELECT
wr_i => Mux4.IN3
wr_i => Mux5.IN3
wr_i => Mux0.IN3
mode_i[1] => Mux0.IN5
mode_i[1] => Mux1.IN5
mode_i[1] => Mux2.IN5
mode_i[1] => Mux3.IN5
mode_i[1] => Mux4.IN5
mode_i[1] => Mux5.IN5
mode_i[1] => Mux6.IN5
mode_i[0] => Mux0.IN4
mode_i[0] => Mux1.IN4
mode_i[0] => Mux2.IN4
mode_i[0] => Mux3.IN4
mode_i[0] => Mux4.IN4
mode_i[0] => Mux5.IN4
mode_i[0] => Mux6.IN4
cd_i[7] => buffer_q.DATAB
cd_i[7] => addr_q.DATAB
cd_i[7] => palette_val_s.DATAA
cd_i[7] => palette_val_s.DATAB
cd_i[7] => tmp_q.DATAB
cd_i[7] => Decoder0.IN2
cd_i[7] => Equal0.IN3
cd_i[7] => Equal1.IN4
cd_i[6] => buffer_q.DATAB
cd_i[6] => addr_q.DATAB
cd_i[6] => palette_val_s.DATAA
cd_i[6] => palette_val_s.DATAB
cd_i[6] => tmp_q.DATAB
cd_i[6] => Decoder0.IN1
cd_i[6] => Equal0.IN2
cd_i[6] => Equal1.IN2
cd_i[5] => buffer_q.DATAB
cd_i[5] => addr_q.DATAB
cd_i[5] => palette_val_s.DATAA
cd_i[5] => palette_val_s.DATAB
cd_i[5] => tmp_q.DATAB
cd_i[5] => Decoder0.IN0
cd_i[5] => Equal0.IN1
cd_i[5] => Equal1.IN1
cd_i[4] => buffer_q.DATAB
cd_i[4] => addr_q.DATAB
cd_i[4] => palette_val_s.DATAA
cd_i[4] => palette_val_s.DATAB
cd_i[4] => tmp_q.DATAB
cd_i[4] => Equal0.IN0
cd_i[4] => Equal1.IN3
cd_i[3] => buffer_q.DATAB
cd_i[3] => addr_q.DATAB
cd_i[3] => palette_val_s.DATAA
cd_i[3] => palette_val_s.DATAB
cd_i[3] => tmp_q.DATAB
cd_i[3] => Equal0.IN4
cd_i[3] => Equal1.IN0
cd_i[2] => buffer_q.DATAB
cd_i[2] => addr_q.DATAB
cd_i[2] => palette_val_s.DATAA
cd_i[2] => palette_val_s.DATAB
cd_i[2] => tmp_q.DATAB
cd_i[1] => buffer_q.DATAB
cd_i[1] => palette_val_s.DATAA
cd_i[1] => palette_val_s.DATAB
cd_i[1] => tmp_q.DATAB
cd_i[1] => Mux7.IN5
cd_i[1] => Mux8.IN5
cd_i[0] => buffer_q.DATAB
cd_i[0] => palette_val_s.DATAA
cd_i[0] => palette_val_s.DATAB
cd_i[0] => tmp_q.DATAB
cd_i[0] => Mux7.IN4
cd_i[0] => Mux8.IN4
cd_i[0] => Selector10.IN3
cd_o[7] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_o[6] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_o[5] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_o[4] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_o[3] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_o[2] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_o[1] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_o[0] <= cd_o.DB_MAX_OUTPUT_PORT_TYPE
cd_oe_o <= rd_i.DB_MAX_OUTPUT_PORT_TYPE
wait_o <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
access_type_i.AC_PNT => ~NO_FANOUT~
access_type_i.AC_PGT => ~NO_FANOUT~
access_type_i.AC_PCT => ~NO_FANOUT~
access_type_i.AC_STST => ~NO_FANOUT~
access_type_i.AC_SATY => ~NO_FANOUT~
access_type_i.AC_SATX => ~NO_FANOUT~
access_type_i.AC_SATN => ~NO_FANOUT~
access_type_i.AC_SATC => ~NO_FANOUT~
access_type_i.AC_SPTH => ~NO_FANOUT~
access_type_i.AC_SPTL => ~NO_FANOUT~
access_type_i.AC_CPU => seq.IN1
access_type_i.AC_CPU => abort_wrvram_s.OUTPUTSELECT
access_type_i.AC_CPU => vram_we_o.DATAB
access_type_i.AC_NONE => ~NO_FANOUT~
opmode_o.OPMODE_GRAPH1 <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
opmode_o.OPMODE_GRAPH2 <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
opmode_o.OPMODE_MULTIC <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
opmode_o.OPMODE_TEXTM <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
vram_read_o <= rdvram_q.DB_MAX_OUTPUT_PORT_TYPE
vram_write_o <= wrvram_q.DB_MAX_OUTPUT_PORT_TYPE
vram_we_o <= vram_we_o.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[13] <= addr_q[13].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[12] <= addr_q[12].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[11] <= addr_q[11].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[10] <= addr_q[10].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[9] <= addr_q[9].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[8] <= addr_q[8].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[7] <= addr_q[7].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[6] <= addr_q[6].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[5] <= addr_q[5].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[4] <= addr_q[4].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[3] <= addr_q[3].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[2] <= addr_q[2].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[1] <= addr_q[1].DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[0] <= addr_q[0].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[7] <= buffer_q[7].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[6] <= buffer_q[6].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[5] <= buffer_q[5].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[4] <= buffer_q[4].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[3] <= buffer_q[3].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[2] <= buffer_q[2].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[1] <= buffer_q[1].DB_MAX_OUTPUT_PORT_TYPE
vram_d_o[0] <= buffer_q[0].DB_MAX_OUTPUT_PORT_TYPE
vram_d_i[7] => buffer_q.DATAB
vram_d_i[6] => buffer_q.DATAB
vram_d_i[5] => buffer_q.DATAB
vram_d_i[4] => buffer_q.DATAB
vram_d_i[3] => buffer_q.DATAB
vram_d_i[2] => buffer_q.DATAB
vram_d_i[1] => buffer_q.DATAB
vram_d_i[0] => buffer_q.DATAB
spr_coll_i => sprite_coll_q.OUTPUTSELECT
spr_5th_i => reg_if.IN1
spr_5th_num_i[4] => sprite_5th_num_q[4].DATAIN
spr_5th_num_i[3] => sprite_5th_num_q[3].DATAIN
spr_5th_num_i[2] => sprite_5th_num_q[2].DATAIN
spr_5th_num_i[1] => sprite_5th_num_q[1].DATAIN
spr_5th_num_i[0] => sprite_5th_num_q[0].DATAIN
reg_ev_o <= ctrl_reg_q[0][7].DB_MAX_OUTPUT_PORT_TYPE
reg_16k_o <= ctrl_reg_q[1][0].DB_MAX_OUTPUT_PORT_TYPE
reg_blank_o <= ctrl_reg_q[1][1].DB_MAX_OUTPUT_PORT_TYPE
reg_size1_o <= ctrl_reg_q[1][6].DB_MAX_OUTPUT_PORT_TYPE
reg_mag1_o <= ctrl_reg_q[1][7].DB_MAX_OUTPUT_PORT_TYPE
reg_ntb_o[3] <= ctrl_reg_q[2][7].DB_MAX_OUTPUT_PORT_TYPE
reg_ntb_o[2] <= ctrl_reg_q[2][6].DB_MAX_OUTPUT_PORT_TYPE
reg_ntb_o[1] <= ctrl_reg_q[2][5].DB_MAX_OUTPUT_PORT_TYPE
reg_ntb_o[0] <= ctrl_reg_q[2][4].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[7] <= ctrl_reg_q[3][7].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[6] <= ctrl_reg_q[3][6].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[5] <= ctrl_reg_q[3][5].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[4] <= ctrl_reg_q[3][4].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[3] <= ctrl_reg_q[3][3].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[2] <= ctrl_reg_q[3][2].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[1] <= ctrl_reg_q[3][1].DB_MAX_OUTPUT_PORT_TYPE
reg_ctb_o[0] <= ctrl_reg_q[3][0].DB_MAX_OUTPUT_PORT_TYPE
reg_pgb_o[2] <= ctrl_reg_q[4][7].DB_MAX_OUTPUT_PORT_TYPE
reg_pgb_o[1] <= ctrl_reg_q[4][6].DB_MAX_OUTPUT_PORT_TYPE
reg_pgb_o[0] <= ctrl_reg_q[4][5].DB_MAX_OUTPUT_PORT_TYPE
reg_satb_o[6] <= ctrl_reg_q[5][7].DB_MAX_OUTPUT_PORT_TYPE
reg_satb_o[5] <= ctrl_reg_q[5][6].DB_MAX_OUTPUT_PORT_TYPE
reg_satb_o[4] <= ctrl_reg_q[5][5].DB_MAX_OUTPUT_PORT_TYPE
reg_satb_o[3] <= ctrl_reg_q[5][4].DB_MAX_OUTPUT_PORT_TYPE
reg_satb_o[2] <= ctrl_reg_q[5][3].DB_MAX_OUTPUT_PORT_TYPE
reg_satb_o[1] <= ctrl_reg_q[5][2].DB_MAX_OUTPUT_PORT_TYPE
reg_satb_o[0] <= ctrl_reg_q[5][1].DB_MAX_OUTPUT_PORT_TYPE
reg_spgb_o[2] <= ctrl_reg_q[6][7].DB_MAX_OUTPUT_PORT_TYPE
reg_spgb_o[1] <= ctrl_reg_q[6][6].DB_MAX_OUTPUT_PORT_TYPE
reg_spgb_o[0] <= ctrl_reg_q[6][5].DB_MAX_OUTPUT_PORT_TYPE
reg_col1_o[3] <= ctrl_reg_q[7][3].DB_MAX_OUTPUT_PORT_TYPE
reg_col1_o[2] <= ctrl_reg_q[7][2].DB_MAX_OUTPUT_PORT_TYPE
reg_col1_o[1] <= ctrl_reg_q[7][1].DB_MAX_OUTPUT_PORT_TYPE
reg_col1_o[0] <= ctrl_reg_q[7][0].DB_MAX_OUTPUT_PORT_TYPE
reg_col0_o[3] <= ctrl_reg_q[7][7].DB_MAX_OUTPUT_PORT_TYPE
reg_col0_o[2] <= ctrl_reg_q[7][6].DB_MAX_OUTPUT_PORT_TYPE
reg_col0_o[1] <= ctrl_reg_q[7][5].DB_MAX_OUTPUT_PORT_TYPE
reg_col0_o[0] <= ctrl_reg_q[7][4].DB_MAX_OUTPUT_PORT_TYPE
palette_idx_o[3] <= palette_idx_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
palette_idx_o[2] <= palette_idx_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
palette_idx_o[1] <= palette_idx_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
palette_idx_o[0] <= palette_idx_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[15] <= palette_val_s[15].DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[14] <= palette_val_s[14].DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[13] <= palette_val_s[13].DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[12] <= palette_val_s[12].DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[11] <= palette_val_s[11].DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[10] <= palette_val_s[10].DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[9] <= palette_val_s[9].DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[8] <= palette_val_s[8].DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[7] <= palette_val_s[7].DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[6] <= palette_val_s[6].DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[5] <= palette_val_s[5].DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[4] <= palette_val_s[4].DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[3] <= palette_val_s[3].DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[2] <= palette_val_s[2].DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[1] <= palette_val_s[1].DB_MAX_OUTPUT_PORT_TYPE
palette_val_o[0] <= palette_val_s[0].DB_MAX_OUTPUT_PORT_TYPE
palette_wr_o <= palette_wr_o.DB_MAX_OUTPUT_PORT_TYPE
irq_i => int_n_q.OUTPUTSELECT
int_n_o <= int_n_o.DB_MAX_OUTPUT_PORT_TYPE
vertfreq_csw_o <= vertfreq_csw_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
vertfreq_d_o <= vertfreq_d_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_addr_mux:addr_mux_b
access_type_i.AC_PNT => Selector12.IN4
access_type_i.AC_PNT => Selector13.IN5
access_type_i.AC_PNT => Selector14.IN5
access_type_i.AC_PNT => Selector15.IN5
access_type_i.AC_PNT => Selector16.IN5
access_type_i.AC_PNT => Selector17.IN5
access_type_i.AC_PNT => Selector18.IN5
access_type_i.AC_PNT => Selector19.IN5
access_type_i.AC_PNT => Selector20.IN4
access_type_i.AC_PNT => Selector21.IN5
access_type_i.AC_PNT => Selector22.IN4
access_type_i.AC_PNT => Selector23.IN5
access_type_i.AC_PNT => Selector24.IN7
access_type_i.AC_PNT => Selector25.IN7
access_type_i.AC_PGT => Selector12.IN5
access_type_i.AC_PGT => Selector13.IN6
access_type_i.AC_PGT => Selector14.IN6
access_type_i.AC_PGT => Selector15.IN6
access_type_i.AC_PGT => Selector16.IN6
access_type_i.AC_PGT => Selector17.IN6
access_type_i.AC_PGT => Selector18.IN6
access_type_i.AC_PGT => Selector19.IN6
access_type_i.AC_PGT => Selector20.IN5
access_type_i.AC_PGT => Selector21.IN6
access_type_i.AC_PGT => Selector22.IN5
access_type_i.AC_PGT => Selector23.IN6
access_type_i.AC_PGT => Selector24.IN8
access_type_i.AC_PGT => Selector25.IN8
access_type_i.AC_PCT => Selector12.IN6
access_type_i.AC_PCT => Selector13.IN7
access_type_i.AC_PCT => Selector14.IN7
access_type_i.AC_PCT => Selector15.IN7
access_type_i.AC_PCT => Selector16.IN7
access_type_i.AC_PCT => Selector17.IN7
access_type_i.AC_PCT => Selector18.IN7
access_type_i.AC_PCT => Selector19.IN7
access_type_i.AC_PCT => Selector20.IN6
access_type_i.AC_PCT => Selector21.IN7
access_type_i.AC_PCT => Selector22.IN6
access_type_i.AC_PCT => Selector23.IN7
access_type_i.AC_PCT => Selector24.IN9
access_type_i.AC_PCT => Selector25.IN9
access_type_i.AC_STST => WideOr0.IN0
access_type_i.AC_STST => WideOr1.IN0
access_type_i.AC_STST => WideOr2.IN0
access_type_i.AC_SATY => WideOr0.IN1
access_type_i.AC_SATY => WideOr1.IN1
access_type_i.AC_SATY => WideOr2.IN1
access_type_i.AC_SATX => WideOr0.IN2
access_type_i.AC_SATX => WideOr1.IN2
access_type_i.AC_SATX => vram_a_o.IN0
access_type_i.AC_SATN => WideOr0.IN3
access_type_i.AC_SATN => vram_a_o.IN0
access_type_i.AC_SATN => WideOr2.IN2
access_type_i.AC_SATC => WideOr0.IN4
access_type_i.AC_SATC => vram_a_o.IN1
access_type_i.AC_SATC => vram_a_o.IN1
access_type_i.AC_SPTH => vram_a_o.IN0
access_type_i.AC_SPTH => Selector21.IN8
access_type_i.AC_SPTH => Selector22.IN7
access_type_i.AC_SPTL => vram_a_o.IN1
access_type_i.AC_SPTL => Selector21.IN9
access_type_i.AC_SPTL => Selector22.IN8
access_type_i.AC_CPU => Selector12.IN7
access_type_i.AC_CPU => Selector13.IN8
access_type_i.AC_CPU => Selector14.IN8
access_type_i.AC_CPU => Selector15.IN8
access_type_i.AC_CPU => Selector16.IN8
access_type_i.AC_CPU => Selector17.IN8
access_type_i.AC_CPU => Selector18.IN8
access_type_i.AC_CPU => Selector19.IN8
access_type_i.AC_CPU => Selector20.IN7
access_type_i.AC_CPU => Selector21.IN10
access_type_i.AC_CPU => Selector22.IN9
access_type_i.AC_CPU => Selector23.IN8
access_type_i.AC_CPU => Selector24.IN10
access_type_i.AC_CPU => Selector25.IN10
access_type_i.AC_NONE => Selector12.IN8
access_type_i.AC_NONE => Selector13.IN9
access_type_i.AC_NONE => Selector14.IN9
access_type_i.AC_NONE => Selector15.IN9
access_type_i.AC_NONE => Selector16.IN9
access_type_i.AC_NONE => Selector17.IN9
access_type_i.AC_NONE => Selector18.IN9
access_type_i.AC_NONE => Selector19.IN9
access_type_i.AC_NONE => Selector20.IN8
access_type_i.AC_NONE => Selector21.IN11
access_type_i.AC_NONE => Selector22.IN10
access_type_i.AC_NONE => Selector23.IN9
access_type_i.AC_NONE => WideOr1.IN3
access_type_i.AC_NONE => WideOr2.IN3
opmode_i.OPMODE_GRAPH1 => WideNor0.IN0
opmode_i.OPMODE_GRAPH1 => Selector0.IN3
opmode_i.OPMODE_GRAPH1 => Selector1.IN3
opmode_i.OPMODE_GRAPH1 => Selector2.IN3
opmode_i.OPMODE_GRAPH1 => Selector3.IN3
opmode_i.OPMODE_GRAPH1 => Selector4.IN3
opmode_i.OPMODE_GRAPH1 => Selector5.IN3
opmode_i.OPMODE_GRAPH1 => Selector6.IN3
opmode_i.OPMODE_GRAPH1 => Selector7.IN2
opmode_i.OPMODE_GRAPH1 => Selector8.IN2
opmode_i.OPMODE_GRAPH1 => Selector9.IN2
opmode_i.OPMODE_GRAPH1 => Selector10.IN2
opmode_i.OPMODE_GRAPH1 => Selector11.IN2
opmode_i.OPMODE_GRAPH2 => WideNor0.IN1
opmode_i.OPMODE_GRAPH2 => Selector0.IN4
opmode_i.OPMODE_GRAPH2 => Selector1.IN4
opmode_i.OPMODE_GRAPH2 => Selector2.IN4
opmode_i.OPMODE_GRAPH2 => Selector3.IN4
opmode_i.OPMODE_GRAPH2 => Selector4.IN4
opmode_i.OPMODE_GRAPH2 => Selector5.IN4
opmode_i.OPMODE_GRAPH2 => Selector6.IN4
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_GRAPH2 => Selector7.IN3
opmode_i.OPMODE_GRAPH2 => Selector8.IN3
opmode_i.OPMODE_GRAPH2 => Selector9.IN3
opmode_i.OPMODE_GRAPH2 => Selector10.IN3
opmode_i.OPMODE_GRAPH2 => Selector11.IN3
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_GRAPH2 => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => vram_a_o.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => ~NO_FANOUT~
num_line_i[8] => Selector11.IN4
num_line_i[8] => vram_a_o.DATAA
num_line_i[7] => Selector10.IN4
num_line_i[7] => vram_a_o.DATAA
num_line_i[6] => Selector9.IN4
num_line_i[6] => vram_a_o.DATAA
num_line_i[6] => vram_a_o.DATAB
num_line_i[5] => vram_a_o.DATAB
num_line_i[4] => vram_a_o.DATAB
num_line_i[3] => ~NO_FANOUT~
num_line_i[2] => vram_a_o.IN0
num_line_i[2] => vram_a_o.IN0
num_line_i[1] => vram_a_o.IN0
num_line_i[1] => vram_a_o.IN0
num_line_i[0] => ~NO_FANOUT~
reg_ntb_i[3] => Selector15.IN10
reg_ntb_i[2] => Selector14.IN10
reg_ntb_i[1] => Selector13.IN10
reg_ntb_i[0] => Selector12.IN9
reg_ctb_i[7] => vram_a_o.IN0
reg_ctb_i[7] => Selector6.IN5
reg_ctb_i[6] => vram_a_o.IN0
reg_ctb_i[6] => Selector5.IN5
reg_ctb_i[5] => vram_a_o.IN0
reg_ctb_i[5] => Selector4.IN5
reg_ctb_i[4] => vram_a_o.IN0
reg_ctb_i[4] => Selector3.IN5
reg_ctb_i[3] => vram_a_o.IN0
reg_ctb_i[3] => Selector2.IN5
reg_ctb_i[2] => vram_a_o.IN1
reg_ctb_i[2] => Selector1.IN5
reg_ctb_i[1] => vram_a_o.IN1
reg_ctb_i[1] => Selector0.IN5
reg_ctb_i[0] => vram_a_o.DATAA
reg_pgb_i[2] => vram_a_o.IN1
reg_pgb_i[2] => vram_a_o.DATAA
reg_pgb_i[1] => vram_a_o.IN1
reg_pgb_i[1] => vram_a_o.DATAA
reg_pgb_i[0] => Selector12.IN10
reg_satb_i[6] => Selector18.IN10
reg_satb_i[5] => Selector17.IN10
reg_satb_i[4] => Selector16.IN10
reg_satb_i[3] => Selector15.IN11
reg_satb_i[2] => Selector14.IN11
reg_satb_i[1] => Selector13.IN11
reg_satb_i[0] => Selector12.IN11
reg_spgb_i[2] => Selector14.IN12
reg_spgb_i[1] => Selector13.IN12
reg_spgb_i[0] => Selector12.IN12
reg_size1_i => vram_a_o.OUTPUTSELECT
reg_size1_i => vram_a_o.OUTPUTSELECT
cpu_vram_a_i[13] => Selector25.IN11
cpu_vram_a_i[12] => Selector24.IN11
cpu_vram_a_i[11] => Selector23.IN10
cpu_vram_a_i[10] => Selector22.IN11
cpu_vram_a_i[9] => Selector21.IN12
cpu_vram_a_i[8] => Selector20.IN9
cpu_vram_a_i[7] => Selector19.IN10
cpu_vram_a_i[6] => Selector18.IN11
cpu_vram_a_i[5] => Selector17.IN11
cpu_vram_a_i[4] => Selector16.IN11
cpu_vram_a_i[3] => Selector15.IN12
cpu_vram_a_i[2] => Selector14.IN13
cpu_vram_a_i[1] => Selector13.IN13
cpu_vram_a_i[0] => Selector12.IN13
pat_table_i[9] => Selector25.IN12
pat_table_i[8] => Selector24.IN12
pat_table_i[7] => Selector23.IN11
pat_table_i[6] => Selector22.IN12
pat_table_i[5] => Selector21.IN13
pat_table_i[4] => Selector20.IN10
pat_table_i[3] => Selector19.IN11
pat_table_i[2] => Selector18.IN12
pat_table_i[1] => Selector17.IN12
pat_table_i[0] => Selector16.IN12
pat_name_i[7] => Selector8.IN5
pat_name_i[7] => Selector22.IN13
pat_name_i[6] => Selector7.IN5
pat_name_i[6] => Selector21.IN14
pat_name_i[5] => vram_a_o.DATAB
pat_name_i[5] => Selector20.IN11
pat_name_i[4] => vram_a_o.IN1
pat_name_i[4] => Selector11.IN5
pat_name_i[4] => vram_a_o.DATAA
pat_name_i[3] => vram_a_o.IN1
pat_name_i[3] => Selector10.IN5
pat_name_i[3] => vram_a_o.DATAA
pat_name_i[2] => vram_a_o.IN1
pat_name_i[2] => Selector9.IN5
pat_name_i[2] => vram_a_o.DATAA
pat_name_i[1] => vram_a_o.IN1
pat_name_i[1] => Selector8.IN4
pat_name_i[1] => vram_a_o.DATAA
pat_name_i[0] => vram_a_o.IN1
pat_name_i[0] => Selector7.IN4
pat_name_i[0] => vram_a_o.DATAA
spr_num_i[4] => Selector23.IN12
spr_num_i[3] => Selector22.IN14
spr_num_i[2] => Selector21.IN15
spr_num_i[1] => Selector20.IN12
spr_num_i[0] => Selector19.IN12
spr_line_i[3] => Selector25.IN13
spr_line_i[2] => Selector24.IN13
spr_line_i[1] => Selector23.IN13
spr_line_i[0] => vram_a_o.DATAA
spr_line_i[0] => Selector22.IN15
spr_name_i[7] => vram_a_o.DATAB
spr_name_i[6] => vram_a_o.DATAB
spr_name_i[5] => Selector20.IN13
spr_name_i[4] => Selector19.IN13
spr_name_i[3] => Selector18.IN13
spr_name_i[2] => Selector17.IN13
spr_name_i[1] => Selector16.IN13
spr_name_i[0] => Selector15.IN13
vram_a_o[13] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[12] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[11] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[9] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[8] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[7] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[6] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[5] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[4] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[3] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[2] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[1] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
vram_a_o[0] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b
clock_i => pat_col_q[7].CLK
clock_i => pat_col_q[6].CLK
clock_i => pat_col_q[5].CLK
clock_i => pat_col_q[4].CLK
clock_i => pat_col_q[3].CLK
clock_i => pat_col_q[2].CLK
clock_i => pat_col_q[1].CLK
clock_i => pat_col_q[0].CLK
clock_i => pat_shift_q[7].CLK
clock_i => pat_shift_q[6].CLK
clock_i => pat_shift_q[5].CLK
clock_i => pat_shift_q[4].CLK
clock_i => pat_shift_q[3].CLK
clock_i => pat_shift_q[2].CLK
clock_i => pat_shift_q[1].CLK
clock_i => pat_shift_q[0].CLK
clock_i => pat_tmp_q[7].CLK
clock_i => pat_tmp_q[6].CLK
clock_i => pat_tmp_q[5].CLK
clock_i => pat_tmp_q[4].CLK
clock_i => pat_tmp_q[3].CLK
clock_i => pat_tmp_q[2].CLK
clock_i => pat_tmp_q[1].CLK
clock_i => pat_tmp_q[0].CLK
clock_i => pat_name_q[7].CLK
clock_i => pat_name_q[6].CLK
clock_i => pat_name_q[5].CLK
clock_i => pat_name_q[4].CLK
clock_i => pat_name_q[3].CLK
clock_i => pat_name_q[2].CLK
clock_i => pat_name_q[1].CLK
clock_i => pat_name_q[0].CLK
clock_i => pat_cnt_q[9].CLK
clock_i => pat_cnt_q[8].CLK
clock_i => pat_cnt_q[7].CLK
clock_i => pat_cnt_q[6].CLK
clock_i => pat_cnt_q[5].CLK
clock_i => pat_cnt_q[4].CLK
clock_i => pat_cnt_q[3].CLK
clock_i => pat_cnt_q[2].CLK
clock_i => pat_cnt_q[1].CLK
clock_i => pat_cnt_q[0].CLK
clk_en_5m37_i => pat_shift_q.OUTPUTSELECT
clk_en_5m37_i => pat_shift_q.OUTPUTSELECT
clk_en_5m37_i => pat_shift_q.OUTPUTSELECT
clk_en_5m37_i => pat_shift_q.OUTPUTSELECT
clk_en_5m37_i => pat_shift_q.OUTPUTSELECT
clk_en_5m37_i => pat_shift_q.OUTPUTSELECT
clk_en_5m37_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_cnt_q.OUTPUTSELECT
clk_en_acc_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_shift_q.OUTPUTSELECT
clk_en_acc_i => pat_name_q[0].ENA
clk_en_acc_i => pat_name_q[1].ENA
clk_en_acc_i => pat_name_q[2].ENA
clk_en_acc_i => pat_name_q[3].ENA
clk_en_acc_i => pat_name_q[4].ENA
clk_en_acc_i => pat_name_q[5].ENA
clk_en_acc_i => pat_name_q[6].ENA
clk_en_acc_i => pat_name_q[7].ENA
clk_en_acc_i => pat_tmp_q[0].ENA
clk_en_acc_i => pat_tmp_q[1].ENA
clk_en_acc_i => pat_tmp_q[2].ENA
clk_en_acc_i => pat_tmp_q[3].ENA
clk_en_acc_i => pat_tmp_q[4].ENA
clk_en_acc_i => pat_tmp_q[5].ENA
clk_en_acc_i => pat_tmp_q[6].ENA
clk_en_acc_i => pat_tmp_q[7].ENA
clk_en_acc_i => pat_shift_q[7].ENA
clk_en_acc_i => pat_col_q[0].ENA
clk_en_acc_i => pat_col_q[1].ENA
clk_en_acc_i => pat_col_q[2].ENA
clk_en_acc_i => pat_col_q[3].ENA
clk_en_acc_i => pat_col_q[4].ENA
clk_en_acc_i => pat_col_q[5].ENA
clk_en_acc_i => pat_col_q[6].ENA
clk_en_acc_i => pat_col_q[7].ENA
reset_i => pat_col_q[7].ACLR
reset_i => pat_col_q[6].ACLR
reset_i => pat_col_q[5].ACLR
reset_i => pat_col_q[4].ACLR
reset_i => pat_col_q[3].ACLR
reset_i => pat_col_q[2].ACLR
reset_i => pat_col_q[1].ACLR
reset_i => pat_col_q[0].ACLR
reset_i => pat_shift_q[7].ACLR
reset_i => pat_shift_q[6].ACLR
reset_i => pat_shift_q[5].ACLR
reset_i => pat_shift_q[4].ACLR
reset_i => pat_shift_q[3].ACLR
reset_i => pat_shift_q[2].ACLR
reset_i => pat_shift_q[1].ACLR
reset_i => pat_shift_q[0].ACLR
reset_i => pat_tmp_q[7].ACLR
reset_i => pat_tmp_q[6].ACLR
reset_i => pat_tmp_q[5].ACLR
reset_i => pat_tmp_q[4].ACLR
reset_i => pat_tmp_q[3].ACLR
reset_i => pat_tmp_q[2].ACLR
reset_i => pat_tmp_q[1].ACLR
reset_i => pat_tmp_q[0].ACLR
reset_i => pat_name_q[7].ACLR
reset_i => pat_name_q[6].ACLR
reset_i => pat_name_q[5].ACLR
reset_i => pat_name_q[4].ACLR
reset_i => pat_name_q[3].ACLR
reset_i => pat_name_q[2].ACLR
reset_i => pat_name_q[1].ACLR
reset_i => pat_name_q[0].ACLR
reset_i => pat_cnt_q[9].ACLR
reset_i => pat_cnt_q[8].ACLR
reset_i => pat_cnt_q[7].ACLR
reset_i => pat_cnt_q[6].ACLR
reset_i => pat_cnt_q[5].ACLR
reset_i => pat_cnt_q[4].ACLR
reset_i => pat_cnt_q[3].ACLR
reset_i => pat_cnt_q[2].ACLR
reset_i => pat_cnt_q[1].ACLR
reset_i => pat_cnt_q[0].ACLR
opmode_i.OPMODE_GRAPH1 => ~NO_FANOUT~
opmode_i.OPMODE_GRAPH2 => ~NO_FANOUT~
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_shift_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_MULTIC => pat_col_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_cnt_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_cnt_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_cnt_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_cnt_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_cnt_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_cnt_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_cnt_q.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_col_o.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_col_o.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_col_o.OUTPUTSELECT
opmode_i.OPMODE_TEXTM => pat_col_o.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_name_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PNT => pat_cnt_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_shift_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PGT => pat_col_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_PCT => pat_tmp_q.OUTPUTSELECT
access_type_i.AC_STST => ~NO_FANOUT~
access_type_i.AC_SATY => ~NO_FANOUT~
access_type_i.AC_SATX => ~NO_FANOUT~
access_type_i.AC_SATN => ~NO_FANOUT~
access_type_i.AC_SATC => ~NO_FANOUT~
access_type_i.AC_SPTH => ~NO_FANOUT~
access_type_i.AC_SPTL => ~NO_FANOUT~
access_type_i.AC_CPU => ~NO_FANOUT~
access_type_i.AC_NONE => ~NO_FANOUT~
num_line_i[8] => Equal0.IN5
num_line_i[7] => Equal0.IN4
num_line_i[6] => Equal0.IN3
num_line_i[5] => ~NO_FANOUT~
num_line_i[4] => ~NO_FANOUT~
num_line_i[3] => ~NO_FANOUT~
num_line_i[2] => ~NO_FANOUT~
num_line_i[1] => ~NO_FANOUT~
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
num_line_i[0] => pat_cnt_q.OUTPUTSELECT
vram_d_i[7] => pat_shift_q.DATAA
vram_d_i[7] => pat_col_q.DATAB
vram_d_i[7] => pat_name_q.DATAB
vram_d_i[7] => pat_tmp_q.DATAB
vram_d_i[6] => pat_shift_q.DATAA
vram_d_i[6] => pat_col_q.DATAB
vram_d_i[6] => pat_name_q.DATAB
vram_d_i[6] => pat_tmp_q.DATAB
vram_d_i[5] => pat_shift_q.DATAA
vram_d_i[5] => pat_col_q.DATAB
vram_d_i[5] => pat_name_q.DATAB
vram_d_i[5] => pat_tmp_q.DATAB
vram_d_i[4] => pat_shift_q.DATAA
vram_d_i[4] => pat_col_q.DATAB
vram_d_i[4] => pat_name_q.DATAB
vram_d_i[4] => pat_tmp_q.DATAB
vram_d_i[3] => pat_shift_q.DATAA
vram_d_i[3] => pat_col_q.DATAB
vram_d_i[3] => pat_name_q.DATAB
vram_d_i[3] => pat_tmp_q.DATAB
vram_d_i[2] => pat_shift_q.DATAA
vram_d_i[2] => pat_col_q.DATAB
vram_d_i[2] => pat_name_q.DATAB
vram_d_i[2] => pat_tmp_q.DATAB
vram_d_i[1] => pat_shift_q.DATAA
vram_d_i[1] => pat_col_q.DATAB
vram_d_i[1] => pat_name_q.DATAB
vram_d_i[1] => pat_tmp_q.DATAB
vram_d_i[0] => pat_shift_q.DATAA
vram_d_i[0] => pat_col_q.DATAB
vram_d_i[0] => pat_name_q.DATAB
vram_d_i[0] => pat_tmp_q.DATAB
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vert_inc_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
vsync_n_i => pat_cnt_q.OUTPUTSELECT
reg_col1_i[3] => pat_col_o.DATAB
reg_col1_i[2] => pat_col_o.DATAB
reg_col1_i[1] => pat_col_o.DATAB
reg_col1_i[0] => pat_col_o.DATAB
reg_col0_i[3] => pat_col_o.DATAA
reg_col0_i[2] => pat_col_o.DATAA
reg_col0_i[1] => pat_col_o.DATAA
reg_col0_i[0] => pat_col_o.DATAA
pat_table_o[9] <= pat_cnt_q[9].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[8] <= pat_cnt_q[8].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[7] <= pat_cnt_q[7].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[6] <= pat_cnt_q[6].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[5] <= pat_cnt_q[5].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[4] <= pat_cnt_q[4].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[3] <= pat_cnt_q[3].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[2] <= pat_cnt_q[2].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[1] <= pat_cnt_q[1].DB_MAX_OUTPUT_PORT_TYPE
pat_table_o[0] <= pat_cnt_q[0].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[7] <= pat_name_q[7].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[6] <= pat_name_q[6].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[5] <= pat_name_q[5].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[4] <= pat_name_q[4].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[3] <= pat_name_q[3].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[2] <= pat_name_q[2].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[1] <= pat_name_q[1].DB_MAX_OUTPUT_PORT_TYPE
pat_name_o[0] <= pat_name_q[0].DB_MAX_OUTPUT_PORT_TYPE
pat_col_o[3] <= pat_col_o.DB_MAX_OUTPUT_PORT_TYPE
pat_col_o[2] <= pat_col_o.DB_MAX_OUTPUT_PORT_TYPE
pat_col_o[1] <= pat_col_o.DB_MAX_OUTPUT_PORT_TYPE
pat_col_o[0] <= pat_col_o.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b
clock_i => sprite_pats_q[3][15].CLK
clock_i => sprite_pats_q[3][14].CLK
clock_i => sprite_pats_q[3][13].CLK
clock_i => sprite_pats_q[3][12].CLK
clock_i => sprite_pats_q[3][11].CLK
clock_i => sprite_pats_q[3][10].CLK
clock_i => sprite_pats_q[3][9].CLK
clock_i => sprite_pats_q[3][8].CLK
clock_i => sprite_pats_q[3][7].CLK
clock_i => sprite_pats_q[3][6].CLK
clock_i => sprite_pats_q[3][5].CLK
clock_i => sprite_pats_q[3][4].CLK
clock_i => sprite_pats_q[3][3].CLK
clock_i => sprite_pats_q[3][2].CLK
clock_i => sprite_pats_q[3][1].CLK
clock_i => sprite_pats_q[3][0].CLK
clock_i => sprite_pats_q[2][15].CLK
clock_i => sprite_pats_q[2][14].CLK
clock_i => sprite_pats_q[2][13].CLK
clock_i => sprite_pats_q[2][12].CLK
clock_i => sprite_pats_q[2][11].CLK
clock_i => sprite_pats_q[2][10].CLK
clock_i => sprite_pats_q[2][9].CLK
clock_i => sprite_pats_q[2][8].CLK
clock_i => sprite_pats_q[2][7].CLK
clock_i => sprite_pats_q[2][6].CLK
clock_i => sprite_pats_q[2][5].CLK
clock_i => sprite_pats_q[2][4].CLK
clock_i => sprite_pats_q[2][3].CLK
clock_i => sprite_pats_q[2][2].CLK
clock_i => sprite_pats_q[2][1].CLK
clock_i => sprite_pats_q[2][0].CLK
clock_i => sprite_pats_q[1][15].CLK
clock_i => sprite_pats_q[1][14].CLK
clock_i => sprite_pats_q[1][13].CLK
clock_i => sprite_pats_q[1][12].CLK
clock_i => sprite_pats_q[1][11].CLK
clock_i => sprite_pats_q[1][10].CLK
clock_i => sprite_pats_q[1][9].CLK
clock_i => sprite_pats_q[1][8].CLK
clock_i => sprite_pats_q[1][7].CLK
clock_i => sprite_pats_q[1][6].CLK
clock_i => sprite_pats_q[1][5].CLK
clock_i => sprite_pats_q[1][4].CLK
clock_i => sprite_pats_q[1][3].CLK
clock_i => sprite_pats_q[1][2].CLK
clock_i => sprite_pats_q[1][1].CLK
clock_i => sprite_pats_q[1][0].CLK
clock_i => sprite_pats_q[0][15].CLK
clock_i => sprite_pats_q[0][14].CLK
clock_i => sprite_pats_q[0][13].CLK
clock_i => sprite_pats_q[0][12].CLK
clock_i => sprite_pats_q[0][11].CLK
clock_i => sprite_pats_q[0][10].CLK
clock_i => sprite_pats_q[0][9].CLK
clock_i => sprite_pats_q[0][8].CLK
clock_i => sprite_pats_q[0][7].CLK
clock_i => sprite_pats_q[0][6].CLK
clock_i => sprite_pats_q[0][5].CLK
clock_i => sprite_pats_q[0][4].CLK
clock_i => sprite_pats_q[0][3].CLK
clock_i => sprite_pats_q[0][2].CLK
clock_i => sprite_pats_q[0][1].CLK
clock_i => sprite_pats_q[0][0].CLK
clock_i => sprite_xtog_q[3].CLK
clock_i => sprite_xtog_q[2].CLK
clock_i => sprite_xtog_q[1].CLK
clock_i => sprite_xtog_q[0].CLK
clock_i => sprite_ec_q[3].CLK
clock_i => sprite_ec_q[2].CLK
clock_i => sprite_ec_q[1].CLK
clock_i => sprite_ec_q[0].CLK
clock_i => sprite_xpos_q[3][7].CLK
clock_i => sprite_xpos_q[3][6].CLK
clock_i => sprite_xpos_q[3][5].CLK
clock_i => sprite_xpos_q[3][4].CLK
clock_i => sprite_xpos_q[3][3].CLK
clock_i => sprite_xpos_q[3][2].CLK
clock_i => sprite_xpos_q[3][1].CLK
clock_i => sprite_xpos_q[3][0].CLK
clock_i => sprite_xpos_q[2][7].CLK
clock_i => sprite_xpos_q[2][6].CLK
clock_i => sprite_xpos_q[2][5].CLK
clock_i => sprite_xpos_q[2][4].CLK
clock_i => sprite_xpos_q[2][3].CLK
clock_i => sprite_xpos_q[2][2].CLK
clock_i => sprite_xpos_q[2][1].CLK
clock_i => sprite_xpos_q[2][0].CLK
clock_i => sprite_xpos_q[1][7].CLK
clock_i => sprite_xpos_q[1][6].CLK
clock_i => sprite_xpos_q[1][5].CLK
clock_i => sprite_xpos_q[1][4].CLK
clock_i => sprite_xpos_q[1][3].CLK
clock_i => sprite_xpos_q[1][2].CLK
clock_i => sprite_xpos_q[1][1].CLK
clock_i => sprite_xpos_q[1][0].CLK
clock_i => sprite_xpos_q[0][7].CLK
clock_i => sprite_xpos_q[0][6].CLK
clock_i => sprite_xpos_q[0][5].CLK
clock_i => sprite_xpos_q[0][4].CLK
clock_i => sprite_xpos_q[0][3].CLK
clock_i => sprite_xpos_q[0][2].CLK
clock_i => sprite_xpos_q[0][1].CLK
clock_i => sprite_xpos_q[0][0].CLK
clock_i => sprite_cols_q[3][3].CLK
clock_i => sprite_cols_q[3][2].CLK
clock_i => sprite_cols_q[3][1].CLK
clock_i => sprite_cols_q[3][0].CLK
clock_i => sprite_cols_q[2][3].CLK
clock_i => sprite_cols_q[2][2].CLK
clock_i => sprite_cols_q[2][1].CLK
clock_i => sprite_cols_q[2][0].CLK
clock_i => sprite_cols_q[1][3].CLK
clock_i => sprite_cols_q[1][2].CLK
clock_i => sprite_cols_q[1][1].CLK
clock_i => sprite_cols_q[1][0].CLK
clock_i => sprite_cols_q[0][3].CLK
clock_i => sprite_cols_q[0][2].CLK
clock_i => sprite_cols_q[0][1].CLK
clock_i => sprite_cols_q[0][0].CLK
clock_i => sprite_name_q[7].CLK
clock_i => sprite_name_q[6].CLK
clock_i => sprite_name_q[5].CLK
clock_i => sprite_name_q[4].CLK
clock_i => sprite_name_q[3].CLK
clock_i => sprite_name_q[2].CLK
clock_i => sprite_name_q[1].CLK
clock_i => sprite_name_q[0].CLK
clock_i => sprite_line_q[3].CLK
clock_i => sprite_line_q[2].CLK
clock_i => sprite_line_q[1].CLK
clock_i => sprite_line_q[0].CLK
clock_i => sprite_idx_q[2].CLK
clock_i => sprite_idx_q[1].CLK
clock_i => sprite_idx_q[0].CLK
clock_i => sprite_num_q[4].CLK
clock_i => sprite_num_q[3].CLK
clock_i => sprite_num_q[2].CLK
clock_i => sprite_num_q[1].CLK
clock_i => sprite_num_q[0].CLK
clock_i => sprite_numbers_q[3][4].CLK
clock_i => sprite_numbers_q[3][3].CLK
clock_i => sprite_numbers_q[3][2].CLK
clock_i => sprite_numbers_q[3][1].CLK
clock_i => sprite_numbers_q[3][0].CLK
clock_i => sprite_numbers_q[2][4].CLK
clock_i => sprite_numbers_q[2][3].CLK
clock_i => sprite_numbers_q[2][2].CLK
clock_i => sprite_numbers_q[2][1].CLK
clock_i => sprite_numbers_q[2][0].CLK
clock_i => sprite_numbers_q[1][4].CLK
clock_i => sprite_numbers_q[1][3].CLK
clock_i => sprite_numbers_q[1][2].CLK
clock_i => sprite_numbers_q[1][1].CLK
clock_i => sprite_numbers_q[1][0].CLK
clock_i => sprite_numbers_q[0][4].CLK
clock_i => sprite_numbers_q[0][3].CLK
clock_i => sprite_numbers_q[0][2].CLK
clock_i => sprite_numbers_q[0][1].CLK
clock_i => sprite_numbers_q[0][0].CLK
clk_en_5m37_i => sprite_idx_q.OUTPUTSELECT
clk_en_5m37_i => sprite_idx_q.OUTPUTSELECT
clk_en_5m37_i => sprite_idx_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xpos_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xtog_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xtog_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xtog_q.OUTPUTSELECT
clk_en_5m37_i => sprite_xtog_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_5m37_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_num_q.OUTPUTSELECT
clk_en_acc_i => sprite_num_q.OUTPUTSELECT
clk_en_acc_i => sprite_num_q.OUTPUTSELECT
clk_en_acc_i => sprite_num_q.OUTPUTSELECT
clk_en_acc_i => sprite_num_q.OUTPUTSELECT
clk_en_acc_i => sprite_idx_q.OUTPUTSELECT
clk_en_acc_i => sprite_idx_q.OUTPUTSELECT
clk_en_acc_i => sprite_idx_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_numbers_q.OUTPUTSELECT
clk_en_acc_i => sprite_line_q.OUTPUTSELECT
clk_en_acc_i => sprite_line_q.OUTPUTSELECT
clk_en_acc_i => sprite_line_q.OUTPUTSELECT
clk_en_acc_i => sprite_line_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xpos_q.OUTPUTSELECT
clk_en_acc_i => sprite_xtog_q.OUTPUTSELECT
clk_en_acc_i => sprite_xtog_q.OUTPUTSELECT
clk_en_acc_i => sprite_xtog_q.OUTPUTSELECT
clk_en_acc_i => sprite_xtog_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_name_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_cols_q.OUTPUTSELECT
clk_en_acc_i => sprite_ec_q.OUTPUTSELECT
clk_en_acc_i => sprite_ec_q.OUTPUTSELECT
clk_en_acc_i => sprite_ec_q.OUTPUTSELECT
clk_en_acc_i => sprite_ec_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => sprite_pats_q.OUTPUTSELECT
clk_en_acc_i => stop_sprite_o.OUTPUTSELECT
clk_en_acc_i => fifth.IN0
reset_i => sprite_pats_q[3][15].ACLR
reset_i => sprite_pats_q[3][14].ACLR
reset_i => sprite_pats_q[3][13].ACLR
reset_i => sprite_pats_q[3][12].ACLR
reset_i => sprite_pats_q[3][11].ACLR
reset_i => sprite_pats_q[3][10].ACLR
reset_i => sprite_pats_q[3][9].ACLR
reset_i => sprite_pats_q[3][8].ACLR
reset_i => sprite_pats_q[3][7].ACLR
reset_i => sprite_pats_q[3][6].ACLR
reset_i => sprite_pats_q[3][5].ACLR
reset_i => sprite_pats_q[3][4].ACLR
reset_i => sprite_pats_q[3][3].ACLR
reset_i => sprite_pats_q[3][2].ACLR
reset_i => sprite_pats_q[3][1].ACLR
reset_i => sprite_pats_q[3][0].ACLR
reset_i => sprite_pats_q[2][15].ACLR
reset_i => sprite_pats_q[2][14].ACLR
reset_i => sprite_pats_q[2][13].ACLR
reset_i => sprite_pats_q[2][12].ACLR
reset_i => sprite_pats_q[2][11].ACLR
reset_i => sprite_pats_q[2][10].ACLR
reset_i => sprite_pats_q[2][9].ACLR
reset_i => sprite_pats_q[2][8].ACLR
reset_i => sprite_pats_q[2][7].ACLR
reset_i => sprite_pats_q[2][6].ACLR
reset_i => sprite_pats_q[2][5].ACLR
reset_i => sprite_pats_q[2][4].ACLR
reset_i => sprite_pats_q[2][3].ACLR
reset_i => sprite_pats_q[2][2].ACLR
reset_i => sprite_pats_q[2][1].ACLR
reset_i => sprite_pats_q[2][0].ACLR
reset_i => sprite_pats_q[1][15].ACLR
reset_i => sprite_pats_q[1][14].ACLR
reset_i => sprite_pats_q[1][13].ACLR
reset_i => sprite_pats_q[1][12].ACLR
reset_i => sprite_pats_q[1][11].ACLR
reset_i => sprite_pats_q[1][10].ACLR
reset_i => sprite_pats_q[1][9].ACLR
reset_i => sprite_pats_q[1][8].ACLR
reset_i => sprite_pats_q[1][7].ACLR
reset_i => sprite_pats_q[1][6].ACLR
reset_i => sprite_pats_q[1][5].ACLR
reset_i => sprite_pats_q[1][4].ACLR
reset_i => sprite_pats_q[1][3].ACLR
reset_i => sprite_pats_q[1][2].ACLR
reset_i => sprite_pats_q[1][1].ACLR
reset_i => sprite_pats_q[1][0].ACLR
reset_i => sprite_pats_q[0][15].ACLR
reset_i => sprite_pats_q[0][14].ACLR
reset_i => sprite_pats_q[0][13].ACLR
reset_i => sprite_pats_q[0][12].ACLR
reset_i => sprite_pats_q[0][11].ACLR
reset_i => sprite_pats_q[0][10].ACLR
reset_i => sprite_pats_q[0][9].ACLR
reset_i => sprite_pats_q[0][8].ACLR
reset_i => sprite_pats_q[0][7].ACLR
reset_i => sprite_pats_q[0][6].ACLR
reset_i => sprite_pats_q[0][5].ACLR
reset_i => sprite_pats_q[0][4].ACLR
reset_i => sprite_pats_q[0][3].ACLR
reset_i => sprite_pats_q[0][2].ACLR
reset_i => sprite_pats_q[0][1].ACLR
reset_i => sprite_pats_q[0][0].ACLR
reset_i => sprite_xtog_q[3].ACLR
reset_i => sprite_xtog_q[2].ACLR
reset_i => sprite_xtog_q[1].ACLR
reset_i => sprite_xtog_q[0].ACLR
reset_i => sprite_ec_q[3].ACLR
reset_i => sprite_ec_q[2].ACLR
reset_i => sprite_ec_q[1].ACLR
reset_i => sprite_ec_q[0].ACLR
reset_i => sprite_xpos_q[3][7].ACLR
reset_i => sprite_xpos_q[3][6].ACLR
reset_i => sprite_xpos_q[3][5].ACLR
reset_i => sprite_xpos_q[3][4].ACLR
reset_i => sprite_xpos_q[3][3].ACLR
reset_i => sprite_xpos_q[3][2].ACLR
reset_i => sprite_xpos_q[3][1].ACLR
reset_i => sprite_xpos_q[3][0].ACLR
reset_i => sprite_xpos_q[2][7].ACLR
reset_i => sprite_xpos_q[2][6].ACLR
reset_i => sprite_xpos_q[2][5].ACLR
reset_i => sprite_xpos_q[2][4].ACLR
reset_i => sprite_xpos_q[2][3].ACLR
reset_i => sprite_xpos_q[2][2].ACLR
reset_i => sprite_xpos_q[2][1].ACLR
reset_i => sprite_xpos_q[2][0].ACLR
reset_i => sprite_xpos_q[1][7].ACLR
reset_i => sprite_xpos_q[1][6].ACLR
reset_i => sprite_xpos_q[1][5].ACLR
reset_i => sprite_xpos_q[1][4].ACLR
reset_i => sprite_xpos_q[1][3].ACLR
reset_i => sprite_xpos_q[1][2].ACLR
reset_i => sprite_xpos_q[1][1].ACLR
reset_i => sprite_xpos_q[1][0].ACLR
reset_i => sprite_xpos_q[0][7].ACLR
reset_i => sprite_xpos_q[0][6].ACLR
reset_i => sprite_xpos_q[0][5].ACLR
reset_i => sprite_xpos_q[0][4].ACLR
reset_i => sprite_xpos_q[0][3].ACLR
reset_i => sprite_xpos_q[0][2].ACLR
reset_i => sprite_xpos_q[0][1].ACLR
reset_i => sprite_xpos_q[0][0].ACLR
reset_i => sprite_cols_q[3][3].ACLR
reset_i => sprite_cols_q[3][2].ACLR
reset_i => sprite_cols_q[3][1].ACLR
reset_i => sprite_cols_q[3][0].ACLR
reset_i => sprite_cols_q[2][3].ACLR
reset_i => sprite_cols_q[2][2].ACLR
reset_i => sprite_cols_q[2][1].ACLR
reset_i => sprite_cols_q[2][0].ACLR
reset_i => sprite_cols_q[1][3].ACLR
reset_i => sprite_cols_q[1][2].ACLR
reset_i => sprite_cols_q[1][1].ACLR
reset_i => sprite_cols_q[1][0].ACLR
reset_i => sprite_cols_q[0][3].ACLR
reset_i => sprite_cols_q[0][2].ACLR
reset_i => sprite_cols_q[0][1].ACLR
reset_i => sprite_cols_q[0][0].ACLR
reset_i => sprite_name_q[7].ACLR
reset_i => sprite_name_q[6].ACLR
reset_i => sprite_name_q[5].ACLR
reset_i => sprite_name_q[4].ACLR
reset_i => sprite_name_q[3].ACLR
reset_i => sprite_name_q[2].ACLR
reset_i => sprite_name_q[1].ACLR
reset_i => sprite_name_q[0].ACLR
reset_i => sprite_line_q[3].ACLR
reset_i => sprite_line_q[2].ACLR
reset_i => sprite_line_q[1].ACLR
reset_i => sprite_line_q[0].ACLR
reset_i => sprite_idx_q[2].ACLR
reset_i => sprite_idx_q[1].ACLR
reset_i => sprite_idx_q[0].ACLR
reset_i => sprite_num_q[4].ACLR
reset_i => sprite_num_q[3].ACLR
reset_i => sprite_num_q[2].ACLR
reset_i => sprite_num_q[1].ACLR
reset_i => sprite_num_q[0].ACLR
reset_i => sprite_numbers_q[3][4].ACLR
reset_i => sprite_numbers_q[3][3].ACLR
reset_i => sprite_numbers_q[3][2].ACLR
reset_i => sprite_numbers_q[3][1].ACLR
reset_i => sprite_numbers_q[3][0].ACLR
reset_i => sprite_numbers_q[2][4].ACLR
reset_i => sprite_numbers_q[2][3].ACLR
reset_i => sprite_numbers_q[2][2].ACLR
reset_i => sprite_numbers_q[2][1].ACLR
reset_i => sprite_numbers_q[2][0].ACLR
reset_i => sprite_numbers_q[1][4].ACLR
reset_i => sprite_numbers_q[1][3].ACLR
reset_i => sprite_numbers_q[1][2].ACLR
reset_i => sprite_numbers_q[1][1].ACLR
reset_i => sprite_numbers_q[1][0].ACLR
reset_i => sprite_numbers_q[0][4].ACLR
reset_i => sprite_numbers_q[0][3].ACLR
reset_i => sprite_numbers_q[0][2].ACLR
reset_i => sprite_numbers_q[0][1].ACLR
reset_i => sprite_numbers_q[0][0].ACLR
access_type_i.AC_PNT => WideOr0.IN0
access_type_i.AC_PGT => WideOr0.IN1
access_type_i.AC_PCT => WideOr0.IN2
access_type_i.AC_STST => sprite_num_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_num_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_num_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_num_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_num_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => sprite_numbers_q.OUTPUTSELECT
access_type_i.AC_STST => Selector0.IN5
access_type_i.AC_STST => Selector1.IN5
access_type_i.AC_STST => Selector2.IN5
access_type_i.AC_STST => WideOr2.IN1
access_type_i.AC_STST => stop_sprite_o.OUTPUTSELECT
access_type_i.AC_STST => fifth.IN1
access_type_i.AC_STST => spr_num_o.OUTPUTSELECT
access_type_i.AC_STST => spr_num_o.OUTPUTSELECT
access_type_i.AC_STST => spr_num_o.OUTPUTSELECT
access_type_i.AC_STST => spr_num_o.OUTPUTSELECT
access_type_i.AC_STST => spr_num_o.OUTPUTSELECT
access_type_i.AC_SATY => WideOr1.IN1
access_type_i.AC_SATY => sprite_line_q.OUTPUTSELECT
access_type_i.AC_SATY => sprite_line_q.OUTPUTSELECT
access_type_i.AC_SATY => sprite_line_q.OUTPUTSELECT
access_type_i.AC_SATY => sprite_line_q.OUTPUTSELECT
access_type_i.AC_SATY => WideOr2.IN2
access_type_i.AC_SATX => WideOr1.IN2
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xpos_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xtog_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xtog_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xtog_q.OUTPUTSELECT
access_type_i.AC_SATX => sprite_xtog_q.OUTPUTSELECT
access_type_i.AC_SATX => WideOr2.IN3
access_type_i.AC_SATN => WideOr1.IN3
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => sprite_name_q.OUTPUTSELECT
access_type_i.AC_SATN => WideOr2.IN4
access_type_i.AC_SATC => WideOr1.IN4
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_cols_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_ec_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_ec_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_ec_q.OUTPUTSELECT
access_type_i.AC_SATC => sprite_ec_q.OUTPUTSELECT
access_type_i.AC_SATC => WideOr2.IN5
access_type_i.AC_SPTH => Selector0.IN6
access_type_i.AC_SPTH => Selector1.IN6
access_type_i.AC_SPTH => Selector2.IN6
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => Selector3.IN4
access_type_i.AC_SPTH => Selector4.IN4
access_type_i.AC_SPTH => Selector5.IN4
access_type_i.AC_SPTH => Selector6.IN4
access_type_i.AC_SPTH => Selector7.IN4
access_type_i.AC_SPTH => Selector8.IN4
access_type_i.AC_SPTH => Selector9.IN4
access_type_i.AC_SPTH => Selector10.IN4
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => Selector11.IN4
access_type_i.AC_SPTH => Selector12.IN4
access_type_i.AC_SPTH => Selector13.IN4
access_type_i.AC_SPTH => Selector14.IN4
access_type_i.AC_SPTH => Selector15.IN4
access_type_i.AC_SPTH => Selector16.IN4
access_type_i.AC_SPTH => Selector17.IN4
access_type_i.AC_SPTH => Selector18.IN4
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => Selector19.IN4
access_type_i.AC_SPTH => Selector20.IN4
access_type_i.AC_SPTH => Selector21.IN4
access_type_i.AC_SPTH => Selector22.IN4
access_type_i.AC_SPTH => Selector23.IN4
access_type_i.AC_SPTH => Selector24.IN4
access_type_i.AC_SPTH => Selector25.IN4
access_type_i.AC_SPTH => Selector26.IN4
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => sprite_pats_q.OUTPUTSELECT
access_type_i.AC_SPTH => Selector27.IN4
access_type_i.AC_SPTH => Selector28.IN4
access_type_i.AC_SPTH => Selector29.IN4
access_type_i.AC_SPTH => Selector30.IN4
access_type_i.AC_SPTH => Selector31.IN4
access_type_i.AC_SPTH => Selector32.IN4
access_type_i.AC_SPTH => Selector33.IN4
access_type_i.AC_SPTH => Selector34.IN4
access_type_i.AC_SPTH => calc_vert.IN0
access_type_i.AC_SPTL => Selector0.IN7
access_type_i.AC_SPTL => Selector1.IN7
access_type_i.AC_SPTL => Selector2.IN7
access_type_i.AC_SPTL => Selector3.IN5
access_type_i.AC_SPTL => Selector4.IN5
access_type_i.AC_SPTL => Selector5.IN5
access_type_i.AC_SPTL => Selector6.IN5
access_type_i.AC_SPTL => Selector7.IN5
access_type_i.AC_SPTL => Selector8.IN5
access_type_i.AC_SPTL => Selector9.IN5
access_type_i.AC_SPTL => Selector10.IN5
access_type_i.AC_SPTL => Selector11.IN5
access_type_i.AC_SPTL => Selector12.IN5
access_type_i.AC_SPTL => Selector13.IN5
access_type_i.AC_SPTL => Selector14.IN5
access_type_i.AC_SPTL => Selector15.IN5
access_type_i.AC_SPTL => Selector16.IN5
access_type_i.AC_SPTL => Selector17.IN5
access_type_i.AC_SPTL => Selector18.IN5
access_type_i.AC_SPTL => Selector19.IN5
access_type_i.AC_SPTL => Selector20.IN5
access_type_i.AC_SPTL => Selector21.IN5
access_type_i.AC_SPTL => Selector22.IN5
access_type_i.AC_SPTL => Selector23.IN5
access_type_i.AC_SPTL => Selector24.IN5
access_type_i.AC_SPTL => Selector25.IN5
access_type_i.AC_SPTL => Selector26.IN5
access_type_i.AC_SPTL => Selector27.IN5
access_type_i.AC_SPTL => Selector28.IN5
access_type_i.AC_SPTL => Selector29.IN5
access_type_i.AC_SPTL => Selector30.IN5
access_type_i.AC_SPTL => Selector31.IN5
access_type_i.AC_SPTL => Selector32.IN5
access_type_i.AC_SPTL => Selector33.IN5
access_type_i.AC_SPTL => Selector34.IN5
access_type_i.AC_SPTL => calc_vert.IN1
access_type_i.AC_CPU => WideOr0.IN3
access_type_i.AC_NONE => WideOr0.IN4
num_pix_i[8] => Equal1.IN17
num_pix_i[8] => Equal5.IN17
num_pix_i[7] => Equal1.IN16
num_pix_i[7] => Equal5.IN16
num_pix_i[6] => Equal1.IN15
num_pix_i[6] => Equal5.IN15
num_pix_i[5] => Equal1.IN14
num_pix_i[5] => Equal5.IN14
num_pix_i[4] => Equal1.IN13
num_pix_i[4] => Equal5.IN13
num_pix_i[3] => Equal0.IN7
num_pix_i[3] => Equal1.IN12
num_pix_i[3] => Equal5.IN12
num_pix_i[2] => Equal0.IN6
num_pix_i[2] => Equal1.IN11
num_pix_i[2] => Equal5.IN11
num_pix_i[1] => Equal0.IN5
num_pix_i[1] => Equal1.IN10
num_pix_i[1] => Equal5.IN10
num_pix_i[0] => Equal0.IN4
num_pix_i[0] => Equal1.IN9
num_pix_i[0] => Equal5.IN9
num_pix_i[0] => seq.IN1
num_pix_i[0] => seq.IN1
num_pix_i[0] => seq.IN1
num_pix_i[0] => seq.IN1
num_line_i[8] => Add7.IN18
num_line_i[7] => Add7.IN17
num_line_i[6] => Add7.IN16
num_line_i[5] => Add7.IN15
num_line_i[4] => Add7.IN14
num_line_i[3] => Add7.IN13
num_line_i[2] => Add7.IN12
num_line_i[1] => Add7.IN11
num_line_i[0] => Add7.IN10
vram_d_i[7] => sprite_xpos_q.DATAB
vram_d_i[7] => sprite_xpos_q.DATAB
vram_d_i[7] => sprite_xpos_q.DATAB
vram_d_i[7] => sprite_xpos_q.DATAB
vram_d_i[7] => sprite_cols_q.DATAB
vram_d_i[7] => sprite_cols_q.DATAB
vram_d_i[7] => sprite_cols_q.DATAB
vram_d_i[7] => sprite_cols_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_pats_q.DATAB
vram_d_i[7] => sprite_name_q.DATAB
vram_d_i[7] => LessThan2.IN18
vram_d_i[7] => Equal2.IN16
vram_d_i[7] => Add7.IN9
vram_d_i[6] => sprite_xpos_q.DATAB
vram_d_i[6] => sprite_xpos_q.DATAB
vram_d_i[6] => sprite_xpos_q.DATAB
vram_d_i[6] => sprite_xpos_q.DATAB
vram_d_i[6] => sprite_cols_q.DATAB
vram_d_i[6] => sprite_cols_q.DATAB
vram_d_i[6] => sprite_cols_q.DATAB
vram_d_i[6] => sprite_cols_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_pats_q.DATAB
vram_d_i[6] => sprite_name_q.DATAB
vram_d_i[6] => LessThan2.IN17
vram_d_i[6] => Equal2.IN15
vram_d_i[6] => Add7.IN8
vram_d_i[5] => sprite_xpos_q.DATAB
vram_d_i[5] => sprite_xpos_q.DATAB
vram_d_i[5] => sprite_xpos_q.DATAB
vram_d_i[5] => sprite_xpos_q.DATAB
vram_d_i[5] => sprite_cols_q.DATAB
vram_d_i[5] => sprite_cols_q.DATAB
vram_d_i[5] => sprite_cols_q.DATAB
vram_d_i[5] => sprite_cols_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_pats_q.DATAB
vram_d_i[5] => sprite_name_q.DATAB
vram_d_i[5] => LessThan2.IN16
vram_d_i[5] => Equal2.IN14
vram_d_i[5] => Add7.IN7
vram_d_i[4] => sprite_xpos_q.DATAB
vram_d_i[4] => sprite_xpos_q.DATAB
vram_d_i[4] => sprite_xpos_q.DATAB
vram_d_i[4] => sprite_xpos_q.DATAB
vram_d_i[4] => sprite_cols_q.DATAB
vram_d_i[4] => sprite_cols_q.DATAB
vram_d_i[4] => sprite_cols_q.DATAB
vram_d_i[4] => sprite_cols_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_pats_q.DATAB
vram_d_i[4] => sprite_name_q.DATAB
vram_d_i[4] => LessThan2.IN15
vram_d_i[4] => Equal2.IN13
vram_d_i[4] => Add7.IN6
vram_d_i[3] => sprite_xpos_q.DATAB
vram_d_i[3] => sprite_xpos_q.DATAB
vram_d_i[3] => sprite_xpos_q.DATAB
vram_d_i[3] => sprite_xpos_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_pats_q.DATAB
vram_d_i[3] => sprite_name_q.DATAB
vram_d_i[3] => LessThan2.IN14
vram_d_i[3] => Equal2.IN12
vram_d_i[3] => Add7.IN5
vram_d_i[2] => sprite_xpos_q.DATAB
vram_d_i[2] => sprite_xpos_q.DATAB
vram_d_i[2] => sprite_xpos_q.DATAB
vram_d_i[2] => sprite_xpos_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_pats_q.DATAB
vram_d_i[2] => sprite_name_q.DATAB
vram_d_i[2] => LessThan2.IN13
vram_d_i[2] => Equal2.IN11
vram_d_i[2] => Add7.IN4
vram_d_i[1] => sprite_xpos_q.DATAB
vram_d_i[1] => sprite_xpos_q.DATAB
vram_d_i[1] => sprite_xpos_q.DATAB
vram_d_i[1] => sprite_xpos_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_pats_q.DATAB
vram_d_i[1] => sprite_name_q.DATAB
vram_d_i[1] => LessThan2.IN12
vram_d_i[1] => Equal2.IN10
vram_d_i[1] => Add7.IN3
vram_d_i[0] => sprite_xpos_q.DATAB
vram_d_i[0] => sprite_xpos_q.DATAB
vram_d_i[0] => sprite_xpos_q.DATAB
vram_d_i[0] => sprite_xpos_q.DATAB
vram_d_i[0] => sprite_ec_q.DATAB
vram_d_i[0] => sprite_ec_q.DATAB
vram_d_i[0] => sprite_ec_q.DATAB
vram_d_i[0] => sprite_ec_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_pats_q.DATAB
vram_d_i[0] => sprite_name_q.DATAB
vram_d_i[0] => LessThan2.IN10
vram_d_i[0] => LessThan2.IN11
vram_d_i[0] => \calc_vert:vram_d_v[0].DATAA
vram_d_i[0] => Equal2.IN9
vram_d_i[0] => Add7.IN2
vert_inc_i => sprite_num_q.OUTPUTSELECT
vert_inc_i => sprite_num_q.OUTPUTSELECT
vert_inc_i => sprite_num_q.OUTPUTSELECT
vert_inc_i => sprite_num_q.OUTPUTSELECT
vert_inc_i => sprite_num_q.OUTPUTSELECT
vert_inc_i => sprite_idx_q.OUTPUTSELECT
vert_inc_i => sprite_idx_q.OUTPUTSELECT
vert_inc_i => sprite_idx_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xpos_q.OUTPUTSELECT
vert_inc_i => sprite_xtog_q.OUTPUTSELECT
vert_inc_i => sprite_xtog_q.OUTPUTSELECT
vert_inc_i => sprite_xtog_q.OUTPUTSELECT
vert_inc_i => sprite_xtog_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_pats_q.OUTPUTSELECT
vert_inc_i => sprite_numbers_q[0][0].ENA
vert_inc_i => sprite_numbers_q[0][1].ENA
vert_inc_i => sprite_numbers_q[0][2].ENA
vert_inc_i => sprite_numbers_q[0][3].ENA
vert_inc_i => sprite_numbers_q[0][4].ENA
vert_inc_i => sprite_numbers_q[1][0].ENA
vert_inc_i => sprite_numbers_q[1][1].ENA
vert_inc_i => sprite_numbers_q[1][2].ENA
vert_inc_i => sprite_numbers_q[1][3].ENA
vert_inc_i => sprite_numbers_q[1][4].ENA
vert_inc_i => sprite_numbers_q[2][0].ENA
vert_inc_i => sprite_numbers_q[2][1].ENA
vert_inc_i => sprite_numbers_q[2][2].ENA
vert_inc_i => sprite_numbers_q[2][3].ENA
vert_inc_i => sprite_numbers_q[2][4].ENA
vert_inc_i => sprite_numbers_q[3][0].ENA
vert_inc_i => sprite_numbers_q[3][1].ENA
vert_inc_i => sprite_numbers_q[3][2].ENA
vert_inc_i => sprite_numbers_q[3][3].ENA
vert_inc_i => sprite_numbers_q[3][4].ENA
vert_inc_i => sprite_line_q[0].ENA
vert_inc_i => sprite_line_q[1].ENA
vert_inc_i => sprite_line_q[2].ENA
vert_inc_i => sprite_line_q[3].ENA
vert_inc_i => sprite_name_q[0].ENA
vert_inc_i => sprite_name_q[1].ENA
vert_inc_i => sprite_name_q[2].ENA
vert_inc_i => sprite_name_q[3].ENA
vert_inc_i => sprite_name_q[4].ENA
vert_inc_i => sprite_name_q[5].ENA
vert_inc_i => sprite_name_q[6].ENA
vert_inc_i => sprite_name_q[7].ENA
vert_inc_i => sprite_cols_q[0][0].ENA
vert_inc_i => sprite_cols_q[0][1].ENA
vert_inc_i => sprite_cols_q[0][2].ENA
vert_inc_i => sprite_cols_q[0][3].ENA
vert_inc_i => sprite_cols_q[1][0].ENA
vert_inc_i => sprite_cols_q[1][1].ENA
vert_inc_i => sprite_cols_q[1][2].ENA
vert_inc_i => sprite_cols_q[1][3].ENA
vert_inc_i => sprite_cols_q[2][0].ENA
vert_inc_i => sprite_cols_q[2][1].ENA
vert_inc_i => sprite_cols_q[2][2].ENA
vert_inc_i => sprite_cols_q[2][3].ENA
vert_inc_i => sprite_cols_q[3][0].ENA
vert_inc_i => sprite_cols_q[3][1].ENA
vert_inc_i => sprite_cols_q[3][2].ENA
vert_inc_i => sprite_cols_q[3][3].ENA
vert_inc_i => sprite_ec_q[0].ENA
vert_inc_i => sprite_ec_q[1].ENA
vert_inc_i => sprite_ec_q[2].ENA
vert_inc_i => sprite_ec_q[3].ENA
reg_size1_i => sprite_visible_s.OUTPUTSELECT
reg_size1_i => sprite_idx_q.OUTPUTSELECT
reg_size1_i => sprite_idx_q.OUTPUTSELECT
reg_size1_i => sprite_idx_q.OUTPUTSELECT
reg_size1_i => calc_vert.IN1
reg_mag1_i => \calc_vert:sprite_line_v[1].OUTPUTSELECT
reg_mag1_i => \calc_vert:sprite_line_v[2].OUTPUTSELECT
reg_mag1_i => \calc_vert:sprite_line_v[3].OUTPUTSELECT
reg_mag1_i => \calc_vert:sprite_line_v[4].OUTPUTSELECT
reg_mag1_i => sprite_line_s[0].OUTPUTSELECT
reg_mag1_i => sprite_line_s[1].OUTPUTSELECT
reg_mag1_i => sprite_line_s[2].OUTPUTSELECT
reg_mag1_i => sprite_line_s[3].OUTPUTSELECT
reg_mag1_i => seq.IN1
reg_mag1_i => seq.IN1
reg_mag1_i => seq.IN1
reg_mag1_i => seq.IN1
spr_5th_o <= spr_5th_o.DB_MAX_OUTPUT_PORT_TYPE
spr_5th_num_o[4] <= spr_5th_num_o.DB_MAX_OUTPUT_PORT_TYPE
spr_5th_num_o[3] <= spr_5th_num_o.DB_MAX_OUTPUT_PORT_TYPE
spr_5th_num_o[2] <= spr_5th_num_o.DB_MAX_OUTPUT_PORT_TYPE
spr_5th_num_o[1] <= spr_5th_num_o.DB_MAX_OUTPUT_PORT_TYPE
spr_5th_num_o[0] <= spr_5th_num_o.DB_MAX_OUTPUT_PORT_TYPE
stop_sprite_o <= stop_sprite_o.DB_MAX_OUTPUT_PORT_TYPE
spr_coll_o <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
spr_num_o[4] <= spr_num_o.DB_MAX_OUTPUT_PORT_TYPE
spr_num_o[3] <= spr_num_o.DB_MAX_OUTPUT_PORT_TYPE
spr_num_o[2] <= spr_num_o.DB_MAX_OUTPUT_PORT_TYPE
spr_num_o[1] <= spr_num_o.DB_MAX_OUTPUT_PORT_TYPE
spr_num_o[0] <= spr_num_o.DB_MAX_OUTPUT_PORT_TYPE
spr_line_o[3] <= sprite_line_q[3].DB_MAX_OUTPUT_PORT_TYPE
spr_line_o[2] <= sprite_line_q[2].DB_MAX_OUTPUT_PORT_TYPE
spr_line_o[1] <= sprite_line_q[1].DB_MAX_OUTPUT_PORT_TYPE
spr_line_o[0] <= sprite_line_q[0].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[7] <= sprite_name_q[7].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[6] <= sprite_name_q[6].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[5] <= sprite_name_q[5].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[4] <= sprite_name_q[4].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[3] <= sprite_name_q[3].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[2] <= sprite_name_q[2].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[1] <= sprite_name_q[1].DB_MAX_OUTPUT_PORT_TYPE
spr_name_o[0] <= sprite_name_q[0].DB_MAX_OUTPUT_PORT_TYPE
spr0_col_o[3] <= spr0_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr0_col_o[2] <= spr0_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr0_col_o[1] <= spr0_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr0_col_o[0] <= spr0_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr1_col_o[3] <= spr1_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr1_col_o[2] <= spr1_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr1_col_o[1] <= spr1_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr1_col_o[0] <= spr1_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr2_col_o[3] <= spr2_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr2_col_o[2] <= spr2_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr2_col_o[1] <= spr2_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr2_col_o[0] <= spr2_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr3_col_o[3] <= spr3_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr3_col_o[2] <= spr3_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr3_col_o[1] <= spr3_col_o.DB_MAX_OUTPUT_PORT_TYPE
spr3_col_o[0] <= spr3_col_o.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_col_mux:col_mux_b
vert_active_i => col_mux.IN0
hor_active_i => col_mux.IN1
blank_i => col_s.OUTPUTSELECT
blank_i => col_s.OUTPUTSELECT
blank_i => col_s.OUTPUTSELECT
blank_i => col_s.OUTPUTSELECT
reg_col0_i[3] => col_s.DATAA
reg_col0_i[3] => col_s.DATAA
reg_col0_i[2] => col_s.DATAA
reg_col0_i[2] => col_s.DATAA
reg_col0_i[1] => col_s.DATAA
reg_col0_i[1] => col_s.DATAA
reg_col0_i[0] => col_s.DATAA
reg_col0_i[0] => col_s.DATAA
pat_col_i[3] => col_s.DATAB
pat_col_i[3] => Equal4.IN3
pat_col_i[2] => col_s.DATAB
pat_col_i[2] => Equal4.IN2
pat_col_i[1] => col_s.DATAB
pat_col_i[1] => Equal4.IN1
pat_col_i[0] => col_s.DATAB
pat_col_i[0] => Equal4.IN0
spr0_col_i[3] => col_s.DATAB
spr0_col_i[3] => Equal0.IN3
spr0_col_i[2] => col_s.DATAB
spr0_col_i[2] => Equal0.IN2
spr0_col_i[1] => col_s.DATAB
spr0_col_i[1] => Equal0.IN1
spr0_col_i[0] => col_s.DATAB
spr0_col_i[0] => Equal0.IN0
spr1_col_i[3] => col_s.DATAB
spr1_col_i[3] => Equal1.IN3
spr1_col_i[2] => col_s.DATAB
spr1_col_i[2] => Equal1.IN2
spr1_col_i[1] => col_s.DATAB
spr1_col_i[1] => Equal1.IN1
spr1_col_i[0] => col_s.DATAB
spr1_col_i[0] => Equal1.IN0
spr2_col_i[3] => col_s.DATAB
spr2_col_i[3] => Equal2.IN3
spr2_col_i[2] => col_s.DATAB
spr2_col_i[2] => Equal2.IN2
spr2_col_i[1] => col_s.DATAB
spr2_col_i[1] => Equal2.IN1
spr2_col_i[0] => col_s.DATAB
spr2_col_i[0] => Equal2.IN0
spr3_col_i[3] => col_s.DATAB
spr3_col_i[3] => Equal3.IN3
spr3_col_i[2] => col_s.DATAB
spr3_col_i[2] => Equal3.IN2
spr3_col_i[1] => col_s.DATAB
spr3_col_i[1] => Equal3.IN1
spr3_col_i[0] => col_s.DATAB
spr3_col_i[0] => Equal3.IN0
col_o[3] <= col_s.DB_MAX_OUTPUT_PORT_TYPE
col_o[2] <= col_s.DB_MAX_OUTPUT_PORT_TYPE
col_o[1] <= col_s.DB_MAX_OUTPUT_PORT_TYPE
col_o[0] <= col_s.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|YM2149:psg
clock_i => audio_ch_c_o[0]~reg0.CLK
clock_i => audio_ch_c_o[1]~reg0.CLK
clock_i => audio_ch_c_o[2]~reg0.CLK
clock_i => audio_ch_c_o[3]~reg0.CLK
clock_i => audio_ch_c_o[4]~reg0.CLK
clock_i => audio_ch_c_o[5]~reg0.CLK
clock_i => audio_ch_c_o[6]~reg0.CLK
clock_i => audio_ch_c_o[7]~reg0.CLK
clock_i => audio_ch_b_o[0]~reg0.CLK
clock_i => audio_ch_b_o[1]~reg0.CLK
clock_i => audio_ch_b_o[2]~reg0.CLK
clock_i => audio_ch_b_o[3]~reg0.CLK
clock_i => audio_ch_b_o[4]~reg0.CLK
clock_i => audio_ch_b_o[5]~reg0.CLK
clock_i => audio_ch_b_o[6]~reg0.CLK
clock_i => audio_ch_b_o[7]~reg0.CLK
clock_i => audio_ch_a_o[0]~reg0.CLK
clock_i => audio_ch_a_o[1]~reg0.CLK
clock_i => audio_ch_a_o[2]~reg0.CLK
clock_i => audio_ch_a_o[3]~reg0.CLK
clock_i => audio_ch_a_o[4]~reg0.CLK
clock_i => audio_ch_a_o[5]~reg0.CLK
clock_i => audio_ch_a_o[6]~reg0.CLK
clock_i => audio_ch_a_o[7]~reg0.CLK
clock_i => audio_ch_mix_o[0]~reg0.CLK
clock_i => audio_ch_mix_o[1]~reg0.CLK
clock_i => audio_ch_mix_o[2]~reg0.CLK
clock_i => audio_ch_mix_o[3]~reg0.CLK
clock_i => audio_ch_mix_o[4]~reg0.CLK
clock_i => audio_ch_mix_o[5]~reg0.CLK
clock_i => audio_ch_mix_o[6]~reg0.CLK
clock_i => audio_ch_mix_o[7]~reg0.CLK
clock_i => C[0].CLK
clock_i => C[1].CLK
clock_i => C[2].CLK
clock_i => C[3].CLK
clock_i => C[4].CLK
clock_i => B[0].CLK
clock_i => B[1].CLK
clock_i => B[2].CLK
clock_i => B[3].CLK
clock_i => B[4].CLK
clock_i => A[0].CLK
clock_i => A[1].CLK
clock_i => A[2].CLK
clock_i => A[3].CLK
clock_i => A[4].CLK
clock_i => env_hold.CLK
clock_i => env_inc.CLK
clock_i => env_vol[0].CLK
clock_i => env_vol[1].CLK
clock_i => env_vol[2].CLK
clock_i => env_vol[3].CLK
clock_i => env_vol[4].CLK
clock_i => env_gen_cnt[0].CLK
clock_i => env_gen_cnt[1].CLK
clock_i => env_gen_cnt[2].CLK
clock_i => env_gen_cnt[3].CLK
clock_i => env_gen_cnt[4].CLK
clock_i => env_gen_cnt[5].CLK
clock_i => env_gen_cnt[6].CLK
clock_i => env_gen_cnt[7].CLK
clock_i => env_gen_cnt[8].CLK
clock_i => env_gen_cnt[9].CLK
clock_i => env_gen_cnt[10].CLK
clock_i => env_gen_cnt[11].CLK
clock_i => env_gen_cnt[12].CLK
clock_i => env_gen_cnt[13].CLK
clock_i => env_gen_cnt[14].CLK
clock_i => env_gen_cnt[15].CLK
clock_i => env_ena.CLK
clock_i => tone_gen_op[1].CLK
clock_i => tone_gen_op[2].CLK
clock_i => tone_gen_op[3].CLK
clock_i => tone_gen_cnt[3][0].CLK
clock_i => tone_gen_cnt[3][1].CLK
clock_i => tone_gen_cnt[3][2].CLK
clock_i => tone_gen_cnt[3][3].CLK
clock_i => tone_gen_cnt[3][4].CLK
clock_i => tone_gen_cnt[3][5].CLK
clock_i => tone_gen_cnt[3][6].CLK
clock_i => tone_gen_cnt[3][7].CLK
clock_i => tone_gen_cnt[3][8].CLK
clock_i => tone_gen_cnt[3][9].CLK
clock_i => tone_gen_cnt[3][10].CLK
clock_i => tone_gen_cnt[3][11].CLK
clock_i => tone_gen_cnt[2][0].CLK
clock_i => tone_gen_cnt[2][1].CLK
clock_i => tone_gen_cnt[2][2].CLK
clock_i => tone_gen_cnt[2][3].CLK
clock_i => tone_gen_cnt[2][4].CLK
clock_i => tone_gen_cnt[2][5].CLK
clock_i => tone_gen_cnt[2][6].CLK
clock_i => tone_gen_cnt[2][7].CLK
clock_i => tone_gen_cnt[2][8].CLK
clock_i => tone_gen_cnt[2][9].CLK
clock_i => tone_gen_cnt[2][10].CLK
clock_i => tone_gen_cnt[2][11].CLK
clock_i => tone_gen_cnt[1][0].CLK
clock_i => tone_gen_cnt[1][1].CLK
clock_i => tone_gen_cnt[1][2].CLK
clock_i => tone_gen_cnt[1][3].CLK
clock_i => tone_gen_cnt[1][4].CLK
clock_i => tone_gen_cnt[1][5].CLK
clock_i => tone_gen_cnt[1][6].CLK
clock_i => tone_gen_cnt[1][7].CLK
clock_i => tone_gen_cnt[1][8].CLK
clock_i => tone_gen_cnt[1][9].CLK
clock_i => tone_gen_cnt[1][10].CLK
clock_i => tone_gen_cnt[1][11].CLK
clock_i => poly17[0].CLK
clock_i => poly17[1].CLK
clock_i => poly17[2].CLK
clock_i => poly17[3].CLK
clock_i => poly17[4].CLK
clock_i => poly17[5].CLK
clock_i => poly17[6].CLK
clock_i => poly17[7].CLK
clock_i => poly17[8].CLK
clock_i => poly17[9].CLK
clock_i => poly17[10].CLK
clock_i => poly17[11].CLK
clock_i => poly17[12].CLK
clock_i => poly17[13].CLK
clock_i => poly17[14].CLK
clock_i => poly17[15].CLK
clock_i => poly17[16].CLK
clock_i => noise_gen_cnt[0].CLK
clock_i => noise_gen_cnt[1].CLK
clock_i => noise_gen_cnt[2].CLK
clock_i => noise_gen_cnt[3].CLK
clock_i => noise_gen_cnt[4].CLK
clock_i => noise_div.CLK
clock_i => cnt_div[0].CLK
clock_i => cnt_div[1].CLK
clock_i => cnt_div[2].CLK
clock_i => cnt_div[3].CLK
clock_i => ena_div_noise.CLK
clock_i => ena_div.CLK
clock_en_i => env_vol.OUTPUTSELECT
clock_en_i => env_vol.OUTPUTSELECT
clock_en_i => env_vol.OUTPUTSELECT
clock_en_i => env_vol.OUTPUTSELECT
clock_en_i => env_vol.OUTPUTSELECT
clock_en_i => env_hold.OUTPUTSELECT
clock_en_i => env_inc.OUTPUTSELECT
clock_en_i => tone_gen_cnt[2][10].ENA
clock_en_i => tone_gen_cnt[2][9].ENA
clock_en_i => tone_gen_cnt[2][8].ENA
clock_en_i => tone_gen_cnt[2][7].ENA
clock_en_i => tone_gen_cnt[2][6].ENA
clock_en_i => tone_gen_cnt[2][5].ENA
clock_en_i => tone_gen_cnt[2][4].ENA
clock_en_i => tone_gen_cnt[2][3].ENA
clock_en_i => tone_gen_cnt[2][2].ENA
clock_en_i => tone_gen_cnt[2][1].ENA
clock_en_i => tone_gen_cnt[2][0].ENA
clock_en_i => tone_gen_cnt[3][11].ENA
clock_en_i => tone_gen_cnt[3][10].ENA
clock_en_i => tone_gen_cnt[3][9].ENA
clock_en_i => tone_gen_cnt[3][8].ENA
clock_en_i => tone_gen_cnt[3][7].ENA
clock_en_i => tone_gen_cnt[3][6].ENA
clock_en_i => tone_gen_cnt[3][5].ENA
clock_en_i => tone_gen_cnt[3][4].ENA
clock_en_i => tone_gen_cnt[3][3].ENA
clock_en_i => tone_gen_cnt[3][2].ENA
clock_en_i => tone_gen_cnt[3][1].ENA
clock_en_i => tone_gen_cnt[3][0].ENA
clock_en_i => tone_gen_op[3].ENA
clock_en_i => tone_gen_op[2].ENA
clock_en_i => env_ena.ENA
clock_en_i => env_gen_cnt[15].ENA
clock_en_i => env_gen_cnt[14].ENA
clock_en_i => env_gen_cnt[13].ENA
clock_en_i => env_gen_cnt[12].ENA
clock_en_i => env_gen_cnt[11].ENA
clock_en_i => env_gen_cnt[10].ENA
clock_en_i => env_gen_cnt[9].ENA
clock_en_i => env_gen_cnt[8].ENA
clock_en_i => env_gen_cnt[7].ENA
clock_en_i => env_gen_cnt[6].ENA
clock_en_i => env_gen_cnt[5].ENA
clock_en_i => env_gen_cnt[4].ENA
clock_en_i => env_gen_cnt[3].ENA
clock_en_i => env_gen_cnt[2].ENA
clock_en_i => env_gen_cnt[1].ENA
clock_en_i => poly17[0].ENA
clock_en_i => A[4].ENA
clock_en_i => A[3].ENA
clock_en_i => A[2].ENA
clock_en_i => A[1].ENA
clock_en_i => A[0].ENA
clock_en_i => tone_gen_op[1].ENA
clock_en_i => B[4].ENA
clock_en_i => B[3].ENA
clock_en_i => B[2].ENA
clock_en_i => B[1].ENA
clock_en_i => B[0].ENA
clock_en_i => C[4].ENA
clock_en_i => env_gen_cnt[0].ENA
clock_en_i => C[3].ENA
clock_en_i => C[2].ENA
clock_en_i => C[1].ENA
clock_en_i => C[0].ENA
clock_en_i => tone_gen_cnt[2][11].ENA
clock_en_i => tone_gen_cnt[1][0].ENA
clock_en_i => tone_gen_cnt[1][1].ENA
clock_en_i => tone_gen_cnt[1][2].ENA
clock_en_i => tone_gen_cnt[1][3].ENA
clock_en_i => tone_gen_cnt[1][4].ENA
clock_en_i => tone_gen_cnt[1][5].ENA
clock_en_i => tone_gen_cnt[1][6].ENA
clock_en_i => tone_gen_cnt[1][7].ENA
clock_en_i => tone_gen_cnt[1][8].ENA
clock_en_i => tone_gen_cnt[1][9].ENA
clock_en_i => tone_gen_cnt[1][10].ENA
clock_en_i => tone_gen_cnt[1][11].ENA
clock_en_i => poly17[1].ENA
clock_en_i => poly17[2].ENA
clock_en_i => poly17[3].ENA
clock_en_i => poly17[4].ENA
clock_en_i => poly17[5].ENA
clock_en_i => poly17[6].ENA
clock_en_i => poly17[7].ENA
clock_en_i => poly17[8].ENA
clock_en_i => poly17[9].ENA
clock_en_i => poly17[10].ENA
clock_en_i => poly17[11].ENA
clock_en_i => poly17[12].ENA
clock_en_i => poly17[13].ENA
clock_en_i => poly17[14].ENA
clock_en_i => poly17[15].ENA
clock_en_i => poly17[16].ENA
clock_en_i => noise_gen_cnt[0].ENA
clock_en_i => noise_gen_cnt[1].ENA
clock_en_i => noise_gen_cnt[2].ENA
clock_en_i => noise_gen_cnt[3].ENA
clock_en_i => noise_gen_cnt[4].ENA
clock_en_i => noise_div.ENA
clock_en_i => cnt_div[0].ENA
clock_en_i => cnt_div[1].ENA
clock_en_i => cnt_div[2].ENA
clock_en_i => cnt_div[3].ENA
clock_en_i => ena_div_noise.ENA
clock_en_i => ena_div.ENA
reset_i => audio_ch_mix_o.OUTPUTSELECT
reset_i => audio_ch_mix_o.OUTPUTSELECT
reset_i => audio_ch_mix_o.OUTPUTSELECT
reset_i => audio_ch_mix_o.OUTPUTSELECT
reset_i => audio_ch_mix_o.OUTPUTSELECT
reset_i => audio_ch_mix_o.OUTPUTSELECT
reset_i => audio_ch_mix_o.OUTPUTSELECT
reset_i => audio_ch_mix_o.OUTPUTSELECT
reset_i => audio_ch_a_o.OUTPUTSELECT
reset_i => audio_ch_a_o.OUTPUTSELECT
reset_i => audio_ch_a_o.OUTPUTSELECT
reset_i => audio_ch_a_o.OUTPUTSELECT
reset_i => audio_ch_a_o.OUTPUTSELECT
reset_i => audio_ch_a_o.OUTPUTSELECT
reset_i => audio_ch_a_o.OUTPUTSELECT
reset_i => audio_ch_a_o.OUTPUTSELECT
reset_i => audio_ch_b_o.OUTPUTSELECT
reset_i => audio_ch_b_o.OUTPUTSELECT
reset_i => audio_ch_b_o.OUTPUTSELECT
reset_i => audio_ch_b_o.OUTPUTSELECT
reset_i => audio_ch_b_o.OUTPUTSELECT
reset_i => audio_ch_b_o.OUTPUTSELECT
reset_i => audio_ch_b_o.OUTPUTSELECT
reset_i => audio_ch_b_o.OUTPUTSELECT
reset_i => audio_ch_c_o.OUTPUTSELECT
reset_i => audio_ch_c_o.OUTPUTSELECT
reset_i => audio_ch_c_o.OUTPUTSELECT
reset_i => audio_ch_c_o.OUTPUTSELECT
reset_i => audio_ch_c_o.OUTPUTSELECT
reset_i => audio_ch_c_o.OUTPUTSELECT
reset_i => audio_ch_c_o.OUTPUTSELECT
reset_i => audio_ch_c_o.OUTPUTSELECT
reset_i => regs_q[15][0].ACLR
reset_i => regs_q[15][1].ACLR
reset_i => regs_q[15][2].ACLR
reset_i => regs_q[15][3].ACLR
reset_i => regs_q[15][4].ACLR
reset_i => regs_q[15][5].ACLR
reset_i => regs_q[15][6].ACLR
reset_i => regs_q[15][7].ACLR
reset_i => regs_q[13][0].ACLR
reset_i => regs_q[13][1].ACLR
reset_i => regs_q[13][2].ACLR
reset_i => regs_q[13][3].ACLR
reset_i => regs_q[12][0].ACLR
reset_i => regs_q[12][1].ACLR
reset_i => regs_q[12][2].ACLR
reset_i => regs_q[12][3].ACLR
reset_i => regs_q[12][4].ACLR
reset_i => regs_q[12][5].ACLR
reset_i => regs_q[12][6].ACLR
reset_i => regs_q[12][7].ACLR
reset_i => regs_q[11][0].ACLR
reset_i => regs_q[11][1].ACLR
reset_i => regs_q[11][2].ACLR
reset_i => regs_q[11][3].ACLR
reset_i => regs_q[11][4].ACLR
reset_i => regs_q[11][5].ACLR
reset_i => regs_q[11][6].ACLR
reset_i => regs_q[11][7].ACLR
reset_i => regs_q[10][0].ACLR
reset_i => regs_q[10][1].ACLR
reset_i => regs_q[10][2].ACLR
reset_i => regs_q[10][3].ACLR
reset_i => regs_q[10][4].ACLR
reset_i => regs_q[9][0].ACLR
reset_i => regs_q[9][1].ACLR
reset_i => regs_q[9][2].ACLR
reset_i => regs_q[9][3].ACLR
reset_i => regs_q[9][4].ACLR
reset_i => regs_q[8][0].ACLR
reset_i => regs_q[8][1].ACLR
reset_i => regs_q[8][2].ACLR
reset_i => regs_q[8][3].ACLR
reset_i => regs_q[8][4].ACLR
reset_i => regs_q[7][0].PRESET
reset_i => regs_q[7][1].PRESET
reset_i => regs_q[7][2].PRESET
reset_i => regs_q[7][3].PRESET
reset_i => regs_q[7][4].PRESET
reset_i => regs_q[7][5].PRESET
reset_i => regs_q[7][6].PRESET
reset_i => regs_q[7][7].PRESET
reset_i => regs_q[6][0].ACLR
reset_i => regs_q[6][1].ACLR
reset_i => regs_q[6][2].ACLR
reset_i => regs_q[6][3].ACLR
reset_i => regs_q[6][4].ACLR
reset_i => regs_q[5][0].ACLR
reset_i => regs_q[5][1].ACLR
reset_i => regs_q[5][2].ACLR
reset_i => regs_q[5][3].ACLR
reset_i => regs_q[4][0].ACLR
reset_i => regs_q[4][1].ACLR
reset_i => regs_q[4][2].ACLR
reset_i => regs_q[4][3].ACLR
reset_i => regs_q[4][4].ACLR
reset_i => regs_q[4][5].ACLR
reset_i => regs_q[4][6].ACLR
reset_i => regs_q[4][7].ACLR
reset_i => regs_q[3][0].ACLR
reset_i => regs_q[3][1].ACLR
reset_i => regs_q[3][2].ACLR
reset_i => regs_q[3][3].ACLR
reset_i => regs_q[2][0].ACLR
reset_i => regs_q[2][1].ACLR
reset_i => regs_q[2][2].ACLR
reset_i => regs_q[2][3].ACLR
reset_i => regs_q[2][4].ACLR
reset_i => regs_q[2][5].ACLR
reset_i => regs_q[2][6].ACLR
reset_i => regs_q[2][7].ACLR
reset_i => regs_q[1][0].ACLR
reset_i => regs_q[1][1].ACLR
reset_i => regs_q[1][2].ACLR
reset_i => regs_q[1][3].ACLR
reset_i => regs_q[0][0].ACLR
reset_i => regs_q[0][1].ACLR
reset_i => regs_q[0][2].ACLR
reset_i => regs_q[0][3].ACLR
reset_i => regs_q[0][4].ACLR
reset_i => regs_q[0][5].ACLR
reset_i => regs_q[0][6].ACLR
reset_i => regs_q[0][7].ACLR
reset_i => reg_addr_q[0].ACLR
reset_i => reg_addr_q[1].ACLR
reset_i => reg_addr_q[2].ACLR
reset_i => reg_addr_q[3].ACLR
reset_i => reg_addr_q[4].ACLR
reset_i => reg_addr_q[5].ACLR
reset_i => reg_addr_q[6].ACLR
reset_i => reg_addr_q[7].ACLR
sel_n_i => cnt_div.DATAB
ayymmode_i => audio_ch_mix_o.OUTPUTSELECT
ayymmode_i => audio_ch_mix_o.OUTPUTSELECT
ayymmode_i => audio_ch_mix_o.OUTPUTSELECT
ayymmode_i => audio_ch_mix_o.OUTPUTSELECT
ayymmode_i => audio_ch_mix_o.OUTPUTSELECT
ayymmode_i => audio_ch_mix_o.OUTPUTSELECT
ayymmode_i => audio_ch_mix_o.OUTPUTSELECT
ayymmode_i => audio_ch_mix_o.OUTPUTSELECT
ayymmode_i => audio_ch_a_o.OUTPUTSELECT
ayymmode_i => audio_ch_a_o.OUTPUTSELECT
ayymmode_i => audio_ch_a_o.OUTPUTSELECT
ayymmode_i => audio_ch_a_o.OUTPUTSELECT
ayymmode_i => audio_ch_a_o.OUTPUTSELECT
ayymmode_i => audio_ch_a_o.OUTPUTSELECT
ayymmode_i => audio_ch_a_o.OUTPUTSELECT
ayymmode_i => audio_ch_a_o.OUTPUTSELECT
ayymmode_i => audio_ch_b_o.OUTPUTSELECT
ayymmode_i => audio_ch_b_o.OUTPUTSELECT
ayymmode_i => audio_ch_b_o.OUTPUTSELECT
ayymmode_i => audio_ch_b_o.OUTPUTSELECT
ayymmode_i => audio_ch_b_o.OUTPUTSELECT
ayymmode_i => audio_ch_b_o.OUTPUTSELECT
ayymmode_i => audio_ch_b_o.OUTPUTSELECT
ayymmode_i => audio_ch_b_o.OUTPUTSELECT
ayymmode_i => audio_ch_c_o.OUTPUTSELECT
ayymmode_i => audio_ch_c_o.OUTPUTSELECT
ayymmode_i => audio_ch_c_o.OUTPUTSELECT
ayymmode_i => audio_ch_c_o.OUTPUTSELECT
ayymmode_i => audio_ch_c_o.OUTPUTSELECT
ayymmode_i => audio_ch_c_o.OUTPUTSELECT
ayymmode_i => audio_ch_c_o.OUTPUTSELECT
ayymmode_i => audio_ch_c_o.OUTPUTSELECT
data_i[0] => Mux10.IN0
data_i[0] => Mux14.IN0
data_i[0] => Mux22.IN0
data_i[0] => Mux26.IN0
data_i[0] => Mux34.IN0
data_i[0] => Mux38.IN0
data_i[0] => Mux43.IN0
data_i[0] => Mux51.IN0
data_i[0] => Mux56.IN0
data_i[0] => Mux61.IN0
data_i[0] => Mux66.IN0
data_i[0] => Mux74.IN0
data_i[0] => Mux82.IN0
data_i[0] => Mux86.IN0
data_i[0] => Mux94.IN0
data_i[0] => reg_addr_q[0].DATAIN
data_i[1] => Mux9.IN0
data_i[1] => Mux13.IN0
data_i[1] => Mux21.IN0
data_i[1] => Mux25.IN0
data_i[1] => Mux33.IN0
data_i[1] => Mux37.IN0
data_i[1] => Mux42.IN0
data_i[1] => Mux50.IN0
data_i[1] => Mux55.IN0
data_i[1] => Mux60.IN0
data_i[1] => Mux65.IN0
data_i[1] => Mux73.IN0
data_i[1] => Mux81.IN0
data_i[1] => Mux85.IN0
data_i[1] => Mux93.IN0
data_i[1] => reg_addr_q[1].DATAIN
data_i[2] => Mux8.IN0
data_i[2] => Mux12.IN0
data_i[2] => Mux20.IN0
data_i[2] => Mux24.IN0
data_i[2] => Mux32.IN0
data_i[2] => Mux36.IN0
data_i[2] => Mux41.IN0
data_i[2] => Mux49.IN0
data_i[2] => Mux54.IN0
data_i[2] => Mux59.IN0
data_i[2] => Mux64.IN0
data_i[2] => Mux72.IN0
data_i[2] => Mux80.IN0
data_i[2] => Mux84.IN0
data_i[2] => Mux92.IN0
data_i[2] => reg_addr_q[2].DATAIN
data_i[3] => Mux7.IN0
data_i[3] => Mux11.IN0
data_i[3] => Mux19.IN0
data_i[3] => Mux23.IN0
data_i[3] => Mux31.IN0
data_i[3] => Mux35.IN0
data_i[3] => Mux40.IN0
data_i[3] => Mux48.IN0
data_i[3] => Mux53.IN0
data_i[3] => Mux58.IN0
data_i[3] => Mux63.IN0
data_i[3] => Mux71.IN0
data_i[3] => Mux79.IN0
data_i[3] => Mux83.IN0
data_i[3] => Mux91.IN0
data_i[3] => reg_addr_q[3].DATAIN
data_i[4] => Mux6.IN0
data_i[4] => Mux18.IN0
data_i[4] => Mux30.IN0
data_i[4] => Mux39.IN0
data_i[4] => Mux47.IN0
data_i[4] => Mux52.IN0
data_i[4] => Mux57.IN0
data_i[4] => Mux62.IN0
data_i[4] => Mux70.IN0
data_i[4] => Mux78.IN0
data_i[4] => Mux90.IN0
data_i[4] => reg_addr_q[4].DATAIN
data_i[5] => Mux5.IN0
data_i[5] => Mux17.IN0
data_i[5] => Mux29.IN0
data_i[5] => Mux46.IN0
data_i[5] => Mux69.IN0
data_i[5] => Mux77.IN0
data_i[5] => Mux89.IN0
data_i[5] => reg_addr_q[5].DATAIN
data_i[6] => Mux4.IN0
data_i[6] => Mux16.IN0
data_i[6] => Mux28.IN0
data_i[6] => Mux45.IN0
data_i[6] => Mux68.IN0
data_i[6] => Mux76.IN0
data_i[6] => Mux88.IN0
data_i[6] => reg_addr_q[6].DATAIN
data_i[7] => Mux3.IN0
data_i[7] => Mux15.IN0
data_i[7] => Mux27.IN0
data_i[7] => Mux44.IN0
data_i[7] => Mux67.IN0
data_i[7] => Mux75.IN0
data_i[7] => Mux87.IN0
data_i[7] => reg_addr_q[7].DATAIN
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
a9_l_i => process_0.IN0
a8_i => process_0.IN1
bdir_i => Mux0.IN8
bdir_i => Mux1.IN7
bdir_i => Mux2.IN7
bc1_i => Mux0.IN9
bc1_i => Mux1.IN8
bc1_i => Mux2.IN8
bc2_i => Mux0.IN10
bc2_i => Mux1.IN9
bc2_i => Mux2.IN9
port_a_i[0] => Mux102.IN0
port_a_i[1] => Mux101.IN0
port_a_i[2] => Mux100.IN0
port_a_i[3] => Mux99.IN0
port_a_i[4] => Mux98.IN4
port_a_i[5] => Mux97.IN8
port_a_i[6] => Mux96.IN8
port_a_i[7] => Mux95.IN8
port_b_o[0] <= regs_q[15][0].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[1] <= regs_q[15][1].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[2] <= regs_q[15][2].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[3] <= regs_q[15][3].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[4] <= regs_q[15][4].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[5] <= regs_q[15][5].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[6] <= regs_q[15][6].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[7] <= regs_q[15][7].DB_MAX_OUTPUT_PORT_TYPE
audio_ch_a_o[0] <= audio_ch_a_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_a_o[1] <= audio_ch_a_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_a_o[2] <= audio_ch_a_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_a_o[3] <= audio_ch_a_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_a_o[4] <= audio_ch_a_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_a_o[5] <= audio_ch_a_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_a_o[6] <= audio_ch_a_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_a_o[7] <= audio_ch_a_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_b_o[0] <= audio_ch_b_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_b_o[1] <= audio_ch_b_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_b_o[2] <= audio_ch_b_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_b_o[3] <= audio_ch_b_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_b_o[4] <= audio_ch_b_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_b_o[5] <= audio_ch_b_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_b_o[6] <= audio_ch_b_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_b_o[7] <= audio_ch_b_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_c_o[0] <= audio_ch_c_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_c_o[1] <= audio_ch_c_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_c_o[2] <= audio_ch_c_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_c_o[3] <= audio_ch_c_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_c_o[4] <= audio_ch_c_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_c_o[5] <= audio_ch_c_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_c_o[6] <= audio_ch_c_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_c_o[7] <= audio_ch_c_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_mix_o[0] <= audio_ch_mix_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_mix_o[1] <= audio_ch_mix_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_mix_o[2] <= audio_ch_mix_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_mix_o[3] <= audio_ch_mix_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_mix_o[4] <= audio_ch_mix_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_mix_o[5] <= audio_ch_mix_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_mix_o[6] <= audio_ch_mix_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_ch_mix_o[7] <= audio_ch_mix_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|PIO:pio
reset_i => portc_r[0].PRESET
reset_i => portc_r[1].PRESET
reset_i => portc_r[2].PRESET
reset_i => portc_r[3].PRESET
reset_i => portc_r[4].PRESET
reset_i => portc_r[5].PRESET
reset_i => portc_r[6].PRESET
reset_i => portc_r[7].ACLR
reset_i => porta_r[0].ALOAD
reset_i => porta_r[1].ALOAD
reset_i => porta_r[2].ALOAD
reset_i => porta_r[3].ALOAD
reset_i => porta_r[4].ALOAD
reset_i => porta_r[5].ALOAD
reset_i => porta_r[6].ALOAD
reset_i => porta_r[7].ALOAD
ipl_en_i => porta_r[0].ADATA
ipl_en_i => porta_r[1].ADATA
ipl_en_i => porta_r[2].ADATA
ipl_en_i => porta_r[3].ADATA
ipl_en_i => porta_r[4].ADATA
ipl_en_i => porta_r[5].ADATA
ipl_en_i => porta_r[6].ADATA
ipl_en_i => porta_r[7].ADATA
addr_i[0] => Equal0.IN3
addr_i[0] => Equal1.IN3
addr_i[0] => Equal2.IN3
addr_i[0] => Equal3.IN3
addr_i[1] => Equal0.IN2
addr_i[1] => Equal1.IN2
addr_i[1] => Equal2.IN2
addr_i[1] => Equal3.IN2
data_i[0] => portc_r.DATAB
data_i[0] => portc_r.DATAB
data_i[0] => portc_r.DATAB
data_i[0] => portc_r.DATAB
data_i[0] => portc_r.DATAB
data_i[0] => portc_r.DATAB
data_i[0] => portc_r.DATAB
data_i[0] => portc_r.DATAB
data_i[0] => portc_r.DATAB
data_i[0] => porta_r[0].DATAIN
data_i[1] => Decoder0.IN2
data_i[1] => portc_r.DATAB
data_i[1] => porta_r[1].DATAIN
data_i[2] => Decoder0.IN1
data_i[2] => portc_r.DATAB
data_i[2] => porta_r[2].DATAIN
data_i[3] => Decoder0.IN0
data_i[3] => portc_r.DATAB
data_i[3] => porta_r[3].DATAIN
data_i[4] => portc_r.DATAB
data_i[4] => porta_r[4].DATAIN
data_i[5] => portc_r.DATAB
data_i[5] => porta_r[5].DATAIN
data_i[6] => portc_r.DATAB
data_i[6] => porta_r[6].DATAIN
data_i[7] => portc_r.DATAB
data_i[7] => process_0.IN1
data_i[7] => porta_r[7].DATAIN
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
has_data_o <= has_data_o.DB_MAX_OUTPUT_PORT_TYPE
cs_i => rd_cs_s.IN0
cs_i => wr_cs_s.IN0
rd_i => rd_cs_s.IN1
wr_i => wr_cs_s.IN1
port_a_o[0] <= porta_r[0].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[1] <= porta_r[1].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[2] <= porta_r[2].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[3] <= porta_r[3].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[4] <= porta_r[4].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[5] <= porta_r[5].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[6] <= porta_r[6].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[7] <= porta_r[7].DB_MAX_OUTPUT_PORT_TYPE
port_b_i[0] => data_o.DATAB
port_b_i[1] => data_o.DATAB
port_b_i[2] => data_o.DATAB
port_b_i[3] => data_o.DATAB
port_b_i[4] => data_o.DATAB
port_b_i[5] => data_o.DATAB
port_b_i[6] => data_o.DATAB
port_b_i[7] => data_o.DATAB
port_c_o[0] <= portc_r[0].DB_MAX_OUTPUT_PORT_TYPE
port_c_o[1] <= portc_r[1].DB_MAX_OUTPUT_PORT_TYPE
port_c_o[2] <= portc_r[2].DB_MAX_OUTPUT_PORT_TYPE
port_c_o[3] <= portc_r[3].DB_MAX_OUTPUT_PORT_TYPE
port_c_o[4] <= portc_r[4].DB_MAX_OUTPUT_PORT_TYPE
port_c_o[5] <= portc_r[5].DB_MAX_OUTPUT_PORT_TYPE
port_c_o[6] <= portc_r[6].DB_MAX_OUTPUT_PORT_TYPE
port_c_o[7] <= portc_r[7].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|exp_slot:exp1
reset_i => exp_reg_s[0].ALOAD
reset_i => exp_reg_s[1].ALOAD
reset_i => exp_reg_s[2].ALOAD
reset_i => exp_reg_s[3].ALOAD
reset_i => exp_reg_s[4].ALOAD
reset_i => exp_reg_s[5].ALOAD
reset_i => exp_reg_s[6].ALOAD
reset_i => exp_reg_s[7].ALOAD
ipl_en_i => exp_reg_s[0].ADATA
ipl_en_i => exp_reg_s[1].ADATA
ipl_en_i => exp_reg_s[2].ADATA
ipl_en_i => exp_reg_s[3].ADATA
ipl_en_i => exp_reg_s[4].ADATA
ipl_en_i => exp_reg_s[5].ADATA
ipl_en_i => exp_reg_s[6].ADATA
ipl_en_i => exp_reg_s[7].ADATA
addr_i[0] => WideAnd0.IN0
addr_i[1] => WideAnd0.IN1
addr_i[2] => WideAnd0.IN2
addr_i[3] => WideAnd0.IN3
addr_i[4] => WideAnd0.IN4
addr_i[5] => WideAnd0.IN5
addr_i[6] => WideAnd0.IN6
addr_i[7] => WideAnd0.IN7
addr_i[8] => WideAnd0.IN8
addr_i[9] => WideAnd0.IN9
addr_i[10] => WideAnd0.IN10
addr_i[11] => WideAnd0.IN11
addr_i[12] => WideAnd0.IN12
addr_i[13] => WideAnd0.IN13
addr_i[14] => WideAnd0.IN14
addr_i[14] => Mux0.IN1
addr_i[14] => Mux1.IN1
addr_i[15] => WideAnd0.IN15
addr_i[15] => Mux0.IN0
addr_i[15] => Mux1.IN0
data_i[0] => exp_reg_s[0].DATAIN
data_i[1] => exp_reg_s[1].DATAIN
data_i[2] => exp_reg_s[2].DATAIN
data_i[3] => exp_reg_s[3].DATAIN
data_i[4] => exp_reg_s[4].DATAIN
data_i[5] => exp_reg_s[5].DATAIN
data_i[6] => exp_reg_s[6].DATAIN
data_i[7] => exp_reg_s[7].DATAIN
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
has_data_o <= exp_rd_s.DB_MAX_OUTPUT_PORT_TYPE
sltsl_n_i => exp_wr_s.IN0
sltsl_n_i => exp_rd_s.IN0
sltsl_n_i => expsltsl_n_o.IN1
sltsl_n_i => expsltsl_n_o.IN1
sltsl_n_i => expsltsl_n_o.IN1
sltsl_n_i => expsltsl_n_o.IN1
rd_n_i => exp_rd_s.IN1
wr_n_i => exp_wr_s.IN1
expsltsl_n_o[0] <= expsltsl_n_o.DB_MAX_OUTPUT_PORT_TYPE
expsltsl_n_o[1] <= expsltsl_n_o.DB_MAX_OUTPUT_PORT_TYPE
expsltsl_n_o[2] <= expsltsl_n_o.DB_MAX_OUTPUT_PORT_TYPE
expsltsl_n_o[3] <= expsltsl_n_o.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|exp_slot:exp3
reset_i => exp_reg_s[0].ALOAD
reset_i => exp_reg_s[1].ALOAD
reset_i => exp_reg_s[2].ALOAD
reset_i => exp_reg_s[3].ALOAD
reset_i => exp_reg_s[4].ALOAD
reset_i => exp_reg_s[5].ALOAD
reset_i => exp_reg_s[6].ALOAD
reset_i => exp_reg_s[7].ALOAD
ipl_en_i => exp_reg_s[0].ADATA
ipl_en_i => exp_reg_s[1].ADATA
ipl_en_i => exp_reg_s[2].ADATA
ipl_en_i => exp_reg_s[3].ADATA
ipl_en_i => exp_reg_s[4].ADATA
ipl_en_i => exp_reg_s[5].ADATA
ipl_en_i => exp_reg_s[6].ADATA
ipl_en_i => exp_reg_s[7].ADATA
addr_i[0] => WideAnd0.IN0
addr_i[1] => WideAnd0.IN1
addr_i[2] => WideAnd0.IN2
addr_i[3] => WideAnd0.IN3
addr_i[4] => WideAnd0.IN4
addr_i[5] => WideAnd0.IN5
addr_i[6] => WideAnd0.IN6
addr_i[7] => WideAnd0.IN7
addr_i[8] => WideAnd0.IN8
addr_i[9] => WideAnd0.IN9
addr_i[10] => WideAnd0.IN10
addr_i[11] => WideAnd0.IN11
addr_i[12] => WideAnd0.IN12
addr_i[13] => WideAnd0.IN13
addr_i[14] => WideAnd0.IN14
addr_i[14] => Mux0.IN1
addr_i[14] => Mux1.IN1
addr_i[15] => WideAnd0.IN15
addr_i[15] => Mux0.IN0
addr_i[15] => Mux1.IN0
data_i[0] => exp_reg_s[0].DATAIN
data_i[1] => exp_reg_s[1].DATAIN
data_i[2] => exp_reg_s[2].DATAIN
data_i[3] => exp_reg_s[3].DATAIN
data_i[4] => exp_reg_s[4].DATAIN
data_i[5] => exp_reg_s[5].DATAIN
data_i[6] => exp_reg_s[6].DATAIN
data_i[7] => exp_reg_s[7].DATAIN
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
has_data_o <= exp_rd_s.DB_MAX_OUTPUT_PORT_TYPE
sltsl_n_i => exp_wr_s.IN0
sltsl_n_i => exp_rd_s.IN0
sltsl_n_i => expsltsl_n_o.IN1
sltsl_n_i => expsltsl_n_o.IN1
sltsl_n_i => expsltsl_n_o.IN1
sltsl_n_i => expsltsl_n_o.IN1
rd_n_i => exp_rd_s.IN1
wr_n_i => exp_wr_s.IN1
expsltsl_n_o[0] <= expsltsl_n_o.DB_MAX_OUTPUT_PORT_TYPE
expsltsl_n_o[1] <= expsltsl_n_o.DB_MAX_OUTPUT_PORT_TYPE
expsltsl_n_o[2] <= expsltsl_n_o.DB_MAX_OUTPUT_PORT_TYPE
expsltsl_n_o[3] <= expsltsl_n_o.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|swioports:swiop
por_i => volumes_q.aux1[0].PRESET
por_i => volumes_q.aux1[1].PRESET
por_i => volumes_q.aux1[2].PRESET
por_i => volumes_q.aux1[3].PRESET
por_i => volumes_q.aux1[4].PRESET
por_i => volumes_q.aux1[5].PRESET
por_i => volumes_q.aux1[6].PRESET
por_i => volumes_q.aux1[7].PRESET
por_i => volumes_q.opll[0].PRESET
por_i => volumes_q.opll[1].PRESET
por_i => volumes_q.opll[2].PRESET
por_i => volumes_q.opll[3].PRESET
por_i => volumes_q.opll[4].PRESET
por_i => volumes_q.opll[5].PRESET
por_i => volumes_q.opll[6].PRESET
por_i => volumes_q.opll[7].PRESET
por_i => volumes_q.scc[0].PRESET
por_i => volumes_q.scc[1].PRESET
por_i => volumes_q.scc[2].PRESET
por_i => volumes_q.scc[3].PRESET
por_i => volumes_q.scc[4].PRESET
por_i => volumes_q.scc[5].PRESET
por_i => volumes_q.scc[6].PRESET
por_i => volumes_q.scc[7].PRESET
por_i => volumes_q.psg[0].ACLR
por_i => volumes_q.psg[1].ACLR
por_i => volumes_q.psg[2].ACLR
por_i => volumes_q.psg[3].ACLR
por_i => volumes_q.psg[4].PRESET
por_i => volumes_q.psg[5].PRESET
por_i => volumes_q.psg[6].PRESET
por_i => volumes_q.psg[7].PRESET
por_i => volumes_q.ear[0].ACLR
por_i => volumes_q.ear[1].ACLR
por_i => volumes_q.ear[2].PRESET
por_i => volumes_q.ear[3].ACLR
por_i => volumes_q.ear[4].PRESET
por_i => volumes_q.ear[5].ACLR
por_i => volumes_q.ear[6].ACLR
por_i => volumes_q.ear[7].ACLR
por_i => volumes_q.beep[0].ACLR
por_i => volumes_q.beep[1].ACLR
por_i => volumes_q.beep[2].ACLR
por_i => volumes_q.beep[3].ACLR
por_i => volumes_q.beep[4].ACLR
por_i => volumes_q.beep[5].ACLR
por_i => volumes_q.beep[6].ACLR
por_i => volumes_q.beep[7].PRESET
por_i => reload_q.ACLR
por_i => ntsc_pal_q.ACLR
por_i => scanline_en_q.ACLR
por_i => vga_en_q.ALOAD
por_i => turbo_on_q.ACLR
por_i => mapper_q[0].ALOAD
por_i => mapper_q[1].ALOAD
por_i => nextor_en_q.ALOAD
por_i => softreset_q.IN0
por_i => keymap_we_a_v.ENA
por_i => softreset_q.ENA
por_i => turbo_on_de_v[0].ENA
por_i => vga_on_de_v[0].ENA
por_i => scln_on_de_v[0].ENA
por_i => keymap_we_s.ENA
por_i => keymap_addr_q[8].ENA
por_i => keymap_addr_q[7].ENA
por_i => keymap_addr_q[6].ENA
por_i => keymap_addr_q[5].ENA
por_i => keymap_addr_q[4].ENA
por_i => keymap_addr_q[3].ENA
por_i => keymap_addr_q[2].ENA
por_i => keymap_addr_q[1].ENA
por_i => keymap_addr_q[0].ENA
por_i => keymap_data_q[7].ENA
por_i => keymap_data_q[6].ENA
por_i => keymap_data_q[5].ENA
por_i => keymap_data_q[4].ENA
por_i => keymap_data_q[3].ENA
por_i => keymap_data_q[2].ENA
por_i => keymap_data_q[1].ENA
por_i => vf_on_de_v[0].ENA
por_i => keymap_data_q[0].ENA
reset_i => fifo:ps2fifo.reset_i
reset_i => index_v[0].ACLR
reset_i => index_v[1].ACLR
reset_i => index_v[2].ACLR
reset_i => index_v[3].ACLR
reset_i => index_v[4].ACLR
reset_i => reading_v.ACLR
reset_i => spulse_w_s[0].ACLR
reset_i => spulse_w_s[1].ACLR
reset_i => spulse_r_s[0].ACLR
reset_i => spulse_r_s[1].ACLR
reset_i => keymap_data_q[0].OUTPUTSELECT
reset_i => keymap_data_q[1].OUTPUTSELECT
reset_i => keymap_data_q[2].OUTPUTSELECT
reset_i => keymap_data_q[3].OUTPUTSELECT
reset_i => keymap_data_q[4].OUTPUTSELECT
reset_i => keymap_data_q[5].OUTPUTSELECT
reset_i => keymap_data_q[6].OUTPUTSELECT
reset_i => keymap_data_q[7].OUTPUTSELECT
reset_i => keymap_addr_q[0].OUTPUTSELECT
reset_i => keymap_addr_q[1].OUTPUTSELECT
reset_i => keymap_addr_q[2].OUTPUTSELECT
reset_i => keymap_addr_q[3].OUTPUTSELECT
reset_i => keymap_addr_q[4].OUTPUTSELECT
reset_i => keymap_addr_q[5].OUTPUTSELECT
reset_i => keymap_addr_q[6].OUTPUTSELECT
reset_i => keymap_addr_q[7].OUTPUTSELECT
reset_i => keymap_addr_q[8].OUTPUTSELECT
reset_i => softreset_q.IN1
reset_i => keymap_we_a_v.OUTPUTSELECT
reset_i => vf_on_de_v[0].OUTPUTSELECT
reset_i => scln_on_de_v[0].OUTPUTSELECT
reset_i => vga_on_de_v[0].OUTPUTSELECT
reset_i => turbo_on_de_v[0].OUTPUTSELECT
reset_i => reg_addr_q[0].ACLR
reset_i => reg_addr_q[1].ACLR
reset_i => reg_addr_q[2].ACLR
reset_i => reg_addr_q[3].ACLR
reset_i => reg_addr_q[4].ACLR
reset_i => reg_addr_q[5].ACLR
reset_i => reg_addr_q[6].ACLR
reset_i => reg_addr_q[7].ACLR
reset_i => maker_id_s[0].ACLR
reset_i => maker_id_s[1].ACLR
reset_i => maker_id_s[2].ACLR
reset_i => maker_id_s[3].ACLR
reset_i => maker_id_s[4].ACLR
reset_i => maker_id_s[5].ACLR
reset_i => maker_id_s[6].ACLR
reset_i => maker_id_s[7].ACLR
reset_i => nextor_en_q.ENA
reset_i => mapper_q[1].ENA
reset_i => mapper_q[0].ENA
reset_i => turbo_on_q.ENA
reset_i => vga_en_q.ENA
reset_i => scanline_en_q.ENA
reset_i => ntsc_pal_q.ENA
reset_i => reload_q.ENA
reset_i => volumes_q.beep[7].ENA
reset_i => volumes_q.beep[6].ENA
reset_i => volumes_q.beep[5].ENA
reset_i => volumes_q.beep[4].ENA
reset_i => volumes_q.beep[3].ENA
reset_i => volumes_q.beep[2].ENA
reset_i => volumes_q.beep[1].ENA
reset_i => volumes_q.beep[0].ENA
reset_i => volumes_q.ear[7].ENA
reset_i => volumes_q.ear[6].ENA
reset_i => volumes_q.ear[5].ENA
reset_i => volumes_q.ear[4].ENA
reset_i => volumes_q.ear[3].ENA
reset_i => volumes_q.ear[2].ENA
reset_i => volumes_q.ear[1].ENA
reset_i => volumes_q.ear[0].ENA
reset_i => volumes_q.psg[7].ENA
reset_i => volumes_q.psg[6].ENA
reset_i => volumes_q.psg[5].ENA
reset_i => volumes_q.psg[4].ENA
reset_i => volumes_q.psg[3].ENA
reset_i => volumes_q.psg[2].ENA
reset_i => volumes_q.psg[1].ENA
reset_i => volumes_q.psg[0].ENA
reset_i => volumes_q.scc[7].ENA
reset_i => volumes_q.scc[6].ENA
reset_i => volumes_q.scc[5].ENA
reset_i => volumes_q.scc[4].ENA
reset_i => volumes_q.scc[3].ENA
reset_i => volumes_q.scc[2].ENA
reset_i => volumes_q.scc[1].ENA
reset_i => volumes_q.scc[0].ENA
reset_i => volumes_q.opll[7].ENA
reset_i => volumes_q.opll[6].ENA
reset_i => volumes_q.opll[5].ENA
reset_i => volumes_q.opll[4].ENA
reset_i => volumes_q.opll[3].ENA
reset_i => volumes_q.opll[2].ENA
reset_i => volumes_q.opll[1].ENA
reset_i => volumes_q.opll[0].ENA
reset_i => volumes_q.aux1[7].ENA
reset_i => volumes_q.aux1[6].ENA
reset_i => volumes_q.aux1[5].ENA
reset_i => volumes_q.aux1[4].ENA
reset_i => volumes_q.aux1[3].ENA
reset_i => volumes_q.aux1[2].ENA
reset_i => volumes_q.aux1[1].ENA
reset_i => volumes_q.aux1[0].ENA
reset_i => reg_data_s[0].ENA
reset_i => has_data_regv_s.ENA
reset_i => reg_data_s[7].ENA
reset_i => reg_data_s[6].ENA
reset_i => reg_data_s[5].ENA
reset_i => reg_data_s[4].ENA
reset_i => reg_data_s[3].ENA
reset_i => reg_data_s[2].ENA
reset_i => reg_data_s[1].ENA
clock_i => fifo:ps2fifo.clock_i
clock_i => spulse_w_s[0].CLK
clock_i => spulse_w_s[1].CLK
clock_i => spulse_r_s[0].CLK
clock_i => spulse_r_s[1].CLK
clock_cpu_i => keymap_data_q[0].CLK
clock_cpu_i => keymap_data_q[1].CLK
clock_cpu_i => keymap_data_q[2].CLK
clock_cpu_i => keymap_data_q[3].CLK
clock_cpu_i => keymap_data_q[4].CLK
clock_cpu_i => keymap_data_q[5].CLK
clock_cpu_i => keymap_data_q[6].CLK
clock_cpu_i => keymap_data_q[7].CLK
clock_cpu_i => keymap_addr_q[0].CLK
clock_cpu_i => keymap_addr_q[1].CLK
clock_cpu_i => keymap_addr_q[2].CLK
clock_cpu_i => keymap_addr_q[3].CLK
clock_cpu_i => keymap_addr_q[4].CLK
clock_cpu_i => keymap_addr_q[5].CLK
clock_cpu_i => keymap_addr_q[6].CLK
clock_cpu_i => keymap_addr_q[7].CLK
clock_cpu_i => keymap_addr_q[8].CLK
clock_cpu_i => keymap_we_s.CLK
clock_cpu_i => softreset_q.CLK
clock_cpu_i => volumes_q.aux1[0].CLK
clock_cpu_i => volumes_q.aux1[1].CLK
clock_cpu_i => volumes_q.aux1[2].CLK
clock_cpu_i => volumes_q.aux1[3].CLK
clock_cpu_i => volumes_q.aux1[4].CLK
clock_cpu_i => volumes_q.aux1[5].CLK
clock_cpu_i => volumes_q.aux1[6].CLK
clock_cpu_i => volumes_q.aux1[7].CLK
clock_cpu_i => volumes_q.opll[0].CLK
clock_cpu_i => volumes_q.opll[1].CLK
clock_cpu_i => volumes_q.opll[2].CLK
clock_cpu_i => volumes_q.opll[3].CLK
clock_cpu_i => volumes_q.opll[4].CLK
clock_cpu_i => volumes_q.opll[5].CLK
clock_cpu_i => volumes_q.opll[6].CLK
clock_cpu_i => volumes_q.opll[7].CLK
clock_cpu_i => volumes_q.scc[0].CLK
clock_cpu_i => volumes_q.scc[1].CLK
clock_cpu_i => volumes_q.scc[2].CLK
clock_cpu_i => volumes_q.scc[3].CLK
clock_cpu_i => volumes_q.scc[4].CLK
clock_cpu_i => volumes_q.scc[5].CLK
clock_cpu_i => volumes_q.scc[6].CLK
clock_cpu_i => volumes_q.scc[7].CLK
clock_cpu_i => volumes_q.psg[0].CLK
clock_cpu_i => volumes_q.psg[1].CLK
clock_cpu_i => volumes_q.psg[2].CLK
clock_cpu_i => volumes_q.psg[3].CLK
clock_cpu_i => volumes_q.psg[4].CLK
clock_cpu_i => volumes_q.psg[5].CLK
clock_cpu_i => volumes_q.psg[6].CLK
clock_cpu_i => volumes_q.psg[7].CLK
clock_cpu_i => volumes_q.ear[0].CLK
clock_cpu_i => volumes_q.ear[1].CLK
clock_cpu_i => volumes_q.ear[2].CLK
clock_cpu_i => volumes_q.ear[3].CLK
clock_cpu_i => volumes_q.ear[4].CLK
clock_cpu_i => volumes_q.ear[5].CLK
clock_cpu_i => volumes_q.ear[6].CLK
clock_cpu_i => volumes_q.ear[7].CLK
clock_cpu_i => volumes_q.beep[0].CLK
clock_cpu_i => volumes_q.beep[1].CLK
clock_cpu_i => volumes_q.beep[2].CLK
clock_cpu_i => volumes_q.beep[3].CLK
clock_cpu_i => volumes_q.beep[4].CLK
clock_cpu_i => volumes_q.beep[5].CLK
clock_cpu_i => volumes_q.beep[6].CLK
clock_cpu_i => volumes_q.beep[7].CLK
clock_cpu_i => reload_q.CLK
clock_cpu_i => ntsc_pal_q.CLK
clock_cpu_i => scanline_en_q.CLK
clock_cpu_i => vga_en_q.CLK
clock_cpu_i => turbo_on_q.CLK
clock_cpu_i => mapper_q[0].CLK
clock_cpu_i => mapper_q[1].CLK
clock_cpu_i => nextor_en_q.CLK
clock_cpu_i => keymap_we_a_v.CLK
clock_cpu_i => vf_on_de_v[0].CLK
clock_cpu_i => scln_on_de_v[0].CLK
clock_cpu_i => vga_on_de_v[0].CLK
clock_cpu_i => turbo_on_de_v[0].CLK
clock_cpu_i => maker_id_s[0].CLK
clock_cpu_i => maker_id_s[1].CLK
clock_cpu_i => maker_id_s[2].CLK
clock_cpu_i => maker_id_s[3].CLK
clock_cpu_i => maker_id_s[4].CLK
clock_cpu_i => maker_id_s[5].CLK
clock_cpu_i => maker_id_s[6].CLK
clock_cpu_i => maker_id_s[7].CLK
clock_cpu_i => reg_addr_q[0].CLK
clock_cpu_i => reg_addr_q[1].CLK
clock_cpu_i => reg_addr_q[2].CLK
clock_cpu_i => reg_addr_q[3].CLK
clock_cpu_i => reg_addr_q[4].CLK
clock_cpu_i => reg_addr_q[5].CLK
clock_cpu_i => reg_addr_q[6].CLK
clock_cpu_i => reg_addr_q[7].CLK
clock_cpu_i => reg_data_s[0].CLK
clock_cpu_i => reg_data_s[1].CLK
clock_cpu_i => reg_data_s[2].CLK
clock_cpu_i => reg_data_s[3].CLK
clock_cpu_i => reg_data_s[4].CLK
clock_cpu_i => reg_data_s[5].CLK
clock_cpu_i => reg_data_s[6].CLK
clock_cpu_i => reg_data_s[7].CLK
clock_cpu_i => has_data_regv_s.CLK
clock_cpu_i => index_v[0].CLK
clock_cpu_i => index_v[1].CLK
clock_cpu_i => index_v[2].CLK
clock_cpu_i => index_v[3].CLK
clock_cpu_i => index_v[4].CLK
clock_cpu_i => reading_v.CLK
addr_i[0] => Equal5.IN15
addr_i[0] => Equal6.IN15
addr_i[0] => Equal13.IN15
addr_i[0] => Equal15.IN15
addr_i[0] => Equal27.IN15
addr_i[0] => Equal28.IN15
addr_i[0] => Equal29.IN15
addr_i[1] => Equal5.IN14
addr_i[1] => Equal6.IN14
addr_i[1] => Equal13.IN14
addr_i[1] => Equal15.IN14
addr_i[1] => Equal27.IN14
addr_i[1] => Equal28.IN14
addr_i[1] => Equal29.IN14
addr_i[2] => Equal5.IN13
addr_i[2] => Equal6.IN13
addr_i[2] => Equal13.IN13
addr_i[2] => Equal15.IN13
addr_i[2] => Equal27.IN13
addr_i[2] => Equal28.IN13
addr_i[2] => Equal29.IN13
addr_i[3] => Equal5.IN12
addr_i[3] => Equal6.IN12
addr_i[3] => Equal13.IN12
addr_i[3] => Equal15.IN12
addr_i[3] => Equal27.IN12
addr_i[3] => Equal28.IN12
addr_i[3] => Equal29.IN12
addr_i[4] => Equal5.IN11
addr_i[4] => Equal6.IN11
addr_i[4] => Equal13.IN11
addr_i[4] => Equal15.IN11
addr_i[4] => Equal27.IN11
addr_i[4] => Equal28.IN11
addr_i[4] => Equal29.IN11
addr_i[5] => Equal5.IN10
addr_i[5] => Equal6.IN10
addr_i[5] => Equal13.IN10
addr_i[5] => Equal15.IN10
addr_i[5] => Equal27.IN10
addr_i[5] => Equal28.IN10
addr_i[5] => Equal29.IN10
addr_i[6] => Equal5.IN9
addr_i[6] => Equal6.IN9
addr_i[6] => Equal13.IN9
addr_i[6] => Equal15.IN9
addr_i[6] => Equal27.IN9
addr_i[6] => Equal28.IN9
addr_i[6] => Equal29.IN9
addr_i[7] => Equal5.IN8
addr_i[7] => Equal6.IN8
addr_i[7] => Equal13.IN8
addr_i[7] => Equal15.IN8
addr_i[7] => Equal27.IN8
addr_i[7] => Equal28.IN8
addr_i[7] => Equal29.IN8
cs_i => has_data_o.IN0
cs_i => process_2.IN0
rd_i => has_data_o.IN1
wr_i => process_2.IN1
data_i[0] => Equal2.IN15
data_i[0] => Equal3.IN15
data_i[0] => Equal4.IN15
data_i[0] => maker_id_s.DATAB
data_i[0] => Mux1.IN0
data_i[0] => Mux2.IN0
data_i[0] => Mux10.IN0
data_i[0] => Mux18.IN0
data_i[0] => Mux23.IN0
data_i[0] => Mux25.IN0
data_i[0] => Mux26.IN255
data_i[0] => Mux34.IN0
data_i[0] => Mux42.IN0
data_i[0] => Mux50.IN0
data_i[0] => Mux58.IN0
data_i[0] => Mux66.IN0
data_i[0] => Mux74.IN0
data_i[0] => Equal16.IN15
data_i[0] => Equal17.IN15
data_i[0] => Equal18.IN15
data_i[0] => Equal19.IN15
data_i[0] => Equal20.IN15
data_i[0] => Equal21.IN15
data_i[0] => Equal22.IN15
data_i[0] => Equal23.IN15
data_i[0] => Equal24.IN15
data_i[0] => turbo_on_q.DATAB
data_i[0] => reg_addr_q[0].DATAIN
data_i[1] => Equal2.IN14
data_i[1] => Equal3.IN14
data_i[1] => Equal4.IN14
data_i[1] => maker_id_s.DATAB
data_i[1] => Mux9.IN0
data_i[1] => Mux17.IN0
data_i[1] => Mux22.IN255
data_i[1] => Mux24.IN0
data_i[1] => Mux33.IN0
data_i[1] => Mux41.IN0
data_i[1] => Mux49.IN0
data_i[1] => Mux57.IN0
data_i[1] => Mux65.IN0
data_i[1] => Mux73.IN0
data_i[1] => Equal16.IN14
data_i[1] => Equal17.IN14
data_i[1] => Equal18.IN14
data_i[1] => Equal19.IN14
data_i[1] => Equal20.IN14
data_i[1] => Equal21.IN14
data_i[1] => Equal22.IN14
data_i[1] => Equal23.IN14
data_i[1] => Equal24.IN14
data_i[1] => reg_addr_q[1].DATAIN
data_i[2] => Equal2.IN13
data_i[2] => Equal3.IN13
data_i[2] => Equal4.IN13
data_i[2] => maker_id_s.DATAB
data_i[2] => Mux8.IN0
data_i[2] => Mux16.IN0
data_i[2] => Mux21.IN255
data_i[2] => Mux32.IN0
data_i[2] => Mux40.IN0
data_i[2] => Mux48.IN0
data_i[2] => Mux56.IN0
data_i[2] => Mux64.IN0
data_i[2] => Mux72.IN0
data_i[2] => Equal16.IN13
data_i[2] => Equal17.IN13
data_i[2] => Equal18.IN13
data_i[2] => Equal19.IN13
data_i[2] => Equal20.IN13
data_i[2] => Equal21.IN13
data_i[2] => Equal22.IN13
data_i[2] => Equal23.IN13
data_i[2] => Equal24.IN13
data_i[2] => reg_addr_q[2].DATAIN
data_i[3] => Equal2.IN12
data_i[3] => Equal3.IN12
data_i[3] => Equal4.IN12
data_i[3] => maker_id_s.DATAB
data_i[3] => Mux7.IN0
data_i[3] => Mux15.IN0
data_i[3] => Mux20.IN255
data_i[3] => Mux31.IN0
data_i[3] => Mux39.IN0
data_i[3] => Mux47.IN0
data_i[3] => Mux55.IN0
data_i[3] => Mux63.IN0
data_i[3] => Mux71.IN0
data_i[3] => Equal16.IN12
data_i[3] => Equal17.IN12
data_i[3] => Equal18.IN12
data_i[3] => Equal19.IN12
data_i[3] => Equal20.IN12
data_i[3] => Equal21.IN12
data_i[3] => Equal22.IN12
data_i[3] => Equal23.IN12
data_i[3] => Equal24.IN12
data_i[3] => reg_addr_q[3].DATAIN
data_i[4] => Equal2.IN11
data_i[4] => Equal3.IN11
data_i[4] => Equal4.IN11
data_i[4] => maker_id_s.DATAB
data_i[4] => Mux6.IN0
data_i[4] => Mux14.IN0
data_i[4] => Mux30.IN0
data_i[4] => Mux38.IN0
data_i[4] => Mux46.IN0
data_i[4] => Mux54.IN0
data_i[4] => Mux62.IN0
data_i[4] => Mux70.IN0
data_i[4] => Equal16.IN11
data_i[4] => Equal17.IN11
data_i[4] => Equal18.IN11
data_i[4] => Equal19.IN11
data_i[4] => Equal20.IN11
data_i[4] => Equal21.IN11
data_i[4] => Equal22.IN11
data_i[4] => Equal23.IN11
data_i[4] => Equal24.IN11
data_i[4] => reg_addr_q[4].DATAIN
data_i[5] => Equal2.IN10
data_i[5] => Equal3.IN10
data_i[5] => Equal4.IN10
data_i[5] => maker_id_s.DATAB
data_i[5] => Mux5.IN0
data_i[5] => Mux13.IN0
data_i[5] => Mux29.IN0
data_i[5] => Mux37.IN0
data_i[5] => Mux45.IN0
data_i[5] => Mux53.IN0
data_i[5] => Mux61.IN0
data_i[5] => Mux69.IN0
data_i[5] => Equal16.IN10
data_i[5] => Equal17.IN10
data_i[5] => Equal18.IN10
data_i[5] => Equal19.IN10
data_i[5] => Equal20.IN10
data_i[5] => Equal21.IN10
data_i[5] => Equal22.IN10
data_i[5] => Equal23.IN10
data_i[5] => Equal24.IN10
data_i[5] => reg_addr_q[5].DATAIN
data_i[6] => Equal2.IN9
data_i[6] => Equal3.IN9
data_i[6] => Equal4.IN9
data_i[6] => maker_id_s.DATAB
data_i[6] => Mux4.IN0
data_i[6] => Mux12.IN0
data_i[6] => Mux28.IN0
data_i[6] => Mux36.IN0
data_i[6] => Mux44.IN0
data_i[6] => Mux52.IN0
data_i[6] => Mux60.IN0
data_i[6] => Mux68.IN0
data_i[6] => Equal16.IN9
data_i[6] => Equal17.IN9
data_i[6] => Equal18.IN9
data_i[6] => Equal19.IN9
data_i[6] => Equal20.IN9
data_i[6] => Equal21.IN9
data_i[6] => Equal22.IN9
data_i[6] => Equal23.IN9
data_i[6] => Equal24.IN9
data_i[6] => reg_addr_q[6].DATAIN
data_i[7] => Equal2.IN8
data_i[7] => Equal3.IN8
data_i[7] => Equal4.IN8
data_i[7] => maker_id_s.DATAB
data_i[7] => Mux0.IN0
data_i[7] => Mux3.IN0
data_i[7] => Mux11.IN0
data_i[7] => Mux27.IN0
data_i[7] => Mux35.IN0
data_i[7] => Mux43.IN0
data_i[7] => Mux51.IN0
data_i[7] => Mux59.IN0
data_i[7] => Mux67.IN0
data_i[7] => Equal16.IN8
data_i[7] => Equal17.IN8
data_i[7] => Equal18.IN8
data_i[7] => Equal19.IN8
data_i[7] => Equal20.IN8
data_i[7] => Equal21.IN8
data_i[7] => Equal22.IN8
data_i[7] => Equal23.IN8
data_i[7] => Equal24.IN8
data_i[7] => reg_addr_q[7].DATAIN
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
has_data_o <= has_data_o.DB_MAX_OUTPUT_PORT_TYPE
hw_id_i[0] => Mux90.IN241
hw_id_i[1] => Mux89.IN243
hw_id_i[2] => Mux88.IN245
hw_id_i[3] => Mux87.IN245
hw_id_i[4] => Mux86.IN246
hw_id_i[5] => Mux85.IN246
hw_id_i[6] => Mux84.IN246
hw_id_i[7] => Mux83.IN246
hw_txt_i[12][0] => Mux82.IN19
hw_txt_i[12][1] => Mux81.IN19
hw_txt_i[12][2] => Mux80.IN19
hw_txt_i[12][3] => Mux79.IN19
hw_txt_i[12][4] => Mux78.IN19
hw_txt_i[12][5] => Mux77.IN19
hw_txt_i[12][6] => Mux76.IN19
hw_txt_i[12][7] => Mux75.IN19
hw_txt_i[11][0] => Mux82.IN18
hw_txt_i[11][1] => Mux81.IN18
hw_txt_i[11][2] => Mux80.IN18
hw_txt_i[11][3] => Mux79.IN18
hw_txt_i[11][4] => Mux78.IN18
hw_txt_i[11][5] => Mux77.IN18
hw_txt_i[11][6] => Mux76.IN18
hw_txt_i[11][7] => Mux75.IN18
hw_txt_i[10][0] => Mux82.IN17
hw_txt_i[10][1] => Mux81.IN17
hw_txt_i[10][2] => Mux80.IN17
hw_txt_i[10][3] => Mux79.IN17
hw_txt_i[10][4] => Mux78.IN17
hw_txt_i[10][5] => Mux77.IN17
hw_txt_i[10][6] => Mux76.IN17
hw_txt_i[10][7] => Mux75.IN17
hw_txt_i[9][0] => Mux82.IN16
hw_txt_i[9][1] => Mux81.IN16
hw_txt_i[9][2] => Mux80.IN16
hw_txt_i[9][3] => Mux79.IN16
hw_txt_i[9][4] => Mux78.IN16
hw_txt_i[9][5] => Mux77.IN16
hw_txt_i[9][6] => Mux76.IN16
hw_txt_i[9][7] => Mux75.IN16
hw_txt_i[8][0] => Mux82.IN15
hw_txt_i[8][1] => Mux81.IN15
hw_txt_i[8][2] => Mux80.IN15
hw_txt_i[8][3] => Mux79.IN15
hw_txt_i[8][4] => Mux78.IN15
hw_txt_i[8][5] => Mux77.IN15
hw_txt_i[8][6] => Mux76.IN15
hw_txt_i[8][7] => Mux75.IN15
hw_txt_i[7][0] => Mux82.IN14
hw_txt_i[7][1] => Mux81.IN14
hw_txt_i[7][2] => Mux80.IN14
hw_txt_i[7][3] => Mux79.IN14
hw_txt_i[7][4] => Mux78.IN14
hw_txt_i[7][5] => Mux77.IN14
hw_txt_i[7][6] => Mux76.IN14
hw_txt_i[7][7] => Mux75.IN14
hw_txt_i[6][0] => Mux82.IN13
hw_txt_i[6][1] => Mux81.IN13
hw_txt_i[6][2] => Mux80.IN13
hw_txt_i[6][3] => Mux79.IN13
hw_txt_i[6][4] => Mux78.IN13
hw_txt_i[6][5] => Mux77.IN13
hw_txt_i[6][6] => Mux76.IN13
hw_txt_i[6][7] => Mux75.IN13
hw_txt_i[5][0] => Mux82.IN12
hw_txt_i[5][1] => Mux81.IN12
hw_txt_i[5][2] => Mux80.IN12
hw_txt_i[5][3] => Mux79.IN12
hw_txt_i[5][4] => Mux78.IN12
hw_txt_i[5][5] => Mux77.IN12
hw_txt_i[5][6] => Mux76.IN12
hw_txt_i[5][7] => Mux75.IN12
hw_txt_i[4][0] => Mux82.IN11
hw_txt_i[4][1] => Mux81.IN11
hw_txt_i[4][2] => Mux80.IN11
hw_txt_i[4][3] => Mux79.IN11
hw_txt_i[4][4] => Mux78.IN11
hw_txt_i[4][5] => Mux77.IN11
hw_txt_i[4][6] => Mux76.IN11
hw_txt_i[4][7] => Mux75.IN11
hw_txt_i[3][0] => Mux82.IN10
hw_txt_i[3][1] => Mux81.IN10
hw_txt_i[3][2] => Mux80.IN10
hw_txt_i[3][3] => Mux79.IN10
hw_txt_i[3][4] => Mux78.IN10
hw_txt_i[3][5] => Mux77.IN10
hw_txt_i[3][6] => Mux76.IN10
hw_txt_i[3][7] => Mux75.IN10
hw_txt_i[2][0] => Mux82.IN9
hw_txt_i[2][1] => Mux81.IN9
hw_txt_i[2][2] => Mux80.IN9
hw_txt_i[2][3] => Mux79.IN9
hw_txt_i[2][4] => Mux78.IN9
hw_txt_i[2][5] => Mux77.IN9
hw_txt_i[2][6] => Mux76.IN9
hw_txt_i[2][7] => Mux75.IN9
hw_txt_i[1][0] => Mux82.IN8
hw_txt_i[1][1] => Mux81.IN8
hw_txt_i[1][2] => Mux80.IN8
hw_txt_i[1][3] => Mux79.IN8
hw_txt_i[1][4] => Mux78.IN8
hw_txt_i[1][5] => Mux77.IN8
hw_txt_i[1][6] => Mux76.IN8
hw_txt_i[1][7] => Mux75.IN8
hw_version_i[0] => Mux90.IN242
hw_version_i[1] => Mux89.IN244
hw_version_i[2] => Mux88.IN246
hw_version_i[3] => Mux87.IN246
hw_version_i[4] => Mux86.IN247
hw_version_i[5] => Mux85.IN247
hw_version_i[6] => Mux84.IN247
hw_version_i[7] => Mux83.IN247
hw_memsize_i[0] => Mux90.IN243
hw_memsize_i[1] => Mux89.IN245
hw_memsize_i[2] => Mux88.IN247
hw_memsize_i[3] => Mux87.IN247
hw_memsize_i[4] => Mux86.IN248
hw_memsize_i[5] => Mux85.IN248
hw_memsize_i[6] => Mux84.IN248
hw_memsize_i[7] => Mux83.IN248
hw_hashwds_i => Mux90.IN244
nextor_en_i => nextor_en_q.ADATA
mr_type_i[0] => mapper_q[0].ADATA
mr_type_i[1] => mapper_q[1].ADATA
vga_on_i => vga_en_q.ADATA
turbo_on_k_i => Equal7.IN2
turbo_on_k_i => turbo_on_de_v[0].DATAA
vga_on_k_i => Equal8.IN2
vga_on_k_i => vga_on_de_v[0].DATAA
scanline_on_k_i => Equal9.IN2
scanline_on_k_i => scln_on_de_v[0].DATAA
vertfreq_on_k_i => Equal10.IN2
vertfreq_on_k_i => vf_on_de_v[0].DATAA
vertfreq_csw_i => ntsc_pal_q.OUTPUTSELECT
vertfreq_d_i => ntsc_pal_q.DATAB
keyb_valid_i => spulse_w_s[0].DATAIN
keyb_data_i[0] => fifo:ps2fifo.data_i[0]
keyb_data_i[1] => fifo:ps2fifo.data_i[1]
keyb_data_i[2] => fifo:ps2fifo.data_i[2]
keyb_data_i[3] => fifo:ps2fifo.data_i[3]
keyb_data_i[4] => fifo:ps2fifo.data_i[4]
keyb_data_i[5] => fifo:ps2fifo.data_i[5]
keyb_data_i[6] => fifo:ps2fifo.data_i[6]
keyb_data_i[7] => fifo:ps2fifo.data_i[7]
nextor_en_o <= nextor_en_q.DB_MAX_OUTPUT_PORT_TYPE
mr_type_o[0] <= mapper_q[0].DB_MAX_OUTPUT_PORT_TYPE
mr_type_o[1] <= mapper_q[1].DB_MAX_OUTPUT_PORT_TYPE
turbo_on_o <= turbo_on_q.DB_MAX_OUTPUT_PORT_TYPE
reload_o <= reload_q.DB_MAX_OUTPUT_PORT_TYPE
softreset_o <= softreset_q.DB_MAX_OUTPUT_PORT_TYPE
vga_en_o <= vga_en_q.DB_MAX_OUTPUT_PORT_TYPE
scanline_en_o <= scanline_en_q.DB_MAX_OUTPUT_PORT_TYPE
ntsc_pal_o <= ntsc_pal_q.DB_MAX_OUTPUT_PORT_TYPE
keymap_addr_o[0] <= keymap_addr_q[0].DB_MAX_OUTPUT_PORT_TYPE
keymap_addr_o[1] <= keymap_addr_q[1].DB_MAX_OUTPUT_PORT_TYPE
keymap_addr_o[2] <= keymap_addr_q[2].DB_MAX_OUTPUT_PORT_TYPE
keymap_addr_o[3] <= keymap_addr_q[3].DB_MAX_OUTPUT_PORT_TYPE
keymap_addr_o[4] <= keymap_addr_q[4].DB_MAX_OUTPUT_PORT_TYPE
keymap_addr_o[5] <= keymap_addr_q[5].DB_MAX_OUTPUT_PORT_TYPE
keymap_addr_o[6] <= keymap_addr_q[6].DB_MAX_OUTPUT_PORT_TYPE
keymap_addr_o[7] <= keymap_addr_q[7].DB_MAX_OUTPUT_PORT_TYPE
keymap_addr_o[8] <= keymap_addr_q[8].DB_MAX_OUTPUT_PORT_TYPE
keymap_data_o[0] <= keymap_data_q[0].DB_MAX_OUTPUT_PORT_TYPE
keymap_data_o[1] <= keymap_data_q[1].DB_MAX_OUTPUT_PORT_TYPE
keymap_data_o[2] <= keymap_data_q[2].DB_MAX_OUTPUT_PORT_TYPE
keymap_data_o[3] <= keymap_data_q[3].DB_MAX_OUTPUT_PORT_TYPE
keymap_data_o[4] <= keymap_data_q[4].DB_MAX_OUTPUT_PORT_TYPE
keymap_data_o[5] <= keymap_data_q[5].DB_MAX_OUTPUT_PORT_TYPE
keymap_data_o[6] <= keymap_data_q[6].DB_MAX_OUTPUT_PORT_TYPE
keymap_data_o[7] <= keymap_data_q[7].DB_MAX_OUTPUT_PORT_TYPE
keymap_we_o <= keymap_we_s.DB_MAX_OUTPUT_PORT_TYPE
volumes_o.aux1[0] <= volumes_q.aux1[0].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.aux1[1] <= volumes_q.aux1[1].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.aux1[2] <= volumes_q.aux1[2].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.aux1[3] <= volumes_q.aux1[3].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.aux1[4] <= volumes_q.aux1[4].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.aux1[5] <= volumes_q.aux1[5].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.aux1[6] <= volumes_q.aux1[6].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.aux1[7] <= volumes_q.aux1[7].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.opll[0] <= volumes_q.opll[0].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.opll[1] <= volumes_q.opll[1].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.opll[2] <= volumes_q.opll[2].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.opll[3] <= volumes_q.opll[3].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.opll[4] <= volumes_q.opll[4].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.opll[5] <= volumes_q.opll[5].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.opll[6] <= volumes_q.opll[6].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.opll[7] <= volumes_q.opll[7].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.scc[0] <= volumes_q.scc[0].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.scc[1] <= volumes_q.scc[1].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.scc[2] <= volumes_q.scc[2].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.scc[3] <= volumes_q.scc[3].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.scc[4] <= volumes_q.scc[4].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.scc[5] <= volumes_q.scc[5].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.scc[6] <= volumes_q.scc[6].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.scc[7] <= volumes_q.scc[7].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.psg[0] <= volumes_q.psg[0].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.psg[1] <= volumes_q.psg[1].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.psg[2] <= volumes_q.psg[2].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.psg[3] <= volumes_q.psg[3].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.psg[4] <= volumes_q.psg[4].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.psg[5] <= volumes_q.psg[5].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.psg[6] <= volumes_q.psg[6].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.psg[7] <= volumes_q.psg[7].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.ear[0] <= volumes_q.ear[0].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.ear[1] <= volumes_q.ear[1].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.ear[2] <= volumes_q.ear[2].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.ear[3] <= volumes_q.ear[3].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.ear[4] <= volumes_q.ear[4].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.ear[5] <= volumes_q.ear[5].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.ear[6] <= volumes_q.ear[6].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.ear[7] <= volumes_q.ear[7].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.beep[0] <= volumes_q.beep[0].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.beep[1] <= volumes_q.beep[1].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.beep[2] <= volumes_q.beep[2].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.beep[3] <= volumes_q.beep[3].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.beep[4] <= volumes_q.beep[4].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.beep[5] <= volumes_q.beep[5].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.beep[6] <= volumes_q.beep[6].DB_MAX_OUTPUT_PORT_TYPE
volumes_o.beep[7] <= volumes_q.beep[7].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|swioports:swiop|fifo:ps2fifo
clock_i => memory_v~12.CLK
clock_i => memory_v~0.CLK
clock_i => memory_v~1.CLK
clock_i => memory_v~2.CLK
clock_i => memory_v~3.CLK
clock_i => memory_v~4.CLK
clock_i => memory_v~5.CLK
clock_i => memory_v~6.CLK
clock_i => memory_v~7.CLK
clock_i => memory_v~8.CLK
clock_i => memory_v~9.CLK
clock_i => memory_v~10.CLK
clock_i => memory_v~11.CLK
clock_i => data_o[0]~reg0.CLK
clock_i => data_o[1]~reg0.CLK
clock_i => data_o[2]~reg0.CLK
clock_i => data_o[3]~reg0.CLK
clock_i => data_o[4]~reg0.CLK
clock_i => data_o[5]~reg0.CLK
clock_i => data_o[6]~reg0.CLK
clock_i => data_o[7]~reg0.CLK
clock_i => empty_o~reg0.CLK
clock_i => full_o~reg0.CLK
clock_i => half_o~reg0.CLK
clock_i => \fifo_proc:looped_v.CLK
clock_i => \fifo_proc:size_v[0].CLK
clock_i => \fifo_proc:size_v[1].CLK
clock_i => \fifo_proc:size_v[2].CLK
clock_i => \fifo_proc:size_v[3].CLK
clock_i => \fifo_proc:size_v[4].CLK
clock_i => \fifo_proc:tail_v[0].CLK
clock_i => \fifo_proc:tail_v[1].CLK
clock_i => \fifo_proc:tail_v[2].CLK
clock_i => \fifo_proc:tail_v[3].CLK
clock_i => \fifo_proc:head_v[0].CLK
clock_i => \fifo_proc:head_v[1].CLK
clock_i => \fifo_proc:head_v[2].CLK
clock_i => \fifo_proc:head_v[3].CLK
clock_i => \fifo_proc:memory_v.CLK0
reset_i => head_v.OUTPUTSELECT
reset_i => head_v.OUTPUTSELECT
reset_i => head_v.OUTPUTSELECT
reset_i => head_v.OUTPUTSELECT
reset_i => tail_v.OUTPUTSELECT
reset_i => tail_v.OUTPUTSELECT
reset_i => tail_v.OUTPUTSELECT
reset_i => tail_v.OUTPUTSELECT
reset_i => size_v.OUTPUTSELECT
reset_i => size_v.OUTPUTSELECT
reset_i => size_v.OUTPUTSELECT
reset_i => size_v.OUTPUTSELECT
reset_i => size_v.OUTPUTSELECT
reset_i => looped_v.OUTPUTSELECT
reset_i => half_o.OUTPUTSELECT
reset_i => full_o.OUTPUTSELECT
reset_i => empty_o.OUTPUTSELECT
reset_i => data_o.OUTPUTSELECT
reset_i => data_o.OUTPUTSELECT
reset_i => data_o.OUTPUTSELECT
reset_i => data_o.OUTPUTSELECT
reset_i => data_o.OUTPUTSELECT
reset_i => data_o.OUTPUTSELECT
reset_i => data_o.OUTPUTSELECT
reset_i => data_o.OUTPUTSELECT
reset_i => memory_v.OUTPUTSELECT
write_en_i => memory_v.OUTPUTSELECT
write_en_i => size_v.OUTPUTSELECT
write_en_i => size_v.OUTPUTSELECT
write_en_i => size_v.OUTPUTSELECT
write_en_i => size_v.OUTPUTSELECT
write_en_i => size_v.OUTPUTSELECT
write_en_i => head_v.OUTPUTSELECT
write_en_i => head_v.OUTPUTSELECT
write_en_i => head_v.OUTPUTSELECT
write_en_i => head_v.OUTPUTSELECT
write_en_i => looped_v.OUTPUTSELECT
data_i[0] => memory_v~11.DATAIN
data_i[0] => \fifo_proc:memory_v.DATAIN
data_i[1] => memory_v~10.DATAIN
data_i[1] => \fifo_proc:memory_v.DATAIN1
data_i[2] => memory_v~9.DATAIN
data_i[2] => \fifo_proc:memory_v.DATAIN2
data_i[3] => memory_v~8.DATAIN
data_i[3] => \fifo_proc:memory_v.DATAIN3
data_i[4] => memory_v~7.DATAIN
data_i[4] => \fifo_proc:memory_v.DATAIN4
data_i[5] => memory_v~6.DATAIN
data_i[5] => \fifo_proc:memory_v.DATAIN5
data_i[6] => memory_v~5.DATAIN
data_i[6] => \fifo_proc:memory_v.DATAIN6
data_i[7] => memory_v~4.DATAIN
data_i[7] => \fifo_proc:memory_v.DATAIN7
read_en_i => data_o.OUTPUTSELECT
read_en_i => data_o.OUTPUTSELECT
read_en_i => data_o.OUTPUTSELECT
read_en_i => data_o.OUTPUTSELECT
read_en_i => data_o.OUTPUTSELECT
read_en_i => data_o.OUTPUTSELECT
read_en_i => data_o.OUTPUTSELECT
read_en_i => data_o.OUTPUTSELECT
read_en_i => size_v.OUTPUTSELECT
read_en_i => size_v.OUTPUTSELECT
read_en_i => size_v.OUTPUTSELECT
read_en_i => size_v.OUTPUTSELECT
read_en_i => size_v.OUTPUTSELECT
read_en_i => tail_v.OUTPUTSELECT
read_en_i => tail_v.OUTPUTSELECT
read_en_i => tail_v.OUTPUTSELECT
read_en_i => tail_v.OUTPUTSELECT
read_en_i => looped_v.OUTPUTSELECT
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
half_o <= half_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_o <= full_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|spi:spi
clock_i => counter_s[0].CLK
clock_i => counter_s[1].CLK
clock_i => counter_s[2].CLK
clock_i => counter_s[3].CLK
clock_i => port1_r[0].CLK
clock_i => port1_r[1].CLK
clock_i => port1_r[2].CLK
clock_i => port1_r[3].CLK
clock_i => port1_r[4].CLK
clock_i => port1_r[5].CLK
clock_i => port1_r[6].CLK
clock_i => port1_r[7].CLK
clock_i => shift_r[0].CLK
clock_i => shift_r[1].CLK
clock_i => shift_r[2].CLK
clock_i => shift_r[3].CLK
clock_i => shift_r[4].CLK
clock_i => shift_r[5].CLK
clock_i => shift_r[6].CLK
clock_i => shift_r[7].CLK
clock_i => shift_r[8].CLK
clock_i => sck_delayed_s.CLK
clock_i => spi_cs_n_o[0]~reg0.CLK
clock_i => spi_cs_n_o[1]~reg0.CLK
clock_i => spi_cs_n_o[2]~reg0.CLK
reset_i => counter_s[0].PRESET
reset_i => counter_s[1].PRESET
reset_i => counter_s[2].PRESET
reset_i => counter_s[3].PRESET
reset_i => port1_r[0].PRESET
reset_i => port1_r[1].PRESET
reset_i => port1_r[2].PRESET
reset_i => port1_r[3].PRESET
reset_i => port1_r[4].PRESET
reset_i => port1_r[5].PRESET
reset_i => port1_r[6].PRESET
reset_i => port1_r[7].PRESET
reset_i => shift_r[0].PRESET
reset_i => shift_r[1].PRESET
reset_i => shift_r[2].PRESET
reset_i => shift_r[3].PRESET
reset_i => shift_r[4].PRESET
reset_i => shift_r[5].PRESET
reset_i => shift_r[6].PRESET
reset_i => shift_r[7].PRESET
reset_i => shift_r[8].PRESET
reset_i => sck_delayed_s.ACLR
reset_i => spi_cs_n_o[0]~reg0.PRESET
reset_i => spi_cs_n_o[1]~reg0.PRESET
reset_i => spi_cs_n_o[2]~reg0.PRESET
reset_i => sd_chg_s.ACLR
reset_i => sd_chg_q.ACLR
reset_i => sd_chg_q.IN0
addr_i => data_o.IN1
addr_i => spi_ctrl_rd_s.IN1
cs_i => enable_s.IN1
wr_i => enable_s.IN0
wr_i => process_2.IN1
rd_i => enable_s.IN1
rd_i => spi_ctrl_rd_s.IN1
rd_i => has_data_o.IN1
rd_i => data_o.IN1
rd_i => shift_r.OUTPUTSELECT
rd_i => shift_r.OUTPUTSELECT
rd_i => shift_r.OUTPUTSELECT
rd_i => shift_r.OUTPUTSELECT
rd_i => shift_r.OUTPUTSELECT
rd_i => shift_r.OUTPUTSELECT
rd_i => shift_r.OUTPUTSELECT
rd_i => shift_r.OUTPUTSELECT
data_i[0] => shift_r.DATAA
data_i[0] => spi_cs_n_o[0]~reg0.DATAIN
data_i[1] => shift_r.DATAA
data_i[1] => spi_cs_n_o[1]~reg0.DATAIN
data_i[2] => shift_r.DATAA
data_i[3] => shift_r.DATAA
data_i[4] => shift_r.DATAA
data_i[5] => shift_r.DATAA
data_i[6] => shift_r.DATAA
data_i[7] => shift_r.DATAA
data_i[7] => spi_cs_n_o[2]~reg0.DATAIN
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
has_data_o <= has_data_o.DB_MAX_OUTPUT_PORT_TYPE
spi_cs_n_o[0] <= spi_cs_n_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_cs_n_o[1] <= spi_cs_n_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_cs_n_o[2] <= spi_cs_n_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_sclk_o <= sck_delayed_s.DB_MAX_OUTPUT_PORT_TYPE
spi_mosi_o <= shift_r[8].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_i => shift_r.DATAB
sd_wp_i => data_o.DATAB
sd_pres_n_i => data_o.DATAB
sd_pres_n_i => sd_chg_q.IN1


|Mister_top|msx:the_msx|romnextor:nxt
reset_i => rom_page_s[0].ACLR
reset_i => rom_page_s[1].ACLR
reset_i => rom_page_s[2].ACLR
clock_i => rom_page_s[0].CLK
clock_i => rom_page_s[1].CLK
clock_i => rom_page_s[2].CLK
enable_i => rom_cs_o.OUTPUTSELECT
enable_i => rom_wr_o.OUTPUTSELECT
enable_i => rom_page_s[2].ENA
enable_i => rom_page_s[1].ENA
enable_i => rom_page_s[0].ENA
addr_i[0] => LessThan0.IN32
addr_i[0] => LessThan1.IN32
addr_i[0] => Equal0.IN13
addr_i[1] => LessThan0.IN31
addr_i[1] => LessThan1.IN31
addr_i[1] => Equal0.IN12
addr_i[2] => LessThan0.IN30
addr_i[2] => LessThan1.IN30
addr_i[2] => Equal0.IN11
addr_i[3] => LessThan0.IN29
addr_i[3] => LessThan1.IN29
addr_i[3] => Equal0.IN10
addr_i[4] => LessThan0.IN28
addr_i[4] => LessThan1.IN28
addr_i[4] => Equal0.IN9
addr_i[5] => LessThan0.IN27
addr_i[5] => LessThan1.IN27
addr_i[5] => Equal0.IN8
addr_i[6] => LessThan0.IN26
addr_i[6] => LessThan1.IN26
addr_i[6] => Equal0.IN7
addr_i[7] => LessThan0.IN25
addr_i[7] => LessThan1.IN25
addr_i[7] => Equal0.IN6
addr_i[8] => LessThan0.IN24
addr_i[8] => LessThan1.IN24
addr_i[8] => Equal0.IN5
addr_i[9] => LessThan0.IN23
addr_i[9] => LessThan1.IN23
addr_i[9] => Equal0.IN4
addr_i[10] => LessThan0.IN22
addr_i[10] => LessThan1.IN22
addr_i[10] => Equal0.IN3
addr_i[11] => LessThan0.IN21
addr_i[11] => LessThan1.IN21
addr_i[11] => Equal0.IN2
addr_i[12] => LessThan0.IN20
addr_i[12] => LessThan1.IN20
addr_i[12] => Equal0.IN1
addr_i[13] => LessThan0.IN19
addr_i[13] => LessThan1.IN19
addr_i[13] => Equal0.IN15
addr_i[14] => LessThan0.IN18
addr_i[14] => LessThan1.IN18
addr_i[14] => Equal0.IN14
addr_i[14] => Equal2.IN1
addr_i[15] => LessThan0.IN17
addr_i[15] => LessThan1.IN17
addr_i[15] => Equal0.IN0
addr_i[15] => Equal2.IN0
data_i[0] => rom_page_s.DATAB
data_i[1] => rom_page_s.DATAB
data_i[2] => rom_page_s.DATAB
data_i[3] => ~NO_FANOUT~
data_i[4] => ~NO_FANOUT~
data_i[5] => ~NO_FANOUT~
data_i[6] => ~NO_FANOUT~
data_i[7] => ~NO_FANOUT~
sltsl_n_i => ram_wr_s.IN0
sltsl_n_i => rom_cs_o.IN0
rd_n_i => rom_cs_o.IN1
wr_n_i => ram_wr_s.IN1
rom_cs_o <= rom_cs_o.DB_MAX_OUTPUT_PORT_TYPE
rom_wr_o <= rom_wr_o.DB_MAX_OUTPUT_PORT_TYPE
rom_page_o[0] <= rom_page_s[0].DB_MAX_OUTPUT_PORT_TYPE
rom_page_o[1] <= rom_page_s[1].DB_MAX_OUTPUT_PORT_TYPE
rom_page_o[2] <= rom_page_s[2].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|escci:escci
clock_i => scc_wave:SccWave.clock_i
clock_i => SccModeB[4].CLK
clock_i => SccModeB[5].CLK
clock_i => SccModeA[4].CLK
clock_i => SccModeA[6].CLK
clock_i => SccBank3[0].CLK
clock_i => SccBank3[1].CLK
clock_i => SccBank3[2].CLK
clock_i => SccBank3[3].CLK
clock_i => SccBank3[4].CLK
clock_i => SccBank3[5].CLK
clock_i => SccBank3[6].CLK
clock_i => SccBank3[7].CLK
clock_i => SccBank2[0].CLK
clock_i => SccBank2[1].CLK
clock_i => SccBank2[2].CLK
clock_i => SccBank2[3].CLK
clock_i => SccBank2[4].CLK
clock_i => SccBank2[5].CLK
clock_i => SccBank2[6].CLK
clock_i => SccBank2[7].CLK
clock_i => SccBank1[0].CLK
clock_i => SccBank1[1].CLK
clock_i => SccBank1[2].CLK
clock_i => SccBank1[3].CLK
clock_i => SccBank1[4].CLK
clock_i => SccBank1[5].CLK
clock_i => SccBank1[6].CLK
clock_i => SccBank0[0].CLK
clock_i => SccBank0[1].CLK
clock_i => SccBank0[2].CLK
clock_i => SccBank0[3].CLK
clock_i => SccBank0[4].CLK
clock_i => SccBank0[5].CLK
clock_i => SccBank0[6].CLK
clock_i => SccBank0[7].CLK
clock_i => cs_dly_s.CLK
clock_i => wav_copy_s.CLK
clock_i => flag_v.CLK
clock_en_i => scc_wave:SccWave.clock_en_i
reset_i => scc_wave:SccWave.reset_i
reset_i => SccModeB[4].ACLR
reset_i => SccModeB[5].ACLR
reset_i => SccModeA[4].ACLR
reset_i => SccModeA[6].ACLR
reset_i => SccBank3[0].PRESET
reset_i => SccBank3[1].PRESET
reset_i => SccBank3[2].ACLR
reset_i => SccBank3[3].ACLR
reset_i => SccBank3[4].ACLR
reset_i => SccBank3[5].ACLR
reset_i => SccBank3[6].ACLR
reset_i => SccBank3[7].ACLR
reset_i => SccBank2[0].ACLR
reset_i => SccBank2[1].PRESET
reset_i => SccBank2[2].ACLR
reset_i => SccBank2[3].ACLR
reset_i => SccBank2[4].ACLR
reset_i => SccBank2[5].ACLR
reset_i => SccBank2[6].ACLR
reset_i => SccBank2[7].ACLR
reset_i => SccBank1[0].PRESET
reset_i => SccBank1[1].ACLR
reset_i => SccBank1[2].ACLR
reset_i => SccBank1[3].ACLR
reset_i => SccBank1[4].ACLR
reset_i => SccBank1[5].ACLR
reset_i => SccBank1[6].ACLR
reset_i => SccBank0[0].ACLR
reset_i => SccBank0[1].ACLR
reset_i => SccBank0[2].ACLR
reset_i => SccBank0[3].ACLR
reset_i => SccBank0[4].ACLR
reset_i => SccBank0[5].ACLR
reset_i => SccBank0[6].ACLR
reset_i => SccBank0[7].ACLR
reset_i => wav_copy_s.ACLR
reset_i => flag_v.ACLR
reset_i => cs_dly_s.ENA
addr_i[0] => scc_wave:SccWave.addr_i[0]
addr_i[0] => ram_addr_o[0].DATAIN
addr_i[1] => scc_wave:SccWave.addr_i[1]
addr_i[1] => Equal12.IN23
addr_i[1] => ram_addr_o[1].DATAIN
addr_i[2] => scc_wave:SccWave.addr_i[2]
addr_i[2] => Equal12.IN22
addr_i[2] => ram_addr_o[2].DATAIN
addr_i[3] => scc_wave:SccWave.addr_i[3]
addr_i[3] => Equal12.IN21
addr_i[3] => ram_addr_o[3].DATAIN
addr_i[4] => scc_wave:SccWave.addr_i[4]
addr_i[4] => Equal12.IN20
addr_i[4] => ram_addr_o[4].DATAIN
addr_i[5] => Equal0.IN5
addr_i[5] => wav_addr_s.DATAA
addr_i[5] => Equal12.IN19
addr_i[5] => ram_addr_o[5].DATAIN
addr_i[5] => wav_addr_s.DATAB
addr_i[6] => Equal0.IN4
addr_i[6] => wav_addr_s[6].DATAA
addr_i[6] => Equal12.IN18
addr_i[6] => ram_addr_o[6].DATAIN
addr_i[7] => Equal0.IN3
addr_i[7] => wav_addr_s.IN0
addr_i[7] => wav_addr_s[7].DATAA
addr_i[7] => Equal12.IN17
addr_i[7] => ram_addr_o[7].DATAIN
addr_i[8] => Equal12.IN16
addr_i[8] => ram_addr_o[8].DATAIN
addr_i[8] => SccSel_s.IN1
addr_i[9] => Equal12.IN15
addr_i[9] => ram_addr_o[9].DATAIN
addr_i[10] => Equal12.IN14
addr_i[10] => ram_addr_o[10].DATAIN
addr_i[11] => Equal12.IN13
addr_i[11] => Equal13.IN9
addr_i[11] => Equal15.IN9
addr_i[11] => Equal16.IN9
addr_i[11] => Equal17.IN9
addr_i[11] => Equal18.IN9
addr_i[11] => Equal19.IN9
addr_i[11] => process_1.IN0
addr_i[11] => ram_addr_o[11].DATAIN
addr_i[11] => SccBank0.OUTPUTSELECT
addr_i[11] => SccBank0.OUTPUTSELECT
addr_i[11] => SccBank0.OUTPUTSELECT
addr_i[11] => SccBank0.OUTPUTSELECT
addr_i[11] => SccBank0.OUTPUTSELECT
addr_i[11] => SccBank0.OUTPUTSELECT
addr_i[11] => SccBank0.OUTPUTSELECT
addr_i[11] => SccBank0.OUTPUTSELECT
addr_i[11] => SccBank1.OUTPUTSELECT
addr_i[11] => SccBank1.OUTPUTSELECT
addr_i[11] => SccBank1.OUTPUTSELECT
addr_i[11] => SccBank1.OUTPUTSELECT
addr_i[11] => SccBank1.OUTPUTSELECT
addr_i[11] => SccBank1.OUTPUTSELECT
addr_i[11] => SccBank1.OUTPUTSELECT
addr_i[11] => process_1.IN0
addr_i[11] => SccBank2.OUTPUTSELECT
addr_i[11] => SccBank2.OUTPUTSELECT
addr_i[11] => SccBank2.OUTPUTSELECT
addr_i[11] => SccBank2.OUTPUTSELECT
addr_i[11] => SccBank2.OUTPUTSELECT
addr_i[11] => SccBank2.OUTPUTSELECT
addr_i[11] => SccBank2.OUTPUTSELECT
addr_i[11] => SccBank2.OUTPUTSELECT
addr_i[11] => SccBank3.OUTPUTSELECT
addr_i[11] => SccBank3.OUTPUTSELECT
addr_i[11] => SccBank3.OUTPUTSELECT
addr_i[11] => SccBank3.OUTPUTSELECT
addr_i[11] => SccBank3.OUTPUTSELECT
addr_i[11] => SccBank3.OUTPUTSELECT
addr_i[11] => SccBank3.OUTPUTSELECT
addr_i[11] => SccBank3.OUTPUTSELECT
addr_i[12] => Equal12.IN12
addr_i[12] => Equal13.IN8
addr_i[12] => Equal15.IN8
addr_i[12] => Equal16.IN8
addr_i[12] => Equal17.IN8
addr_i[12] => Equal18.IN8
addr_i[12] => Equal19.IN8
addr_i[12] => Equal22.IN7
addr_i[12] => Equal23.IN7
addr_i[12] => ram_addr_o[12].DATAIN
addr_i[13] => Equal1.IN3
addr_i[13] => Equal2.IN3
addr_i[13] => Equal3.IN3
addr_i[13] => Equal8.IN5
addr_i[13] => Equal9.IN5
addr_i[13] => Equal10.IN5
addr_i[13] => Equal11.IN5
addr_i[13] => Equal13.IN7
addr_i[13] => Equal15.IN7
addr_i[13] => Equal16.IN7
addr_i[13] => Equal17.IN7
addr_i[13] => Equal18.IN7
addr_i[13] => Equal19.IN7
addr_i[13] => Equal22.IN6
addr_i[13] => Equal23.IN6
addr_i[13] => wav_addr_s.IN1
addr_i[14] => Equal1.IN2
addr_i[14] => Equal2.IN2
addr_i[14] => Equal3.IN2
addr_i[14] => Equal6.IN3
addr_i[14] => Equal7.IN3
addr_i[14] => Equal8.IN4
addr_i[14] => Equal9.IN4
addr_i[14] => Equal10.IN4
addr_i[14] => Equal11.IN4
addr_i[14] => Equal13.IN6
addr_i[14] => Equal15.IN6
addr_i[14] => Equal16.IN6
addr_i[14] => Equal17.IN6
addr_i[14] => Equal18.IN6
addr_i[14] => Equal19.IN6
addr_i[14] => Equal22.IN5
addr_i[14] => Equal23.IN5
addr_i[15] => Equal6.IN2
addr_i[15] => Equal7.IN2
addr_i[15] => Equal8.IN3
addr_i[15] => Equal9.IN3
addr_i[15] => Equal10.IN3
addr_i[15] => Equal11.IN3
addr_i[15] => Equal13.IN5
addr_i[15] => Equal15.IN5
addr_i[15] => Equal16.IN5
addr_i[15] => Equal17.IN5
addr_i[15] => Equal18.IN5
addr_i[15] => Equal19.IN5
addr_i[15] => Equal22.IN4
addr_i[15] => Equal23.IN4
data_i[0] => SccBank0.DATAB
data_i[0] => SccBank1.DATAB
data_i[0] => SccBank2.DATAB
data_i[0] => SccBank3.DATAB
data_i[0] => SccBank0.DATAB
data_i[0] => SccBank0.DATAB
data_i[0] => SccBank1.DATAB
data_i[0] => SccBank1.DATAB
data_i[0] => SccBank2.DATAB
data_i[0] => SccBank2.DATAB
data_i[0] => SccBank3.DATAB
data_i[0] => SccBank3.DATAB
data_i[0] => scc_wave:SccWave.data_i[0]
data_i[1] => SccBank0.DATAB
data_i[1] => SccBank1.DATAB
data_i[1] => SccBank2.DATAB
data_i[1] => SccBank3.DATAB
data_i[1] => SccBank0.DATAB
data_i[1] => SccBank0.DATAB
data_i[1] => SccBank1.DATAB
data_i[1] => SccBank1.DATAB
data_i[1] => SccBank2.DATAB
data_i[1] => SccBank2.DATAB
data_i[1] => SccBank3.DATAB
data_i[1] => SccBank3.DATAB
data_i[1] => scc_wave:SccWave.data_i[1]
data_i[2] => SccBank0.DATAB
data_i[2] => SccBank1.DATAB
data_i[2] => SccBank2.DATAB
data_i[2] => SccBank3.DATAB
data_i[2] => SccBank0.DATAB
data_i[2] => SccBank0.DATAB
data_i[2] => SccBank1.DATAB
data_i[2] => SccBank1.DATAB
data_i[2] => SccBank2.DATAB
data_i[2] => SccBank2.DATAB
data_i[2] => SccBank3.DATAB
data_i[2] => SccBank3.DATAB
data_i[2] => scc_wave:SccWave.data_i[2]
data_i[3] => SccBank0.DATAB
data_i[3] => SccBank1.DATAB
data_i[3] => SccBank2.DATAB
data_i[3] => SccBank3.DATAB
data_i[3] => SccBank0.DATAB
data_i[3] => SccBank0.DATAB
data_i[3] => SccBank1.DATAB
data_i[3] => SccBank1.DATAB
data_i[3] => SccBank2.DATAB
data_i[3] => SccBank2.DATAB
data_i[3] => SccBank3.DATAB
data_i[3] => SccBank3.DATAB
data_i[3] => scc_wave:SccWave.data_i[3]
data_i[4] => SccBank0.DATAB
data_i[4] => SccBank1.DATAB
data_i[4] => SccBank2.DATAB
data_i[4] => SccBank3.DATAB
data_i[4] => SccModeA.DATAB
data_i[4] => SccModeB.DATAB
data_i[4] => SccBank0.DATAB
data_i[4] => SccBank0.DATAB
data_i[4] => SccBank1.DATAB
data_i[4] => SccBank1.DATAB
data_i[4] => SccBank2.DATAB
data_i[4] => SccBank2.DATAB
data_i[4] => SccBank3.DATAB
data_i[4] => SccBank3.DATAB
data_i[4] => scc_wave:SccWave.data_i[4]
data_i[5] => SccBank0.DATAB
data_i[5] => SccBank1.DATAB
data_i[5] => SccBank2.DATAB
data_i[5] => SccBank3.DATAB
data_i[5] => SccModeB.DATAB
data_i[5] => SccBank0.DATAB
data_i[5] => SccBank0.DATAB
data_i[5] => SccBank1.DATAB
data_i[5] => SccBank1.DATAB
data_i[5] => SccBank2.DATAB
data_i[5] => SccBank2.DATAB
data_i[5] => SccBank3.DATAB
data_i[5] => SccBank3.DATAB
data_i[5] => scc_wave:SccWave.data_i[5]
data_i[6] => SccBank0.DATAB
data_i[6] => SccBank1.DATAB
data_i[6] => SccBank2.DATAB
data_i[6] => SccBank3.DATAB
data_i[6] => SccModeA.DATAB
data_i[6] => SccBank0.DATAB
data_i[6] => SccBank1.DATAB
data_i[6] => SccBank2.DATAB
data_i[6] => SccBank3.DATAB
data_i[6] => scc_wave:SccWave.data_i[6]
data_i[7] => SccBank0.DATAB
data_i[7] => SccBank2.DATAB
data_i[7] => SccBank3.DATAB
data_i[7] => SccBank0.DATAB
data_i[7] => SccBank0.DATAB
data_i[7] => SccBank2.DATAB
data_i[7] => SccBank2.DATAB
data_i[7] => SccBank3.DATAB
data_i[7] => SccBank3.DATAB
data_i[7] => scc_wave:SccWave.data_i[7]
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
cs_i => cs_s.IN1
cs_i => process_1.IN1
rd_i => cs_s.IN0
rd_i => SccSel_s.IN1
rd_i => SccSel_s.IN1
rd_i => SccSel_s.IN1
rd_i => SccSel_s.IN1
rd_i => SccSel_s.IN1
rd_i => SccSel_s.IN1
rd_i => ram_oe_o.DATAIN
wr_i => cs_s.IN1
wr_i => process_0.IN1
wr_i => process_1.IN1
wr_i => scc_wave:SccWave.wr_i
wr_i => ram_we_o.DATAIN
ram_addr_o[0] <= addr_i[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[1] <= addr_i[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[2] <= addr_i[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[3] <= addr_i[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[4] <= addr_i[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[5] <= addr_i[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[6] <= addr_i[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[7] <= addr_i[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[8] <= addr_i[8].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[9] <= addr_i[9].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[10] <= addr_i[10].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[11] <= addr_i[11].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[12] <= addr_i[12].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[13] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[14] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[15] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[16] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[17] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[18] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[19] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_data_i[0] => data_o.DATAB
ram_data_i[1] => data_o.DATAB
ram_data_i[2] => data_o.DATAB
ram_data_i[3] => data_o.DATAB
ram_data_i[4] => data_o.DATAB
ram_data_i[5] => data_o.DATAB
ram_data_i[6] => data_o.DATAB
ram_data_i[7] => data_o.DATAB
ram_ce_o <= ram_ce_o.DB_MAX_OUTPUT_PORT_TYPE
ram_oe_o <= rd_i.DB_MAX_OUTPUT_PORT_TYPE
ram_we_o <= wr_i.DB_MAX_OUTPUT_PORT_TYPE
map_type_i[0] => SccSel_s.IN1
map_type_i[0] => SccSel_s.IN1
map_type_i[0] => SccSel_s.IN1
map_type_i[0] => SccSel_s.IN1
map_type_i[0] => SccSel_s.IN1
map_type_i[0] => SccBank0.OUTPUTSELECT
map_type_i[0] => SccBank0.OUTPUTSELECT
map_type_i[0] => SccBank0.OUTPUTSELECT
map_type_i[0] => SccBank0.OUTPUTSELECT
map_type_i[0] => SccBank0.OUTPUTSELECT
map_type_i[0] => SccBank0.OUTPUTSELECT
map_type_i[0] => SccBank0.OUTPUTSELECT
map_type_i[0] => SccBank0.OUTPUTSELECT
map_type_i[0] => SccBank1.OUTPUTSELECT
map_type_i[0] => SccBank1.OUTPUTSELECT
map_type_i[0] => SccBank1.OUTPUTSELECT
map_type_i[0] => SccBank1.OUTPUTSELECT
map_type_i[0] => SccBank1.OUTPUTSELECT
map_type_i[0] => SccBank1.OUTPUTSELECT
map_type_i[0] => SccBank1.OUTPUTSELECT
map_type_i[0] => SccBank2.OUTPUTSELECT
map_type_i[0] => SccBank2.OUTPUTSELECT
map_type_i[0] => SccBank2.OUTPUTSELECT
map_type_i[0] => SccBank2.OUTPUTSELECT
map_type_i[0] => SccBank2.OUTPUTSELECT
map_type_i[0] => SccBank2.OUTPUTSELECT
map_type_i[0] => SccBank2.OUTPUTSELECT
map_type_i[0] => SccBank2.OUTPUTSELECT
map_type_i[0] => SccBank3.OUTPUTSELECT
map_type_i[0] => SccBank3.OUTPUTSELECT
map_type_i[0] => SccBank3.OUTPUTSELECT
map_type_i[0] => SccBank3.OUTPUTSELECT
map_type_i[0] => SccBank3.OUTPUTSELECT
map_type_i[0] => SccBank3.OUTPUTSELECT
map_type_i[0] => SccBank3.OUTPUTSELECT
map_type_i[0] => SccBank3.OUTPUTSELECT
map_type_i[0] => SccSel_s.IN1
map_type_i[0] => SccModeA[6].ENA
map_type_i[0] => SccModeA[4].ENA
map_type_i[0] => SccModeB[5].ENA
map_type_i[0] => SccModeB[4].ENA
map_type_i[1] => process_1.IN1
map_type_i[1] => process_1.IN1
wave_o[0] <= scc_wave:SccWave.wave_o[0]
wave_o[1] <= scc_wave:SccWave.wave_o[1]
wave_o[2] <= scc_wave:SccWave.wave_o[2]
wave_o[3] <= scc_wave:SccWave.wave_o[3]
wave_o[4] <= scc_wave:SccWave.wave_o[4]
wave_o[5] <= scc_wave:SccWave.wave_o[5]
wave_o[6] <= scc_wave:SccWave.wave_o[6]
wave_o[7] <= scc_wave:SccWave.wave_o[7]
wave_o[8] <= scc_wave:SccWave.wave_o[8]
wave_o[9] <= scc_wave:SccWave.wave_o[9]
wave_o[10] <= scc_wave:SccWave.wave_o[10]
wave_o[11] <= scc_wave:SccWave.wave_o[11]
wave_o[12] <= scc_wave:SccWave.wave_o[12]
wave_o[13] <= scc_wave:SccWave.wave_o[13]
wave_o[14] <= scc_wave:SccWave.wave_o[14]


|Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave
clock_i => dpram:wavemem.clk_a_i
clock_i => ff_wave[0].CLK
clock_i => ff_wave[1].CLK
clock_i => ff_wave[2].CLK
clock_i => ff_wave[3].CLK
clock_i => ff_wave[4].CLK
clock_i => ff_wave[5].CLK
clock_i => ff_wave[6].CLK
clock_i => ff_wave[7].CLK
clock_i => ff_wave[8].CLK
clock_i => ff_wave[9].CLK
clock_i => ff_wave[10].CLK
clock_i => ff_wave[11].CLK
clock_i => ff_wave[12].CLK
clock_i => ff_wave[13].CLK
clock_i => ff_wave[14].CLK
clock_i => ff_mix[0].CLK
clock_i => ff_mix[1].CLK
clock_i => ff_mix[2].CLK
clock_i => ff_mix[3].CLK
clock_i => ff_mix[4].CLK
clock_i => ff_mix[5].CLK
clock_i => ff_mix[6].CLK
clock_i => ff_mix[7].CLK
clock_i => ff_mix[8].CLK
clock_i => ff_mix[9].CLK
clock_i => ff_mix[10].CLK
clock_i => ff_mix[11].CLK
clock_i => ff_mix[12].CLK
clock_i => ff_mix[13].CLK
clock_i => ff_mix[14].CLK
clock_i => ff_ch_num[0].CLK
clock_i => ff_ch_num[1].CLK
clock_i => ff_ch_num[2].CLK
clock_i => ff_ch_num_dl[0].CLK
clock_i => ff_ch_num_dl[1].CLK
clock_i => ff_ch_num_dl[2].CLK
clock_i => ff_wave_dat[0].CLK
clock_i => ff_wave_dat[1].CLK
clock_i => ff_wave_dat[2].CLK
clock_i => ff_wave_dat[3].CLK
clock_i => ff_wave_dat[4].CLK
clock_i => ff_wave_dat[5].CLK
clock_i => ff_wave_dat[6].CLK
clock_i => ff_wave_dat[7].CLK
clock_i => ff_ptr_ch_e[0].CLK
clock_i => ff_ptr_ch_e[1].CLK
clock_i => ff_ptr_ch_e[2].CLK
clock_i => ff_ptr_ch_e[3].CLK
clock_i => ff_ptr_ch_e[4].CLK
clock_i => ff_ptr_ch_d[0].CLK
clock_i => ff_ptr_ch_d[1].CLK
clock_i => ff_ptr_ch_d[2].CLK
clock_i => ff_ptr_ch_d[3].CLK
clock_i => ff_ptr_ch_d[4].CLK
clock_i => ff_ptr_ch_c[0].CLK
clock_i => ff_ptr_ch_c[1].CLK
clock_i => ff_ptr_ch_c[2].CLK
clock_i => ff_ptr_ch_c[3].CLK
clock_i => ff_ptr_ch_c[4].CLK
clock_i => ff_ptr_ch_b[0].CLK
clock_i => ff_ptr_ch_b[1].CLK
clock_i => ff_ptr_ch_b[2].CLK
clock_i => ff_ptr_ch_b[3].CLK
clock_i => ff_ptr_ch_b[4].CLK
clock_i => ff_ptr_ch_a[0].CLK
clock_i => ff_ptr_ch_a[1].CLK
clock_i => ff_ptr_ch_a[2].CLK
clock_i => ff_ptr_ch_a[3].CLK
clock_i => ff_ptr_ch_a[4].CLK
clock_i => ff_cnt_ch_e[0].CLK
clock_i => ff_cnt_ch_e[1].CLK
clock_i => ff_cnt_ch_e[2].CLK
clock_i => ff_cnt_ch_e[3].CLK
clock_i => ff_cnt_ch_e[4].CLK
clock_i => ff_cnt_ch_e[5].CLK
clock_i => ff_cnt_ch_e[6].CLK
clock_i => ff_cnt_ch_e[7].CLK
clock_i => ff_cnt_ch_e[8].CLK
clock_i => ff_cnt_ch_e[9].CLK
clock_i => ff_cnt_ch_e[10].CLK
clock_i => ff_cnt_ch_e[11].CLK
clock_i => ff_cnt_ch_d[0].CLK
clock_i => ff_cnt_ch_d[1].CLK
clock_i => ff_cnt_ch_d[2].CLK
clock_i => ff_cnt_ch_d[3].CLK
clock_i => ff_cnt_ch_d[4].CLK
clock_i => ff_cnt_ch_d[5].CLK
clock_i => ff_cnt_ch_d[6].CLK
clock_i => ff_cnt_ch_d[7].CLK
clock_i => ff_cnt_ch_d[8].CLK
clock_i => ff_cnt_ch_d[9].CLK
clock_i => ff_cnt_ch_d[10].CLK
clock_i => ff_cnt_ch_d[11].CLK
clock_i => ff_cnt_ch_c[0].CLK
clock_i => ff_cnt_ch_c[1].CLK
clock_i => ff_cnt_ch_c[2].CLK
clock_i => ff_cnt_ch_c[3].CLK
clock_i => ff_cnt_ch_c[4].CLK
clock_i => ff_cnt_ch_c[5].CLK
clock_i => ff_cnt_ch_c[6].CLK
clock_i => ff_cnt_ch_c[7].CLK
clock_i => ff_cnt_ch_c[8].CLK
clock_i => ff_cnt_ch_c[9].CLK
clock_i => ff_cnt_ch_c[10].CLK
clock_i => ff_cnt_ch_c[11].CLK
clock_i => ff_cnt_ch_b[0].CLK
clock_i => ff_cnt_ch_b[1].CLK
clock_i => ff_cnt_ch_b[2].CLK
clock_i => ff_cnt_ch_b[3].CLK
clock_i => ff_cnt_ch_b[4].CLK
clock_i => ff_cnt_ch_b[5].CLK
clock_i => ff_cnt_ch_b[6].CLK
clock_i => ff_cnt_ch_b[7].CLK
clock_i => ff_cnt_ch_b[8].CLK
clock_i => ff_cnt_ch_b[9].CLK
clock_i => ff_cnt_ch_b[10].CLK
clock_i => ff_cnt_ch_b[11].CLK
clock_i => ff_cnt_ch_a[0].CLK
clock_i => ff_cnt_ch_a[1].CLK
clock_i => ff_cnt_ch_a[2].CLK
clock_i => ff_cnt_ch_a[3].CLK
clock_i => ff_cnt_ch_a[4].CLK
clock_i => ff_cnt_ch_a[5].CLK
clock_i => ff_cnt_ch_a[6].CLK
clock_i => ff_cnt_ch_a[7].CLK
clock_i => ff_cnt_ch_a[8].CLK
clock_i => ff_cnt_ch_a[9].CLK
clock_i => ff_cnt_ch_a[10].CLK
clock_i => ff_cnt_ch_a[11].CLK
clock_i => ff_rst_ch_e.CLK
clock_i => ff_rst_ch_d.CLK
clock_i => ff_rst_ch_c.CLK
clock_i => ff_rst_ch_b.CLK
clock_i => ff_rst_ch_a.CLK
clock_i => reg_mode_sel[5].CLK
clock_i => reg_ch_sel[0].CLK
clock_i => reg_ch_sel[1].CLK
clock_i => reg_ch_sel[2].CLK
clock_i => reg_ch_sel[3].CLK
clock_i => reg_ch_sel[4].CLK
clock_i => reg_vol_ch_e[0].CLK
clock_i => reg_vol_ch_e[1].CLK
clock_i => reg_vol_ch_e[2].CLK
clock_i => reg_vol_ch_e[3].CLK
clock_i => reg_vol_ch_d[0].CLK
clock_i => reg_vol_ch_d[1].CLK
clock_i => reg_vol_ch_d[2].CLK
clock_i => reg_vol_ch_d[3].CLK
clock_i => reg_vol_ch_c[0].CLK
clock_i => reg_vol_ch_c[1].CLK
clock_i => reg_vol_ch_c[2].CLK
clock_i => reg_vol_ch_c[3].CLK
clock_i => reg_vol_ch_b[0].CLK
clock_i => reg_vol_ch_b[1].CLK
clock_i => reg_vol_ch_b[2].CLK
clock_i => reg_vol_ch_b[3].CLK
clock_i => reg_vol_ch_a[0].CLK
clock_i => reg_vol_ch_a[1].CLK
clock_i => reg_vol_ch_a[2].CLK
clock_i => reg_vol_ch_a[3].CLK
clock_i => reg_freq_ch_e[0].CLK
clock_i => reg_freq_ch_e[1].CLK
clock_i => reg_freq_ch_e[2].CLK
clock_i => reg_freq_ch_e[3].CLK
clock_i => reg_freq_ch_e[4].CLK
clock_i => reg_freq_ch_e[5].CLK
clock_i => reg_freq_ch_e[6].CLK
clock_i => reg_freq_ch_e[7].CLK
clock_i => reg_freq_ch_e[8].CLK
clock_i => reg_freq_ch_e[9].CLK
clock_i => reg_freq_ch_e[10].CLK
clock_i => reg_freq_ch_e[11].CLK
clock_i => reg_freq_ch_d[0].CLK
clock_i => reg_freq_ch_d[1].CLK
clock_i => reg_freq_ch_d[2].CLK
clock_i => reg_freq_ch_d[3].CLK
clock_i => reg_freq_ch_d[4].CLK
clock_i => reg_freq_ch_d[5].CLK
clock_i => reg_freq_ch_d[6].CLK
clock_i => reg_freq_ch_d[7].CLK
clock_i => reg_freq_ch_d[8].CLK
clock_i => reg_freq_ch_d[9].CLK
clock_i => reg_freq_ch_d[10].CLK
clock_i => reg_freq_ch_d[11].CLK
clock_i => reg_freq_ch_c[0].CLK
clock_i => reg_freq_ch_c[1].CLK
clock_i => reg_freq_ch_c[2].CLK
clock_i => reg_freq_ch_c[3].CLK
clock_i => reg_freq_ch_c[4].CLK
clock_i => reg_freq_ch_c[5].CLK
clock_i => reg_freq_ch_c[6].CLK
clock_i => reg_freq_ch_c[7].CLK
clock_i => reg_freq_ch_c[8].CLK
clock_i => reg_freq_ch_c[9].CLK
clock_i => reg_freq_ch_c[10].CLK
clock_i => reg_freq_ch_c[11].CLK
clock_i => reg_freq_ch_b[0].CLK
clock_i => reg_freq_ch_b[1].CLK
clock_i => reg_freq_ch_b[2].CLK
clock_i => reg_freq_ch_b[3].CLK
clock_i => reg_freq_ch_b[4].CLK
clock_i => reg_freq_ch_b[5].CLK
clock_i => reg_freq_ch_b[6].CLK
clock_i => reg_freq_ch_b[7].CLK
clock_i => reg_freq_ch_b[8].CLK
clock_i => reg_freq_ch_b[9].CLK
clock_i => reg_freq_ch_b[10].CLK
clock_i => reg_freq_ch_b[11].CLK
clock_i => reg_freq_ch_a[0].CLK
clock_i => reg_freq_ch_a[1].CLK
clock_i => reg_freq_ch_a[2].CLK
clock_i => reg_freq_ch_a[3].CLK
clock_i => reg_freq_ch_a[4].CLK
clock_i => reg_freq_ch_a[5].CLK
clock_i => reg_freq_ch_a[6].CLK
clock_i => reg_freq_ch_a[7].CLK
clock_i => reg_freq_ch_a[8].CLK
clock_i => reg_freq_ch_a[9].CLK
clock_i => reg_freq_ch_a[10].CLK
clock_i => reg_freq_ch_a[11].CLK
clock_i => ff_req_dl.CLK
clock_i => dpram:wavemem.clk_b_i
clock_en_i => ff_rst_ch_a.OUTPUTSELECT
clock_en_i => ff_rst_ch_b.OUTPUTSELECT
clock_en_i => ff_rst_ch_c.OUTPUTSELECT
clock_en_i => ff_rst_ch_d.OUTPUTSELECT
clock_en_i => ff_rst_ch_e.OUTPUTSELECT
clock_en_i => ff_cnt_ch_a[11].ENA
clock_en_i => ff_cnt_ch_a[10].ENA
clock_en_i => ff_cnt_ch_a[9].ENA
clock_en_i => ff_cnt_ch_a[8].ENA
clock_en_i => ff_cnt_ch_a[7].ENA
clock_en_i => ff_cnt_ch_a[6].ENA
clock_en_i => ff_cnt_ch_a[5].ENA
clock_en_i => ff_cnt_ch_a[4].ENA
clock_en_i => ff_cnt_ch_a[3].ENA
clock_en_i => ff_cnt_ch_a[2].ENA
clock_en_i => ff_cnt_ch_a[1].ENA
clock_en_i => ff_cnt_ch_a[0].ENA
clock_en_i => ff_cnt_ch_b[11].ENA
clock_en_i => ff_cnt_ch_b[10].ENA
clock_en_i => ff_cnt_ch_b[9].ENA
clock_en_i => ff_cnt_ch_b[8].ENA
clock_en_i => ff_cnt_ch_b[7].ENA
clock_en_i => ff_cnt_ch_b[6].ENA
clock_en_i => ff_cnt_ch_b[5].ENA
clock_en_i => ff_cnt_ch_b[4].ENA
clock_en_i => ff_cnt_ch_b[3].ENA
clock_en_i => ff_cnt_ch_b[2].ENA
clock_en_i => ff_cnt_ch_b[1].ENA
clock_en_i => ff_cnt_ch_b[0].ENA
clock_en_i => ff_cnt_ch_c[11].ENA
clock_en_i => ff_cnt_ch_c[10].ENA
clock_en_i => ff_cnt_ch_c[9].ENA
clock_en_i => ff_cnt_ch_c[8].ENA
clock_en_i => ff_cnt_ch_c[7].ENA
clock_en_i => ff_cnt_ch_c[6].ENA
clock_en_i => ff_cnt_ch_c[5].ENA
clock_en_i => ff_cnt_ch_c[4].ENA
clock_en_i => ff_cnt_ch_c[3].ENA
clock_en_i => ff_cnt_ch_c[2].ENA
clock_en_i => ff_cnt_ch_c[1].ENA
clock_en_i => ff_cnt_ch_c[0].ENA
clock_en_i => ff_cnt_ch_d[11].ENA
clock_en_i => ff_cnt_ch_d[10].ENA
clock_en_i => ff_cnt_ch_d[9].ENA
clock_en_i => ff_cnt_ch_d[8].ENA
clock_en_i => ff_cnt_ch_d[7].ENA
clock_en_i => ff_cnt_ch_d[6].ENA
clock_en_i => ff_cnt_ch_d[5].ENA
clock_en_i => ff_cnt_ch_d[4].ENA
clock_en_i => ff_cnt_ch_d[3].ENA
clock_en_i => ff_cnt_ch_d[2].ENA
clock_en_i => ff_cnt_ch_d[1].ENA
clock_en_i => ff_cnt_ch_d[0].ENA
clock_en_i => ff_cnt_ch_e[11].ENA
clock_en_i => ff_cnt_ch_e[10].ENA
clock_en_i => ff_cnt_ch_e[9].ENA
clock_en_i => ff_cnt_ch_e[8].ENA
clock_en_i => ff_cnt_ch_e[7].ENA
clock_en_i => ff_cnt_ch_e[6].ENA
clock_en_i => ff_cnt_ch_e[5].ENA
clock_en_i => ff_cnt_ch_e[4].ENA
clock_en_i => ff_cnt_ch_e[3].ENA
clock_en_i => ff_cnt_ch_e[2].ENA
clock_en_i => ff_cnt_ch_e[1].ENA
clock_en_i => ff_cnt_ch_e[0].ENA
clock_en_i => ff_ptr_ch_a[4].ENA
clock_en_i => ff_ptr_ch_a[3].ENA
clock_en_i => ff_ptr_ch_a[2].ENA
clock_en_i => ff_ptr_ch_a[1].ENA
clock_en_i => ff_ptr_ch_a[0].ENA
clock_en_i => ff_ptr_ch_b[4].ENA
clock_en_i => ff_ptr_ch_b[3].ENA
clock_en_i => ff_ptr_ch_b[2].ENA
clock_en_i => ff_ptr_ch_b[1].ENA
clock_en_i => ff_ptr_ch_b[0].ENA
clock_en_i => ff_ptr_ch_c[4].ENA
clock_en_i => ff_ptr_ch_c[3].ENA
clock_en_i => ff_ptr_ch_c[2].ENA
clock_en_i => ff_ptr_ch_c[1].ENA
clock_en_i => ff_ptr_ch_c[0].ENA
clock_en_i => ff_ptr_ch_d[4].ENA
clock_en_i => ff_ptr_ch_d[3].ENA
clock_en_i => ff_ptr_ch_d[2].ENA
clock_en_i => ff_ptr_ch_d[1].ENA
clock_en_i => ff_ptr_ch_d[0].ENA
clock_en_i => ff_ptr_ch_e[4].ENA
clock_en_i => ff_ptr_ch_e[3].ENA
clock_en_i => ff_ptr_ch_e[2].ENA
clock_en_i => ff_ptr_ch_e[1].ENA
clock_en_i => ff_ptr_ch_e[0].ENA
reset_i => ff_wave[0].ACLR
reset_i => ff_wave[1].ACLR
reset_i => ff_wave[2].ACLR
reset_i => ff_wave[3].ACLR
reset_i => ff_wave[4].ACLR
reset_i => ff_wave[5].ACLR
reset_i => ff_wave[6].ACLR
reset_i => ff_wave[7].ACLR
reset_i => ff_wave[8].ACLR
reset_i => ff_wave[9].ACLR
reset_i => ff_wave[10].ACLR
reset_i => ff_wave[11].ACLR
reset_i => ff_wave[12].ACLR
reset_i => ff_wave[13].ACLR
reset_i => ff_wave[14].ACLR
reset_i => ff_mix[0].ACLR
reset_i => ff_mix[1].ACLR
reset_i => ff_mix[2].ACLR
reset_i => ff_mix[3].ACLR
reset_i => ff_mix[4].ACLR
reset_i => ff_mix[5].ACLR
reset_i => ff_mix[6].ACLR
reset_i => ff_mix[7].ACLR
reset_i => ff_mix[8].ACLR
reset_i => ff_mix[9].ACLR
reset_i => ff_mix[10].ACLR
reset_i => ff_mix[11].ACLR
reset_i => ff_mix[12].ACLR
reset_i => ff_mix[13].ACLR
reset_i => ff_mix[14].ACLR
reset_i => ff_ch_num[0].ACLR
reset_i => ff_ch_num[1].ACLR
reset_i => ff_ch_num[2].ACLR
reset_i => ff_ch_num_dl[0].ACLR
reset_i => ff_ch_num_dl[1].ACLR
reset_i => ff_ch_num_dl[2].ACLR
reset_i => ff_wave_dat[0].ACLR
reset_i => ff_wave_dat[1].ACLR
reset_i => ff_wave_dat[2].ACLR
reset_i => ff_wave_dat[3].ACLR
reset_i => ff_wave_dat[4].ACLR
reset_i => ff_wave_dat[5].ACLR
reset_i => ff_wave_dat[6].ACLR
reset_i => ff_wave_dat[7].ACLR
reset_i => ff_ptr_ch_e[0].ACLR
reset_i => ff_ptr_ch_e[1].ACLR
reset_i => ff_ptr_ch_e[2].ACLR
reset_i => ff_ptr_ch_e[3].ACLR
reset_i => ff_ptr_ch_e[4].ACLR
reset_i => ff_ptr_ch_d[0].ACLR
reset_i => ff_ptr_ch_d[1].ACLR
reset_i => ff_ptr_ch_d[2].ACLR
reset_i => ff_ptr_ch_d[3].ACLR
reset_i => ff_ptr_ch_d[4].ACLR
reset_i => ff_ptr_ch_c[0].ACLR
reset_i => ff_ptr_ch_c[1].ACLR
reset_i => ff_ptr_ch_c[2].ACLR
reset_i => ff_ptr_ch_c[3].ACLR
reset_i => ff_ptr_ch_c[4].ACLR
reset_i => ff_ptr_ch_b[0].ACLR
reset_i => ff_ptr_ch_b[1].ACLR
reset_i => ff_ptr_ch_b[2].ACLR
reset_i => ff_ptr_ch_b[3].ACLR
reset_i => ff_ptr_ch_b[4].ACLR
reset_i => ff_ptr_ch_a[0].ACLR
reset_i => ff_ptr_ch_a[1].ACLR
reset_i => ff_ptr_ch_a[2].ACLR
reset_i => ff_ptr_ch_a[3].ACLR
reset_i => ff_ptr_ch_a[4].ACLR
reset_i => ff_cnt_ch_e[0].ACLR
reset_i => ff_cnt_ch_e[1].ACLR
reset_i => ff_cnt_ch_e[2].ACLR
reset_i => ff_cnt_ch_e[3].ACLR
reset_i => ff_cnt_ch_e[4].ACLR
reset_i => ff_cnt_ch_e[5].ACLR
reset_i => ff_cnt_ch_e[6].ACLR
reset_i => ff_cnt_ch_e[7].ACLR
reset_i => ff_cnt_ch_e[8].ACLR
reset_i => ff_cnt_ch_e[9].ACLR
reset_i => ff_cnt_ch_e[10].ACLR
reset_i => ff_cnt_ch_e[11].ACLR
reset_i => ff_cnt_ch_d[0].ACLR
reset_i => ff_cnt_ch_d[1].ACLR
reset_i => ff_cnt_ch_d[2].ACLR
reset_i => ff_cnt_ch_d[3].ACLR
reset_i => ff_cnt_ch_d[4].ACLR
reset_i => ff_cnt_ch_d[5].ACLR
reset_i => ff_cnt_ch_d[6].ACLR
reset_i => ff_cnt_ch_d[7].ACLR
reset_i => ff_cnt_ch_d[8].ACLR
reset_i => ff_cnt_ch_d[9].ACLR
reset_i => ff_cnt_ch_d[10].ACLR
reset_i => ff_cnt_ch_d[11].ACLR
reset_i => ff_cnt_ch_c[0].ACLR
reset_i => ff_cnt_ch_c[1].ACLR
reset_i => ff_cnt_ch_c[2].ACLR
reset_i => ff_cnt_ch_c[3].ACLR
reset_i => ff_cnt_ch_c[4].ACLR
reset_i => ff_cnt_ch_c[5].ACLR
reset_i => ff_cnt_ch_c[6].ACLR
reset_i => ff_cnt_ch_c[7].ACLR
reset_i => ff_cnt_ch_c[8].ACLR
reset_i => ff_cnt_ch_c[9].ACLR
reset_i => ff_cnt_ch_c[10].ACLR
reset_i => ff_cnt_ch_c[11].ACLR
reset_i => ff_cnt_ch_b[0].ACLR
reset_i => ff_cnt_ch_b[1].ACLR
reset_i => ff_cnt_ch_b[2].ACLR
reset_i => ff_cnt_ch_b[3].ACLR
reset_i => ff_cnt_ch_b[4].ACLR
reset_i => ff_cnt_ch_b[5].ACLR
reset_i => ff_cnt_ch_b[6].ACLR
reset_i => ff_cnt_ch_b[7].ACLR
reset_i => ff_cnt_ch_b[8].ACLR
reset_i => ff_cnt_ch_b[9].ACLR
reset_i => ff_cnt_ch_b[10].ACLR
reset_i => ff_cnt_ch_b[11].ACLR
reset_i => ff_cnt_ch_a[0].ACLR
reset_i => ff_cnt_ch_a[1].ACLR
reset_i => ff_cnt_ch_a[2].ACLR
reset_i => ff_cnt_ch_a[3].ACLR
reset_i => ff_cnt_ch_a[4].ACLR
reset_i => ff_cnt_ch_a[5].ACLR
reset_i => ff_cnt_ch_a[6].ACLR
reset_i => ff_cnt_ch_a[7].ACLR
reset_i => ff_cnt_ch_a[8].ACLR
reset_i => ff_cnt_ch_a[9].ACLR
reset_i => ff_cnt_ch_a[10].ACLR
reset_i => ff_cnt_ch_a[11].ACLR
reset_i => ff_rst_ch_e.ACLR
reset_i => ff_rst_ch_d.ACLR
reset_i => ff_rst_ch_c.ACLR
reset_i => ff_rst_ch_b.ACLR
reset_i => ff_rst_ch_a.ACLR
reset_i => reg_mode_sel[5].ACLR
reset_i => reg_ch_sel[0].ACLR
reset_i => reg_ch_sel[1].ACLR
reset_i => reg_ch_sel[2].ACLR
reset_i => reg_ch_sel[3].ACLR
reset_i => reg_ch_sel[4].ACLR
reset_i => reg_vol_ch_e[0].ACLR
reset_i => reg_vol_ch_e[1].ACLR
reset_i => reg_vol_ch_e[2].ACLR
reset_i => reg_vol_ch_e[3].ACLR
reset_i => reg_vol_ch_d[0].ACLR
reset_i => reg_vol_ch_d[1].ACLR
reset_i => reg_vol_ch_d[2].ACLR
reset_i => reg_vol_ch_d[3].ACLR
reset_i => reg_vol_ch_c[0].ACLR
reset_i => reg_vol_ch_c[1].ACLR
reset_i => reg_vol_ch_c[2].ACLR
reset_i => reg_vol_ch_c[3].ACLR
reset_i => reg_vol_ch_b[0].ACLR
reset_i => reg_vol_ch_b[1].ACLR
reset_i => reg_vol_ch_b[2].ACLR
reset_i => reg_vol_ch_b[3].ACLR
reset_i => reg_vol_ch_a[0].ACLR
reset_i => reg_vol_ch_a[1].ACLR
reset_i => reg_vol_ch_a[2].ACLR
reset_i => reg_vol_ch_a[3].ACLR
reset_i => reg_freq_ch_e[0].ACLR
reset_i => reg_freq_ch_e[1].ACLR
reset_i => reg_freq_ch_e[2].ACLR
reset_i => reg_freq_ch_e[3].ACLR
reset_i => reg_freq_ch_e[4].ACLR
reset_i => reg_freq_ch_e[5].ACLR
reset_i => reg_freq_ch_e[6].ACLR
reset_i => reg_freq_ch_e[7].ACLR
reset_i => reg_freq_ch_e[8].ACLR
reset_i => reg_freq_ch_e[9].ACLR
reset_i => reg_freq_ch_e[10].ACLR
reset_i => reg_freq_ch_e[11].ACLR
reset_i => reg_freq_ch_d[0].ACLR
reset_i => reg_freq_ch_d[1].ACLR
reset_i => reg_freq_ch_d[2].ACLR
reset_i => reg_freq_ch_d[3].ACLR
reset_i => reg_freq_ch_d[4].ACLR
reset_i => reg_freq_ch_d[5].ACLR
reset_i => reg_freq_ch_d[6].ACLR
reset_i => reg_freq_ch_d[7].ACLR
reset_i => reg_freq_ch_d[8].ACLR
reset_i => reg_freq_ch_d[9].ACLR
reset_i => reg_freq_ch_d[10].ACLR
reset_i => reg_freq_ch_d[11].ACLR
reset_i => reg_freq_ch_c[0].ACLR
reset_i => reg_freq_ch_c[1].ACLR
reset_i => reg_freq_ch_c[2].ACLR
reset_i => reg_freq_ch_c[3].ACLR
reset_i => reg_freq_ch_c[4].ACLR
reset_i => reg_freq_ch_c[5].ACLR
reset_i => reg_freq_ch_c[6].ACLR
reset_i => reg_freq_ch_c[7].ACLR
reset_i => reg_freq_ch_c[8].ACLR
reset_i => reg_freq_ch_c[9].ACLR
reset_i => reg_freq_ch_c[10].ACLR
reset_i => reg_freq_ch_c[11].ACLR
reset_i => reg_freq_ch_b[0].ACLR
reset_i => reg_freq_ch_b[1].ACLR
reset_i => reg_freq_ch_b[2].ACLR
reset_i => reg_freq_ch_b[3].ACLR
reset_i => reg_freq_ch_b[4].ACLR
reset_i => reg_freq_ch_b[5].ACLR
reset_i => reg_freq_ch_b[6].ACLR
reset_i => reg_freq_ch_b[7].ACLR
reset_i => reg_freq_ch_b[8].ACLR
reset_i => reg_freq_ch_b[9].ACLR
reset_i => reg_freq_ch_b[10].ACLR
reset_i => reg_freq_ch_b[11].ACLR
reset_i => reg_freq_ch_a[0].ACLR
reset_i => reg_freq_ch_a[1].ACLR
reset_i => reg_freq_ch_a[2].ACLR
reset_i => reg_freq_ch_a[3].ACLR
reset_i => reg_freq_ch_a[4].ACLR
reset_i => reg_freq_ch_a[5].ACLR
reset_i => reg_freq_ch_a[6].ACLR
reset_i => reg_freq_ch_a[7].ACLR
reset_i => reg_freq_ch_a[8].ACLR
reset_i => reg_freq_ch_a[9].ACLR
reset_i => reg_freq_ch_a[10].ACLR
reset_i => reg_freq_ch_a[11].ACLR
reset_i => ff_req_dl.ACLR
cs_i => w_wave_we.IN1
cs_i => process_0.IN0
cs_i => ff_req_dl.DATAIN
wr_i => w_wave_we.DATAB
wr_i => process_0.IN1
addr_i[0] => LessThan0.IN16
addr_i[0] => LessThan1.IN16
addr_i[0] => Mux0.IN3
addr_i[0] => Mux1.IN3
addr_i[0] => Mux2.IN3
addr_i[0] => Mux3.IN3
addr_i[0] => Mux4.IN3
addr_i[0] => Mux5.IN3
addr_i[0] => Mux6.IN3
addr_i[0] => Mux7.IN3
addr_i[0] => Mux8.IN3
addr_i[0] => Mux9.IN3
addr_i[0] => Mux10.IN3
addr_i[0] => Mux11.IN3
addr_i[0] => Mux13.IN3
addr_i[0] => Mux14.IN3
addr_i[0] => Mux15.IN3
addr_i[0] => Mux16.IN3
addr_i[0] => Mux17.IN3
addr_i[0] => Mux18.IN3
addr_i[0] => Mux19.IN3
addr_i[0] => Mux20.IN3
addr_i[0] => Mux21.IN3
addr_i[0] => Mux22.IN3
addr_i[0] => Mux23.IN3
addr_i[0] => Mux24.IN3
addr_i[0] => Mux26.IN3
addr_i[0] => Mux27.IN3
addr_i[0] => Mux28.IN3
addr_i[0] => Mux29.IN3
addr_i[0] => Mux30.IN3
addr_i[0] => Mux31.IN3
addr_i[0] => Mux32.IN3
addr_i[0] => Mux33.IN3
addr_i[0] => Mux34.IN3
addr_i[0] => Mux35.IN3
addr_i[0] => Mux36.IN3
addr_i[0] => Mux37.IN3
addr_i[0] => Mux39.IN3
addr_i[0] => Mux40.IN3
addr_i[0] => Mux41.IN3
addr_i[0] => Mux42.IN3
addr_i[0] => Mux43.IN3
addr_i[0] => Mux44.IN3
addr_i[0] => Mux45.IN3
addr_i[0] => Mux46.IN3
addr_i[0] => Mux47.IN3
addr_i[0] => Mux48.IN3
addr_i[0] => Mux49.IN3
addr_i[0] => Mux50.IN3
addr_i[0] => Mux52.IN3
addr_i[0] => Mux53.IN3
addr_i[0] => Mux54.IN3
addr_i[0] => Mux55.IN3
addr_i[0] => Mux56.IN3
addr_i[0] => Mux57.IN3
addr_i[0] => Mux58.IN3
addr_i[0] => Mux59.IN3
addr_i[0] => Mux60.IN3
addr_i[0] => Mux61.IN3
addr_i[0] => Mux62.IN3
addr_i[0] => Mux63.IN3
addr_i[0] => Mux65.IN3
addr_i[0] => Mux66.IN3
addr_i[0] => Mux67.IN3
addr_i[0] => Mux68.IN3
addr_i[0] => Mux69.IN3
addr_i[0] => Mux70.IN3
addr_i[0] => Mux71.IN3
addr_i[0] => Mux72.IN3
addr_i[0] => Mux73.IN3
addr_i[0] => Mux74.IN3
addr_i[0] => Mux75.IN3
addr_i[0] => Mux76.IN3
addr_i[0] => Mux77.IN3
addr_i[0] => Mux78.IN3
addr_i[0] => Mux79.IN3
addr_i[0] => Mux80.IN3
addr_i[0] => Mux81.IN3
addr_i[0] => Mux82.IN3
addr_i[0] => Mux83.IN3
addr_i[0] => Mux84.IN3
addr_i[0] => Mux85.IN3
addr_i[0] => Mux86.IN3
addr_i[0] => Mux87.IN3
addr_i[0] => Mux88.IN3
addr_i[0] => Mux89.IN3
addr_i[0] => dpram:wavemem.addr_a_i[0]
addr_i[1] => LessThan0.IN15
addr_i[1] => LessThan1.IN15
addr_i[1] => Mux0.IN2
addr_i[1] => Mux1.IN2
addr_i[1] => Mux2.IN2
addr_i[1] => Mux3.IN2
addr_i[1] => Mux4.IN2
addr_i[1] => Mux5.IN2
addr_i[1] => Mux6.IN2
addr_i[1] => Mux7.IN2
addr_i[1] => Mux8.IN2
addr_i[1] => Mux9.IN2
addr_i[1] => Mux10.IN2
addr_i[1] => Mux11.IN2
addr_i[1] => Mux12.IN2
addr_i[1] => Mux13.IN2
addr_i[1] => Mux14.IN2
addr_i[1] => Mux15.IN2
addr_i[1] => Mux16.IN2
addr_i[1] => Mux17.IN2
addr_i[1] => Mux18.IN2
addr_i[1] => Mux19.IN2
addr_i[1] => Mux20.IN2
addr_i[1] => Mux21.IN2
addr_i[1] => Mux22.IN2
addr_i[1] => Mux23.IN2
addr_i[1] => Mux24.IN2
addr_i[1] => Mux25.IN2
addr_i[1] => Mux26.IN2
addr_i[1] => Mux27.IN2
addr_i[1] => Mux28.IN2
addr_i[1] => Mux29.IN2
addr_i[1] => Mux30.IN2
addr_i[1] => Mux31.IN2
addr_i[1] => Mux32.IN2
addr_i[1] => Mux33.IN2
addr_i[1] => Mux34.IN2
addr_i[1] => Mux35.IN2
addr_i[1] => Mux36.IN2
addr_i[1] => Mux37.IN2
addr_i[1] => Mux38.IN2
addr_i[1] => Mux39.IN2
addr_i[1] => Mux40.IN2
addr_i[1] => Mux41.IN2
addr_i[1] => Mux42.IN2
addr_i[1] => Mux43.IN2
addr_i[1] => Mux44.IN2
addr_i[1] => Mux45.IN2
addr_i[1] => Mux46.IN2
addr_i[1] => Mux47.IN2
addr_i[1] => Mux48.IN2
addr_i[1] => Mux49.IN2
addr_i[1] => Mux50.IN2
addr_i[1] => Mux51.IN2
addr_i[1] => Mux52.IN2
addr_i[1] => Mux53.IN2
addr_i[1] => Mux54.IN2
addr_i[1] => Mux55.IN2
addr_i[1] => Mux56.IN2
addr_i[1] => Mux57.IN2
addr_i[1] => Mux58.IN2
addr_i[1] => Mux59.IN2
addr_i[1] => Mux60.IN2
addr_i[1] => Mux61.IN2
addr_i[1] => Mux62.IN2
addr_i[1] => Mux63.IN2
addr_i[1] => Mux64.IN2
addr_i[1] => Mux65.IN2
addr_i[1] => Mux66.IN2
addr_i[1] => Mux67.IN2
addr_i[1] => Mux68.IN2
addr_i[1] => Mux69.IN2
addr_i[1] => Mux70.IN2
addr_i[1] => Mux71.IN2
addr_i[1] => Mux72.IN2
addr_i[1] => Mux73.IN2
addr_i[1] => Mux74.IN2
addr_i[1] => Mux75.IN2
addr_i[1] => Mux76.IN2
addr_i[1] => Mux77.IN2
addr_i[1] => Mux78.IN2
addr_i[1] => Mux79.IN2
addr_i[1] => Mux80.IN2
addr_i[1] => Mux81.IN2
addr_i[1] => Mux82.IN2
addr_i[1] => Mux83.IN2
addr_i[1] => Mux84.IN2
addr_i[1] => Mux85.IN2
addr_i[1] => Mux86.IN2
addr_i[1] => Mux87.IN2
addr_i[1] => Mux88.IN2
addr_i[1] => Mux89.IN2
addr_i[1] => dpram:wavemem.addr_a_i[1]
addr_i[2] => LessThan0.IN14
addr_i[2] => LessThan1.IN14
addr_i[2] => Mux0.IN1
addr_i[2] => Mux1.IN1
addr_i[2] => Mux2.IN1
addr_i[2] => Mux3.IN1
addr_i[2] => Mux4.IN1
addr_i[2] => Mux5.IN1
addr_i[2] => Mux6.IN1
addr_i[2] => Mux7.IN1
addr_i[2] => Mux8.IN1
addr_i[2] => Mux9.IN1
addr_i[2] => Mux10.IN1
addr_i[2] => Mux11.IN1
addr_i[2] => Mux12.IN1
addr_i[2] => Mux13.IN1
addr_i[2] => Mux14.IN1
addr_i[2] => Mux15.IN1
addr_i[2] => Mux16.IN1
addr_i[2] => Mux17.IN1
addr_i[2] => Mux18.IN1
addr_i[2] => Mux19.IN1
addr_i[2] => Mux20.IN1
addr_i[2] => Mux21.IN1
addr_i[2] => Mux22.IN1
addr_i[2] => Mux23.IN1
addr_i[2] => Mux24.IN1
addr_i[2] => Mux25.IN1
addr_i[2] => Mux26.IN1
addr_i[2] => Mux27.IN1
addr_i[2] => Mux28.IN1
addr_i[2] => Mux29.IN1
addr_i[2] => Mux30.IN1
addr_i[2] => Mux31.IN1
addr_i[2] => Mux32.IN1
addr_i[2] => Mux33.IN1
addr_i[2] => Mux34.IN1
addr_i[2] => Mux35.IN1
addr_i[2] => Mux36.IN1
addr_i[2] => Mux37.IN1
addr_i[2] => Mux38.IN1
addr_i[2] => Mux39.IN1
addr_i[2] => Mux40.IN1
addr_i[2] => Mux41.IN1
addr_i[2] => Mux42.IN1
addr_i[2] => Mux43.IN1
addr_i[2] => Mux44.IN1
addr_i[2] => Mux45.IN1
addr_i[2] => Mux46.IN1
addr_i[2] => Mux47.IN1
addr_i[2] => Mux48.IN1
addr_i[2] => Mux49.IN1
addr_i[2] => Mux50.IN1
addr_i[2] => Mux51.IN1
addr_i[2] => Mux52.IN1
addr_i[2] => Mux53.IN1
addr_i[2] => Mux54.IN1
addr_i[2] => Mux55.IN1
addr_i[2] => Mux56.IN1
addr_i[2] => Mux57.IN1
addr_i[2] => Mux58.IN1
addr_i[2] => Mux59.IN1
addr_i[2] => Mux60.IN1
addr_i[2] => Mux61.IN1
addr_i[2] => Mux62.IN1
addr_i[2] => Mux63.IN1
addr_i[2] => Mux64.IN1
addr_i[2] => Mux65.IN1
addr_i[2] => Mux66.IN1
addr_i[2] => Mux67.IN1
addr_i[2] => Mux68.IN1
addr_i[2] => Mux69.IN1
addr_i[2] => Mux70.IN1
addr_i[2] => Mux71.IN1
addr_i[2] => Mux72.IN1
addr_i[2] => Mux73.IN1
addr_i[2] => Mux74.IN1
addr_i[2] => Mux75.IN1
addr_i[2] => Mux76.IN1
addr_i[2] => Mux77.IN1
addr_i[2] => Mux78.IN1
addr_i[2] => Mux79.IN1
addr_i[2] => Mux80.IN1
addr_i[2] => Mux81.IN1
addr_i[2] => Mux82.IN1
addr_i[2] => Mux83.IN1
addr_i[2] => Mux84.IN1
addr_i[2] => Mux85.IN1
addr_i[2] => Mux86.IN1
addr_i[2] => Mux87.IN1
addr_i[2] => Mux88.IN1
addr_i[2] => Mux89.IN1
addr_i[2] => dpram:wavemem.addr_a_i[2]
addr_i[3] => LessThan0.IN13
addr_i[3] => LessThan1.IN13
addr_i[3] => Mux0.IN0
addr_i[3] => Mux1.IN0
addr_i[3] => Mux2.IN0
addr_i[3] => Mux3.IN0
addr_i[3] => Mux4.IN0
addr_i[3] => Mux5.IN0
addr_i[3] => Mux6.IN0
addr_i[3] => Mux7.IN0
addr_i[3] => Mux8.IN0
addr_i[3] => Mux9.IN0
addr_i[3] => Mux10.IN0
addr_i[3] => Mux11.IN0
addr_i[3] => Mux12.IN0
addr_i[3] => Mux13.IN0
addr_i[3] => Mux14.IN0
addr_i[3] => Mux15.IN0
addr_i[3] => Mux16.IN0
addr_i[3] => Mux17.IN0
addr_i[3] => Mux18.IN0
addr_i[3] => Mux19.IN0
addr_i[3] => Mux20.IN0
addr_i[3] => Mux21.IN0
addr_i[3] => Mux22.IN0
addr_i[3] => Mux23.IN0
addr_i[3] => Mux24.IN0
addr_i[3] => Mux25.IN0
addr_i[3] => Mux26.IN0
addr_i[3] => Mux27.IN0
addr_i[3] => Mux28.IN0
addr_i[3] => Mux29.IN0
addr_i[3] => Mux30.IN0
addr_i[3] => Mux31.IN0
addr_i[3] => Mux32.IN0
addr_i[3] => Mux33.IN0
addr_i[3] => Mux34.IN0
addr_i[3] => Mux35.IN0
addr_i[3] => Mux36.IN0
addr_i[3] => Mux37.IN0
addr_i[3] => Mux38.IN0
addr_i[3] => Mux39.IN0
addr_i[3] => Mux40.IN0
addr_i[3] => Mux41.IN0
addr_i[3] => Mux42.IN0
addr_i[3] => Mux43.IN0
addr_i[3] => Mux44.IN0
addr_i[3] => Mux45.IN0
addr_i[3] => Mux46.IN0
addr_i[3] => Mux47.IN0
addr_i[3] => Mux48.IN0
addr_i[3] => Mux49.IN0
addr_i[3] => Mux50.IN0
addr_i[3] => Mux51.IN0
addr_i[3] => Mux52.IN0
addr_i[3] => Mux53.IN0
addr_i[3] => Mux54.IN0
addr_i[3] => Mux55.IN0
addr_i[3] => Mux56.IN0
addr_i[3] => Mux57.IN0
addr_i[3] => Mux58.IN0
addr_i[3] => Mux59.IN0
addr_i[3] => Mux60.IN0
addr_i[3] => Mux61.IN0
addr_i[3] => Mux62.IN0
addr_i[3] => Mux63.IN0
addr_i[3] => Mux64.IN0
addr_i[3] => Mux65.IN0
addr_i[3] => Mux66.IN0
addr_i[3] => Mux67.IN0
addr_i[3] => Mux68.IN0
addr_i[3] => Mux69.IN0
addr_i[3] => Mux70.IN0
addr_i[3] => Mux71.IN0
addr_i[3] => Mux72.IN0
addr_i[3] => Mux73.IN0
addr_i[3] => Mux74.IN0
addr_i[3] => Mux75.IN0
addr_i[3] => Mux76.IN0
addr_i[3] => Mux77.IN0
addr_i[3] => Mux78.IN0
addr_i[3] => Mux79.IN0
addr_i[3] => Mux80.IN0
addr_i[3] => Mux81.IN0
addr_i[3] => Mux82.IN0
addr_i[3] => Mux83.IN0
addr_i[3] => Mux84.IN0
addr_i[3] => Mux85.IN0
addr_i[3] => Mux86.IN0
addr_i[3] => Mux87.IN0
addr_i[3] => Mux88.IN0
addr_i[3] => Mux89.IN0
addr_i[3] => dpram:wavemem.addr_a_i[3]
addr_i[4] => LessThan0.IN12
addr_i[4] => LessThan1.IN12
addr_i[4] => dpram:wavemem.addr_a_i[4]
addr_i[5] => LessThan0.IN11
addr_i[5] => LessThan1.IN11
addr_i[5] => Equal0.IN5
addr_i[5] => Equal1.IN5
addr_i[5] => dpram:wavemem.addr_a_i[5]
addr_i[6] => LessThan0.IN10
addr_i[6] => LessThan1.IN10
addr_i[6] => Equal0.IN4
addr_i[6] => Equal1.IN4
addr_i[6] => dpram:wavemem.addr_a_i[6]
addr_i[7] => LessThan0.IN9
addr_i[7] => LessThan1.IN9
addr_i[7] => Equal0.IN3
addr_i[7] => Equal1.IN3
addr_i[7] => dpram:wavemem.addr_a_i[7]
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_i[0] => Mux3.IN4
data_i[0] => Mux11.IN4
data_i[0] => Mux16.IN4
data_i[0] => Mux24.IN4
data_i[0] => Mux29.IN4
data_i[0] => Mux37.IN4
data_i[0] => Mux42.IN4
data_i[0] => Mux50.IN4
data_i[0] => Mux55.IN4
data_i[0] => Mux63.IN4
data_i[0] => Mux68.IN4
data_i[0] => Mux72.IN4
data_i[0] => Mux76.IN4
data_i[0] => Mux80.IN4
data_i[0] => Mux84.IN4
data_i[0] => Mux89.IN4
data_i[0] => dpram:wavemem.data_a_i[0]
data_i[1] => Mux2.IN4
data_i[1] => Mux10.IN4
data_i[1] => Mux15.IN4
data_i[1] => Mux23.IN4
data_i[1] => Mux28.IN4
data_i[1] => Mux36.IN4
data_i[1] => Mux41.IN4
data_i[1] => Mux49.IN4
data_i[1] => Mux54.IN4
data_i[1] => Mux62.IN4
data_i[1] => Mux67.IN4
data_i[1] => Mux71.IN4
data_i[1] => Mux75.IN4
data_i[1] => Mux79.IN4
data_i[1] => Mux83.IN4
data_i[1] => Mux88.IN4
data_i[1] => dpram:wavemem.data_a_i[1]
data_i[2] => Mux1.IN4
data_i[2] => Mux9.IN4
data_i[2] => Mux14.IN4
data_i[2] => Mux22.IN4
data_i[2] => Mux27.IN4
data_i[2] => Mux35.IN4
data_i[2] => Mux40.IN4
data_i[2] => Mux48.IN4
data_i[2] => Mux53.IN4
data_i[2] => Mux61.IN4
data_i[2] => Mux66.IN4
data_i[2] => Mux70.IN4
data_i[2] => Mux74.IN4
data_i[2] => Mux78.IN4
data_i[2] => Mux82.IN4
data_i[2] => Mux87.IN4
data_i[2] => dpram:wavemem.data_a_i[2]
data_i[3] => Mux0.IN4
data_i[3] => Mux8.IN4
data_i[3] => Mux13.IN4
data_i[3] => Mux21.IN4
data_i[3] => Mux26.IN4
data_i[3] => Mux34.IN4
data_i[3] => Mux39.IN4
data_i[3] => Mux47.IN4
data_i[3] => Mux52.IN4
data_i[3] => Mux60.IN4
data_i[3] => Mux65.IN4
data_i[3] => Mux69.IN4
data_i[3] => Mux73.IN4
data_i[3] => Mux77.IN4
data_i[3] => Mux81.IN4
data_i[3] => Mux86.IN4
data_i[3] => dpram:wavemem.data_a_i[3]
data_i[4] => Mux7.IN4
data_i[4] => Mux20.IN4
data_i[4] => Mux33.IN4
data_i[4] => Mux46.IN4
data_i[4] => Mux59.IN4
data_i[4] => Mux85.IN4
data_i[4] => dpram:wavemem.data_a_i[4]
data_i[5] => Mux6.IN4
data_i[5] => Mux19.IN4
data_i[5] => Mux32.IN4
data_i[5] => Mux45.IN4
data_i[5] => Mux58.IN4
data_i[5] => dpram:wavemem.data_a_i[5]
data_i[5] => reg_mode_sel[5].DATAIN
data_i[6] => Mux5.IN4
data_i[6] => Mux18.IN4
data_i[6] => Mux31.IN4
data_i[6] => Mux44.IN4
data_i[6] => Mux57.IN4
data_i[6] => dpram:wavemem.data_a_i[6]
data_i[7] => Mux4.IN4
data_i[7] => Mux17.IN4
data_i[7] => Mux30.IN4
data_i[7] => Mux43.IN4
data_i[7] => Mux56.IN4
data_i[7] => dpram:wavemem.data_a_i[7]
wave_o[0] <= ff_wave[0].DB_MAX_OUTPUT_PORT_TYPE
wave_o[1] <= ff_wave[1].DB_MAX_OUTPUT_PORT_TYPE
wave_o[2] <= ff_wave[2].DB_MAX_OUTPUT_PORT_TYPE
wave_o[3] <= ff_wave[3].DB_MAX_OUTPUT_PORT_TYPE
wave_o[4] <= ff_wave[4].DB_MAX_OUTPUT_PORT_TYPE
wave_o[5] <= ff_wave[5].DB_MAX_OUTPUT_PORT_TYPE
wave_o[6] <= ff_wave[6].DB_MAX_OUTPUT_PORT_TYPE
wave_o[7] <= ff_wave[7].DB_MAX_OUTPUT_PORT_TYPE
wave_o[8] <= ff_wave[8].DB_MAX_OUTPUT_PORT_TYPE
wave_o[9] <= ff_wave[9].DB_MAX_OUTPUT_PORT_TYPE
wave_o[10] <= ff_wave[10].DB_MAX_OUTPUT_PORT_TYPE
wave_o[11] <= ff_wave[11].DB_MAX_OUTPUT_PORT_TYPE
wave_o[12] <= ff_wave[12].DB_MAX_OUTPUT_PORT_TYPE
wave_o[13] <= ff_wave[13].DB_MAX_OUTPUT_PORT_TYPE
wave_o[14] <= ff_wave[14].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem
clk_a_i => ram_q~16.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~14.CLK
clk_a_i => ram_q~15.CLK
clk_a_i => data_a_o[0]~reg0.CLK
clk_a_i => data_a_o[1]~reg0.CLK
clk_a_i => data_a_o[2]~reg0.CLK
clk_a_i => data_a_o[3]~reg0.CLK
clk_a_i => data_a_o[4]~reg0.CLK
clk_a_i => data_a_o[5]~reg0.CLK
clk_a_i => data_a_o[6]~reg0.CLK
clk_a_i => data_a_o[7]~reg0.CLK
clk_a_i => ram_q.CLK0
we_i => ram_q~16.DATAIN
we_i => ram_q.WE
addr_a_i[0] => ram_q~7.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[0] => ram_q.RADDR
addr_a_i[1] => ram_q~6.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[1] => ram_q.RADDR1
addr_a_i[2] => ram_q~5.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[2] => ram_q.RADDR2
addr_a_i[3] => ram_q~4.DATAIN
addr_a_i[3] => ram_q.WADDR3
addr_a_i[3] => ram_q.RADDR3
addr_a_i[4] => ram_q~3.DATAIN
addr_a_i[4] => ram_q.WADDR4
addr_a_i[4] => ram_q.RADDR4
addr_a_i[5] => ram_q~2.DATAIN
addr_a_i[5] => ram_q.WADDR5
addr_a_i[5] => ram_q.RADDR5
addr_a_i[6] => ram_q~1.DATAIN
addr_a_i[6] => ram_q.WADDR6
addr_a_i[6] => ram_q.RADDR6
addr_a_i[7] => ram_q~0.DATAIN
addr_a_i[7] => ram_q.WADDR7
addr_a_i[7] => ram_q.RADDR7
data_a_i[0] => ram_q~15.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~14.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~13.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~12.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_i[4] => ram_q~11.DATAIN
data_a_i[4] => ram_q.DATAIN4
data_a_i[5] => ram_q~10.DATAIN
data_a_i[5] => ram_q.DATAIN5
data_a_i[6] => ram_q~9.DATAIN
data_a_i[6] => ram_q.DATAIN6
data_a_i[7] => ram_q~8.DATAIN
data_a_i[7] => ram_q.DATAIN7
data_a_o[0] <= data_a_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[1] <= data_a_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[2] <= data_a_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[3] <= data_a_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[4] <= data_a_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[5] <= data_a_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[6] <= data_a_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[7] <= data_a_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_b_i => data_b_o[0]~reg0.CLK
clk_b_i => data_b_o[1]~reg0.CLK
clk_b_i => data_b_o[2]~reg0.CLK
clk_b_i => data_b_o[3]~reg0.CLK
clk_b_i => data_b_o[4]~reg0.CLK
clk_b_i => data_b_o[5]~reg0.CLK
clk_b_i => data_b_o[6]~reg0.CLK
clk_b_i => data_b_o[7]~reg0.CLK
addr_b_i[0] => ram_q.PORTBRADDR
addr_b_i[1] => ram_q.PORTBRADDR1
addr_b_i[2] => ram_q.PORTBRADDR2
addr_b_i[3] => ram_q.PORTBRADDR3
addr_b_i[4] => ram_q.PORTBRADDR4
addr_b_i[5] => ram_q.PORTBRADDR5
addr_b_i[6] => ram_q.PORTBRADDR6
addr_b_i[7] => ram_q.PORTBRADDR7
data_b_o[0] <= data_b_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[1] <= data_b_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[2] <= data_b_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[3] <= data_b_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[4] <= data_b_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[5] <= data_b_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[6] <= data_b_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[7] <= data_b_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul
a[0] => Mult0.IN8
a[1] => Mult0.IN7
a[2] => Mult0.IN6
a[3] => Mult0.IN5
a[4] => Mult0.IN4
a[5] => Mult0.IN3
a[6] => Mult0.IN2
a[7] => Mult0.IN1
b[0] => Mult0.IN12
b[1] => Mult0.IN11
b[2] => Mult0.IN10
b[3] => Mult0.IN9
c[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|msx:the_msx|memoryctl:memctl
cpu_addr_i[0] => ram_addr_o.DATAB
cpu_addr_i[0] => ram_addr_o.DATAB
cpu_addr_i[0] => ram_addr_o.DATAB
cpu_addr_i[0] => ram_addr_o.DATAB
cpu_addr_i[0] => ram_addr_o.DATAB
cpu_addr_i[0] => ram_addr_o.DATAB
cpu_addr_i[0] => ram_addr_o.DATAB
cpu_addr_i[1] => ram_addr_o.DATAB
cpu_addr_i[1] => ram_addr_o.DATAB
cpu_addr_i[1] => ram_addr_o.DATAB
cpu_addr_i[1] => ram_addr_o.DATAB
cpu_addr_i[1] => ram_addr_o.DATAB
cpu_addr_i[1] => ram_addr_o.DATAB
cpu_addr_i[1] => ram_addr_o.DATAB
cpu_addr_i[2] => ram_addr_o.DATAB
cpu_addr_i[2] => ram_addr_o.DATAB
cpu_addr_i[2] => ram_addr_o.DATAB
cpu_addr_i[2] => ram_addr_o.DATAB
cpu_addr_i[2] => ram_addr_o.DATAB
cpu_addr_i[2] => ram_addr_o.DATAB
cpu_addr_i[2] => ram_addr_o.DATAB
cpu_addr_i[3] => ram_addr_o.DATAB
cpu_addr_i[3] => ram_addr_o.DATAB
cpu_addr_i[3] => ram_addr_o.DATAB
cpu_addr_i[3] => ram_addr_o.DATAB
cpu_addr_i[3] => ram_addr_o.DATAB
cpu_addr_i[3] => ram_addr_o.DATAB
cpu_addr_i[3] => ram_addr_o.DATAB
cpu_addr_i[4] => ram_addr_o.DATAB
cpu_addr_i[4] => ram_addr_o.DATAB
cpu_addr_i[4] => ram_addr_o.DATAB
cpu_addr_i[4] => ram_addr_o.DATAB
cpu_addr_i[4] => ram_addr_o.DATAB
cpu_addr_i[4] => ram_addr_o.DATAB
cpu_addr_i[4] => ram_addr_o.DATAB
cpu_addr_i[5] => ram_addr_o.DATAB
cpu_addr_i[5] => ram_addr_o.DATAB
cpu_addr_i[5] => ram_addr_o.DATAB
cpu_addr_i[5] => ram_addr_o.DATAB
cpu_addr_i[5] => ram_addr_o.DATAB
cpu_addr_i[5] => ram_addr_o.DATAB
cpu_addr_i[5] => ram_addr_o.DATAB
cpu_addr_i[6] => ram_addr_o.DATAB
cpu_addr_i[6] => ram_addr_o.DATAB
cpu_addr_i[6] => ram_addr_o.DATAB
cpu_addr_i[6] => ram_addr_o.DATAB
cpu_addr_i[6] => ram_addr_o.DATAB
cpu_addr_i[6] => ram_addr_o.DATAB
cpu_addr_i[6] => ram_addr_o.DATAB
cpu_addr_i[7] => ram_addr_o.DATAB
cpu_addr_i[7] => ram_addr_o.DATAB
cpu_addr_i[7] => ram_addr_o.DATAB
cpu_addr_i[7] => ram_addr_o.DATAB
cpu_addr_i[7] => ram_addr_o.DATAB
cpu_addr_i[7] => ram_addr_o.DATAB
cpu_addr_i[7] => ram_addr_o.DATAB
cpu_addr_i[8] => ram_addr_o.DATAB
cpu_addr_i[8] => ram_addr_o.DATAB
cpu_addr_i[8] => ram_addr_o.DATAB
cpu_addr_i[8] => ram_addr_o.DATAB
cpu_addr_i[8] => ram_addr_o.DATAB
cpu_addr_i[8] => ram_addr_o.DATAB
cpu_addr_i[8] => ram_addr_o.DATAB
cpu_addr_i[9] => ram_addr_o.DATAB
cpu_addr_i[9] => ram_addr_o.DATAB
cpu_addr_i[9] => ram_addr_o.DATAB
cpu_addr_i[9] => ram_addr_o.DATAB
cpu_addr_i[9] => ram_addr_o.DATAB
cpu_addr_i[9] => ram_addr_o.DATAB
cpu_addr_i[9] => ram_addr_o.DATAB
cpu_addr_i[10] => ram_addr_o.DATAB
cpu_addr_i[10] => ram_addr_o.DATAB
cpu_addr_i[10] => ram_addr_o.DATAB
cpu_addr_i[10] => ram_addr_o.DATAB
cpu_addr_i[10] => ram_addr_o.DATAB
cpu_addr_i[10] => ram_addr_o.DATAB
cpu_addr_i[10] => ram_addr_o.DATAB
cpu_addr_i[11] => ram_addr_o.DATAB
cpu_addr_i[11] => ram_addr_o.DATAB
cpu_addr_i[11] => ram_addr_o.DATAB
cpu_addr_i[11] => ram_addr_o.DATAB
cpu_addr_i[11] => ram_addr_o.DATAB
cpu_addr_i[11] => ram_addr_o.DATAB
cpu_addr_i[11] => ram_addr_o.DATAB
cpu_addr_i[12] => ram_addr_o.DATAB
cpu_addr_i[12] => ram_addr_o.DATAB
cpu_addr_i[12] => ram_addr_o.DATAB
cpu_addr_i[12] => ram_addr_o.DATAB
cpu_addr_i[12] => ram_addr_o.DATAB
cpu_addr_i[12] => ram_addr_o.DATAB
cpu_addr_i[12] => ram_addr_o.DATAB
cpu_addr_i[13] => ram_addr_o.DATAB
cpu_addr_i[13] => ram_addr_o.DATAB
cpu_addr_i[13] => ram_addr_o.DATAB
cpu_addr_i[13] => ram_addr_o.DATAB
cpu_addr_i[13] => ram_addr_o.DATAB
cpu_addr_i[13] => ram_addr_o.DATAB
cpu_addr_i[13] => ram_addr_o.DATAB
cpu_addr_i[14] => ram_addr_o.DATAB
cpu_addr_i[14] => Equal0.IN1
cpu_addr_i[15] => process_0.IN0
cpu_addr_i[15] => Equal0.IN0
use_rom_in_ram_i => ~NO_FANOUT~
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
rom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
extrom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
xb2rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_cs_i => ram_addr_o.OUTPUTSELECT
nxt_rom_page_i[0] => ram_addr_o.DATAB
nxt_rom_page_i[1] => ram_addr_o.DATAB
nxt_rom_page_i[2] => ram_addr_o.DATAB
ipl_cs_i => process_0.IN1
ipl_cs_i => process_0.IN1
ipl_rampage_i[0] => ram_addr_o.DATAB
ipl_rampage_i[1] => ram_addr_o.DATAB
ipl_rampage_i[2] => ram_addr_o.DATAB
ipl_rampage_i[3] => ram_addr_o.DATAB
ipl_rampage_i[4] => ram_addr_o.DATAB
ipl_rampage_i[5] => ram_addr_o.DATAB
ipl_rampage_i[6] => ram_addr_o.DATAB
ipl_rampage_i[7] => ram_addr_o.DATAB
ipl_rampage_i[8] => ram_addr_o.DATAB
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_cs_i => ram_addr_o.OUTPUTSELECT
mr_ram_addr_i[0] => ram_addr_o.DATAB
mr_ram_addr_i[1] => ram_addr_o.DATAB
mr_ram_addr_i[2] => ram_addr_o.DATAB
mr_ram_addr_i[3] => ram_addr_o.DATAB
mr_ram_addr_i[4] => ram_addr_o.DATAB
mr_ram_addr_i[5] => ram_addr_o.DATAB
mr_ram_addr_i[6] => ram_addr_o.DATAB
mr_ram_addr_i[7] => ram_addr_o.DATAB
mr_ram_addr_i[8] => ram_addr_o.DATAB
mr_ram_addr_i[9] => ram_addr_o.DATAB
mr_ram_addr_i[10] => ram_addr_o.DATAB
mr_ram_addr_i[11] => ram_addr_o.DATAB
mr_ram_addr_i[12] => ram_addr_o.DATAB
mr_ram_addr_i[13] => ram_addr_o.DATAB
mr_ram_addr_i[14] => ram_addr_o.DATAB
mr_ram_addr_i[15] => ram_addr_o.DATAB
mr_ram_addr_i[16] => ram_addr_o.DATAB
mr_ram_addr_i[17] => ram_addr_o.DATAB
mr_ram_addr_i[18] => ram_addr_o.DATAB
mr_ram_addr_i[19] => ram_addr_o.DATAB
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_cs_i => ram_addr_o.OUTPUTSELECT
ram_page_i[0] => ram_addr_o.DATAB
ram_page_i[1] => ram_addr_o.DATAB
ram_page_i[2] => ram_addr_o.DATAB
ram_page_i[3] => ram_addr_o.DATAB
ram_page_i[4] => ram_addr_o.DATAB
ram_page_i[5] => ram_addr_o.DATAB
ram_page_i[6] => ram_addr_o.DATAB
ram_page_i[7] => ram_addr_o.DATAB
ram_addr_o[0] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[1] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[2] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[3] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[4] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[5] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[6] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[7] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[8] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[9] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[10] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[11] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[12] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[13] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[14] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[15] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[16] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[17] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[18] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[19] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[20] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[21] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[22] <= ram_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mapper_mask_o[0] <= <VCC>
mapper_mask_o[1] <= <VCC>
mapper_mask_o[2] <= <VCC>
mapper_mask_o[3] <= <VCC>
mapper_mask_o[4] <= <VCC>
mapper_mask_o[5] <= <VCC>
mapper_mask_o[6] <= <VCC>
mapper_mask_o[7] <= <VCC>


|Mister_top|ssdram256Mb:ram
clock_i => ram_dout_s[0].CLK
clock_i => ram_dout_s[1].CLK
clock_i => ram_dout_s[2].CLK
clock_i => ram_dout_s[3].CLK
clock_i => ram_dout_s[4].CLK
clock_i => ram_dout_s[5].CLK
clock_i => ram_dout_s[6].CLK
clock_i => ram_dout_s[7].CLK
clock_i => SdrLdq_s.CLK
clock_i => SdrUdq_s.CLK
clock_i => SdrBa_s[0].CLK
clock_i => SdrBa_s[1].CLK
clock_i => SdrAdr_s[0].CLK
clock_i => SdrAdr_s[1].CLK
clock_i => SdrAdr_s[2].CLK
clock_i => SdrAdr_s[3].CLK
clock_i => SdrAdr_s[4].CLK
clock_i => SdrAdr_s[5].CLK
clock_i => SdrAdr_s[6].CLK
clock_i => SdrAdr_s[7].CLK
clock_i => SdrAdr_s[8].CLK
clock_i => SdrAdr_s[9].CLK
clock_i => SdrAdr_s[10].CLK
clock_i => SdrAdr_s[11].CLK
clock_i => SdrAdr_s[12].CLK
clock_i => SdrDat_s[0].CLK
clock_i => SdrDat_s[0]~en.CLK
clock_i => SdrDat_s[1].CLK
clock_i => SdrDat_s[1]~en.CLK
clock_i => SdrDat_s[2].CLK
clock_i => SdrDat_s[2]~en.CLK
clock_i => SdrDat_s[3].CLK
clock_i => SdrDat_s[3]~en.CLK
clock_i => SdrDat_s[4].CLK
clock_i => SdrDat_s[4]~en.CLK
clock_i => SdrDat_s[5].CLK
clock_i => SdrDat_s[5]~en.CLK
clock_i => SdrDat_s[6].CLK
clock_i => SdrDat_s[6]~en.CLK
clock_i => SdrDat_s[7].CLK
clock_i => SdrDat_s[7]~en.CLK
clock_i => SdrDat_s[8].CLK
clock_i => SdrDat_s[8]~en.CLK
clock_i => SdrDat_s[9].CLK
clock_i => SdrDat_s[9]~en.CLK
clock_i => SdrDat_s[10].CLK
clock_i => SdrDat_s[10]~en.CLK
clock_i => SdrDat_s[11].CLK
clock_i => SdrDat_s[11]~en.CLK
clock_i => SdrDat_s[12].CLK
clock_i => SdrDat_s[12]~en.CLK
clock_i => SdrDat_s[13].CLK
clock_i => SdrDat_s[13]~en.CLK
clock_i => SdrDat_s[14].CLK
clock_i => SdrDat_s[14]~en.CLK
clock_i => SdrDat_s[15].CLK
clock_i => SdrDat_s[15]~en.CLK
clock_i => SdrCmd_s[0].CLK
clock_i => SdrCmd_s[1].CLK
clock_i => SdrCmd_s[2].CLK
clock_i => SdrCmd_s[3].CLK
clock_i => ram_ack_s.CLK
clock_i => refreshDelayCounter_v[0].CLK
clock_i => refreshDelayCounter_v[1].CLK
clock_i => refreshDelayCounter_v[2].CLK
clock_i => refreshDelayCounter_v[3].CLK
clock_i => refreshDelayCounter_v[4].CLK
clock_i => refreshDelayCounter_v[5].CLK
clock_i => refreshDelayCounter_v[6].CLK
clock_i => refreshDelayCounter_v[7].CLK
clock_i => refreshDelayCounter_v[8].CLK
clock_i => refreshDelayCounter_v[9].CLK
clock_i => refreshDelayCounter_v[10].CLK
clock_i => refreshDelayCounter_v[11].CLK
clock_i => refreshDelayCounter_v[12].CLK
clock_i => refreshDelayCounter_v[13].CLK
clock_i => refreshDelayCounter_v[14].CLK
clock_i => refreshDelayCounter_v[15].CLK
clock_i => refreshDelayCounter_v[16].CLK
clock_i => refreshDelayCounter_v[17].CLK
clock_i => refreshDelayCounter_v[18].CLK
clock_i => refreshDelayCounter_v[19].CLK
clock_i => refreshDelayCounter_v[20].CLK
clock_i => refreshDelayCounter_v[21].CLK
clock_i => refreshDelayCounter_v[22].CLK
clock_i => refreshDelayCounter_v[23].CLK
clock_i => SdrRefreshCounter_v[0].CLK
clock_i => SdrRefreshCounter_v[1].CLK
clock_i => SdrRefreshCounter_v[2].CLK
clock_i => SdrRefreshCounter_v[3].CLK
clock_i => SdrRefreshCounter_v[4].CLK
clock_i => SdrRefreshCounter_v[5].CLK
clock_i => SdrRefreshCounter_v[6].CLK
clock_i => SdrRefreshCounter_v[7].CLK
clock_i => SdrRefreshCounter_v[8].CLK
clock_i => SdrRefreshCounter_v[9].CLK
clock_i => SdrRefreshCounter_v[10].CLK
clock_i => SdrRefreshCounter_v[11].CLK
clock_i => SdrRefreshCounter_v[12].CLK
clock_i => SdrRefreshCounter_v[13].CLK
clock_i => SdrRefreshCounter_v[14].CLK
clock_i => SdrRefreshCounter_v[15].CLK
clock_i => SdrAddress_v[0].CLK
clock_i => SdrAddress_v[1].CLK
clock_i => SdrAddress_v[2].CLK
clock_i => SdrAddress_v[3].CLK
clock_i => SdrAddress_v[4].CLK
clock_i => SdrAddress_v[5].CLK
clock_i => SdrAddress_v[6].CLK
clock_i => SdrAddress_v[7].CLK
clock_i => SdrAddress_v[8].CLK
clock_i => SdrAddress_v[9].CLK
clock_i => SdrAddress_v[10].CLK
clock_i => SdrAddress_v[11].CLK
clock_i => SdrAddress_v[12].CLK
clock_i => SdrAddress_v[13].CLK
clock_i => SdrAddress_v[14].CLK
clock_i => SdrAddress_v[15].CLK
clock_i => SdrAddress_v[16].CLK
clock_i => SdrAddress_v[17].CLK
clock_i => SdrAddress_v[18].CLK
clock_i => SdrAddress_v[19].CLK
clock_i => SdrAddress_v[20].CLK
clock_i => SdrAddress_v[21].CLK
clock_i => SdrAddress_v[22].CLK
clock_i => SdrAddress_v[23].CLK
clock_i => SdrAddress_v[24].CLK
clock_i => SdrRoutineSeq_v[0].CLK
clock_i => SdrRoutineSeq_v[1].CLK
clock_i => SdrRoutineSeq_v[2].CLK
clock_i => SdrRoutineSeq_v[3].CLK
clock_i => SdrRoutineSeq_v[4].CLK
clock_i => SdrRoutineSeq_v[5].CLK
clock_i => SdrRoutineSeq_v[6].CLK
clock_i => SdrRoutineSeq_v[7].CLK
clock_i => ram_din_s[0].CLK
clock_i => ram_din_s[1].CLK
clock_i => ram_din_s[2].CLK
clock_i => ram_din_s[3].CLK
clock_i => ram_din_s[4].CLK
clock_i => ram_din_s[5].CLK
clock_i => ram_din_s[6].CLK
clock_i => ram_din_s[7].CLK
clock_i => ram_addr_s[0].CLK
clock_i => ram_addr_s[1].CLK
clock_i => ram_addr_s[2].CLK
clock_i => ram_addr_s[3].CLK
clock_i => ram_addr_s[4].CLK
clock_i => ram_addr_s[5].CLK
clock_i => ram_addr_s[6].CLK
clock_i => ram_addr_s[7].CLK
clock_i => ram_addr_s[8].CLK
clock_i => ram_addr_s[9].CLK
clock_i => ram_addr_s[10].CLK
clock_i => ram_addr_s[11].CLK
clock_i => ram_addr_s[12].CLK
clock_i => ram_addr_s[13].CLK
clock_i => ram_addr_s[14].CLK
clock_i => ram_addr_s[15].CLK
clock_i => ram_addr_s[16].CLK
clock_i => ram_addr_s[17].CLK
clock_i => ram_addr_s[18].CLK
clock_i => ram_addr_s[19].CLK
clock_i => ram_addr_s[20].CLK
clock_i => ram_addr_s[21].CLK
clock_i => ram_addr_s[22].CLK
clock_i => ram_addr_s[23].CLK
clock_i => ram_addr_s[24].CLK
clock_i => ram_req_s.CLK
clock_i => ram_we_s.CLK
clock_i => data_o[0]~reg0.CLK
clock_i => data_o[1]~reg0.CLK
clock_i => data_o[2]~reg0.CLK
clock_i => data_o[3]~reg0.CLK
clock_i => data_o[4]~reg0.CLK
clock_i => data_o[5]~reg0.CLK
clock_i => data_o[6]~reg0.CLK
clock_i => data_o[7]~reg0.CLK
clock_i => pcs_v[0].CLK
clock_i => pcs_v[1].CLK
clock_i => SdrRoutine_v~7.DATAIN
reset_i => ram_req_s.ACLR
reset_i => ram_we_s.ACLR
reset_i => data_o[0]~reg0.PRESET
reset_i => data_o[1]~reg0.PRESET
reset_i => data_o[2]~reg0.PRESET
reset_i => data_o[3]~reg0.PRESET
reset_i => data_o[4]~reg0.PRESET
reset_i => data_o[5]~reg0.PRESET
reset_i => data_o[6]~reg0.PRESET
reset_i => data_o[7]~reg0.PRESET
reset_i => pcs_v[0].ACLR
reset_i => pcs_v[1].ACLR
reset_i => ram_addr_s[24].ENA
reset_i => ram_addr_s[23].ENA
reset_i => ram_addr_s[22].ENA
reset_i => ram_addr_s[21].ENA
reset_i => ram_addr_s[20].ENA
reset_i => ram_addr_s[19].ENA
reset_i => ram_addr_s[18].ENA
reset_i => ram_addr_s[17].ENA
reset_i => ram_addr_s[16].ENA
reset_i => ram_addr_s[15].ENA
reset_i => ram_addr_s[14].ENA
reset_i => ram_addr_s[13].ENA
reset_i => ram_addr_s[12].ENA
reset_i => ram_addr_s[11].ENA
reset_i => ram_addr_s[10].ENA
reset_i => ram_addr_s[9].ENA
reset_i => ram_addr_s[8].ENA
reset_i => ram_addr_s[7].ENA
reset_i => ram_addr_s[6].ENA
reset_i => ram_addr_s[5].ENA
reset_i => ram_addr_s[4].ENA
reset_i => ram_addr_s[3].ENA
reset_i => ram_addr_s[2].ENA
reset_i => ram_addr_s[1].ENA
reset_i => ram_addr_s[0].ENA
reset_i => ram_din_s[7].ENA
reset_i => ram_din_s[6].ENA
reset_i => ram_din_s[5].ENA
reset_i => ram_din_s[4].ENA
reset_i => ram_din_s[3].ENA
reset_i => ram_din_s[2].ENA
reset_i => ram_din_s[1].ENA
reset_i => ram_din_s[0].ENA
refresh_i => process_1.IN1
addr_i[0] => ram_addr_s.DATAB
addr_i[1] => ram_addr_s.DATAB
addr_i[2] => ram_addr_s.DATAB
addr_i[3] => ram_addr_s.DATAB
addr_i[4] => ram_addr_s.DATAB
addr_i[5] => ram_addr_s.DATAB
addr_i[6] => ram_addr_s.DATAB
addr_i[7] => ram_addr_s.DATAB
addr_i[8] => ram_addr_s.DATAB
addr_i[9] => ram_addr_s.DATAB
addr_i[10] => ram_addr_s.DATAB
addr_i[11] => ram_addr_s.DATAB
addr_i[12] => ram_addr_s.DATAB
addr_i[13] => ram_addr_s.DATAB
addr_i[14] => ram_addr_s.DATAB
addr_i[15] => ram_addr_s.DATAB
addr_i[16] => ram_addr_s.DATAB
addr_i[17] => ram_addr_s.DATAB
addr_i[18] => ram_addr_s.DATAB
addr_i[19] => ram_addr_s.DATAB
addr_i[20] => ram_addr_s.DATAB
addr_i[21] => ram_addr_s.DATAB
addr_i[22] => ram_addr_s.DATAB
addr_i[23] => ram_addr_s.DATAB
addr_i[24] => ram_addr_s.DATAB
data_i[0] => ram_din_s.DATAB
data_i[1] => ram_din_s.DATAB
data_i[2] => ram_din_s.DATAB
data_i[3] => ram_din_s.DATAB
data_i[4] => ram_din_s.DATAB
data_i[5] => ram_din_s.DATAB
data_i[6] => ram_din_s.DATAB
data_i[7] => ram_din_s.DATAB
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs_i => acess_v.IN1
oe_i => acess_v.IN0
we_i => ram_din_s.OUTPUTSELECT
we_i => ram_din_s.OUTPUTSELECT
we_i => ram_din_s.OUTPUTSELECT
we_i => ram_din_s.OUTPUTSELECT
we_i => ram_din_s.OUTPUTSELECT
we_i => ram_din_s.OUTPUTSELECT
we_i => ram_din_s.OUTPUTSELECT
we_i => ram_din_s.OUTPUTSELECT
we_i => acess_v.IN1
we_i => ram_we_s.DATAIN
mem_cke_o <= <VCC>
mem_cs_n_o <= SdrCmd_s[3].DB_MAX_OUTPUT_PORT_TYPE
mem_ras_n_o <= SdrCmd_s[2].DB_MAX_OUTPUT_PORT_TYPE
mem_cas_n_o <= SdrCmd_s[1].DB_MAX_OUTPUT_PORT_TYPE
mem_we_n_o <= SdrCmd_s[0].DB_MAX_OUTPUT_PORT_TYPE
mem_udq_o <= SdrUdq_s.DB_MAX_OUTPUT_PORT_TYPE
mem_ldq_o <= SdrLdq_s.DB_MAX_OUTPUT_PORT_TYPE
mem_ba_o[0] <= SdrBa_s[0].DB_MAX_OUTPUT_PORT_TYPE
mem_ba_o[1] <= SdrBa_s[1].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[0] <= SdrAdr_s[0].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[1] <= SdrAdr_s[1].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[2] <= SdrAdr_s[2].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[3] <= SdrAdr_s[3].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[4] <= SdrAdr_s[4].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[5] <= SdrAdr_s[5].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[6] <= SdrAdr_s[6].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[7] <= SdrAdr_s[7].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[8] <= SdrAdr_s[8].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[9] <= SdrAdr_s[9].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[10] <= SdrAdr_s[10].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[11] <= SdrAdr_s[11].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[12] <= SdrAdr_s[12].DB_MAX_OUTPUT_PORT_TYPE
mem_data_io[0] <> mem_data_io[0]
mem_data_io[1] <> mem_data_io[1]
mem_data_io[2] <> mem_data_io[2]
mem_data_io[3] <> mem_data_io[3]
mem_data_io[4] <> mem_data_io[4]
mem_data_io[5] <> mem_data_io[5]
mem_data_io[6] <> mem_data_io[6]
mem_data_io[7] <> mem_data_io[7]
mem_data_io[8] <> mem_data_io[8]
mem_data_io[9] <> mem_data_io[9]
mem_data_io[10] <> mem_data_io[10]
mem_data_io[11] <> mem_data_io[11]
mem_data_io[12] <> mem_data_io[12]
mem_data_io[13] <> mem_data_io[13]
mem_data_io[14] <> mem_data_io[14]
mem_data_io[15] <> mem_data_io[15]


|Mister_top|spram:vram
clk_i => ram_q~22.CLK
clk_i => ram_q~0.CLK
clk_i => ram_q~1.CLK
clk_i => ram_q~2.CLK
clk_i => ram_q~3.CLK
clk_i => ram_q~4.CLK
clk_i => ram_q~5.CLK
clk_i => ram_q~6.CLK
clk_i => ram_q~7.CLK
clk_i => ram_q~8.CLK
clk_i => ram_q~9.CLK
clk_i => ram_q~10.CLK
clk_i => ram_q~11.CLK
clk_i => ram_q~12.CLK
clk_i => ram_q~13.CLK
clk_i => ram_q~14.CLK
clk_i => ram_q~15.CLK
clk_i => ram_q~16.CLK
clk_i => ram_q~17.CLK
clk_i => ram_q~18.CLK
clk_i => ram_q~19.CLK
clk_i => ram_q~20.CLK
clk_i => ram_q~21.CLK
clk_i => read_addr_q[0].CLK
clk_i => read_addr_q[1].CLK
clk_i => read_addr_q[2].CLK
clk_i => read_addr_q[3].CLK
clk_i => read_addr_q[4].CLK
clk_i => read_addr_q[5].CLK
clk_i => read_addr_q[6].CLK
clk_i => read_addr_q[7].CLK
clk_i => read_addr_q[8].CLK
clk_i => read_addr_q[9].CLK
clk_i => read_addr_q[10].CLK
clk_i => read_addr_q[11].CLK
clk_i => read_addr_q[12].CLK
clk_i => read_addr_q[13].CLK
clk_i => ram_q.CLK0
we_i => ram_q~22.DATAIN
we_i => ram_q.WE
addr_i[0] => ram_q~13.DATAIN
addr_i[0] => read_addr_q[0].DATAIN
addr_i[0] => ram_q.WADDR
addr_i[1] => ram_q~12.DATAIN
addr_i[1] => read_addr_q[1].DATAIN
addr_i[1] => ram_q.WADDR1
addr_i[2] => ram_q~11.DATAIN
addr_i[2] => read_addr_q[2].DATAIN
addr_i[2] => ram_q.WADDR2
addr_i[3] => ram_q~10.DATAIN
addr_i[3] => read_addr_q[3].DATAIN
addr_i[3] => ram_q.WADDR3
addr_i[4] => ram_q~9.DATAIN
addr_i[4] => read_addr_q[4].DATAIN
addr_i[4] => ram_q.WADDR4
addr_i[5] => ram_q~8.DATAIN
addr_i[5] => read_addr_q[5].DATAIN
addr_i[5] => ram_q.WADDR5
addr_i[6] => ram_q~7.DATAIN
addr_i[6] => read_addr_q[6].DATAIN
addr_i[6] => ram_q.WADDR6
addr_i[7] => ram_q~6.DATAIN
addr_i[7] => read_addr_q[7].DATAIN
addr_i[7] => ram_q.WADDR7
addr_i[8] => ram_q~5.DATAIN
addr_i[8] => read_addr_q[8].DATAIN
addr_i[8] => ram_q.WADDR8
addr_i[9] => ram_q~4.DATAIN
addr_i[9] => read_addr_q[9].DATAIN
addr_i[9] => ram_q.WADDR9
addr_i[10] => ram_q~3.DATAIN
addr_i[10] => read_addr_q[10].DATAIN
addr_i[10] => ram_q.WADDR10
addr_i[11] => ram_q~2.DATAIN
addr_i[11] => read_addr_q[11].DATAIN
addr_i[11] => ram_q.WADDR11
addr_i[12] => ram_q~1.DATAIN
addr_i[12] => read_addr_q[12].DATAIN
addr_i[12] => ram_q.WADDR12
addr_i[13] => ram_q~0.DATAIN
addr_i[13] => read_addr_q[13].DATAIN
addr_i[13] => ram_q.WADDR13
data_i[0] => ram_q~21.DATAIN
data_i[0] => ram_q.DATAIN
data_i[1] => ram_q~20.DATAIN
data_i[1] => ram_q.DATAIN1
data_i[2] => ram_q~19.DATAIN
data_i[2] => ram_q.DATAIN2
data_i[3] => ram_q~18.DATAIN
data_i[3] => ram_q.DATAIN3
data_i[4] => ram_q~17.DATAIN
data_i[4] => ram_q.DATAIN4
data_i[5] => ram_q~16.DATAIN
data_i[5] => ram_q.DATAIN5
data_i[6] => ram_q~15.DATAIN
data_i[6] => ram_q.DATAIN6
data_i[7] => ram_q~14.DATAIN
data_i[7] => ram_q.DATAIN7
data_o[0] <= ram_q.DATAOUT
data_o[1] <= ram_q.DATAOUT1
data_o[2] <= ram_q.DATAOUT2
data_o[3] <= ram_q.DATAOUT3
data_o[4] <= ram_q.DATAOUT4
data_o[5] <= ram_q.DATAOUT5
data_o[6] <= ram_q.DATAOUT6
data_o[7] <= ram_q.DATAOUT7


|Mister_top|keyboard:keyb
clock_i => ps2_iobase:ps2_port.clock_i
clock_i => cols_o[0]~reg0.CLK
clock_i => cols_o[1]~reg0.CLK
clock_i => cols_o[2]~reg0.CLK
clock_i => cols_o[3]~reg0.CLK
clock_i => cols_o[4]~reg0.CLK
clock_i => cols_o[5]~reg0.CLK
clock_i => cols_o[6]~reg0.CLK
clock_i => cols_o[7]~reg0.CLK
clock_i => keymap_addr_s[0].CLK
clock_i => keymap_addr_s[1].CLK
clock_i => keymap_addr_s[2].CLK
clock_i => keymap_addr_s[3].CLK
clock_i => keymap_addr_s[4].CLK
clock_i => keymap_addr_s[5].CLK
clock_i => keymap_addr_s[6].CLK
clock_i => keymap_addr_s[7].CLK
clock_i => keymap_addr_s[8].CLK
clock_i => matrix_s[0][0].CLK
clock_i => matrix_s[0][1].CLK
clock_i => matrix_s[0][2].CLK
clock_i => matrix_s[0][3].CLK
clock_i => matrix_s[0][4].CLK
clock_i => matrix_s[0][5].CLK
clock_i => matrix_s[0][6].CLK
clock_i => matrix_s[0][7].CLK
clock_i => matrix_s[1][0].CLK
clock_i => matrix_s[1][1].CLK
clock_i => matrix_s[1][2].CLK
clock_i => matrix_s[1][3].CLK
clock_i => matrix_s[1][4].CLK
clock_i => matrix_s[1][5].CLK
clock_i => matrix_s[1][6].CLK
clock_i => matrix_s[1][7].CLK
clock_i => matrix_s[2][0].CLK
clock_i => matrix_s[2][1].CLK
clock_i => matrix_s[2][2].CLK
clock_i => matrix_s[2][3].CLK
clock_i => matrix_s[2][4].CLK
clock_i => matrix_s[2][5].CLK
clock_i => matrix_s[2][6].CLK
clock_i => matrix_s[2][7].CLK
clock_i => matrix_s[3][0].CLK
clock_i => matrix_s[3][1].CLK
clock_i => matrix_s[3][2].CLK
clock_i => matrix_s[3][3].CLK
clock_i => matrix_s[3][4].CLK
clock_i => matrix_s[3][5].CLK
clock_i => matrix_s[3][6].CLK
clock_i => matrix_s[3][7].CLK
clock_i => matrix_s[4][0].CLK
clock_i => matrix_s[4][1].CLK
clock_i => matrix_s[4][2].CLK
clock_i => matrix_s[4][3].CLK
clock_i => matrix_s[4][4].CLK
clock_i => matrix_s[4][5].CLK
clock_i => matrix_s[4][6].CLK
clock_i => matrix_s[4][7].CLK
clock_i => matrix_s[5][0].CLK
clock_i => matrix_s[5][1].CLK
clock_i => matrix_s[5][2].CLK
clock_i => matrix_s[5][3].CLK
clock_i => matrix_s[5][4].CLK
clock_i => matrix_s[5][5].CLK
clock_i => matrix_s[5][6].CLK
clock_i => matrix_s[5][7].CLK
clock_i => matrix_s[6][0].CLK
clock_i => matrix_s[6][1].CLK
clock_i => matrix_s[6][2].CLK
clock_i => matrix_s[6][3].CLK
clock_i => matrix_s[6][4].CLK
clock_i => matrix_s[6][5].CLK
clock_i => matrix_s[6][6].CLK
clock_i => matrix_s[6][7].CLK
clock_i => matrix_s[7][0].CLK
clock_i => matrix_s[7][1].CLK
clock_i => matrix_s[7][2].CLK
clock_i => matrix_s[7][3].CLK
clock_i => matrix_s[7][4].CLK
clock_i => matrix_s[7][5].CLK
clock_i => matrix_s[7][6].CLK
clock_i => matrix_s[7][7].CLK
clock_i => matrix_s[8][0].CLK
clock_i => matrix_s[8][1].CLK
clock_i => matrix_s[8][2].CLK
clock_i => matrix_s[8][3].CLK
clock_i => matrix_s[8][4].CLK
clock_i => matrix_s[8][5].CLK
clock_i => matrix_s[8][6].CLK
clock_i => matrix_s[8][7].CLK
clock_i => matrix_s[9][0].CLK
clock_i => matrix_s[9][1].CLK
clock_i => matrix_s[9][2].CLK
clock_i => matrix_s[9][3].CLK
clock_i => matrix_s[9][4].CLK
clock_i => matrix_s[9][5].CLK
clock_i => matrix_s[9][6].CLK
clock_i => matrix_s[9][7].CLK
clock_i => matrix_s[10][0].CLK
clock_i => matrix_s[10][1].CLK
clock_i => matrix_s[10][2].CLK
clock_i => matrix_s[10][3].CLK
clock_i => matrix_s[10][4].CLK
clock_i => matrix_s[10][5].CLK
clock_i => matrix_s[10][6].CLK
clock_i => matrix_s[10][7].CLK
clock_i => matrix_s[11][0].CLK
clock_i => matrix_s[11][1].CLK
clock_i => matrix_s[11][2].CLK
clock_i => matrix_s[11][3].CLK
clock_i => matrix_s[11][4].CLK
clock_i => matrix_s[11][5].CLK
clock_i => matrix_s[11][6].CLK
clock_i => matrix_s[11][7].CLK
clock_i => matrix_s[12][0].CLK
clock_i => matrix_s[12][1].CLK
clock_i => matrix_s[12][2].CLK
clock_i => matrix_s[12][3].CLK
clock_i => matrix_s[12][4].CLK
clock_i => matrix_s[12][5].CLK
clock_i => matrix_s[12][6].CLK
clock_i => matrix_s[12][7].CLK
clock_i => matrix_s[13][0].CLK
clock_i => matrix_s[13][1].CLK
clock_i => matrix_s[13][2].CLK
clock_i => matrix_s[13][3].CLK
clock_i => matrix_s[13][4].CLK
clock_i => matrix_s[13][5].CLK
clock_i => matrix_s[13][6].CLK
clock_i => matrix_s[13][7].CLK
clock_i => matrix_s[14][0].CLK
clock_i => matrix_s[14][1].CLK
clock_i => matrix_s[14][2].CLK
clock_i => matrix_s[14][3].CLK
clock_i => matrix_s[14][4].CLK
clock_i => matrix_s[14][5].CLK
clock_i => matrix_s[14][6].CLK
clock_i => matrix_s[14][7].CLK
clock_i => matrix_s[15][0].CLK
clock_i => matrix_s[15][1].CLK
clock_i => matrix_s[15][2].CLK
clock_i => matrix_s[15][3].CLK
clock_i => matrix_s[15][4].CLK
clock_i => matrix_s[15][5].CLK
clock_i => matrix_s[15][6].CLK
clock_i => matrix_s[15][7].CLK
clock_i => col_v[0].CLK
clock_i => col_v[1].CLK
clock_i => col_v[2].CLK
clock_i => row_v[0].CLK
clock_i => row_v[1].CLK
clock_i => row_v[2].CLK
clock_i => row_v[3].CLK
clock_i => d_to_send_s[0].CLK
clock_i => d_to_send_s[1].CLK
clock_i => d_to_send_s[2].CLK
clock_i => d_to_send_s[3].CLK
clock_i => d_to_send_s[4].CLK
clock_i => d_to_send_s[5].CLK
clock_i => d_to_send_s[6].CLK
clock_i => d_to_send_s[7].CLK
clock_i => data_load_s.CLK
clock_i => extended_s[0].CLK
clock_i => break_s.CLK
clock_i => has_keycode_s.CLK
clock_i => extra_keys_s[0].CLK
clock_i => extra_keys_s[1].CLK
clock_i => extra_keys_s[2].CLK
clock_i => extra_keys_s[3].CLK
clock_i => por_o~reg0.CLK
clock_i => reset_o~reg0.CLK
clock_i => reload_core_o~reg0.CLK
clock_i => led_caps_v.CLK
clock_i => batcode_v.CLK
clock_i => alt_v.CLK
clock_i => ctrl_v.CLK
clock_i => extended_v[0].CLK
clock_i => extended_v[1].CLK
clock_i => break_v.CLK
clock_i => ed_resp_v.CLK
clock_i => skip_count_v[0].CLK
clock_i => skip_count_v[1].CLK
clock_i => skip_count_v[2].CLK
clock_i => keymap_seq_s~4.DATAIN
clock_i => keymap:keymap.clock_i
reset_i => ps2_iobase:ps2_port.reset_i
reset_i => cols_o[0]~reg0.PRESET
reset_i => cols_o[1]~reg0.PRESET
reset_i => cols_o[2]~reg0.PRESET
reset_i => cols_o[3]~reg0.PRESET
reset_i => cols_o[4]~reg0.PRESET
reset_i => cols_o[5]~reg0.PRESET
reset_i => cols_o[6]~reg0.PRESET
reset_i => cols_o[7]~reg0.PRESET
reset_i => keymap_addr_s[0].ACLR
reset_i => keymap_addr_s[1].ACLR
reset_i => keymap_addr_s[2].ACLR
reset_i => keymap_addr_s[3].ACLR
reset_i => keymap_addr_s[4].ACLR
reset_i => keymap_addr_s[5].ACLR
reset_i => keymap_addr_s[6].ACLR
reset_i => keymap_addr_s[7].ACLR
reset_i => keymap_addr_s[8].ACLR
reset_i => matrix_s[0][0].ACLR
reset_i => matrix_s[0][1].ACLR
reset_i => matrix_s[0][2].ACLR
reset_i => matrix_s[0][3].ACLR
reset_i => matrix_s[0][4].ACLR
reset_i => matrix_s[0][5].ACLR
reset_i => matrix_s[0][6].ACLR
reset_i => matrix_s[0][7].ACLR
reset_i => matrix_s[1][0].ACLR
reset_i => matrix_s[1][1].ACLR
reset_i => matrix_s[1][2].ACLR
reset_i => matrix_s[1][3].ACLR
reset_i => matrix_s[1][4].ACLR
reset_i => matrix_s[1][5].ACLR
reset_i => matrix_s[1][6].ACLR
reset_i => matrix_s[1][7].ACLR
reset_i => matrix_s[2][0].ACLR
reset_i => matrix_s[2][1].ACLR
reset_i => matrix_s[2][2].ACLR
reset_i => matrix_s[2][3].ACLR
reset_i => matrix_s[2][4].ACLR
reset_i => matrix_s[2][5].ACLR
reset_i => matrix_s[2][6].ACLR
reset_i => matrix_s[2][7].ACLR
reset_i => matrix_s[3][0].ACLR
reset_i => matrix_s[3][1].ACLR
reset_i => matrix_s[3][2].ACLR
reset_i => matrix_s[3][3].ACLR
reset_i => matrix_s[3][4].ACLR
reset_i => matrix_s[3][5].ACLR
reset_i => matrix_s[3][6].ACLR
reset_i => matrix_s[3][7].ACLR
reset_i => matrix_s[4][0].ACLR
reset_i => matrix_s[4][1].ACLR
reset_i => matrix_s[4][2].ACLR
reset_i => matrix_s[4][3].ACLR
reset_i => matrix_s[4][4].ACLR
reset_i => matrix_s[4][5].ACLR
reset_i => matrix_s[4][6].ACLR
reset_i => matrix_s[4][7].ACLR
reset_i => matrix_s[5][0].ACLR
reset_i => matrix_s[5][1].ACLR
reset_i => matrix_s[5][2].ACLR
reset_i => matrix_s[5][3].ACLR
reset_i => matrix_s[5][4].ACLR
reset_i => matrix_s[5][5].ACLR
reset_i => matrix_s[5][6].ACLR
reset_i => matrix_s[5][7].ACLR
reset_i => matrix_s[6][0].ACLR
reset_i => matrix_s[6][1].ACLR
reset_i => matrix_s[6][2].ACLR
reset_i => matrix_s[6][3].ACLR
reset_i => matrix_s[6][4].ACLR
reset_i => matrix_s[6][5].ACLR
reset_i => matrix_s[6][6].ACLR
reset_i => matrix_s[6][7].ACLR
reset_i => matrix_s[7][0].ACLR
reset_i => matrix_s[7][1].ACLR
reset_i => matrix_s[7][2].ACLR
reset_i => matrix_s[7][3].ACLR
reset_i => matrix_s[7][4].ACLR
reset_i => matrix_s[7][5].ACLR
reset_i => matrix_s[7][6].ACLR
reset_i => matrix_s[7][7].ACLR
reset_i => matrix_s[8][0].ACLR
reset_i => matrix_s[8][1].ACLR
reset_i => matrix_s[8][2].ACLR
reset_i => matrix_s[8][3].ACLR
reset_i => matrix_s[8][4].ACLR
reset_i => matrix_s[8][5].ACLR
reset_i => matrix_s[8][6].ACLR
reset_i => matrix_s[8][7].ACLR
reset_i => matrix_s[9][0].ACLR
reset_i => matrix_s[9][1].ACLR
reset_i => matrix_s[9][2].ACLR
reset_i => matrix_s[9][3].ACLR
reset_i => matrix_s[9][4].ACLR
reset_i => matrix_s[9][5].ACLR
reset_i => matrix_s[9][6].ACLR
reset_i => matrix_s[9][7].ACLR
reset_i => matrix_s[10][0].ACLR
reset_i => matrix_s[10][1].ACLR
reset_i => matrix_s[10][2].ACLR
reset_i => matrix_s[10][3].ACLR
reset_i => matrix_s[10][4].ACLR
reset_i => matrix_s[10][5].ACLR
reset_i => matrix_s[10][6].ACLR
reset_i => matrix_s[10][7].ACLR
reset_i => matrix_s[11][0].ACLR
reset_i => matrix_s[11][1].ACLR
reset_i => matrix_s[11][2].ACLR
reset_i => matrix_s[11][3].ACLR
reset_i => matrix_s[11][4].ACLR
reset_i => matrix_s[11][5].ACLR
reset_i => matrix_s[11][6].ACLR
reset_i => matrix_s[11][7].ACLR
reset_i => matrix_s[12][0].ACLR
reset_i => matrix_s[12][1].ACLR
reset_i => matrix_s[12][2].ACLR
reset_i => matrix_s[12][3].ACLR
reset_i => matrix_s[12][4].ACLR
reset_i => matrix_s[12][5].ACLR
reset_i => matrix_s[12][6].ACLR
reset_i => matrix_s[12][7].ACLR
reset_i => matrix_s[13][0].ACLR
reset_i => matrix_s[13][1].ACLR
reset_i => matrix_s[13][2].ACLR
reset_i => matrix_s[13][3].ACLR
reset_i => matrix_s[13][4].ACLR
reset_i => matrix_s[13][5].ACLR
reset_i => matrix_s[13][6].ACLR
reset_i => matrix_s[13][7].ACLR
reset_i => matrix_s[14][0].ACLR
reset_i => matrix_s[14][1].ACLR
reset_i => matrix_s[14][2].ACLR
reset_i => matrix_s[14][3].ACLR
reset_i => matrix_s[14][4].ACLR
reset_i => matrix_s[14][5].ACLR
reset_i => matrix_s[14][6].ACLR
reset_i => matrix_s[14][7].ACLR
reset_i => matrix_s[15][0].ACLR
reset_i => matrix_s[15][1].ACLR
reset_i => matrix_s[15][2].ACLR
reset_i => matrix_s[15][3].ACLR
reset_i => matrix_s[15][4].ACLR
reset_i => matrix_s[15][5].ACLR
reset_i => matrix_s[15][6].ACLR
reset_i => matrix_s[15][7].ACLR
reset_i => extended_s[0].ACLR
reset_i => break_s.ACLR
reset_i => has_keycode_s.ACLR
reset_i => extra_keys_s[0].ACLR
reset_i => extra_keys_s[1].ACLR
reset_i => extra_keys_s[2].ACLR
reset_i => extra_keys_s[3].ACLR
reset_i => por_o~reg0.ACLR
reset_i => reset_o~reg0.ACLR
reset_i => reload_core_o~reg0.ACLR
reset_i => alt_v.ACLR
reset_i => ctrl_v.ACLR
reset_i => extended_v[0].ACLR
reset_i => extended_v[1].ACLR
reset_i => break_v.ACLR
reset_i => ed_resp_v.ACLR
reset_i => skip_count_v[0].ACLR
reset_i => skip_count_v[1].ACLR
reset_i => skip_count_v[2].ACLR
reset_i => keymap_seq_s~6.DATAIN
reset_i => batcode_v.ENA
reset_i => led_caps_v.ENA
reset_i => data_load_s.ENA
reset_i => d_to_send_s[7].ENA
reset_i => d_to_send_s[6].ENA
reset_i => d_to_send_s[5].ENA
reset_i => d_to_send_s[4].ENA
reset_i => d_to_send_s[3].ENA
reset_i => d_to_send_s[2].ENA
reset_i => d_to_send_s[1].ENA
reset_i => d_to_send_s[0].ENA
reset_i => row_v[3].ENA
reset_i => row_v[2].ENA
reset_i => row_v[1].ENA
reset_i => row_v[0].ENA
reset_i => col_v[2].ENA
reset_i => col_v[1].ENA
reset_i => col_v[0].ENA
rows_coded_i[0] => Mux0.IN3
rows_coded_i[0] => Mux1.IN3
rows_coded_i[0] => Mux2.IN3
rows_coded_i[0] => Mux3.IN3
rows_coded_i[0] => Mux4.IN3
rows_coded_i[0] => Mux5.IN3
rows_coded_i[0] => Mux6.IN3
rows_coded_i[0] => Mux7.IN3
rows_coded_i[1] => Mux0.IN2
rows_coded_i[1] => Mux1.IN2
rows_coded_i[1] => Mux2.IN2
rows_coded_i[1] => Mux3.IN2
rows_coded_i[1] => Mux4.IN2
rows_coded_i[1] => Mux5.IN2
rows_coded_i[1] => Mux6.IN2
rows_coded_i[1] => Mux7.IN2
rows_coded_i[2] => Mux0.IN1
rows_coded_i[2] => Mux1.IN1
rows_coded_i[2] => Mux2.IN1
rows_coded_i[2] => Mux3.IN1
rows_coded_i[2] => Mux4.IN1
rows_coded_i[2] => Mux5.IN1
rows_coded_i[2] => Mux6.IN1
rows_coded_i[2] => Mux7.IN1
rows_coded_i[3] => Mux0.IN0
rows_coded_i[3] => Mux1.IN0
rows_coded_i[3] => Mux2.IN0
rows_coded_i[3] => Mux3.IN0
rows_coded_i[3] => Mux4.IN0
rows_coded_i[3] => Mux5.IN0
rows_coded_i[3] => Mux6.IN0
rows_coded_i[3] => Mux7.IN0
cols_o[0] <= cols_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cols_o[1] <= cols_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cols_o[2] <= cols_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cols_o[3] <= cols_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cols_o[4] <= cols_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cols_o[5] <= cols_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cols_o[6] <= cols_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cols_o[7] <= cols_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keymap_addr_i[0] => keymap:keymap.addr_wr_i[0]
keymap_addr_i[1] => keymap:keymap.addr_wr_i[1]
keymap_addr_i[2] => keymap:keymap.addr_wr_i[2]
keymap_addr_i[3] => keymap:keymap.addr_wr_i[3]
keymap_addr_i[4] => keymap:keymap.addr_wr_i[4]
keymap_addr_i[5] => keymap:keymap.addr_wr_i[5]
keymap_addr_i[6] => keymap:keymap.addr_wr_i[6]
keymap_addr_i[7] => keymap:keymap.addr_wr_i[7]
keymap_addr_i[8] => keymap:keymap.addr_wr_i[8]
keymap_data_i[0] => keymap:keymap.data_i[0]
keymap_data_i[1] => keymap:keymap.data_i[1]
keymap_data_i[2] => keymap:keymap.data_i[2]
keymap_data_i[3] => keymap:keymap.data_i[3]
keymap_data_i[4] => keymap:keymap.data_i[4]
keymap_data_i[5] => keymap:keymap.data_i[5]
keymap_data_i[6] => keymap:keymap.data_i[6]
keymap_data_i[7] => keymap:keymap.data_i[7]
keymap_we_i => keymap:keymap.we_i
led_caps_i => process_0.IN1
led_caps_i => led_caps_v.DATAB
ps2_clk_io <> ps2_iobase:ps2_port.ps2_clk_io
ps2_data_io <> ps2_iobase:ps2_port.ps2_data_io
keyb_valid_o <= ps2_iobase:ps2_port.data_rdy_o
keyb_data_o[0] <= ps2_iobase:ps2_port.data_o[0]
keyb_data_o[1] <= ps2_iobase:ps2_port.data_o[1]
keyb_data_o[2] <= ps2_iobase:ps2_port.data_o[2]
keyb_data_o[3] <= ps2_iobase:ps2_port.data_o[3]
keyb_data_o[4] <= ps2_iobase:ps2_port.data_o[4]
keyb_data_o[5] <= ps2_iobase:ps2_port.data_o[5]
keyb_data_o[6] <= ps2_iobase:ps2_port.data_o[6]
keyb_data_o[7] <= ps2_iobase:ps2_port.data_o[7]
reset_o <= reset_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
por_o <= por_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
reload_core_o <= reload_core_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
extra_keys_o[0] <= extra_keys_s[0].DB_MAX_OUTPUT_PORT_TYPE
extra_keys_o[1] <= extra_keys_s[1].DB_MAX_OUTPUT_PORT_TYPE
extra_keys_o[2] <= extra_keys_s[2].DB_MAX_OUTPUT_PORT_TYPE
extra_keys_o[3] <= extra_keys_s[3].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|keyboard:keyb|ps2_iobase:ps2_port
enable_i => data_rdy_o.IN1
enable_i => process_4.IN0
clock_i => sigsendend_s.CLK
clock_i => ps2_data_io~reg0.CLK
clock_i => ps2_data_io~en.CLK
clock_i => \TOPS2:count_v[0].CLK
clock_i => \TOPS2:count_v[1].CLK
clock_i => \TOPS2:count_v[2].CLK
clock_i => \TOPS2:count_v[3].CLK
clock_i => sigclkheld.CLK
clock_i => sigclkreleased.CLK
clock_i => ps2_clk_io~reg0.CLK
clock_i => ps2_clk_io~en.CLK
clock_i => \process_4:count_v[0].CLK
clock_i => \process_4:count_v[1].CLK
clock_i => \process_4:count_v[2].CLK
clock_i => \process_4:count_v[3].CLK
clock_i => \process_4:count_v[4].CLK
clock_i => \process_4:count_v[5].CLK
clock_i => \process_4:count_v[6].CLK
clock_i => \process_4:count_v[7].CLK
clock_i => \process_4:count_v[8].CLK
clock_i => hdata_s[0].CLK
clock_i => hdata_s[1].CLK
clock_i => hdata_s[2].CLK
clock_i => hdata_s[3].CLK
clock_i => hdata_s[4].CLK
clock_i => hdata_s[5].CLK
clock_i => hdata_s[6].CLK
clock_i => hdata_s[7].CLK
clock_i => sigsending_s.CLK
clock_i => timeout_q[0].CLK
clock_i => timeout_q[1].CLK
clock_i => timeout_q[2].CLK
clock_i => timeout_q[3].CLK
clock_i => timeout_q[4].CLK
clock_i => timeout_q[5].CLK
clock_i => timeout_q[6].CLK
clock_i => timeout_q[7].CLK
clock_i => timeout_q[8].CLK
clock_i => timeout_q[9].CLK
clock_i => timeout_q[10].CLK
clock_i => timeout_q[11].CLK
clock_i => timeout_q[12].CLK
clock_i => timeout_q[13].CLK
clock_i => timeout_q[14].CLK
clock_i => timeout_q[15].CLK
clock_i => parchecked_s.CLK
clock_i => sdata_s[0].CLK
clock_i => sdata_s[1].CLK
clock_i => sdata_s[2].CLK
clock_i => sdata_s[3].CLK
clock_i => sdata_s[4].CLK
clock_i => sdata_s[5].CLK
clock_i => sdata_s[6].CLK
clock_i => sdata_s[7].CLK
clock_i => count_v[0].CLK
clock_i => count_v[1].CLK
clock_i => count_v[2].CLK
clock_i => count_v[3].CLK
clock_i => edge_detect_v[0].CLK
clock_i => edge_detect_v[1].CLK
clock_i => edge_detect_v[2].CLK
clock_i => edge_detect_v[3].CLK
clock_i => edge_detect_v[4].CLK
clock_i => edge_detect_v[5].CLK
clock_i => edge_detect_v[6].CLK
clock_i => edge_detect_v[7].CLK
clock_i => edge_detect_v[8].CLK
clock_i => edge_detect_v[9].CLK
clock_i => edge_detect_v[10].CLK
clock_i => edge_detect_v[11].CLK
clock_i => edge_detect_v[12].CLK
clock_i => edge_detect_v[13].CLK
clock_i => edge_detect_v[14].CLK
clock_i => edge_detect_v[15].CLK
clock_i => dat_sync_v[0].CLK
clock_i => dat_sync_v[1].CLK
clock_i => clk_sync_v[0].CLK
clock_i => clk_sync_v[1].CLK
reset_i => process_2.IN1
reset_i => process_3.IN1
reset_i => process_4.IN1
reset_i => edge_detect_v[0].ACLR
reset_i => edge_detect_v[1].ACLR
reset_i => edge_detect_v[2].ACLR
reset_i => edge_detect_v[3].ACLR
reset_i => edge_detect_v[4].ACLR
reset_i => edge_detect_v[5].ACLR
reset_i => edge_detect_v[6].ACLR
reset_i => edge_detect_v[7].ACLR
reset_i => edge_detect_v[8].ACLR
reset_i => edge_detect_v[9].ACLR
reset_i => edge_detect_v[10].ACLR
reset_i => edge_detect_v[11].ACLR
reset_i => edge_detect_v[12].ACLR
reset_i => edge_detect_v[13].ACLR
reset_i => edge_detect_v[14].ACLR
reset_i => edge_detect_v[15].ACLR
reset_i => dat_sync_v[0].ACLR
reset_i => dat_sync_v[1].ACLR
reset_i => clk_sync_v[0].ACLR
reset_i => clk_sync_v[1].ACLR
ps2_data_io <> ps2_data_io
ps2_clk_io <> ps2_clk_io
data_rdy_i => sigsending_s.ENA
data_rdy_i => hdata_s[7].ENA
data_rdy_i => hdata_s[6].ENA
data_rdy_i => hdata_s[5].ENA
data_rdy_i => hdata_s[4].ENA
data_rdy_i => hdata_s[3].ENA
data_rdy_i => hdata_s[2].ENA
data_rdy_i => hdata_s[1].ENA
data_rdy_i => hdata_s[0].ENA
data_i[0] => hdata_s[0].DATAIN
data_i[1] => hdata_s[1].DATAIN
data_i[2] => hdata_s[2].DATAIN
data_i[3] => hdata_s[3].DATAIN
data_i[4] => hdata_s[4].DATAIN
data_i[5] => hdata_s[5].DATAIN
data_i[6] => hdata_s[6].DATAIN
data_i[7] => hdata_s[7].DATAIN
data_rdy_o <= data_rdy_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= sdata_s[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= sdata_s[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= sdata_s[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= sdata_s[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= sdata_s[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= sdata_s[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= sdata_s[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= sdata_s[7].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|keyboard:keyb|keymap:keymap
clock_i => ram_q~17.CLK
clock_i => ram_q~0.CLK
clock_i => ram_q~1.CLK
clock_i => ram_q~2.CLK
clock_i => ram_q~3.CLK
clock_i => ram_q~4.CLK
clock_i => ram_q~5.CLK
clock_i => ram_q~6.CLK
clock_i => ram_q~7.CLK
clock_i => ram_q~8.CLK
clock_i => ram_q~9.CLK
clock_i => ram_q~10.CLK
clock_i => ram_q~11.CLK
clock_i => ram_q~12.CLK
clock_i => ram_q~13.CLK
clock_i => ram_q~14.CLK
clock_i => ram_q~15.CLK
clock_i => ram_q~16.CLK
clock_i => read_addr_q[0].CLK
clock_i => read_addr_q[1].CLK
clock_i => read_addr_q[2].CLK
clock_i => read_addr_q[3].CLK
clock_i => read_addr_q[4].CLK
clock_i => read_addr_q[5].CLK
clock_i => read_addr_q[6].CLK
clock_i => read_addr_q[7].CLK
clock_i => read_addr_q[8].CLK
clock_i => ram_q.CLK0
we_i => ram_q~17.DATAIN
we_i => ram_q.WE
addr_wr_i[0] => ram_q~8.DATAIN
addr_wr_i[0] => ram_q.WADDR
addr_wr_i[1] => ram_q~7.DATAIN
addr_wr_i[1] => ram_q.WADDR1
addr_wr_i[2] => ram_q~6.DATAIN
addr_wr_i[2] => ram_q.WADDR2
addr_wr_i[3] => ram_q~5.DATAIN
addr_wr_i[3] => ram_q.WADDR3
addr_wr_i[4] => ram_q~4.DATAIN
addr_wr_i[4] => ram_q.WADDR4
addr_wr_i[5] => ram_q~3.DATAIN
addr_wr_i[5] => ram_q.WADDR5
addr_wr_i[6] => ram_q~2.DATAIN
addr_wr_i[6] => ram_q.WADDR6
addr_wr_i[7] => ram_q~1.DATAIN
addr_wr_i[7] => ram_q.WADDR7
addr_wr_i[8] => ram_q~0.DATAIN
addr_wr_i[8] => ram_q.WADDR8
data_i[0] => ram_q~16.DATAIN
data_i[0] => ram_q.DATAIN
data_i[1] => ram_q~15.DATAIN
data_i[1] => ram_q.DATAIN1
data_i[2] => ram_q~14.DATAIN
data_i[2] => ram_q.DATAIN2
data_i[3] => ram_q~13.DATAIN
data_i[3] => ram_q.DATAIN3
data_i[4] => ram_q~12.DATAIN
data_i[4] => ram_q.DATAIN4
data_i[5] => ram_q~11.DATAIN
data_i[5] => ram_q.DATAIN5
data_i[6] => ram_q~10.DATAIN
data_i[6] => ram_q.DATAIN6
data_i[7] => ram_q~9.DATAIN
data_i[7] => ram_q.DATAIN7
addr_rd_i[0] => read_addr_q[0].DATAIN
addr_rd_i[1] => read_addr_q[1].DATAIN
addr_rd_i[2] => read_addr_q[2].DATAIN
addr_rd_i[3] => read_addr_q[3].DATAIN
addr_rd_i[4] => read_addr_q[4].DATAIN
addr_rd_i[5] => read_addr_q[5].DATAIN
addr_rd_i[6] => read_addr_q[6].DATAIN
addr_rd_i[7] => read_addr_q[7].DATAIN
addr_rd_i[8] => read_addr_q[8].DATAIN
data_o[0] <= ram_q.DATAOUT
data_o[1] <= ram_q.DATAOUT1
data_o[2] <= ram_q.DATAOUT2
data_o[3] <= ram_q.DATAOUT3
data_o[4] <= ram_q.DATAOUT4
data_o[5] <= ram_q.DATAOUT5
data_o[6] <= ram_q.DATAOUT6
data_o[7] <= ram_q.DATAOUT7


|Mister_top|mixeru:mixer
clock_i => ~NO_FANOUT~
reset_i => ~NO_FANOUT~
volumes_i.aux1[0] => Mult5.IN8
volumes_i.aux1[0] => Mult6.IN8
volumes_i.aux1[1] => Mult5.IN7
volumes_i.aux1[1] => Mult6.IN7
volumes_i.aux1[2] => Mult5.IN6
volumes_i.aux1[2] => Mult6.IN6
volumes_i.aux1[3] => Mult5.IN5
volumes_i.aux1[3] => Mult6.IN5
volumes_i.aux1[4] => Mult5.IN4
volumes_i.aux1[4] => Mult6.IN4
volumes_i.aux1[5] => Mult5.IN3
volumes_i.aux1[5] => Mult6.IN3
volumes_i.aux1[6] => Mult5.IN2
volumes_i.aux1[6] => Mult6.IN2
volumes_i.aux1[7] => Mult5.IN1
volumes_i.aux1[7] => Mult6.IN1
volumes_i.opll[0] => Mult4.IN10
volumes_i.opll[1] => Mult4.IN9
volumes_i.opll[2] => Mult4.IN8
volumes_i.opll[3] => Mult4.IN7
volumes_i.opll[4] => Mult4.IN6
volumes_i.opll[5] => Mult4.IN5
volumes_i.opll[6] => Mult4.IN4
volumes_i.opll[7] => Mult4.IN3
volumes_i.scc[0] => Mult3.IN8
volumes_i.scc[1] => Mult3.IN7
volumes_i.scc[2] => Mult3.IN6
volumes_i.scc[3] => Mult3.IN5
volumes_i.scc[4] => Mult3.IN4
volumes_i.scc[5] => Mult3.IN3
volumes_i.scc[6] => Mult3.IN2
volumes_i.scc[7] => Mult3.IN1
volumes_i.psg[0] => Mult2.IN13
volumes_i.psg[1] => Mult2.IN12
volumes_i.psg[2] => Mult2.IN11
volumes_i.psg[3] => Mult2.IN10
volumes_i.psg[4] => Mult2.IN9
volumes_i.psg[5] => Mult2.IN8
volumes_i.psg[6] => Mult2.IN7
volumes_i.psg[7] => Mult2.IN6
volumes_i.ear[0] => Mult1.IN9
volumes_i.ear[1] => Mult1.IN8
volumes_i.ear[2] => Mult1.IN7
volumes_i.ear[3] => Mult1.IN6
volumes_i.ear[4] => Mult1.IN5
volumes_i.ear[5] => Mult1.IN4
volumes_i.ear[6] => Mult1.IN3
volumes_i.ear[7] => Mult1.IN2
volumes_i.beep[0] => Mult0.IN9
volumes_i.beep[1] => Mult0.IN8
volumes_i.beep[2] => Mult0.IN7
volumes_i.beep[3] => Mult0.IN6
volumes_i.beep[4] => Mult0.IN5
volumes_i.beep[5] => Mult0.IN4
volumes_i.beep[6] => Mult0.IN3
volumes_i.beep[7] => Mult0.IN2
beep_i => Mult0.IN10
beep_i => Mult0.IN11
beep_i => Mult0.IN12
beep_i => Mult0.IN13
beep_i => Mult0.IN14
beep_i => Mult0.IN15
beep_i => Mult0.IN16
beep_i => Mult0.IN17
beep_i => Mult0.IN18
beep_i => Mult0.IN19
beep_i => Mult0.IN20
beep_i => Mult0.IN21
beep_i => Mult0.IN22
beep_i => Mult0.IN23
ear_i => Mult1.IN10
ear_i => Mult1.IN11
ear_i => Mult1.IN12
ear_i => Mult1.IN13
ear_i => Mult1.IN14
ear_i => Mult1.IN15
ear_i => Mult1.IN16
ear_i => Mult1.IN17
ear_i => Mult1.IN18
ear_i => Mult1.IN19
ear_i => Mult1.IN20
ear_i => Mult1.IN21
ear_i => Mult1.IN22
ear_i => Mult1.IN23
audio_scc_i[0] => Mult3.IN22
audio_scc_i[1] => Mult3.IN21
audio_scc_i[2] => Mult3.IN20
audio_scc_i[3] => Mult3.IN19
audio_scc_i[4] => Mult3.IN18
audio_scc_i[5] => Mult3.IN17
audio_scc_i[6] => Mult3.IN16
audio_scc_i[7] => Mult3.IN15
audio_scc_i[8] => Mult3.IN14
audio_scc_i[9] => Mult3.IN13
audio_scc_i[10] => Mult3.IN12
audio_scc_i[11] => Mult3.IN11
audio_scc_i[12] => Mult3.IN10
audio_scc_i[13] => Mult3.IN9
audio_scc_i[14] => Mult3.IN0
audio_psg_i[0] => Mult2.IN21
audio_psg_i[1] => Mult2.IN20
audio_psg_i[2] => Mult2.IN19
audio_psg_i[3] => Mult2.IN18
audio_psg_i[4] => Mult2.IN17
audio_psg_i[5] => Mult2.IN16
audio_psg_i[6] => Mult2.IN15
audio_psg_i[7] => Mult2.IN14
jt51_left_i[0] => ~NO_FANOUT~
jt51_left_i[1] => Mult5.IN22
jt51_left_i[2] => Mult5.IN21
jt51_left_i[3] => Mult5.IN20
jt51_left_i[4] => Mult5.IN19
jt51_left_i[5] => Mult5.IN18
jt51_left_i[6] => Mult5.IN17
jt51_left_i[7] => Mult5.IN16
jt51_left_i[8] => Mult5.IN15
jt51_left_i[9] => Mult5.IN14
jt51_left_i[10] => Mult5.IN13
jt51_left_i[11] => Mult5.IN12
jt51_left_i[12] => Mult5.IN11
jt51_left_i[13] => Mult5.IN10
jt51_left_i[14] => Mult5.IN9
jt51_left_i[15] => Mult5.IN0
jt51_right_i[0] => ~NO_FANOUT~
jt51_right_i[1] => Mult6.IN22
jt51_right_i[2] => Mult6.IN21
jt51_right_i[3] => Mult6.IN20
jt51_right_i[4] => Mult6.IN19
jt51_right_i[5] => Mult6.IN18
jt51_right_i[6] => Mult6.IN17
jt51_right_i[7] => Mult6.IN16
jt51_right_i[8] => Mult6.IN15
jt51_right_i[9] => Mult6.IN14
jt51_right_i[10] => Mult6.IN13
jt51_right_i[11] => Mult6.IN12
jt51_right_i[12] => Mult6.IN11
jt51_right_i[13] => Mult6.IN10
jt51_right_i[14] => Mult6.IN9
jt51_right_i[15] => Mult6.IN0
opll_mo_i[0] => Add0.IN13
opll_mo_i[1] => Add0.IN12
opll_mo_i[2] => Add0.IN11
opll_mo_i[3] => Add0.IN10
opll_mo_i[4] => Add0.IN9
opll_mo_i[5] => Add0.IN8
opll_mo_i[6] => Add0.IN7
opll_mo_i[7] => Add0.IN6
opll_mo_i[8] => Add0.IN5
opll_mo_i[9] => Add0.IN4
opll_mo_i[10] => Add0.IN3
opll_mo_i[11] => Add0.IN2
opll_mo_i[12] => Add0.IN1
opll_ro_i[0] => Add0.IN26
opll_ro_i[1] => Add0.IN25
opll_ro_i[2] => Add0.IN24
opll_ro_i[3] => Add0.IN23
opll_ro_i[4] => Add0.IN22
opll_ro_i[5] => Add0.IN21
opll_ro_i[6] => Add0.IN20
opll_ro_i[7] => Add0.IN19
opll_ro_i[8] => Add0.IN18
opll_ro_i[9] => Add0.IN17
opll_ro_i[10] => Add0.IN16
opll_ro_i[11] => Add0.IN15
opll_ro_i[12] => Add0.IN14
audio_mix_l_o[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_l_o[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_l_o[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_l_o[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_l_o[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_l_o[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_l_o[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_l_o[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_l_o[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_l_o[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_l_o[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_l_o[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_l_o[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_l_o[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_l_o[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_l_o[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
audio_mix_r_o[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|dac:audiol
reset_i => DACout_q.ACLR
reset_i => SigmaLatch_q[0].ACLR
reset_i => SigmaLatch_q[1].ACLR
reset_i => SigmaLatch_q[2].ACLR
reset_i => SigmaLatch_q[3].ACLR
reset_i => SigmaLatch_q[4].ACLR
reset_i => SigmaLatch_q[5].ACLR
reset_i => SigmaLatch_q[6].ACLR
reset_i => SigmaLatch_q[7].ACLR
reset_i => SigmaLatch_q[8].ACLR
reset_i => SigmaLatch_q[9].ACLR
reset_i => SigmaLatch_q[10].ACLR
reset_i => SigmaLatch_q[11].ACLR
reset_i => SigmaLatch_q[12].ACLR
reset_i => SigmaLatch_q[13].ACLR
reset_i => SigmaLatch_q[14].ACLR
reset_i => SigmaLatch_q[15].ACLR
reset_i => SigmaLatch_q[16].PRESET
reset_i => SigmaLatch_q[17].ACLR
clock_i => DACout_q.CLK
clock_i => SigmaLatch_q[0].CLK
clock_i => SigmaLatch_q[1].CLK
clock_i => SigmaLatch_q[2].CLK
clock_i => SigmaLatch_q[3].CLK
clock_i => SigmaLatch_q[4].CLK
clock_i => SigmaLatch_q[5].CLK
clock_i => SigmaLatch_q[6].CLK
clock_i => SigmaLatch_q[7].CLK
clock_i => SigmaLatch_q[8].CLK
clock_i => SigmaLatch_q[9].CLK
clock_i => SigmaLatch_q[10].CLK
clock_i => SigmaLatch_q[11].CLK
clock_i => SigmaLatch_q[12].CLK
clock_i => SigmaLatch_q[13].CLK
clock_i => SigmaLatch_q[14].CLK
clock_i => SigmaLatch_q[15].CLK
clock_i => SigmaLatch_q[16].CLK
clock_i => SigmaLatch_q[17].CLK
dac_i[0] => Add0.IN34
dac_i[1] => Add0.IN33
dac_i[2] => Add0.IN32
dac_i[3] => Add0.IN31
dac_i[4] => Add0.IN30
dac_i[5] => Add0.IN29
dac_i[6] => Add0.IN28
dac_i[7] => Add0.IN27
dac_i[8] => Add0.IN26
dac_i[9] => Add0.IN25
dac_i[10] => Add0.IN24
dac_i[11] => Add0.IN23
dac_i[12] => Add0.IN22
dac_i[13] => Add0.IN21
dac_i[14] => Add0.IN20
dac_i[15] => Add0.IN19
dac_o <= DACout_q.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|dac:audior
reset_i => DACout_q.ACLR
reset_i => SigmaLatch_q[0].ACLR
reset_i => SigmaLatch_q[1].ACLR
reset_i => SigmaLatch_q[2].ACLR
reset_i => SigmaLatch_q[3].ACLR
reset_i => SigmaLatch_q[4].ACLR
reset_i => SigmaLatch_q[5].ACLR
reset_i => SigmaLatch_q[6].ACLR
reset_i => SigmaLatch_q[7].ACLR
reset_i => SigmaLatch_q[8].ACLR
reset_i => SigmaLatch_q[9].ACLR
reset_i => SigmaLatch_q[10].ACLR
reset_i => SigmaLatch_q[11].ACLR
reset_i => SigmaLatch_q[12].ACLR
reset_i => SigmaLatch_q[13].ACLR
reset_i => SigmaLatch_q[14].ACLR
reset_i => SigmaLatch_q[15].ACLR
reset_i => SigmaLatch_q[16].PRESET
reset_i => SigmaLatch_q[17].ACLR
clock_i => DACout_q.CLK
clock_i => SigmaLatch_q[0].CLK
clock_i => SigmaLatch_q[1].CLK
clock_i => SigmaLatch_q[2].CLK
clock_i => SigmaLatch_q[3].CLK
clock_i => SigmaLatch_q[4].CLK
clock_i => SigmaLatch_q[5].CLK
clock_i => SigmaLatch_q[6].CLK
clock_i => SigmaLatch_q[7].CLK
clock_i => SigmaLatch_q[8].CLK
clock_i => SigmaLatch_q[9].CLK
clock_i => SigmaLatch_q[10].CLK
clock_i => SigmaLatch_q[11].CLK
clock_i => SigmaLatch_q[12].CLK
clock_i => SigmaLatch_q[13].CLK
clock_i => SigmaLatch_q[14].CLK
clock_i => SigmaLatch_q[15].CLK
clock_i => SigmaLatch_q[16].CLK
clock_i => SigmaLatch_q[17].CLK
dac_i[0] => Add0.IN34
dac_i[1] => Add0.IN33
dac_i[2] => Add0.IN32
dac_i[3] => Add0.IN31
dac_i[4] => Add0.IN30
dac_i[5] => Add0.IN29
dac_i[6] => Add0.IN28
dac_i[7] => Add0.IN27
dac_i[8] => Add0.IN26
dac_i[9] => Add0.IN25
dac_i[10] => Add0.IN24
dac_i[11] => Add0.IN23
dac_i[12] => Add0.IN22
dac_i[13] => Add0.IN21
dac_i[14] => Add0.IN20
dac_i[15] => Add0.IN19
dac_o <= DACout_q.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|debounce:btnscl
clk_i => result_o~reg0.CLK
clk_i => counter_out_s[0].CLK
clk_i => counter_out_s[1].CLK
clk_i => counter_out_s[2].CLK
clk_i => counter_out_s[3].CLK
clk_i => counter_out_s[4].CLK
clk_i => counter_out_s[5].CLK
clk_i => counter_out_s[6].CLK
clk_i => counter_out_s[7].CLK
clk_i => counter_out_s[8].CLK
clk_i => counter_out_s[9].CLK
clk_i => counter_out_s[10].CLK
clk_i => counter_out_s[11].CLK
clk_i => counter_out_s[12].CLK
clk_i => counter_out_s[13].CLK
clk_i => counter_out_s[14].CLK
clk_i => counter_out_s[15].CLK
clk_i => counter_out_s[16].CLK
clk_i => flipflops_s[0].CLK
clk_i => flipflops_s[1].CLK
button_i => flipflops_s[0].DATAIN
result_o <= result_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|vga:vga
I_CLK => dpram:frbuff.clk_a_i
I_CLK_VGA => dpram:frbuff.clk_b_i
I_CLK_VGA => window_vcnt[0].CLK
I_CLK_VGA => window_vcnt[1].CLK
I_CLK_VGA => window_vcnt[2].CLK
I_CLK_VGA => window_vcnt[3].CLK
I_CLK_VGA => window_vcnt[4].CLK
I_CLK_VGA => window_vcnt[5].CLK
I_CLK_VGA => window_vcnt[6].CLK
I_CLK_VGA => window_vcnt[7].CLK
I_CLK_VGA => window_vcnt[8].CLK
I_CLK_VGA => vcnt[0].CLK
I_CLK_VGA => vcnt[1].CLK
I_CLK_VGA => vcnt[2].CLK
I_CLK_VGA => vcnt[3].CLK
I_CLK_VGA => vcnt[4].CLK
I_CLK_VGA => vcnt[5].CLK
I_CLK_VGA => vcnt[6].CLK
I_CLK_VGA => vcnt[7].CLK
I_CLK_VGA => vcnt[8].CLK
I_CLK_VGA => vcnt[9].CLK
I_CLK_VGA => window_hcnt[0].CLK
I_CLK_VGA => window_hcnt[1].CLK
I_CLK_VGA => window_hcnt[2].CLK
I_CLK_VGA => window_hcnt[3].CLK
I_CLK_VGA => window_hcnt[4].CLK
I_CLK_VGA => window_hcnt[5].CLK
I_CLK_VGA => window_hcnt[6].CLK
I_CLK_VGA => window_hcnt[7].CLK
I_CLK_VGA => window_hcnt[8].CLK
I_CLK_VGA => window_hcnt[9].CLK
I_CLK_VGA => hcnt[0].CLK
I_CLK_VGA => hcnt[1].CLK
I_CLK_VGA => hcnt[2].CLK
I_CLK_VGA => hcnt[3].CLK
I_CLK_VGA => hcnt[4].CLK
I_CLK_VGA => hcnt[5].CLK
I_CLK_VGA => hcnt[6].CLK
I_CLK_VGA => hcnt[7].CLK
I_CLK_VGA => hcnt[8].CLK
I_CLK_VGA => hcnt[9].CLK
I_CLK_VGA => h[0].CLK
I_CLK_VGA => h[1].CLK
I_CLK_VGA => h[2].CLK
I_CLK_VGA => h[3].CLK
I_CLK_VGA => h[4].CLK
I_CLK_VGA => h[5].CLK
I_CLK_VGA => h[6].CLK
I_CLK_VGA => h[7].CLK
I_CLK_VGA => h[8].CLK
I_CLK_VGA => h[9].CLK
I_COLOR[0] => dpram:frbuff.data_a_i[0]
I_COLOR[1] => dpram:frbuff.data_a_i[1]
I_COLOR[2] => dpram:frbuff.data_a_i[2]
I_COLOR[3] => dpram:frbuff.data_a_i[3]
I_HCNT[0] => Add5.IN34
I_HCNT[0] => LessThan0.IN18
I_HCNT[1] => Add5.IN33
I_HCNT[1] => LessThan0.IN17
I_HCNT[2] => Add5.IN32
I_HCNT[2] => LessThan0.IN16
I_HCNT[3] => Add5.IN31
I_HCNT[3] => LessThan0.IN15
I_HCNT[4] => Add5.IN30
I_HCNT[4] => LessThan0.IN14
I_HCNT[5] => Add5.IN29
I_HCNT[5] => LessThan0.IN13
I_HCNT[6] => Add5.IN28
I_HCNT[6] => LessThan0.IN12
I_HCNT[7] => Add5.IN27
I_HCNT[7] => LessThan0.IN11
I_HCNT[8] => Add5.IN26
I_HCNT[8] => LessThan0.IN10
I_VCNT[0] => Mult0.IN16
I_VCNT[0] => LessThan1.IN16
I_VCNT[1] => Mult0.IN15
I_VCNT[1] => LessThan1.IN15
I_VCNT[2] => Mult0.IN14
I_VCNT[2] => LessThan1.IN14
I_VCNT[3] => Mult0.IN13
I_VCNT[3] => LessThan1.IN13
I_VCNT[4] => Mult0.IN12
I_VCNT[4] => LessThan1.IN12
I_VCNT[5] => Mult0.IN11
I_VCNT[5] => LessThan1.IN11
I_VCNT[6] => Mult0.IN10
I_VCNT[6] => LessThan1.IN10
I_VCNT[7] => Mult0.IN9
I_VCNT[7] => LessThan1.IN9
O_HSYNC <= O_HSYNC.DB_MAX_OUTPUT_PORT_TYPE
O_VSYNC <= O_VSYNC.DB_MAX_OUTPUT_PORT_TYPE
O_COLOR[0] <= O_COLOR.DB_MAX_OUTPUT_PORT_TYPE
O_COLOR[1] <= O_COLOR.DB_MAX_OUTPUT_PORT_TYPE
O_COLOR[2] <= O_COLOR.DB_MAX_OUTPUT_PORT_TYPE
O_COLOR[3] <= O_COLOR.DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[0] <= hcnt[0].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[1] <= hcnt[1].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[2] <= hcnt[2].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[3] <= hcnt[3].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[4] <= hcnt[4].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[5] <= hcnt[5].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[6] <= hcnt[6].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[7] <= hcnt[7].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[8] <= hcnt[8].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[9] <= hcnt[9].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[0] <= vcnt[0].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[1] <= vcnt[1].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[2] <= vcnt[2].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[3] <= vcnt[3].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[4] <= vcnt[4].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[5] <= vcnt[5].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[6] <= vcnt[6].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[7] <= vcnt[7].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[8] <= vcnt[8].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[9] <= vcnt[9].DB_MAX_OUTPUT_PORT_TYPE
O_H[0] <= h[0].DB_MAX_OUTPUT_PORT_TYPE
O_H[1] <= h[1].DB_MAX_OUTPUT_PORT_TYPE
O_H[2] <= h[2].DB_MAX_OUTPUT_PORT_TYPE
O_H[3] <= h[3].DB_MAX_OUTPUT_PORT_TYPE
O_H[4] <= h[4].DB_MAX_OUTPUT_PORT_TYPE
O_H[5] <= h[5].DB_MAX_OUTPUT_PORT_TYPE
O_H[6] <= h[6].DB_MAX_OUTPUT_PORT_TYPE
O_H[7] <= h[7].DB_MAX_OUTPUT_PORT_TYPE
O_H[8] <= h[8].DB_MAX_OUTPUT_PORT_TYPE
O_H[9] <= h[9].DB_MAX_OUTPUT_PORT_TYPE
O_BLANK <= blank.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|vga:vga|dpram:frbuff
clk_a_i => ram_q~20.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~14.CLK
clk_a_i => ram_q~15.CLK
clk_a_i => ram_q~16.CLK
clk_a_i => ram_q~17.CLK
clk_a_i => ram_q~18.CLK
clk_a_i => ram_q~19.CLK
clk_a_i => data_a_o[0]~reg0.CLK
clk_a_i => data_a_o[1]~reg0.CLK
clk_a_i => data_a_o[2]~reg0.CLK
clk_a_i => data_a_o[3]~reg0.CLK
clk_a_i => ram_q.CLK0
we_i => ram_q~20.DATAIN
we_i => ram_q.WE
addr_a_i[0] => ram_q~15.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[0] => ram_q.RADDR
addr_a_i[1] => ram_q~14.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[1] => ram_q.RADDR1
addr_a_i[2] => ram_q~13.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[2] => ram_q.RADDR2
addr_a_i[3] => ram_q~12.DATAIN
addr_a_i[3] => ram_q.WADDR3
addr_a_i[3] => ram_q.RADDR3
addr_a_i[4] => ram_q~11.DATAIN
addr_a_i[4] => ram_q.WADDR4
addr_a_i[4] => ram_q.RADDR4
addr_a_i[5] => ram_q~10.DATAIN
addr_a_i[5] => ram_q.WADDR5
addr_a_i[5] => ram_q.RADDR5
addr_a_i[6] => ram_q~9.DATAIN
addr_a_i[6] => ram_q.WADDR6
addr_a_i[6] => ram_q.RADDR6
addr_a_i[7] => ram_q~8.DATAIN
addr_a_i[7] => ram_q.WADDR7
addr_a_i[7] => ram_q.RADDR7
addr_a_i[8] => ram_q~7.DATAIN
addr_a_i[8] => ram_q.WADDR8
addr_a_i[8] => ram_q.RADDR8
addr_a_i[9] => ram_q~6.DATAIN
addr_a_i[9] => ram_q.WADDR9
addr_a_i[9] => ram_q.RADDR9
addr_a_i[10] => ram_q~5.DATAIN
addr_a_i[10] => ram_q.WADDR10
addr_a_i[10] => ram_q.RADDR10
addr_a_i[11] => ram_q~4.DATAIN
addr_a_i[11] => ram_q.WADDR11
addr_a_i[11] => ram_q.RADDR11
addr_a_i[12] => ram_q~3.DATAIN
addr_a_i[12] => ram_q.WADDR12
addr_a_i[12] => ram_q.RADDR12
addr_a_i[13] => ram_q~2.DATAIN
addr_a_i[13] => ram_q.WADDR13
addr_a_i[13] => ram_q.RADDR13
addr_a_i[14] => ram_q~1.DATAIN
addr_a_i[14] => ram_q.WADDR14
addr_a_i[14] => ram_q.RADDR14
addr_a_i[15] => ram_q~0.DATAIN
addr_a_i[15] => ram_q.WADDR15
addr_a_i[15] => ram_q.RADDR15
data_a_i[0] => ram_q~19.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~18.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~17.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~16.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_o[0] <= data_a_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[1] <= data_a_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[2] <= data_a_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[3] <= data_a_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_b_i => data_b_o[0]~reg0.CLK
clk_b_i => data_b_o[1]~reg0.CLK
clk_b_i => data_b_o[2]~reg0.CLK
clk_b_i => data_b_o[3]~reg0.CLK
addr_b_i[0] => ram_q.PORTBRADDR
addr_b_i[1] => ram_q.PORTBRADDR1
addr_b_i[2] => ram_q.PORTBRADDR2
addr_b_i[3] => ram_q.PORTBRADDR3
addr_b_i[4] => ram_q.PORTBRADDR4
addr_b_i[5] => ram_q.PORTBRADDR5
addr_b_i[6] => ram_q.PORTBRADDR6
addr_b_i[7] => ram_q.PORTBRADDR7
addr_b_i[8] => ram_q.PORTBRADDR8
addr_b_i[9] => ram_q.PORTBRADDR9
addr_b_i[10] => ram_q.PORTBRADDR10
addr_b_i[11] => ram_q.PORTBRADDR11
addr_b_i[12] => ram_q.PORTBRADDR12
addr_b_i[13] => ram_q.PORTBRADDR13
addr_b_i[14] => ram_q.PORTBRADDR14
addr_b_i[15] => ram_q.PORTBRADDR15
data_b_o[0] <= data_b_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[1] <= data_b_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[2] <= data_b_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[3] <= data_b_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|hdmi:hdmi
I_CLK_PIXEL => hdmi_delay_line:delay_line.I_CLK
I_CLK_PIXEL => prevData.CLK
I_CLK_PIXEL => prevBlank.CLK
I_CLK_PIXEL => ctl3.CLK
I_CLK_PIXEL => ctl2.CLK
I_CLK_PIXEL => ctl1.CLK
I_CLK_PIXEL => ctl0.CLK
I_CLK_PIXEL => clockCounter[0].CLK
I_CLK_PIXEL => clockCounter[1].CLK
I_CLK_PIXEL => clockCounter[2].CLK
I_CLK_PIXEL => clockCounter[3].CLK
I_CLK_PIXEL => clockCounter[4].CLK
I_CLK_PIXEL => clockCounter[5].CLK
I_CLK_PIXEL => clockCounter[6].CLK
I_CLK_PIXEL => clockCounter[7].CLK
I_CLK_PIXEL => clockCounter[8].CLK
I_CLK_PIXEL => clockCounter[9].CLK
I_CLK_PIXEL => clockCounter[10].CLK
I_CLK_PIXEL => hdmidataencoder:dataenc.i_pixclk
I_CLK_PIXEL => encoder:enc0.CLK
I_CLK_PIXEL => encoder:enc1.CLK
I_CLK_PIXEL => encoder:enc2.CLK
I_CLK_PIXEL => state~9.DATAIN
I_R[0] => hdmi_delay_line:delay_line.I_D[32]
I_R[1] => hdmi_delay_line:delay_line.I_D[33]
I_R[2] => hdmi_delay_line:delay_line.I_D[34]
I_R[3] => hdmi_delay_line:delay_line.I_D[35]
I_R[4] => hdmi_delay_line:delay_line.I_D[36]
I_R[5] => hdmi_delay_line:delay_line.I_D[37]
I_R[6] => hdmi_delay_line:delay_line.I_D[38]
I_R[7] => hdmi_delay_line:delay_line.I_D[39]
I_G[0] => hdmi_delay_line:delay_line.I_D[24]
I_G[1] => hdmi_delay_line:delay_line.I_D[25]
I_G[2] => hdmi_delay_line:delay_line.I_D[26]
I_G[3] => hdmi_delay_line:delay_line.I_D[27]
I_G[4] => hdmi_delay_line:delay_line.I_D[28]
I_G[5] => hdmi_delay_line:delay_line.I_D[29]
I_G[6] => hdmi_delay_line:delay_line.I_D[30]
I_G[7] => hdmi_delay_line:delay_line.I_D[31]
I_B[0] => hdmi_delay_line:delay_line.I_D[16]
I_B[1] => hdmi_delay_line:delay_line.I_D[17]
I_B[2] => hdmi_delay_line:delay_line.I_D[18]
I_B[3] => hdmi_delay_line:delay_line.I_D[19]
I_B[4] => hdmi_delay_line:delay_line.I_D[20]
I_B[5] => hdmi_delay_line:delay_line.I_D[21]
I_B[6] => hdmi_delay_line:delay_line.I_D[22]
I_B[7] => hdmi_delay_line:delay_line.I_D[23]
I_BLANK => FSA.IN1
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => hdmidataencoder:dataenc.i_blank
I_BLANK => prevBlank.DATAIN
I_BLANK => hdmi_delay_line:delay_line.I_D[13]
I_BLANK => FSA.IN1
I_HSYNC => hdmidataencoder:dataenc.i_hSync
I_HSYNC => hdmi_delay_line:delay_line.I_D[15]
I_VSYNC => hdmidataencoder:dataenc.i_vSync
I_VSYNC => hdmi_delay_line:delay_line.I_D[14]
I_AUDIO_ENABLE => hdmidataencoder:dataenc.i_audio_enable
I_AUDIO_PCM_L[0] => hdmidataencoder:dataenc.i_audioL[0]
I_AUDIO_PCM_L[1] => hdmidataencoder:dataenc.i_audioL[1]
I_AUDIO_PCM_L[2] => hdmidataencoder:dataenc.i_audioL[2]
I_AUDIO_PCM_L[3] => hdmidataencoder:dataenc.i_audioL[3]
I_AUDIO_PCM_L[4] => hdmidataencoder:dataenc.i_audioL[4]
I_AUDIO_PCM_L[5] => hdmidataencoder:dataenc.i_audioL[5]
I_AUDIO_PCM_L[6] => hdmidataencoder:dataenc.i_audioL[6]
I_AUDIO_PCM_L[7] => hdmidataencoder:dataenc.i_audioL[7]
I_AUDIO_PCM_L[8] => hdmidataencoder:dataenc.i_audioL[8]
I_AUDIO_PCM_L[9] => hdmidataencoder:dataenc.i_audioL[9]
I_AUDIO_PCM_L[10] => hdmidataencoder:dataenc.i_audioL[10]
I_AUDIO_PCM_L[11] => hdmidataencoder:dataenc.i_audioL[11]
I_AUDIO_PCM_L[12] => hdmidataencoder:dataenc.i_audioL[12]
I_AUDIO_PCM_L[13] => hdmidataencoder:dataenc.i_audioL[13]
I_AUDIO_PCM_L[14] => hdmidataencoder:dataenc.i_audioL[14]
I_AUDIO_PCM_L[15] => hdmidataencoder:dataenc.i_audioL[15]
I_AUDIO_PCM_R[0] => hdmidataencoder:dataenc.i_audioR[0]
I_AUDIO_PCM_R[1] => hdmidataencoder:dataenc.i_audioR[1]
I_AUDIO_PCM_R[2] => hdmidataencoder:dataenc.i_audioR[2]
I_AUDIO_PCM_R[3] => hdmidataencoder:dataenc.i_audioR[3]
I_AUDIO_PCM_R[4] => hdmidataencoder:dataenc.i_audioR[4]
I_AUDIO_PCM_R[5] => hdmidataencoder:dataenc.i_audioR[5]
I_AUDIO_PCM_R[6] => hdmidataencoder:dataenc.i_audioR[6]
I_AUDIO_PCM_R[7] => hdmidataencoder:dataenc.i_audioR[7]
I_AUDIO_PCM_R[8] => hdmidataencoder:dataenc.i_audioR[8]
I_AUDIO_PCM_R[9] => hdmidataencoder:dataenc.i_audioR[9]
I_AUDIO_PCM_R[10] => hdmidataencoder:dataenc.i_audioR[10]
I_AUDIO_PCM_R[11] => hdmidataencoder:dataenc.i_audioR[11]
I_AUDIO_PCM_R[12] => hdmidataencoder:dataenc.i_audioR[12]
I_AUDIO_PCM_R[13] => hdmidataencoder:dataenc.i_audioR[13]
I_AUDIO_PCM_R[14] => hdmidataencoder:dataenc.i_audioR[14]
I_AUDIO_PCM_R[15] => hdmidataencoder:dataenc.i_audioR[15]
O_RED[0] <= red.DB_MAX_OUTPUT_PORT_TYPE
O_RED[1] <= red.DB_MAX_OUTPUT_PORT_TYPE
O_RED[2] <= red.DB_MAX_OUTPUT_PORT_TYPE
O_RED[3] <= red.DB_MAX_OUTPUT_PORT_TYPE
O_RED[4] <= red.DB_MAX_OUTPUT_PORT_TYPE
O_RED[5] <= red.DB_MAX_OUTPUT_PORT_TYPE
O_RED[6] <= red.DB_MAX_OUTPUT_PORT_TYPE
O_RED[7] <= red.DB_MAX_OUTPUT_PORT_TYPE
O_RED[8] <= red.DB_MAX_OUTPUT_PORT_TYPE
O_RED[9] <= red.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[0] <= green.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[1] <= green.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[2] <= green.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[3] <= green.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[4] <= green.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[5] <= green.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[6] <= green.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[7] <= green.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[8] <= green.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[9] <= green.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[4] <= blue.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[5] <= blue.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[6] <= blue.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[7] <= blue.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[8] <= blue.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[9] <= blue.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|hdmi:hdmi|hdmi_delay_line:delay_line
I_CLK => q_pipe[10][0].CLK
I_CLK => q_pipe[10][1].CLK
I_CLK => q_pipe[10][2].CLK
I_CLK => q_pipe[10][3].CLK
I_CLK => q_pipe[10][4].CLK
I_CLK => q_pipe[10][5].CLK
I_CLK => q_pipe[10][6].CLK
I_CLK => q_pipe[10][7].CLK
I_CLK => q_pipe[10][8].CLK
I_CLK => q_pipe[10][9].CLK
I_CLK => q_pipe[10][10].CLK
I_CLK => q_pipe[10][11].CLK
I_CLK => q_pipe[10][12].CLK
I_CLK => q_pipe[10][13].CLK
I_CLK => q_pipe[10][14].CLK
I_CLK => q_pipe[10][15].CLK
I_CLK => q_pipe[10][16].CLK
I_CLK => q_pipe[10][17].CLK
I_CLK => q_pipe[10][18].CLK
I_CLK => q_pipe[10][19].CLK
I_CLK => q_pipe[10][20].CLK
I_CLK => q_pipe[10][21].CLK
I_CLK => q_pipe[10][22].CLK
I_CLK => q_pipe[10][23].CLK
I_CLK => q_pipe[10][24].CLK
I_CLK => q_pipe[10][25].CLK
I_CLK => q_pipe[10][26].CLK
I_CLK => q_pipe[10][27].CLK
I_CLK => q_pipe[10][28].CLK
I_CLK => q_pipe[10][29].CLK
I_CLK => q_pipe[10][30].CLK
I_CLK => q_pipe[10][31].CLK
I_CLK => q_pipe[10][32].CLK
I_CLK => q_pipe[10][33].CLK
I_CLK => q_pipe[10][34].CLK
I_CLK => q_pipe[10][35].CLK
I_CLK => q_pipe[10][36].CLK
I_CLK => q_pipe[10][37].CLK
I_CLK => q_pipe[10][38].CLK
I_CLK => q_pipe[10][39].CLK
I_CLK => q_pipe[9][0].CLK
I_CLK => q_pipe[9][1].CLK
I_CLK => q_pipe[9][2].CLK
I_CLK => q_pipe[9][3].CLK
I_CLK => q_pipe[9][4].CLK
I_CLK => q_pipe[9][5].CLK
I_CLK => q_pipe[9][6].CLK
I_CLK => q_pipe[9][7].CLK
I_CLK => q_pipe[9][8].CLK
I_CLK => q_pipe[9][9].CLK
I_CLK => q_pipe[9][10].CLK
I_CLK => q_pipe[9][11].CLK
I_CLK => q_pipe[9][12].CLK
I_CLK => q_pipe[9][13].CLK
I_CLK => q_pipe[9][14].CLK
I_CLK => q_pipe[9][15].CLK
I_CLK => q_pipe[9][16].CLK
I_CLK => q_pipe[9][17].CLK
I_CLK => q_pipe[9][18].CLK
I_CLK => q_pipe[9][19].CLK
I_CLK => q_pipe[9][20].CLK
I_CLK => q_pipe[9][21].CLK
I_CLK => q_pipe[9][22].CLK
I_CLK => q_pipe[9][23].CLK
I_CLK => q_pipe[9][24].CLK
I_CLK => q_pipe[9][25].CLK
I_CLK => q_pipe[9][26].CLK
I_CLK => q_pipe[9][27].CLK
I_CLK => q_pipe[9][28].CLK
I_CLK => q_pipe[9][29].CLK
I_CLK => q_pipe[9][30].CLK
I_CLK => q_pipe[9][31].CLK
I_CLK => q_pipe[9][32].CLK
I_CLK => q_pipe[9][33].CLK
I_CLK => q_pipe[9][34].CLK
I_CLK => q_pipe[9][35].CLK
I_CLK => q_pipe[9][36].CLK
I_CLK => q_pipe[9][37].CLK
I_CLK => q_pipe[9][38].CLK
I_CLK => q_pipe[9][39].CLK
I_CLK => q_pipe[8][0].CLK
I_CLK => q_pipe[8][1].CLK
I_CLK => q_pipe[8][2].CLK
I_CLK => q_pipe[8][3].CLK
I_CLK => q_pipe[8][4].CLK
I_CLK => q_pipe[8][5].CLK
I_CLK => q_pipe[8][6].CLK
I_CLK => q_pipe[8][7].CLK
I_CLK => q_pipe[8][8].CLK
I_CLK => q_pipe[8][9].CLK
I_CLK => q_pipe[8][10].CLK
I_CLK => q_pipe[8][11].CLK
I_CLK => q_pipe[8][12].CLK
I_CLK => q_pipe[8][13].CLK
I_CLK => q_pipe[8][14].CLK
I_CLK => q_pipe[8][15].CLK
I_CLK => q_pipe[8][16].CLK
I_CLK => q_pipe[8][17].CLK
I_CLK => q_pipe[8][18].CLK
I_CLK => q_pipe[8][19].CLK
I_CLK => q_pipe[8][20].CLK
I_CLK => q_pipe[8][21].CLK
I_CLK => q_pipe[8][22].CLK
I_CLK => q_pipe[8][23].CLK
I_CLK => q_pipe[8][24].CLK
I_CLK => q_pipe[8][25].CLK
I_CLK => q_pipe[8][26].CLK
I_CLK => q_pipe[8][27].CLK
I_CLK => q_pipe[8][28].CLK
I_CLK => q_pipe[8][29].CLK
I_CLK => q_pipe[8][30].CLK
I_CLK => q_pipe[8][31].CLK
I_CLK => q_pipe[8][32].CLK
I_CLK => q_pipe[8][33].CLK
I_CLK => q_pipe[8][34].CLK
I_CLK => q_pipe[8][35].CLK
I_CLK => q_pipe[8][36].CLK
I_CLK => q_pipe[8][37].CLK
I_CLK => q_pipe[8][38].CLK
I_CLK => q_pipe[8][39].CLK
I_CLK => q_pipe[7][0].CLK
I_CLK => q_pipe[7][1].CLK
I_CLK => q_pipe[7][2].CLK
I_CLK => q_pipe[7][3].CLK
I_CLK => q_pipe[7][4].CLK
I_CLK => q_pipe[7][5].CLK
I_CLK => q_pipe[7][6].CLK
I_CLK => q_pipe[7][7].CLK
I_CLK => q_pipe[7][8].CLK
I_CLK => q_pipe[7][9].CLK
I_CLK => q_pipe[7][10].CLK
I_CLK => q_pipe[7][11].CLK
I_CLK => q_pipe[7][12].CLK
I_CLK => q_pipe[7][13].CLK
I_CLK => q_pipe[7][14].CLK
I_CLK => q_pipe[7][15].CLK
I_CLK => q_pipe[7][16].CLK
I_CLK => q_pipe[7][17].CLK
I_CLK => q_pipe[7][18].CLK
I_CLK => q_pipe[7][19].CLK
I_CLK => q_pipe[7][20].CLK
I_CLK => q_pipe[7][21].CLK
I_CLK => q_pipe[7][22].CLK
I_CLK => q_pipe[7][23].CLK
I_CLK => q_pipe[7][24].CLK
I_CLK => q_pipe[7][25].CLK
I_CLK => q_pipe[7][26].CLK
I_CLK => q_pipe[7][27].CLK
I_CLK => q_pipe[7][28].CLK
I_CLK => q_pipe[7][29].CLK
I_CLK => q_pipe[7][30].CLK
I_CLK => q_pipe[7][31].CLK
I_CLK => q_pipe[7][32].CLK
I_CLK => q_pipe[7][33].CLK
I_CLK => q_pipe[7][34].CLK
I_CLK => q_pipe[7][35].CLK
I_CLK => q_pipe[7][36].CLK
I_CLK => q_pipe[7][37].CLK
I_CLK => q_pipe[7][38].CLK
I_CLK => q_pipe[7][39].CLK
I_CLK => q_pipe[6][0].CLK
I_CLK => q_pipe[6][1].CLK
I_CLK => q_pipe[6][2].CLK
I_CLK => q_pipe[6][3].CLK
I_CLK => q_pipe[6][4].CLK
I_CLK => q_pipe[6][5].CLK
I_CLK => q_pipe[6][6].CLK
I_CLK => q_pipe[6][7].CLK
I_CLK => q_pipe[6][8].CLK
I_CLK => q_pipe[6][9].CLK
I_CLK => q_pipe[6][10].CLK
I_CLK => q_pipe[6][11].CLK
I_CLK => q_pipe[6][12].CLK
I_CLK => q_pipe[6][13].CLK
I_CLK => q_pipe[6][14].CLK
I_CLK => q_pipe[6][15].CLK
I_CLK => q_pipe[6][16].CLK
I_CLK => q_pipe[6][17].CLK
I_CLK => q_pipe[6][18].CLK
I_CLK => q_pipe[6][19].CLK
I_CLK => q_pipe[6][20].CLK
I_CLK => q_pipe[6][21].CLK
I_CLK => q_pipe[6][22].CLK
I_CLK => q_pipe[6][23].CLK
I_CLK => q_pipe[6][24].CLK
I_CLK => q_pipe[6][25].CLK
I_CLK => q_pipe[6][26].CLK
I_CLK => q_pipe[6][27].CLK
I_CLK => q_pipe[6][28].CLK
I_CLK => q_pipe[6][29].CLK
I_CLK => q_pipe[6][30].CLK
I_CLK => q_pipe[6][31].CLK
I_CLK => q_pipe[6][32].CLK
I_CLK => q_pipe[6][33].CLK
I_CLK => q_pipe[6][34].CLK
I_CLK => q_pipe[6][35].CLK
I_CLK => q_pipe[6][36].CLK
I_CLK => q_pipe[6][37].CLK
I_CLK => q_pipe[6][38].CLK
I_CLK => q_pipe[6][39].CLK
I_CLK => q_pipe[5][0].CLK
I_CLK => q_pipe[5][1].CLK
I_CLK => q_pipe[5][2].CLK
I_CLK => q_pipe[5][3].CLK
I_CLK => q_pipe[5][4].CLK
I_CLK => q_pipe[5][5].CLK
I_CLK => q_pipe[5][6].CLK
I_CLK => q_pipe[5][7].CLK
I_CLK => q_pipe[5][8].CLK
I_CLK => q_pipe[5][9].CLK
I_CLK => q_pipe[5][10].CLK
I_CLK => q_pipe[5][11].CLK
I_CLK => q_pipe[5][12].CLK
I_CLK => q_pipe[5][13].CLK
I_CLK => q_pipe[5][14].CLK
I_CLK => q_pipe[5][15].CLK
I_CLK => q_pipe[5][16].CLK
I_CLK => q_pipe[5][17].CLK
I_CLK => q_pipe[5][18].CLK
I_CLK => q_pipe[5][19].CLK
I_CLK => q_pipe[5][20].CLK
I_CLK => q_pipe[5][21].CLK
I_CLK => q_pipe[5][22].CLK
I_CLK => q_pipe[5][23].CLK
I_CLK => q_pipe[5][24].CLK
I_CLK => q_pipe[5][25].CLK
I_CLK => q_pipe[5][26].CLK
I_CLK => q_pipe[5][27].CLK
I_CLK => q_pipe[5][28].CLK
I_CLK => q_pipe[5][29].CLK
I_CLK => q_pipe[5][30].CLK
I_CLK => q_pipe[5][31].CLK
I_CLK => q_pipe[5][32].CLK
I_CLK => q_pipe[5][33].CLK
I_CLK => q_pipe[5][34].CLK
I_CLK => q_pipe[5][35].CLK
I_CLK => q_pipe[5][36].CLK
I_CLK => q_pipe[5][37].CLK
I_CLK => q_pipe[5][38].CLK
I_CLK => q_pipe[5][39].CLK
I_CLK => q_pipe[4][0].CLK
I_CLK => q_pipe[4][1].CLK
I_CLK => q_pipe[4][2].CLK
I_CLK => q_pipe[4][3].CLK
I_CLK => q_pipe[4][4].CLK
I_CLK => q_pipe[4][5].CLK
I_CLK => q_pipe[4][6].CLK
I_CLK => q_pipe[4][7].CLK
I_CLK => q_pipe[4][8].CLK
I_CLK => q_pipe[4][9].CLK
I_CLK => q_pipe[4][10].CLK
I_CLK => q_pipe[4][11].CLK
I_CLK => q_pipe[4][12].CLK
I_CLK => q_pipe[4][13].CLK
I_CLK => q_pipe[4][14].CLK
I_CLK => q_pipe[4][15].CLK
I_CLK => q_pipe[4][16].CLK
I_CLK => q_pipe[4][17].CLK
I_CLK => q_pipe[4][18].CLK
I_CLK => q_pipe[4][19].CLK
I_CLK => q_pipe[4][20].CLK
I_CLK => q_pipe[4][21].CLK
I_CLK => q_pipe[4][22].CLK
I_CLK => q_pipe[4][23].CLK
I_CLK => q_pipe[4][24].CLK
I_CLK => q_pipe[4][25].CLK
I_CLK => q_pipe[4][26].CLK
I_CLK => q_pipe[4][27].CLK
I_CLK => q_pipe[4][28].CLK
I_CLK => q_pipe[4][29].CLK
I_CLK => q_pipe[4][30].CLK
I_CLK => q_pipe[4][31].CLK
I_CLK => q_pipe[4][32].CLK
I_CLK => q_pipe[4][33].CLK
I_CLK => q_pipe[4][34].CLK
I_CLK => q_pipe[4][35].CLK
I_CLK => q_pipe[4][36].CLK
I_CLK => q_pipe[4][37].CLK
I_CLK => q_pipe[4][38].CLK
I_CLK => q_pipe[4][39].CLK
I_CLK => q_pipe[3][0].CLK
I_CLK => q_pipe[3][1].CLK
I_CLK => q_pipe[3][2].CLK
I_CLK => q_pipe[3][3].CLK
I_CLK => q_pipe[3][4].CLK
I_CLK => q_pipe[3][5].CLK
I_CLK => q_pipe[3][6].CLK
I_CLK => q_pipe[3][7].CLK
I_CLK => q_pipe[3][8].CLK
I_CLK => q_pipe[3][9].CLK
I_CLK => q_pipe[3][10].CLK
I_CLK => q_pipe[3][11].CLK
I_CLK => q_pipe[3][12].CLK
I_CLK => q_pipe[3][13].CLK
I_CLK => q_pipe[3][14].CLK
I_CLK => q_pipe[3][15].CLK
I_CLK => q_pipe[3][16].CLK
I_CLK => q_pipe[3][17].CLK
I_CLK => q_pipe[3][18].CLK
I_CLK => q_pipe[3][19].CLK
I_CLK => q_pipe[3][20].CLK
I_CLK => q_pipe[3][21].CLK
I_CLK => q_pipe[3][22].CLK
I_CLK => q_pipe[3][23].CLK
I_CLK => q_pipe[3][24].CLK
I_CLK => q_pipe[3][25].CLK
I_CLK => q_pipe[3][26].CLK
I_CLK => q_pipe[3][27].CLK
I_CLK => q_pipe[3][28].CLK
I_CLK => q_pipe[3][29].CLK
I_CLK => q_pipe[3][30].CLK
I_CLK => q_pipe[3][31].CLK
I_CLK => q_pipe[3][32].CLK
I_CLK => q_pipe[3][33].CLK
I_CLK => q_pipe[3][34].CLK
I_CLK => q_pipe[3][35].CLK
I_CLK => q_pipe[3][36].CLK
I_CLK => q_pipe[3][37].CLK
I_CLK => q_pipe[3][38].CLK
I_CLK => q_pipe[3][39].CLK
I_CLK => q_pipe[2][0].CLK
I_CLK => q_pipe[2][1].CLK
I_CLK => q_pipe[2][2].CLK
I_CLK => q_pipe[2][3].CLK
I_CLK => q_pipe[2][4].CLK
I_CLK => q_pipe[2][5].CLK
I_CLK => q_pipe[2][6].CLK
I_CLK => q_pipe[2][7].CLK
I_CLK => q_pipe[2][8].CLK
I_CLK => q_pipe[2][9].CLK
I_CLK => q_pipe[2][10].CLK
I_CLK => q_pipe[2][11].CLK
I_CLK => q_pipe[2][12].CLK
I_CLK => q_pipe[2][13].CLK
I_CLK => q_pipe[2][14].CLK
I_CLK => q_pipe[2][15].CLK
I_CLK => q_pipe[2][16].CLK
I_CLK => q_pipe[2][17].CLK
I_CLK => q_pipe[2][18].CLK
I_CLK => q_pipe[2][19].CLK
I_CLK => q_pipe[2][20].CLK
I_CLK => q_pipe[2][21].CLK
I_CLK => q_pipe[2][22].CLK
I_CLK => q_pipe[2][23].CLK
I_CLK => q_pipe[2][24].CLK
I_CLK => q_pipe[2][25].CLK
I_CLK => q_pipe[2][26].CLK
I_CLK => q_pipe[2][27].CLK
I_CLK => q_pipe[2][28].CLK
I_CLK => q_pipe[2][29].CLK
I_CLK => q_pipe[2][30].CLK
I_CLK => q_pipe[2][31].CLK
I_CLK => q_pipe[2][32].CLK
I_CLK => q_pipe[2][33].CLK
I_CLK => q_pipe[2][34].CLK
I_CLK => q_pipe[2][35].CLK
I_CLK => q_pipe[2][36].CLK
I_CLK => q_pipe[2][37].CLK
I_CLK => q_pipe[2][38].CLK
I_CLK => q_pipe[2][39].CLK
I_CLK => q_pipe[1][0].CLK
I_CLK => q_pipe[1][1].CLK
I_CLK => q_pipe[1][2].CLK
I_CLK => q_pipe[1][3].CLK
I_CLK => q_pipe[1][4].CLK
I_CLK => q_pipe[1][5].CLK
I_CLK => q_pipe[1][6].CLK
I_CLK => q_pipe[1][7].CLK
I_CLK => q_pipe[1][8].CLK
I_CLK => q_pipe[1][9].CLK
I_CLK => q_pipe[1][10].CLK
I_CLK => q_pipe[1][11].CLK
I_CLK => q_pipe[1][12].CLK
I_CLK => q_pipe[1][13].CLK
I_CLK => q_pipe[1][14].CLK
I_CLK => q_pipe[1][15].CLK
I_CLK => q_pipe[1][16].CLK
I_CLK => q_pipe[1][17].CLK
I_CLK => q_pipe[1][18].CLK
I_CLK => q_pipe[1][19].CLK
I_CLK => q_pipe[1][20].CLK
I_CLK => q_pipe[1][21].CLK
I_CLK => q_pipe[1][22].CLK
I_CLK => q_pipe[1][23].CLK
I_CLK => q_pipe[1][24].CLK
I_CLK => q_pipe[1][25].CLK
I_CLK => q_pipe[1][26].CLK
I_CLK => q_pipe[1][27].CLK
I_CLK => q_pipe[1][28].CLK
I_CLK => q_pipe[1][29].CLK
I_CLK => q_pipe[1][30].CLK
I_CLK => q_pipe[1][31].CLK
I_CLK => q_pipe[1][32].CLK
I_CLK => q_pipe[1][33].CLK
I_CLK => q_pipe[1][34].CLK
I_CLK => q_pipe[1][35].CLK
I_CLK => q_pipe[1][36].CLK
I_CLK => q_pipe[1][37].CLK
I_CLK => q_pipe[1][38].CLK
I_CLK => q_pipe[1][39].CLK
I_CLK => q_pipe[0][0].CLK
I_CLK => q_pipe[0][1].CLK
I_CLK => q_pipe[0][2].CLK
I_CLK => q_pipe[0][3].CLK
I_CLK => q_pipe[0][4].CLK
I_CLK => q_pipe[0][5].CLK
I_CLK => q_pipe[0][6].CLK
I_CLK => q_pipe[0][7].CLK
I_CLK => q_pipe[0][8].CLK
I_CLK => q_pipe[0][9].CLK
I_CLK => q_pipe[0][10].CLK
I_CLK => q_pipe[0][11].CLK
I_CLK => q_pipe[0][12].CLK
I_CLK => q_pipe[0][13].CLK
I_CLK => q_pipe[0][14].CLK
I_CLK => q_pipe[0][15].CLK
I_CLK => q_pipe[0][16].CLK
I_CLK => q_pipe[0][17].CLK
I_CLK => q_pipe[0][18].CLK
I_CLK => q_pipe[0][19].CLK
I_CLK => q_pipe[0][20].CLK
I_CLK => q_pipe[0][21].CLK
I_CLK => q_pipe[0][22].CLK
I_CLK => q_pipe[0][23].CLK
I_CLK => q_pipe[0][24].CLK
I_CLK => q_pipe[0][25].CLK
I_CLK => q_pipe[0][26].CLK
I_CLK => q_pipe[0][27].CLK
I_CLK => q_pipe[0][28].CLK
I_CLK => q_pipe[0][29].CLK
I_CLK => q_pipe[0][30].CLK
I_CLK => q_pipe[0][31].CLK
I_CLK => q_pipe[0][32].CLK
I_CLK => q_pipe[0][33].CLK
I_CLK => q_pipe[0][34].CLK
I_CLK => q_pipe[0][35].CLK
I_CLK => q_pipe[0][36].CLK
I_CLK => q_pipe[0][37].CLK
I_CLK => q_pipe[0][38].CLK
I_CLK => q_pipe[0][39].CLK
I_D[0] => q_pipe[0][0].DATAIN
I_D[1] => q_pipe[0][1].DATAIN
I_D[2] => q_pipe[0][2].DATAIN
I_D[3] => q_pipe[0][3].DATAIN
I_D[4] => q_pipe[0][4].DATAIN
I_D[5] => q_pipe[0][5].DATAIN
I_D[6] => q_pipe[0][6].DATAIN
I_D[7] => q_pipe[0][7].DATAIN
I_D[8] => q_pipe[0][8].DATAIN
I_D[9] => q_pipe[0][9].DATAIN
I_D[10] => q_pipe[0][10].DATAIN
I_D[11] => q_pipe[0][11].DATAIN
I_D[12] => q_pipe[0][12].DATAIN
I_D[13] => q_pipe[0][13].DATAIN
I_D[14] => q_pipe[0][14].DATAIN
I_D[15] => q_pipe[0][15].DATAIN
I_D[16] => q_pipe[0][16].DATAIN
I_D[17] => q_pipe[0][17].DATAIN
I_D[18] => q_pipe[0][18].DATAIN
I_D[19] => q_pipe[0][19].DATAIN
I_D[20] => q_pipe[0][20].DATAIN
I_D[21] => q_pipe[0][21].DATAIN
I_D[22] => q_pipe[0][22].DATAIN
I_D[23] => q_pipe[0][23].DATAIN
I_D[24] => q_pipe[0][24].DATAIN
I_D[25] => q_pipe[0][25].DATAIN
I_D[26] => q_pipe[0][26].DATAIN
I_D[27] => q_pipe[0][27].DATAIN
I_D[28] => q_pipe[0][28].DATAIN
I_D[29] => q_pipe[0][29].DATAIN
I_D[30] => q_pipe[0][30].DATAIN
I_D[31] => q_pipe[0][31].DATAIN
I_D[32] => q_pipe[0][32].DATAIN
I_D[33] => q_pipe[0][33].DATAIN
I_D[34] => q_pipe[0][34].DATAIN
I_D[35] => q_pipe[0][35].DATAIN
I_D[36] => q_pipe[0][36].DATAIN
I_D[37] => q_pipe[0][37].DATAIN
I_D[38] => q_pipe[0][38].DATAIN
I_D[39] => q_pipe[0][39].DATAIN
O_Q[0] <= q_pipe[10][0].DB_MAX_OUTPUT_PORT_TYPE
O_Q[1] <= q_pipe[10][1].DB_MAX_OUTPUT_PORT_TYPE
O_Q[2] <= q_pipe[10][2].DB_MAX_OUTPUT_PORT_TYPE
O_Q[3] <= q_pipe[10][3].DB_MAX_OUTPUT_PORT_TYPE
O_Q[4] <= q_pipe[10][4].DB_MAX_OUTPUT_PORT_TYPE
O_Q[5] <= q_pipe[10][5].DB_MAX_OUTPUT_PORT_TYPE
O_Q[6] <= q_pipe[10][6].DB_MAX_OUTPUT_PORT_TYPE
O_Q[7] <= q_pipe[10][7].DB_MAX_OUTPUT_PORT_TYPE
O_Q[8] <= q_pipe[10][8].DB_MAX_OUTPUT_PORT_TYPE
O_Q[9] <= q_pipe[10][9].DB_MAX_OUTPUT_PORT_TYPE
O_Q[10] <= q_pipe[10][10].DB_MAX_OUTPUT_PORT_TYPE
O_Q[11] <= q_pipe[10][11].DB_MAX_OUTPUT_PORT_TYPE
O_Q[12] <= q_pipe[10][12].DB_MAX_OUTPUT_PORT_TYPE
O_Q[13] <= q_pipe[10][13].DB_MAX_OUTPUT_PORT_TYPE
O_Q[14] <= q_pipe[10][14].DB_MAX_OUTPUT_PORT_TYPE
O_Q[15] <= q_pipe[10][15].DB_MAX_OUTPUT_PORT_TYPE
O_Q[16] <= q_pipe[10][16].DB_MAX_OUTPUT_PORT_TYPE
O_Q[17] <= q_pipe[10][17].DB_MAX_OUTPUT_PORT_TYPE
O_Q[18] <= q_pipe[10][18].DB_MAX_OUTPUT_PORT_TYPE
O_Q[19] <= q_pipe[10][19].DB_MAX_OUTPUT_PORT_TYPE
O_Q[20] <= q_pipe[10][20].DB_MAX_OUTPUT_PORT_TYPE
O_Q[21] <= q_pipe[10][21].DB_MAX_OUTPUT_PORT_TYPE
O_Q[22] <= q_pipe[10][22].DB_MAX_OUTPUT_PORT_TYPE
O_Q[23] <= q_pipe[10][23].DB_MAX_OUTPUT_PORT_TYPE
O_Q[24] <= q_pipe[10][24].DB_MAX_OUTPUT_PORT_TYPE
O_Q[25] <= q_pipe[10][25].DB_MAX_OUTPUT_PORT_TYPE
O_Q[26] <= q_pipe[10][26].DB_MAX_OUTPUT_PORT_TYPE
O_Q[27] <= q_pipe[10][27].DB_MAX_OUTPUT_PORT_TYPE
O_Q[28] <= q_pipe[10][28].DB_MAX_OUTPUT_PORT_TYPE
O_Q[29] <= q_pipe[10][29].DB_MAX_OUTPUT_PORT_TYPE
O_Q[30] <= q_pipe[10][30].DB_MAX_OUTPUT_PORT_TYPE
O_Q[31] <= q_pipe[10][31].DB_MAX_OUTPUT_PORT_TYPE
O_Q[32] <= q_pipe[10][32].DB_MAX_OUTPUT_PORT_TYPE
O_Q[33] <= q_pipe[10][33].DB_MAX_OUTPUT_PORT_TYPE
O_Q[34] <= q_pipe[10][34].DB_MAX_OUTPUT_PORT_TYPE
O_Q[35] <= q_pipe[10][35].DB_MAX_OUTPUT_PORT_TYPE
O_Q[36] <= q_pipe[10][36].DB_MAX_OUTPUT_PORT_TYPE
O_Q[37] <= q_pipe[10][37].DB_MAX_OUTPUT_PORT_TYPE
O_Q[38] <= q_pipe[10][38].DB_MAX_OUTPUT_PORT_TYPE
O_Q[39] <= q_pipe[10][39].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|hdmi:hdmi|hdmidataencoder:dataenc
i_pixclk => prevHSync.CLK
i_pixclk => prevBlank.CLK
i_pixclk => counterX[0].CLK
i_pixclk => counterX[1].CLK
i_pixclk => counterX[2].CLK
i_pixclk => counterX[3].CLK
i_pixclk => counterX[4].CLK
i_pixclk => counterX[5].CLK
i_pixclk => counterX[6].CLK
i_pixclk => counterX[7].CLK
i_pixclk => counterX[8].CLK
i_pixclk => counterX[9].CLK
i_pixclk => counterX[10].CLK
i_pixclk => counterX[11].CLK
i_pixclk => counterX[12].CLK
i_pixclk => counterX[13].CLK
i_pixclk => counterX[14].CLK
i_pixclk => counterX[15].CLK
i_pixclk => oddLine.CLK
i_pixclk => allowGeneration.CLK
i_pixclk => firstHSyncChange.CLK
i_pixclk => ctsTimer[0].CLK
i_pixclk => ctsTimer[1].CLK
i_pixclk => ctsTimer[2].CLK
i_pixclk => ctsTimer[3].CLK
i_pixclk => ctsTimer[4].CLK
i_pixclk => ctsTimer[5].CLK
i_pixclk => ctsTimer[6].CLK
i_pixclk => ctsTimer[7].CLK
i_pixclk => ctsTimer[8].CLK
i_pixclk => ctsTimer[9].CLK
i_pixclk => ctsTimer[10].CLK
i_pixclk => ctsTimer[11].CLK
i_pixclk => ctsTimer[12].CLK
i_pixclk => ctsTimer[13].CLK
i_pixclk => ctsTimer[14].CLK
i_pixclk => ctsTimer[15].CLK
i_pixclk => ctsTimer[16].CLK
i_pixclk => dataOffset[0].CLK
i_pixclk => dataOffset[1].CLK
i_pixclk => dataOffset[2].CLK
i_pixclk => dataOffset[3].CLK
i_pixclk => dataOffset[4].CLK
i_pixclk => bchCode[0][0].CLK
i_pixclk => bchCode[0][1].CLK
i_pixclk => bchCode[0][2].CLK
i_pixclk => bchCode[0][3].CLK
i_pixclk => bchCode[0][4].CLK
i_pixclk => bchCode[0][5].CLK
i_pixclk => bchCode[0][6].CLK
i_pixclk => bchCode[0][7].CLK
i_pixclk => bchCode[1][0].CLK
i_pixclk => bchCode[1][1].CLK
i_pixclk => bchCode[1][2].CLK
i_pixclk => bchCode[1][3].CLK
i_pixclk => bchCode[1][4].CLK
i_pixclk => bchCode[1][5].CLK
i_pixclk => bchCode[1][6].CLK
i_pixclk => bchCode[1][7].CLK
i_pixclk => bchCode[2][0].CLK
i_pixclk => bchCode[2][1].CLK
i_pixclk => bchCode[2][2].CLK
i_pixclk => bchCode[2][3].CLK
i_pixclk => bchCode[2][4].CLK
i_pixclk => bchCode[2][5].CLK
i_pixclk => bchCode[2][6].CLK
i_pixclk => bchCode[2][7].CLK
i_pixclk => bchCode[3][0].CLK
i_pixclk => bchCode[3][1].CLK
i_pixclk => bchCode[3][2].CLK
i_pixclk => bchCode[3][3].CLK
i_pixclk => bchCode[3][4].CLK
i_pixclk => bchCode[3][5].CLK
i_pixclk => bchCode[3][6].CLK
i_pixclk => bchCode[3][7].CLK
i_pixclk => dataChannel2[0].CLK
i_pixclk => dataChannel2[1].CLK
i_pixclk => dataChannel2[2].CLK
i_pixclk => dataChannel2[3].CLK
i_pixclk => dataChannel1[0].CLK
i_pixclk => dataChannel1[1].CLK
i_pixclk => dataChannel1[2].CLK
i_pixclk => dataChannel1[3].CLK
i_pixclk => bchHdr[0].CLK
i_pixclk => bchHdr[1].CLK
i_pixclk => bchHdr[2].CLK
i_pixclk => bchHdr[3].CLK
i_pixclk => bchHdr[4].CLK
i_pixclk => bchHdr[5].CLK
i_pixclk => bchHdr[6].CLK
i_pixclk => bchHdr[7].CLK
i_pixclk => dataChannel0[0].CLK
i_pixclk => dataChannel0[1].CLK
i_pixclk => dataChannel0[2].CLK
i_pixclk => dataChannel0[3].CLK
i_pixclk => subpacket[0][0].CLK
i_pixclk => subpacket[0][1].CLK
i_pixclk => subpacket[0][2].CLK
i_pixclk => subpacket[0][3].CLK
i_pixclk => subpacket[0][4].CLK
i_pixclk => subpacket[0][5].CLK
i_pixclk => subpacket[0][6].CLK
i_pixclk => subpacket[0][7].CLK
i_pixclk => subpacket[0][8].CLK
i_pixclk => subpacket[0][9].CLK
i_pixclk => subpacket[0][10].CLK
i_pixclk => subpacket[0][11].CLK
i_pixclk => subpacket[0][12].CLK
i_pixclk => subpacket[0][13].CLK
i_pixclk => subpacket[0][14].CLK
i_pixclk => subpacket[0][15].CLK
i_pixclk => subpacket[0][16].CLK
i_pixclk => subpacket[0][17].CLK
i_pixclk => subpacket[0][18].CLK
i_pixclk => subpacket[0][19].CLK
i_pixclk => subpacket[0][20].CLK
i_pixclk => subpacket[0][21].CLK
i_pixclk => subpacket[0][22].CLK
i_pixclk => subpacket[0][23].CLK
i_pixclk => subpacket[0][24].CLK
i_pixclk => subpacket[0][25].CLK
i_pixclk => subpacket[0][26].CLK
i_pixclk => subpacket[0][27].CLK
i_pixclk => subpacket[0][28].CLK
i_pixclk => subpacket[0][29].CLK
i_pixclk => subpacket[0][30].CLK
i_pixclk => subpacket[0][31].CLK
i_pixclk => subpacket[0][32].CLK
i_pixclk => subpacket[0][33].CLK
i_pixclk => subpacket[0][34].CLK
i_pixclk => subpacket[0][35].CLK
i_pixclk => subpacket[0][36].CLK
i_pixclk => subpacket[0][37].CLK
i_pixclk => subpacket[0][38].CLK
i_pixclk => subpacket[0][39].CLK
i_pixclk => subpacket[0][40].CLK
i_pixclk => subpacket[0][41].CLK
i_pixclk => subpacket[0][42].CLK
i_pixclk => subpacket[0][43].CLK
i_pixclk => subpacket[0][44].CLK
i_pixclk => subpacket[0][45].CLK
i_pixclk => subpacket[0][46].CLK
i_pixclk => subpacket[0][47].CLK
i_pixclk => subpacket[0][48].CLK
i_pixclk => subpacket[0][49].CLK
i_pixclk => subpacket[0][50].CLK
i_pixclk => subpacket[0][51].CLK
i_pixclk => subpacket[0][52].CLK
i_pixclk => subpacket[0][53].CLK
i_pixclk => subpacket[0][54].CLK
i_pixclk => subpacket[0][55].CLK
i_pixclk => subpacket[1][0].CLK
i_pixclk => subpacket[1][1].CLK
i_pixclk => subpacket[1][2].CLK
i_pixclk => subpacket[1][3].CLK
i_pixclk => subpacket[1][4].CLK
i_pixclk => subpacket[1][5].CLK
i_pixclk => subpacket[1][6].CLK
i_pixclk => subpacket[1][7].CLK
i_pixclk => subpacket[1][8].CLK
i_pixclk => subpacket[1][9].CLK
i_pixclk => subpacket[1][10].CLK
i_pixclk => subpacket[1][11].CLK
i_pixclk => subpacket[1][12].CLK
i_pixclk => subpacket[1][13].CLK
i_pixclk => subpacket[1][14].CLK
i_pixclk => subpacket[1][15].CLK
i_pixclk => subpacket[1][16].CLK
i_pixclk => subpacket[1][17].CLK
i_pixclk => subpacket[1][18].CLK
i_pixclk => subpacket[1][19].CLK
i_pixclk => subpacket[1][20].CLK
i_pixclk => subpacket[1][21].CLK
i_pixclk => subpacket[1][22].CLK
i_pixclk => subpacket[1][23].CLK
i_pixclk => subpacket[1][24].CLK
i_pixclk => subpacket[1][25].CLK
i_pixclk => subpacket[1][26].CLK
i_pixclk => subpacket[1][27].CLK
i_pixclk => subpacket[1][28].CLK
i_pixclk => subpacket[1][29].CLK
i_pixclk => subpacket[1][30].CLK
i_pixclk => subpacket[1][31].CLK
i_pixclk => subpacket[1][32].CLK
i_pixclk => subpacket[1][33].CLK
i_pixclk => subpacket[1][34].CLK
i_pixclk => subpacket[1][35].CLK
i_pixclk => subpacket[1][36].CLK
i_pixclk => subpacket[1][37].CLK
i_pixclk => subpacket[1][38].CLK
i_pixclk => subpacket[1][39].CLK
i_pixclk => subpacket[1][40].CLK
i_pixclk => subpacket[1][41].CLK
i_pixclk => subpacket[1][42].CLK
i_pixclk => subpacket[1][43].CLK
i_pixclk => subpacket[1][44].CLK
i_pixclk => subpacket[1][45].CLK
i_pixclk => subpacket[1][46].CLK
i_pixclk => subpacket[1][47].CLK
i_pixclk => subpacket[1][48].CLK
i_pixclk => subpacket[1][49].CLK
i_pixclk => subpacket[1][50].CLK
i_pixclk => subpacket[1][51].CLK
i_pixclk => subpacket[1][52].CLK
i_pixclk => subpacket[1][53].CLK
i_pixclk => subpacket[1][54].CLK
i_pixclk => subpacket[1][55].CLK
i_pixclk => subpacket[2][0].CLK
i_pixclk => subpacket[2][1].CLK
i_pixclk => subpacket[2][2].CLK
i_pixclk => subpacket[2][3].CLK
i_pixclk => subpacket[2][4].CLK
i_pixclk => subpacket[2][5].CLK
i_pixclk => subpacket[2][6].CLK
i_pixclk => subpacket[2][7].CLK
i_pixclk => subpacket[2][8].CLK
i_pixclk => subpacket[2][9].CLK
i_pixclk => subpacket[2][10].CLK
i_pixclk => subpacket[2][11].CLK
i_pixclk => subpacket[2][12].CLK
i_pixclk => subpacket[2][13].CLK
i_pixclk => subpacket[2][14].CLK
i_pixclk => subpacket[2][15].CLK
i_pixclk => subpacket[2][16].CLK
i_pixclk => subpacket[2][17].CLK
i_pixclk => subpacket[2][18].CLK
i_pixclk => subpacket[2][19].CLK
i_pixclk => subpacket[2][20].CLK
i_pixclk => subpacket[2][21].CLK
i_pixclk => subpacket[2][22].CLK
i_pixclk => subpacket[2][23].CLK
i_pixclk => subpacket[2][24].CLK
i_pixclk => subpacket[2][25].CLK
i_pixclk => subpacket[2][26].CLK
i_pixclk => subpacket[2][27].CLK
i_pixclk => subpacket[2][28].CLK
i_pixclk => subpacket[2][29].CLK
i_pixclk => subpacket[2][30].CLK
i_pixclk => subpacket[2][31].CLK
i_pixclk => subpacket[2][32].CLK
i_pixclk => subpacket[2][33].CLK
i_pixclk => subpacket[2][34].CLK
i_pixclk => subpacket[2][35].CLK
i_pixclk => subpacket[2][36].CLK
i_pixclk => subpacket[2][37].CLK
i_pixclk => subpacket[2][38].CLK
i_pixclk => subpacket[2][39].CLK
i_pixclk => subpacket[2][40].CLK
i_pixclk => subpacket[2][41].CLK
i_pixclk => subpacket[2][42].CLK
i_pixclk => subpacket[2][43].CLK
i_pixclk => subpacket[2][44].CLK
i_pixclk => subpacket[2][45].CLK
i_pixclk => subpacket[2][46].CLK
i_pixclk => subpacket[2][47].CLK
i_pixclk => subpacket[2][48].CLK
i_pixclk => subpacket[2][49].CLK
i_pixclk => subpacket[2][50].CLK
i_pixclk => subpacket[2][51].CLK
i_pixclk => subpacket[2][52].CLK
i_pixclk => subpacket[2][53].CLK
i_pixclk => subpacket[2][54].CLK
i_pixclk => subpacket[2][55].CLK
i_pixclk => subpacket[3][0].CLK
i_pixclk => subpacket[3][1].CLK
i_pixclk => subpacket[3][2].CLK
i_pixclk => subpacket[3][3].CLK
i_pixclk => subpacket[3][4].CLK
i_pixclk => subpacket[3][5].CLK
i_pixclk => subpacket[3][6].CLK
i_pixclk => subpacket[3][7].CLK
i_pixclk => subpacket[3][8].CLK
i_pixclk => subpacket[3][9].CLK
i_pixclk => subpacket[3][10].CLK
i_pixclk => subpacket[3][11].CLK
i_pixclk => subpacket[3][12].CLK
i_pixclk => subpacket[3][13].CLK
i_pixclk => subpacket[3][14].CLK
i_pixclk => subpacket[3][15].CLK
i_pixclk => subpacket[3][16].CLK
i_pixclk => subpacket[3][17].CLK
i_pixclk => subpacket[3][18].CLK
i_pixclk => subpacket[3][19].CLK
i_pixclk => subpacket[3][20].CLK
i_pixclk => subpacket[3][21].CLK
i_pixclk => subpacket[3][22].CLK
i_pixclk => subpacket[3][23].CLK
i_pixclk => subpacket[3][24].CLK
i_pixclk => subpacket[3][25].CLK
i_pixclk => subpacket[3][26].CLK
i_pixclk => subpacket[3][27].CLK
i_pixclk => subpacket[3][28].CLK
i_pixclk => subpacket[3][29].CLK
i_pixclk => subpacket[3][30].CLK
i_pixclk => subpacket[3][31].CLK
i_pixclk => subpacket[3][32].CLK
i_pixclk => subpacket[3][33].CLK
i_pixclk => subpacket[3][34].CLK
i_pixclk => subpacket[3][35].CLK
i_pixclk => subpacket[3][36].CLK
i_pixclk => subpacket[3][37].CLK
i_pixclk => subpacket[3][38].CLK
i_pixclk => subpacket[3][39].CLK
i_pixclk => subpacket[3][40].CLK
i_pixclk => subpacket[3][41].CLK
i_pixclk => subpacket[3][42].CLK
i_pixclk => subpacket[3][43].CLK
i_pixclk => subpacket[3][44].CLK
i_pixclk => subpacket[3][45].CLK
i_pixclk => subpacket[3][46].CLK
i_pixclk => subpacket[3][47].CLK
i_pixclk => subpacket[3][48].CLK
i_pixclk => subpacket[3][49].CLK
i_pixclk => subpacket[3][50].CLK
i_pixclk => subpacket[3][51].CLK
i_pixclk => subpacket[3][52].CLK
i_pixclk => subpacket[3][53].CLK
i_pixclk => subpacket[3][54].CLK
i_pixclk => subpacket[3][55].CLK
i_pixclk => packetHeader[0].CLK
i_pixclk => packetHeader[1].CLK
i_pixclk => packetHeader[2].CLK
i_pixclk => packetHeader[3].CLK
i_pixclk => packetHeader[4].CLK
i_pixclk => packetHeader[5].CLK
i_pixclk => packetHeader[6].CLK
i_pixclk => packetHeader[7].CLK
i_pixclk => packetHeader[8].CLK
i_pixclk => packetHeader[9].CLK
i_pixclk => packetHeader[10].CLK
i_pixclk => packetHeader[11].CLK
i_pixclk => packetHeader[12].CLK
i_pixclk => packetHeader[13].CLK
i_pixclk => packetHeader[14].CLK
i_pixclk => packetHeader[15].CLK
i_pixclk => packetHeader[16].CLK
i_pixclk => packetHeader[17].CLK
i_pixclk => packetHeader[18].CLK
i_pixclk => packetHeader[19].CLK
i_pixclk => packetHeader[20].CLK
i_pixclk => packetHeader[21].CLK
i_pixclk => packetHeader[22].CLK
i_pixclk => packetHeader[23].CLK
i_pixclk => tercData.CLK
i_pixclk => audioRAvg[0].CLK
i_pixclk => audioRAvg[1].CLK
i_pixclk => audioRAvg[2].CLK
i_pixclk => audioRAvg[3].CLK
i_pixclk => audioRAvg[4].CLK
i_pixclk => audioRAvg[5].CLK
i_pixclk => audioRAvg[6].CLK
i_pixclk => audioRAvg[7].CLK
i_pixclk => audioRAvg[8].CLK
i_pixclk => audioRAvg[9].CLK
i_pixclk => audioRAvg[10].CLK
i_pixclk => audioRAvg[11].CLK
i_pixclk => audioRAvg[12].CLK
i_pixclk => audioRAvg[13].CLK
i_pixclk => audioRAvg[14].CLK
i_pixclk => audioRAvg[15].CLK
i_pixclk => audioLAvg[0].CLK
i_pixclk => audioLAvg[1].CLK
i_pixclk => audioLAvg[2].CLK
i_pixclk => audioLAvg[3].CLK
i_pixclk => audioLAvg[4].CLK
i_pixclk => audioLAvg[5].CLK
i_pixclk => audioLAvg[6].CLK
i_pixclk => audioLAvg[7].CLK
i_pixclk => audioLAvg[8].CLK
i_pixclk => audioLAvg[9].CLK
i_pixclk => audioLAvg[10].CLK
i_pixclk => audioLAvg[11].CLK
i_pixclk => audioLAvg[12].CLK
i_pixclk => audioLAvg[13].CLK
i_pixclk => audioLAvg[14].CLK
i_pixclk => audioLAvg[15].CLK
i_pixclk => audioAvgCnt[0].CLK
i_pixclk => audioAvgCnt[1].CLK
i_pixclk => audioAvgCnt[2].CLK
i_pixclk => audioAvgCnt[3].CLK
i_pixclk => audioAvgCnt[4].CLK
i_pixclk => audioAvgCnt[5].CLK
i_pixclk => audioAvgCnt[6].CLK
i_pixclk => audioAvgCnt[7].CLK
i_pixclk => audioAvgCnt[8].CLK
i_pixclk => audioAvgCnt[9].CLK
i_pixclk => audioAvgCnt[10].CLK
i_pixclk => audioRAvgSum[0].CLK
i_pixclk => audioRAvgSum[1].CLK
i_pixclk => audioRAvgSum[2].CLK
i_pixclk => audioRAvgSum[3].CLK
i_pixclk => audioRAvgSum[4].CLK
i_pixclk => audioRAvgSum[5].CLK
i_pixclk => audioRAvgSum[6].CLK
i_pixclk => audioRAvgSum[7].CLK
i_pixclk => audioRAvgSum[8].CLK
i_pixclk => audioRAvgSum[9].CLK
i_pixclk => audioRAvgSum[10].CLK
i_pixclk => audioRAvgSum[11].CLK
i_pixclk => audioRAvgSum[12].CLK
i_pixclk => audioRAvgSum[13].CLK
i_pixclk => audioRAvgSum[14].CLK
i_pixclk => audioRAvgSum[15].CLK
i_pixclk => audioRAvgSum[16].CLK
i_pixclk => audioRAvgSum[17].CLK
i_pixclk => audioRAvgSum[18].CLK
i_pixclk => audioRAvgSum[19].CLK
i_pixclk => audioRAvgSum[20].CLK
i_pixclk => audioRAvgSum[21].CLK
i_pixclk => audioRAvgSum[22].CLK
i_pixclk => audioRAvgSum[23].CLK
i_pixclk => audioRAvgSum[24].CLK
i_pixclk => audioRAvgSum[25].CLK
i_pixclk => audioLAvgSum[0].CLK
i_pixclk => audioLAvgSum[1].CLK
i_pixclk => audioLAvgSum[2].CLK
i_pixclk => audioLAvgSum[3].CLK
i_pixclk => audioLAvgSum[4].CLK
i_pixclk => audioLAvgSum[5].CLK
i_pixclk => audioLAvgSum[6].CLK
i_pixclk => audioLAvgSum[7].CLK
i_pixclk => audioLAvgSum[8].CLK
i_pixclk => audioLAvgSum[9].CLK
i_pixclk => audioLAvgSum[10].CLK
i_pixclk => audioLAvgSum[11].CLK
i_pixclk => audioLAvgSum[12].CLK
i_pixclk => audioLAvgSum[13].CLK
i_pixclk => audioLAvgSum[14].CLK
i_pixclk => audioLAvgSum[15].CLK
i_pixclk => audioLAvgSum[16].CLK
i_pixclk => audioLAvgSum[17].CLK
i_pixclk => audioLAvgSum[18].CLK
i_pixclk => audioLAvgSum[19].CLK
i_pixclk => audioLAvgSum[20].CLK
i_pixclk => audioLAvgSum[21].CLK
i_pixclk => audioLAvgSum[22].CLK
i_pixclk => audioLAvgSum[23].CLK
i_pixclk => audioLAvgSum[24].CLK
i_pixclk => audioLAvgSum[25].CLK
i_pixclk => samplesHead[0].CLK
i_pixclk => samplesHead[1].CLK
i_pixclk => channelStatusIdx[0].CLK
i_pixclk => channelStatusIdx[1].CLK
i_pixclk => channelStatusIdx[2].CLK
i_pixclk => channelStatusIdx[3].CLK
i_pixclk => channelStatusIdx[4].CLK
i_pixclk => channelStatusIdx[5].CLK
i_pixclk => channelStatusIdx[6].CLK
i_pixclk => channelStatusIdx[7].CLK
i_pixclk => audioSubPacket[0][0].CLK
i_pixclk => audioSubPacket[0][1].CLK
i_pixclk => audioSubPacket[0][2].CLK
i_pixclk => audioSubPacket[0][3].CLK
i_pixclk => audioSubPacket[0][4].CLK
i_pixclk => audioSubPacket[0][5].CLK
i_pixclk => audioSubPacket[0][6].CLK
i_pixclk => audioSubPacket[0][7].CLK
i_pixclk => audioSubPacket[0][8].CLK
i_pixclk => audioSubPacket[0][9].CLK
i_pixclk => audioSubPacket[0][10].CLK
i_pixclk => audioSubPacket[0][11].CLK
i_pixclk => audioSubPacket[0][12].CLK
i_pixclk => audioSubPacket[0][13].CLK
i_pixclk => audioSubPacket[0][14].CLK
i_pixclk => audioSubPacket[0][15].CLK
i_pixclk => audioSubPacket[0][16].CLK
i_pixclk => audioSubPacket[0][17].CLK
i_pixclk => audioSubPacket[0][18].CLK
i_pixclk => audioSubPacket[0][19].CLK
i_pixclk => audioSubPacket[0][20].CLK
i_pixclk => audioSubPacket[0][21].CLK
i_pixclk => audioSubPacket[0][22].CLK
i_pixclk => audioSubPacket[0][23].CLK
i_pixclk => audioSubPacket[0][24].CLK
i_pixclk => audioSubPacket[0][25].CLK
i_pixclk => audioSubPacket[0][26].CLK
i_pixclk => audioSubPacket[0][27].CLK
i_pixclk => audioSubPacket[0][28].CLK
i_pixclk => audioSubPacket[0][29].CLK
i_pixclk => audioSubPacket[0][30].CLK
i_pixclk => audioSubPacket[0][31].CLK
i_pixclk => audioSubPacket[0][32].CLK
i_pixclk => audioSubPacket[0][33].CLK
i_pixclk => audioSubPacket[0][34].CLK
i_pixclk => audioSubPacket[0][35].CLK
i_pixclk => audioSubPacket[0][36].CLK
i_pixclk => audioSubPacket[0][37].CLK
i_pixclk => audioSubPacket[0][38].CLK
i_pixclk => audioSubPacket[0][39].CLK
i_pixclk => audioSubPacket[0][40].CLK
i_pixclk => audioSubPacket[0][41].CLK
i_pixclk => audioSubPacket[0][42].CLK
i_pixclk => audioSubPacket[0][43].CLK
i_pixclk => audioSubPacket[0][44].CLK
i_pixclk => audioSubPacket[0][45].CLK
i_pixclk => audioSubPacket[0][46].CLK
i_pixclk => audioSubPacket[0][47].CLK
i_pixclk => audioSubPacket[0][48].CLK
i_pixclk => audioSubPacket[0][49].CLK
i_pixclk => audioSubPacket[0][50].CLK
i_pixclk => audioSubPacket[0][51].CLK
i_pixclk => audioSubPacket[0][52].CLK
i_pixclk => audioSubPacket[0][53].CLK
i_pixclk => audioSubPacket[0][54].CLK
i_pixclk => audioSubPacket[0][55].CLK
i_pixclk => audioSubPacket[1][0].CLK
i_pixclk => audioSubPacket[1][1].CLK
i_pixclk => audioSubPacket[1][2].CLK
i_pixclk => audioSubPacket[1][3].CLK
i_pixclk => audioSubPacket[1][4].CLK
i_pixclk => audioSubPacket[1][5].CLK
i_pixclk => audioSubPacket[1][6].CLK
i_pixclk => audioSubPacket[1][7].CLK
i_pixclk => audioSubPacket[1][8].CLK
i_pixclk => audioSubPacket[1][9].CLK
i_pixclk => audioSubPacket[1][10].CLK
i_pixclk => audioSubPacket[1][11].CLK
i_pixclk => audioSubPacket[1][12].CLK
i_pixclk => audioSubPacket[1][13].CLK
i_pixclk => audioSubPacket[1][14].CLK
i_pixclk => audioSubPacket[1][15].CLK
i_pixclk => audioSubPacket[1][16].CLK
i_pixclk => audioSubPacket[1][17].CLK
i_pixclk => audioSubPacket[1][18].CLK
i_pixclk => audioSubPacket[1][19].CLK
i_pixclk => audioSubPacket[1][20].CLK
i_pixclk => audioSubPacket[1][21].CLK
i_pixclk => audioSubPacket[1][22].CLK
i_pixclk => audioSubPacket[1][23].CLK
i_pixclk => audioSubPacket[1][24].CLK
i_pixclk => audioSubPacket[1][25].CLK
i_pixclk => audioSubPacket[1][26].CLK
i_pixclk => audioSubPacket[1][27].CLK
i_pixclk => audioSubPacket[1][28].CLK
i_pixclk => audioSubPacket[1][29].CLK
i_pixclk => audioSubPacket[1][30].CLK
i_pixclk => audioSubPacket[1][31].CLK
i_pixclk => audioSubPacket[1][32].CLK
i_pixclk => audioSubPacket[1][33].CLK
i_pixclk => audioSubPacket[1][34].CLK
i_pixclk => audioSubPacket[1][35].CLK
i_pixclk => audioSubPacket[1][36].CLK
i_pixclk => audioSubPacket[1][37].CLK
i_pixclk => audioSubPacket[1][38].CLK
i_pixclk => audioSubPacket[1][39].CLK
i_pixclk => audioSubPacket[1][40].CLK
i_pixclk => audioSubPacket[1][41].CLK
i_pixclk => audioSubPacket[1][42].CLK
i_pixclk => audioSubPacket[1][43].CLK
i_pixclk => audioSubPacket[1][44].CLK
i_pixclk => audioSubPacket[1][45].CLK
i_pixclk => audioSubPacket[1][46].CLK
i_pixclk => audioSubPacket[1][47].CLK
i_pixclk => audioSubPacket[1][48].CLK
i_pixclk => audioSubPacket[1][49].CLK
i_pixclk => audioSubPacket[1][50].CLK
i_pixclk => audioSubPacket[1][51].CLK
i_pixclk => audioSubPacket[1][52].CLK
i_pixclk => audioSubPacket[1][53].CLK
i_pixclk => audioSubPacket[1][54].CLK
i_pixclk => audioSubPacket[1][55].CLK
i_pixclk => audioSubPacket[2][0].CLK
i_pixclk => audioSubPacket[2][1].CLK
i_pixclk => audioSubPacket[2][2].CLK
i_pixclk => audioSubPacket[2][3].CLK
i_pixclk => audioSubPacket[2][4].CLK
i_pixclk => audioSubPacket[2][5].CLK
i_pixclk => audioSubPacket[2][6].CLK
i_pixclk => audioSubPacket[2][7].CLK
i_pixclk => audioSubPacket[2][8].CLK
i_pixclk => audioSubPacket[2][9].CLK
i_pixclk => audioSubPacket[2][10].CLK
i_pixclk => audioSubPacket[2][11].CLK
i_pixclk => audioSubPacket[2][12].CLK
i_pixclk => audioSubPacket[2][13].CLK
i_pixclk => audioSubPacket[2][14].CLK
i_pixclk => audioSubPacket[2][15].CLK
i_pixclk => audioSubPacket[2][16].CLK
i_pixclk => audioSubPacket[2][17].CLK
i_pixclk => audioSubPacket[2][18].CLK
i_pixclk => audioSubPacket[2][19].CLK
i_pixclk => audioSubPacket[2][20].CLK
i_pixclk => audioSubPacket[2][21].CLK
i_pixclk => audioSubPacket[2][22].CLK
i_pixclk => audioSubPacket[2][23].CLK
i_pixclk => audioSubPacket[2][24].CLK
i_pixclk => audioSubPacket[2][25].CLK
i_pixclk => audioSubPacket[2][26].CLK
i_pixclk => audioSubPacket[2][27].CLK
i_pixclk => audioSubPacket[2][28].CLK
i_pixclk => audioSubPacket[2][29].CLK
i_pixclk => audioSubPacket[2][30].CLK
i_pixclk => audioSubPacket[2][31].CLK
i_pixclk => audioSubPacket[2][32].CLK
i_pixclk => audioSubPacket[2][33].CLK
i_pixclk => audioSubPacket[2][34].CLK
i_pixclk => audioSubPacket[2][35].CLK
i_pixclk => audioSubPacket[2][36].CLK
i_pixclk => audioSubPacket[2][37].CLK
i_pixclk => audioSubPacket[2][38].CLK
i_pixclk => audioSubPacket[2][39].CLK
i_pixclk => audioSubPacket[2][40].CLK
i_pixclk => audioSubPacket[2][41].CLK
i_pixclk => audioSubPacket[2][42].CLK
i_pixclk => audioSubPacket[2][43].CLK
i_pixclk => audioSubPacket[2][44].CLK
i_pixclk => audioSubPacket[2][45].CLK
i_pixclk => audioSubPacket[2][46].CLK
i_pixclk => audioSubPacket[2][47].CLK
i_pixclk => audioSubPacket[2][48].CLK
i_pixclk => audioSubPacket[2][49].CLK
i_pixclk => audioSubPacket[2][50].CLK
i_pixclk => audioSubPacket[2][51].CLK
i_pixclk => audioSubPacket[2][52].CLK
i_pixclk => audioSubPacket[2][53].CLK
i_pixclk => audioSubPacket[2][54].CLK
i_pixclk => audioSubPacket[2][55].CLK
i_pixclk => audioSubPacket[3][0].CLK
i_pixclk => audioSubPacket[3][1].CLK
i_pixclk => audioSubPacket[3][2].CLK
i_pixclk => audioSubPacket[3][3].CLK
i_pixclk => audioSubPacket[3][4].CLK
i_pixclk => audioSubPacket[3][5].CLK
i_pixclk => audioSubPacket[3][6].CLK
i_pixclk => audioSubPacket[3][7].CLK
i_pixclk => audioSubPacket[3][8].CLK
i_pixclk => audioSubPacket[3][9].CLK
i_pixclk => audioSubPacket[3][10].CLK
i_pixclk => audioSubPacket[3][11].CLK
i_pixclk => audioSubPacket[3][12].CLK
i_pixclk => audioSubPacket[3][13].CLK
i_pixclk => audioSubPacket[3][14].CLK
i_pixclk => audioSubPacket[3][15].CLK
i_pixclk => audioSubPacket[3][16].CLK
i_pixclk => audioSubPacket[3][17].CLK
i_pixclk => audioSubPacket[3][18].CLK
i_pixclk => audioSubPacket[3][19].CLK
i_pixclk => audioSubPacket[3][20].CLK
i_pixclk => audioSubPacket[3][21].CLK
i_pixclk => audioSubPacket[3][22].CLK
i_pixclk => audioSubPacket[3][23].CLK
i_pixclk => audioSubPacket[3][24].CLK
i_pixclk => audioSubPacket[3][25].CLK
i_pixclk => audioSubPacket[3][26].CLK
i_pixclk => audioSubPacket[3][27].CLK
i_pixclk => audioSubPacket[3][28].CLK
i_pixclk => audioSubPacket[3][29].CLK
i_pixclk => audioSubPacket[3][30].CLK
i_pixclk => audioSubPacket[3][31].CLK
i_pixclk => audioSubPacket[3][32].CLK
i_pixclk => audioSubPacket[3][33].CLK
i_pixclk => audioSubPacket[3][34].CLK
i_pixclk => audioSubPacket[3][35].CLK
i_pixclk => audioSubPacket[3][36].CLK
i_pixclk => audioSubPacket[3][37].CLK
i_pixclk => audioSubPacket[3][38].CLK
i_pixclk => audioSubPacket[3][39].CLK
i_pixclk => audioSubPacket[3][40].CLK
i_pixclk => audioSubPacket[3][41].CLK
i_pixclk => audioSubPacket[3][42].CLK
i_pixclk => audioSubPacket[3][43].CLK
i_pixclk => audioSubPacket[3][44].CLK
i_pixclk => audioSubPacket[3][45].CLK
i_pixclk => audioSubPacket[3][46].CLK
i_pixclk => audioSubPacket[3][47].CLK
i_pixclk => audioSubPacket[3][48].CLK
i_pixclk => audioSubPacket[3][49].CLK
i_pixclk => audioSubPacket[3][50].CLK
i_pixclk => audioSubPacket[3][51].CLK
i_pixclk => audioSubPacket[3][52].CLK
i_pixclk => audioSubPacket[3][53].CLK
i_pixclk => audioSubPacket[3][54].CLK
i_pixclk => audioSubPacket[3][55].CLK
i_pixclk => audioPacketHeader[0].CLK
i_pixclk => audioPacketHeader[1].CLK
i_pixclk => audioPacketHeader[2].CLK
i_pixclk => audioPacketHeader[3].CLK
i_pixclk => audioPacketHeader[4].CLK
i_pixclk => audioPacketHeader[5].CLK
i_pixclk => audioPacketHeader[6].CLK
i_pixclk => audioPacketHeader[7].CLK
i_pixclk => audioPacketHeader[8].CLK
i_pixclk => audioPacketHeader[9].CLK
i_pixclk => audioPacketHeader[10].CLK
i_pixclk => audioPacketHeader[11].CLK
i_pixclk => audioPacketHeader[12].CLK
i_pixclk => audioPacketHeader[13].CLK
i_pixclk => audioPacketHeader[14].CLK
i_pixclk => audioPacketHeader[15].CLK
i_pixclk => audioPacketHeader[16].CLK
i_pixclk => audioPacketHeader[17].CLK
i_pixclk => audioPacketHeader[18].CLK
i_pixclk => audioPacketHeader[19].CLK
i_pixclk => audioPacketHeader[20].CLK
i_pixclk => audioPacketHeader[21].CLK
i_pixclk => audioPacketHeader[22].CLK
i_pixclk => audioPacketHeader[23].CLK
i_pixclk => audioTimer[4].CLK
i_pixclk => audioTimer[5].CLK
i_pixclk => audioTimer[6].CLK
i_pixclk => audioTimer[7].CLK
i_pixclk => audioTimer[8].CLK
i_pixclk => audioTimer[9].CLK
i_pixclk => audioTimer[10].CLK
i_pixclk => audioTimer[11].CLK
i_pixclk => audioTimer[12].CLK
i_pixclk => audioTimer[13].CLK
i_pixclk => audioTimer[14].CLK
i_pixclk => audioTimer[15].CLK
i_pixclk => audioTimer[16].CLK
i_hSync => dataChannel0.DATAB
i_hSync => dataChannel0.DATAB
i_hSync => always0.IN1
i_hSync => prevHSync.DATAIN
i_vSync => dataChannel0.DATAB
i_vSync => dataChannel0.DATAB
i_blank => always0.IN1
i_blank => prevBlank.DATAIN
i_blank => always0.IN1
i_audio_enable => always0.IN1
i_audioL[0] => Add5.IN26
i_audioL[1] => Add5.IN25
i_audioL[2] => Add5.IN24
i_audioL[3] => Add5.IN23
i_audioL[4] => Add5.IN22
i_audioL[5] => Add5.IN21
i_audioL[6] => Add5.IN20
i_audioL[7] => Add5.IN19
i_audioL[8] => Add5.IN18
i_audioL[9] => Add5.IN17
i_audioL[10] => Add5.IN16
i_audioL[11] => Add5.IN15
i_audioL[12] => Add5.IN14
i_audioL[13] => Add5.IN13
i_audioL[14] => Add5.IN12
i_audioL[15] => Add5.IN11
i_audioR[0] => Add6.IN26
i_audioR[1] => Add6.IN25
i_audioR[2] => Add6.IN24
i_audioR[3] => Add6.IN23
i_audioR[4] => Add6.IN22
i_audioR[5] => Add6.IN21
i_audioR[6] => Add6.IN20
i_audioR[7] => Add6.IN19
i_audioR[8] => Add6.IN18
i_audioR[9] => Add6.IN17
i_audioR[10] => Add6.IN16
i_audioR[11] => Add6.IN15
i_audioR[12] => Add6.IN14
i_audioR[13] => Add6.IN13
i_audioR[14] => Add6.IN12
i_audioR[15] => Add6.IN11
o_d0[0] <= dataChannel0[0].DB_MAX_OUTPUT_PORT_TYPE
o_d0[1] <= dataChannel0[1].DB_MAX_OUTPUT_PORT_TYPE
o_d0[2] <= dataChannel0[2].DB_MAX_OUTPUT_PORT_TYPE
o_d0[3] <= dataChannel0[3].DB_MAX_OUTPUT_PORT_TYPE
o_d1[0] <= dataChannel1[0].DB_MAX_OUTPUT_PORT_TYPE
o_d1[1] <= dataChannel1[1].DB_MAX_OUTPUT_PORT_TYPE
o_d1[2] <= dataChannel1[2].DB_MAX_OUTPUT_PORT_TYPE
o_d1[3] <= dataChannel1[3].DB_MAX_OUTPUT_PORT_TYPE
o_d2[0] <= dataChannel2[0].DB_MAX_OUTPUT_PORT_TYPE
o_d2[1] <= dataChannel2[1].DB_MAX_OUTPUT_PORT_TYPE
o_d2[2] <= dataChannel2[2].DB_MAX_OUTPUT_PORT_TYPE
o_d2[3] <= dataChannel2[3].DB_MAX_OUTPUT_PORT_TYPE
o_data <= tercData.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|hdmi:hdmi|encoder:enc0
CLK => dc_bias[0].CLK
CLK => dc_bias[1].CLK
CLK => dc_bias[2].CLK
CLK => dc_bias[3].CLK
CLK => ENCODED[0]~reg0.CLK
CLK => ENCODED[1]~reg0.CLK
CLK => ENCODED[2]~reg0.CLK
CLK => ENCODED[3]~reg0.CLK
CLK => ENCODED[4]~reg0.CLK
CLK => ENCODED[5]~reg0.CLK
CLK => ENCODED[6]~reg0.CLK
CLK => ENCODED[7]~reg0.CLK
CLK => ENCODED[8]~reg0.CLK
CLK => ENCODED[9]~reg0.CLK
DATA[0] => xored[1].IN0
DATA[0] => Add0.IN2
DATA[0] => xnored[1].IN0
DATA[0] => process_0.IN1
DATA[0] => Add7.IN2
DATA[0] => ENCODED.DATAB
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAB
DATA[1] => xored[1].IN1
DATA[1] => xnored[1].IN1
DATA[1] => Add0.IN1
DATA[2] => xored[2].IN1
DATA[2] => xnored[2].IN1
DATA[2] => Add1.IN4
DATA[3] => xored[3].IN1
DATA[3] => xnored[3].IN1
DATA[3] => Add2.IN6
DATA[4] => xored[4].IN1
DATA[4] => xnored[4].IN1
DATA[4] => Add3.IN8
DATA[5] => xored[5].IN1
DATA[5] => xnored[5].IN1
DATA[5] => Add4.IN8
DATA[6] => xored[6].IN1
DATA[6] => xnored[6].IN1
DATA[6] => Add5.IN8
DATA[7] => xored[7].IN1
DATA[7] => xnored[7].IN1
DATA[7] => Add6.IN8
C[0] => Mux10.IN5
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[1] => Mux10.IN4
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
AUX[0] => Mux0.IN19
AUX[0] => Mux1.IN19
AUX[0] => Mux2.IN19
AUX[0] => Mux3.IN19
AUX[0] => Mux4.IN19
AUX[0] => Mux5.IN19
AUX[0] => Mux6.IN19
AUX[0] => Mux7.IN19
AUX[0] => Mux8.IN19
AUX[0] => Mux9.IN19
AUX[1] => Mux0.IN18
AUX[1] => Mux1.IN18
AUX[1] => Mux2.IN18
AUX[1] => Mux3.IN18
AUX[1] => Mux4.IN18
AUX[1] => Mux5.IN18
AUX[1] => Mux6.IN18
AUX[1] => Mux7.IN18
AUX[1] => Mux8.IN18
AUX[1] => Mux9.IN18
AUX[2] => Mux0.IN17
AUX[2] => Mux1.IN17
AUX[2] => Mux2.IN17
AUX[2] => Mux3.IN17
AUX[2] => Mux4.IN17
AUX[2] => Mux5.IN17
AUX[2] => Mux6.IN17
AUX[2] => Mux7.IN17
AUX[2] => Mux8.IN17
AUX[2] => Mux9.IN17
AUX[3] => Mux0.IN16
AUX[3] => Mux1.IN16
AUX[3] => Mux2.IN16
AUX[3] => Mux3.IN16
AUX[3] => Mux4.IN16
AUX[3] => Mux5.IN16
AUX[3] => Mux6.IN16
AUX[3] => Mux7.IN16
AUX[3] => Mux8.IN16
AUX[3] => Mux9.IN16
ENCODED[0] <= ENCODED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[1] <= ENCODED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[2] <= ENCODED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[3] <= ENCODED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[4] <= ENCODED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[5] <= ENCODED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[6] <= ENCODED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[7] <= ENCODED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[8] <= ENCODED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[9] <= ENCODED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|hdmi:hdmi|encoder:enc1
CLK => dc_bias[0].CLK
CLK => dc_bias[1].CLK
CLK => dc_bias[2].CLK
CLK => dc_bias[3].CLK
CLK => ENCODED[0]~reg0.CLK
CLK => ENCODED[1]~reg0.CLK
CLK => ENCODED[2]~reg0.CLK
CLK => ENCODED[3]~reg0.CLK
CLK => ENCODED[4]~reg0.CLK
CLK => ENCODED[5]~reg0.CLK
CLK => ENCODED[6]~reg0.CLK
CLK => ENCODED[7]~reg0.CLK
CLK => ENCODED[8]~reg0.CLK
CLK => ENCODED[9]~reg0.CLK
DATA[0] => xored[1].IN0
DATA[0] => Add0.IN2
DATA[0] => xnored[1].IN0
DATA[0] => process_0.IN1
DATA[0] => Add7.IN2
DATA[0] => ENCODED.DATAB
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAB
DATA[1] => xored[1].IN1
DATA[1] => xnored[1].IN1
DATA[1] => Add0.IN1
DATA[2] => xored[2].IN1
DATA[2] => xnored[2].IN1
DATA[2] => Add1.IN4
DATA[3] => xored[3].IN1
DATA[3] => xnored[3].IN1
DATA[3] => Add2.IN6
DATA[4] => xored[4].IN1
DATA[4] => xnored[4].IN1
DATA[4] => Add3.IN8
DATA[5] => xored[5].IN1
DATA[5] => xnored[5].IN1
DATA[5] => Add4.IN8
DATA[6] => xored[6].IN1
DATA[6] => xnored[6].IN1
DATA[6] => Add5.IN8
DATA[7] => xored[7].IN1
DATA[7] => xnored[7].IN1
DATA[7] => Add6.IN8
C[0] => Mux10.IN5
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[1] => Mux10.IN4
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
AUX[0] => Mux0.IN19
AUX[0] => Mux1.IN19
AUX[0] => Mux2.IN19
AUX[0] => Mux3.IN19
AUX[0] => Mux4.IN19
AUX[0] => Mux5.IN19
AUX[0] => Mux6.IN19
AUX[0] => Mux7.IN19
AUX[0] => Mux8.IN19
AUX[0] => Mux9.IN19
AUX[1] => Mux0.IN18
AUX[1] => Mux1.IN18
AUX[1] => Mux2.IN18
AUX[1] => Mux3.IN18
AUX[1] => Mux4.IN18
AUX[1] => Mux5.IN18
AUX[1] => Mux6.IN18
AUX[1] => Mux7.IN18
AUX[1] => Mux8.IN18
AUX[1] => Mux9.IN18
AUX[2] => Mux0.IN17
AUX[2] => Mux1.IN17
AUX[2] => Mux2.IN17
AUX[2] => Mux3.IN17
AUX[2] => Mux4.IN17
AUX[2] => Mux5.IN17
AUX[2] => Mux6.IN17
AUX[2] => Mux7.IN17
AUX[2] => Mux8.IN17
AUX[2] => Mux9.IN17
AUX[3] => Mux0.IN16
AUX[3] => Mux1.IN16
AUX[3] => Mux2.IN16
AUX[3] => Mux3.IN16
AUX[3] => Mux4.IN16
AUX[3] => Mux5.IN16
AUX[3] => Mux6.IN16
AUX[3] => Mux7.IN16
AUX[3] => Mux8.IN16
AUX[3] => Mux9.IN16
ENCODED[0] <= ENCODED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[1] <= ENCODED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[2] <= ENCODED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[3] <= ENCODED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[4] <= ENCODED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[5] <= ENCODED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[6] <= ENCODED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[7] <= ENCODED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[8] <= ENCODED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[9] <= ENCODED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|hdmi:hdmi|encoder:enc2
CLK => dc_bias[0].CLK
CLK => dc_bias[1].CLK
CLK => dc_bias[2].CLK
CLK => dc_bias[3].CLK
CLK => ENCODED[0]~reg0.CLK
CLK => ENCODED[1]~reg0.CLK
CLK => ENCODED[2]~reg0.CLK
CLK => ENCODED[3]~reg0.CLK
CLK => ENCODED[4]~reg0.CLK
CLK => ENCODED[5]~reg0.CLK
CLK => ENCODED[6]~reg0.CLK
CLK => ENCODED[7]~reg0.CLK
CLK => ENCODED[8]~reg0.CLK
CLK => ENCODED[9]~reg0.CLK
DATA[0] => xored[1].IN0
DATA[0] => Add0.IN2
DATA[0] => xnored[1].IN0
DATA[0] => process_0.IN1
DATA[0] => Add7.IN2
DATA[0] => ENCODED.DATAB
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAB
DATA[1] => xored[1].IN1
DATA[1] => xnored[1].IN1
DATA[1] => Add0.IN1
DATA[2] => xored[2].IN1
DATA[2] => xnored[2].IN1
DATA[2] => Add1.IN4
DATA[3] => xored[3].IN1
DATA[3] => xnored[3].IN1
DATA[3] => Add2.IN6
DATA[4] => xored[4].IN1
DATA[4] => xnored[4].IN1
DATA[4] => Add3.IN8
DATA[5] => xored[5].IN1
DATA[5] => xnored[5].IN1
DATA[5] => Add4.IN8
DATA[6] => xored[6].IN1
DATA[6] => xnored[6].IN1
DATA[6] => Add5.IN8
DATA[7] => xored[7].IN1
DATA[7] => xnored[7].IN1
DATA[7] => Add6.IN8
C[0] => Mux10.IN5
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[1] => Mux10.IN4
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
AUX[0] => Mux0.IN19
AUX[0] => Mux1.IN19
AUX[0] => Mux2.IN19
AUX[0] => Mux3.IN19
AUX[0] => Mux4.IN19
AUX[0] => Mux5.IN19
AUX[0] => Mux6.IN19
AUX[0] => Mux7.IN19
AUX[0] => Mux8.IN19
AUX[0] => Mux9.IN19
AUX[1] => Mux0.IN18
AUX[1] => Mux1.IN18
AUX[1] => Mux2.IN18
AUX[1] => Mux3.IN18
AUX[1] => Mux4.IN18
AUX[1] => Mux5.IN18
AUX[1] => Mux6.IN18
AUX[1] => Mux7.IN18
AUX[1] => Mux8.IN18
AUX[1] => Mux9.IN18
AUX[2] => Mux0.IN17
AUX[2] => Mux1.IN17
AUX[2] => Mux2.IN17
AUX[2] => Mux3.IN17
AUX[2] => Mux4.IN17
AUX[2] => Mux5.IN17
AUX[2] => Mux6.IN17
AUX[2] => Mux7.IN17
AUX[2] => Mux8.IN17
AUX[2] => Mux9.IN17
AUX[3] => Mux0.IN16
AUX[3] => Mux1.IN16
AUX[3] => Mux2.IN16
AUX[3] => Mux3.IN16
AUX[3] => Mux4.IN16
AUX[3] => Mux5.IN16
AUX[3] => Mux6.IN16
AUX[3] => Mux7.IN16
AUX[3] => Mux8.IN16
AUX[3] => Mux9.IN16
ENCODED[0] <= ENCODED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[1] <= ENCODED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[2] <= ENCODED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[3] <= ENCODED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[4] <= ENCODED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[5] <= ENCODED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[6] <= ENCODED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[7] <= ENCODED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[8] <= ENCODED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[9] <= ENCODED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51
clock_i => jt51:jt51_inst.clk
reset_i => jt51:jt51_inst.rst
addr_i => data_o.IN1
addr_i => jt51:jt51_inst.a0
cs_n_i => jt51:jt51_inst.cs_n
cs_n_i => data_o.IN0
wr_n_i => jt51:jt51_inst.wr_n
rd_n_i => data_o.IN1
data_i[0] => jt51:jt51_inst.d_in[0]
data_i[1] => jt51:jt51_inst.d_in[1]
data_i[2] => jt51:jt51_inst.d_in[2]
data_i[3] => jt51:jt51_inst.d_in[3]
data_i[4] => jt51:jt51_inst.d_in[4]
data_i[5] => jt51:jt51_inst.d_in[5]
data_i[6] => jt51:jt51_inst.d_in[6]
data_i[7] => jt51:jt51_inst.d_in[7]
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
has_data_o <= data_o.DB_MAX_OUTPUT_PORT_TYPE
ct1_o <= jt51:jt51_inst.ct1
ct2_o <= jt51:jt51_inst.ct2
irq_n_o <= jt51:jt51_inst.irq_n
p1_o <= jt51:jt51_inst.p1
sample_o <= jt51:jt51_inst.sample
left_o[0] <= jt51:jt51_inst.left[0]
left_o[1] <= jt51:jt51_inst.left[1]
left_o[2] <= jt51:jt51_inst.left[2]
left_o[3] <= jt51:jt51_inst.left[3]
left_o[4] <= jt51:jt51_inst.left[4]
left_o[5] <= jt51:jt51_inst.left[5]
left_o[6] <= jt51:jt51_inst.left[6]
left_o[7] <= jt51:jt51_inst.left[7]
left_o[8] <= jt51:jt51_inst.left[8]
left_o[9] <= jt51:jt51_inst.left[9]
left_o[10] <= jt51:jt51_inst.left[10]
left_o[11] <= jt51:jt51_inst.left[11]
left_o[12] <= jt51:jt51_inst.left[12]
left_o[13] <= jt51:jt51_inst.left[13]
left_o[14] <= jt51:jt51_inst.left[14]
left_o[15] <= jt51:jt51_inst.left[15]
right_o[0] <= jt51:jt51_inst.right[0]
right_o[1] <= jt51:jt51_inst.right[1]
right_o[2] <= jt51:jt51_inst.right[2]
right_o[3] <= jt51:jt51_inst.right[3]
right_o[4] <= jt51:jt51_inst.right[4]
right_o[5] <= jt51:jt51_inst.right[5]
right_o[6] <= jt51:jt51_inst.right[6]
right_o[7] <= jt51:jt51_inst.right[7]
right_o[8] <= jt51:jt51_inst.right[8]
right_o[9] <= jt51:jt51_inst.right[9]
right_o[10] <= jt51:jt51_inst.right[10]
right_o[11] <= jt51:jt51_inst.right[11]
right_o[12] <= jt51:jt51_inst.right[12]
right_o[13] <= jt51:jt51_inst.right[13]
right_o[14] <= jt51:jt51_inst.right[14]
right_o[15] <= jt51:jt51_inst.right[15]
xleft_o[0] <= jt51:jt51_inst.xleft[0]
xleft_o[1] <= jt51:jt51_inst.xleft[1]
xleft_o[2] <= jt51:jt51_inst.xleft[2]
xleft_o[3] <= jt51:jt51_inst.xleft[3]
xleft_o[4] <= jt51:jt51_inst.xleft[4]
xleft_o[5] <= jt51:jt51_inst.xleft[5]
xleft_o[6] <= jt51:jt51_inst.xleft[6]
xleft_o[7] <= jt51:jt51_inst.xleft[7]
xleft_o[8] <= jt51:jt51_inst.xleft[8]
xleft_o[9] <= jt51:jt51_inst.xleft[9]
xleft_o[10] <= jt51:jt51_inst.xleft[10]
xleft_o[11] <= jt51:jt51_inst.xleft[11]
xleft_o[12] <= jt51:jt51_inst.xleft[12]
xleft_o[13] <= jt51:jt51_inst.xleft[13]
xleft_o[14] <= jt51:jt51_inst.xleft[14]
xleft_o[15] <= jt51:jt51_inst.xleft[15]
xright_o[0] <= jt51:jt51_inst.xright[0]
xright_o[1] <= jt51:jt51_inst.xright[1]
xright_o[2] <= jt51:jt51_inst.xright[2]
xright_o[3] <= jt51:jt51_inst.xright[3]
xright_o[4] <= jt51:jt51_inst.xright[4]
xright_o[5] <= jt51:jt51_inst.xright[5]
xright_o[6] <= jt51:jt51_inst.xright[6]
xright_o[7] <= jt51:jt51_inst.xright[7]
xright_o[8] <= jt51:jt51_inst.xright[8]
xright_o[9] <= jt51:jt51_inst.xright[9]
xright_o[10] <= jt51:jt51_inst.xright[10]
xright_o[11] <= jt51:jt51_inst.xright[11]
xright_o[12] <= jt51:jt51_inst.xright[12]
xright_o[13] <= jt51:jt51_inst.xright[13]
xright_o[14] <= jt51:jt51_inst.xright[14]
xright_o[15] <= jt51:jt51_inst.xright[15]
dacleft_o[0] <= jt51:jt51_inst.dacleft[0]
dacleft_o[1] <= jt51:jt51_inst.dacleft[1]
dacleft_o[2] <= jt51:jt51_inst.dacleft[2]
dacleft_o[3] <= jt51:jt51_inst.dacleft[3]
dacleft_o[4] <= jt51:jt51_inst.dacleft[4]
dacleft_o[5] <= jt51:jt51_inst.dacleft[5]
dacleft_o[6] <= jt51:jt51_inst.dacleft[6]
dacleft_o[7] <= jt51:jt51_inst.dacleft[7]
dacleft_o[8] <= jt51:jt51_inst.dacleft[8]
dacleft_o[9] <= jt51:jt51_inst.dacleft[9]
dacleft_o[10] <= jt51:jt51_inst.dacleft[10]
dacleft_o[11] <= jt51:jt51_inst.dacleft[11]
dacleft_o[12] <= jt51:jt51_inst.dacleft[12]
dacleft_o[13] <= jt51:jt51_inst.dacleft[13]
dacleft_o[14] <= jt51:jt51_inst.dacleft[14]
dacleft_o[15] <= jt51:jt51_inst.dacleft[15]
dacright_o[0] <= jt51:jt51_inst.dacright[0]
dacright_o[1] <= jt51:jt51_inst.dacright[1]
dacright_o[2] <= jt51:jt51_inst.dacright[2]
dacright_o[3] <= jt51:jt51_inst.dacright[3]
dacright_o[4] <= jt51:jt51_inst.dacright[4]
dacright_o[5] <= jt51:jt51_inst.dacright[5]
dacright_o[6] <= jt51:jt51_inst.dacright[6]
dacright_o[7] <= jt51:jt51_inst.dacright[7]
dacright_o[8] <= jt51:jt51_inst.dacright[8]
dacright_o[9] <= jt51:jt51_inst.dacright[9]
dacright_o[10] <= jt51:jt51_inst.dacright[10]
dacright_o[11] <= jt51:jt51_inst.dacright[11]
dacright_o[12] <= jt51:jt51_inst.dacright[12]
dacright_o[13] <= jt51:jt51_inst.dacright[13]
dacright_o[14] <= jt51:jt51_inst.dacright[14]
dacright_o[15] <= jt51:jt51_inst.dacright[15]


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst
clk => clk.IN2
rst => busy.OUTPUTSELECT
rst => a0_copy.OUTPUTSELECT
rst => d_in_copy.OUTPUTSELECT
rst => d_in_copy.OUTPUTSELECT
rst => d_in_copy.OUTPUTSELECT
rst => d_in_copy.OUTPUTSELECT
rst => d_in_copy.OUTPUTSELECT
rst => d_in_copy.OUTPUTSELECT
rst => d_in_copy.OUTPUTSELECT
rst => d_in_copy.OUTPUTSELECT
rst => write_copy.OUTPUTSELECT
rst => rst_p1.PRESET
rst => rst_p1_aux.PRESET
rst => p1~reg0.ACLR
rst => busy_mmr_sh[0].ENA
rst => busy_mmr_sh[1].ENA
cs_n => write.IN0
wr_n => write.IN1
a0 => a0_copy.DATAB
d_in[0] => d_in_copy.DATAB
d_in[1] => d_in_copy.DATAB
d_in[2] => d_in_copy.DATAB
d_in[3] => d_in_copy.DATAB
d_in[4] => d_in_copy.DATAB
d_in[5] => d_in_copy.DATAB
d_in[6] => d_in_copy.DATAB
d_in[7] => d_in_copy.DATAB
d_out[0] <= flag_A_s.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= flag_B_s.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= <GND>
d_out[3] <= <GND>
d_out[4] <= <GND>
d_out[5] <= <GND>
d_out[6] <= <GND>
d_out[7] <= busy.DB_MAX_OUTPUT_PORT_TYPE
ct1 <= jt51_mmr:u_mmr.ct1
ct2 <= jt51_mmr:u_mmr.ct2
irq_n <= jt51_timers:timers.irq_n
p1 <= p1.DB_MAX_OUTPUT_PORT_TYPE
sample <= zero.DB_MAX_OUTPUT_PORT_TYPE
left[0] <= jt51_acc:u_acc.left
left[1] <= jt51_acc:u_acc.left
left[2] <= jt51_acc:u_acc.left
left[3] <= jt51_acc:u_acc.left
left[4] <= jt51_acc:u_acc.left
left[5] <= jt51_acc:u_acc.left
left[6] <= jt51_acc:u_acc.left
left[7] <= jt51_acc:u_acc.left
left[8] <= jt51_acc:u_acc.left
left[9] <= jt51_acc:u_acc.left
left[10] <= jt51_acc:u_acc.left
left[11] <= jt51_acc:u_acc.left
left[12] <= jt51_acc:u_acc.left
left[13] <= jt51_acc:u_acc.left
left[14] <= jt51_acc:u_acc.left
left[15] <= jt51_acc:u_acc.left
right[0] <= jt51_acc:u_acc.right
right[1] <= jt51_acc:u_acc.right
right[2] <= jt51_acc:u_acc.right
right[3] <= jt51_acc:u_acc.right
right[4] <= jt51_acc:u_acc.right
right[5] <= jt51_acc:u_acc.right
right[6] <= jt51_acc:u_acc.right
right[7] <= jt51_acc:u_acc.right
right[8] <= jt51_acc:u_acc.right
right[9] <= jt51_acc:u_acc.right
right[10] <= jt51_acc:u_acc.right
right[11] <= jt51_acc:u_acc.right
right[12] <= jt51_acc:u_acc.right
right[13] <= jt51_acc:u_acc.right
right[14] <= jt51_acc:u_acc.right
right[15] <= jt51_acc:u_acc.right
xleft[0] <= jt51_acc:u_acc.xleft
xleft[1] <= jt51_acc:u_acc.xleft
xleft[2] <= jt51_acc:u_acc.xleft
xleft[3] <= jt51_acc:u_acc.xleft
xleft[4] <= jt51_acc:u_acc.xleft
xleft[5] <= jt51_acc:u_acc.xleft
xleft[6] <= jt51_acc:u_acc.xleft
xleft[7] <= jt51_acc:u_acc.xleft
xleft[8] <= jt51_acc:u_acc.xleft
xleft[9] <= jt51_acc:u_acc.xleft
xleft[10] <= jt51_acc:u_acc.xleft
xleft[11] <= jt51_acc:u_acc.xleft
xleft[12] <= jt51_acc:u_acc.xleft
xleft[13] <= jt51_acc:u_acc.xleft
xleft[14] <= jt51_acc:u_acc.xleft
xleft[15] <= jt51_acc:u_acc.xleft
xright[0] <= jt51_acc:u_acc.xright
xright[1] <= jt51_acc:u_acc.xright
xright[2] <= jt51_acc:u_acc.xright
xright[3] <= jt51_acc:u_acc.xright
xright[4] <= jt51_acc:u_acc.xright
xright[5] <= jt51_acc:u_acc.xright
xright[6] <= jt51_acc:u_acc.xright
xright[7] <= jt51_acc:u_acc.xright
xright[8] <= jt51_acc:u_acc.xright
xright[9] <= jt51_acc:u_acc.xright
xright[10] <= jt51_acc:u_acc.xright
xright[11] <= jt51_acc:u_acc.xright
xright[12] <= jt51_acc:u_acc.xright
xright[13] <= jt51_acc:u_acc.xright
xright[14] <= jt51_acc:u_acc.xright
xright[15] <= jt51_acc:u_acc.xright
dacleft[0] <= jt51_acc:u_acc.xleft
dacleft[1] <= jt51_acc:u_acc.xleft
dacleft[2] <= jt51_acc:u_acc.xleft
dacleft[3] <= jt51_acc:u_acc.xleft
dacleft[4] <= jt51_acc:u_acc.xleft
dacleft[5] <= jt51_acc:u_acc.xleft
dacleft[6] <= jt51_acc:u_acc.xleft
dacleft[7] <= jt51_acc:u_acc.xleft
dacleft[8] <= jt51_acc:u_acc.xleft
dacleft[9] <= jt51_acc:u_acc.xleft
dacleft[10] <= jt51_acc:u_acc.xleft
dacleft[11] <= jt51_acc:u_acc.xleft
dacleft[12] <= jt51_acc:u_acc.xleft
dacleft[13] <= jt51_acc:u_acc.xleft
dacleft[14] <= jt51_acc:u_acc.xleft
dacleft[15] <= jt51_acc:u_acc.xleft
dacright[0] <= jt51_acc:u_acc.xright
dacright[1] <= jt51_acc:u_acc.xright
dacright[2] <= jt51_acc:u_acc.xright
dacright[3] <= jt51_acc:u_acc.xright
dacright[4] <= jt51_acc:u_acc.xright
dacright[5] <= jt51_acc:u_acc.xright
dacright[6] <= jt51_acc:u_acc.xright
dacright[7] <= jt51_acc:u_acc.xright
dacright[8] <= jt51_acc:u_acc.xright
dacright[9] <= jt51_acc:u_acc.xright
dacright[10] <= jt51_acc:u_acc.xright
dacright[11] <= jt51_acc:u_acc.xright
dacright[12] <= jt51_acc:u_acc.xright
dacright[13] <= jt51_acc:u_acc.xright
dacright[14] <= jt51_acc:u_acc.xright
dacright[15] <= jt51_acc:u_acc.xright


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers
clk => clk.IN2
rst => rst.IN2
value_A[0] => value_A[0].IN1
value_A[1] => value_A[1].IN1
value_A[2] => value_A[2].IN1
value_A[3] => value_A[3].IN1
value_A[4] => value_A[4].IN1
value_A[5] => value_A[5].IN1
value_A[6] => value_A[6].IN1
value_A[7] => value_A[7].IN1
value_A[8] => value_A[8].IN1
value_A[9] => value_A[9].IN1
value_B[0] => value_B[0].IN1
value_B[1] => value_B[1].IN1
value_B[2] => value_B[2].IN1
value_B[3] => value_B[3].IN1
value_B[4] => value_B[4].IN1
value_B[5] => value_B[5].IN1
value_B[6] => value_B[6].IN1
value_B[7] => value_B[7].IN1
load_A => load_A.IN1
load_B => load_B.IN1
clr_flag_A => clr_flag_A.IN1
clr_flag_B => clr_flag_B.IN1
set_run_A => set_run_A.IN1
set_run_B => set_run_B.IN1
clr_run_A => clr_run_A.IN1
clr_run_B => clr_run_B.IN1
enable_irq_A => irq_n.IN1
enable_irq_B => irq_n.IN1
flag_A <= jt51_timer:timer_A.flag
flag_B <= jt51_timer:timer_B.flag
overflow_A <= jt51_timer:timer_A.overflow
irq_n <= irq_n.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => mult[0].CLK
clk => mult[1].CLK
clk => mult[2].CLK
clk => mult[3].CLK
clk => mult[4].CLK
clk => mult[5].CLK
clk => run.CLK
clk => flag~reg0.CLK
rst => always0.IN0
rst => always1.IN0
start_value[0] => concat.DATAB
start_value[0] => cnt.DATAB
start_value[1] => concat.DATAB
start_value[1] => cnt.DATAB
start_value[2] => concat.DATAB
start_value[2] => cnt.DATAB
start_value[3] => concat.DATAB
start_value[3] => cnt.DATAB
start_value[4] => concat.DATAB
start_value[4] => cnt.DATAB
start_value[5] => concat.DATAB
start_value[5] => cnt.DATAB
start_value[6] => concat.DATAB
start_value[6] => cnt.DATAB
start_value[7] => concat.DATAB
start_value[7] => cnt.DATAB
start_value[8] => concat.DATAB
start_value[8] => cnt.DATAB
start_value[9] => concat.DATAB
start_value[9] => cnt.DATAB
load => always1.IN0
load => mult.OUTPUTSELECT
load => mult.OUTPUTSELECT
load => mult.OUTPUTSELECT
load => mult.OUTPUTSELECT
load => mult.OUTPUTSELECT
load => mult.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
clr_flag => always0.IN1
set_run => always1.IN1
clr_run => always1.IN1
flag <= flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => mult[0].CLK
clk => mult[1].CLK
clk => mult[2].CLK
clk => mult[3].CLK
clk => mult[4].CLK
clk => mult[5].CLK
clk => mult[6].CLK
clk => mult[7].CLK
clk => mult[8].CLK
clk => mult[9].CLK
clk => run.CLK
clk => flag~reg0.CLK
rst => always0.IN0
rst => always1.IN0
start_value[0] => concat.DATAB
start_value[0] => cnt.DATAB
start_value[1] => concat.DATAB
start_value[1] => cnt.DATAB
start_value[2] => concat.DATAB
start_value[2] => cnt.DATAB
start_value[3] => concat.DATAB
start_value[3] => cnt.DATAB
start_value[4] => concat.DATAB
start_value[4] => cnt.DATAB
start_value[5] => concat.DATAB
start_value[5] => cnt.DATAB
start_value[6] => concat.DATAB
start_value[6] => cnt.DATAB
start_value[7] => concat.DATAB
start_value[7] => cnt.DATAB
load => always1.IN0
load => mult.OUTPUTSELECT
load => mult.OUTPUTSELECT
load => mult.OUTPUTSELECT
load => mult.OUTPUTSELECT
load => mult.OUTPUTSELECT
load => mult.OUTPUTSELECT
load => mult.OUTPUTSELECT
load => mult.OUTPUTSELECT
load => mult.OUTPUTSELECT
load => mult.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
load => cnt.OUTPUTSELECT
clr_flag => always0.IN1
set_run => always1.IN1
clr_run => always1.IN1
flag <= flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo
rst => rst.IN15
clk => clk.IN15
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
lfo_rst => always4.IN0
lfo_freq[0] => Decoder0.IN3
lfo_freq[1] => Decoder0.IN2
lfo_freq[2] => Decoder0.IN1
lfo_freq[3] => Decoder0.IN0
lfo_freq[4] => Add1.IN8
lfo_freq[5] => Add1.IN7
lfo_freq[6] => Add1.IN6
lfo_freq[7] => Add1.IN5
lfo_amd[0] => am.DATAB
lfo_amd[0] => Equal2.IN6
lfo_amd[0] => Add7.IN21
lfo_amd[0] => Add8.IN11
lfo_amd[0] => Decoder1.IN6
lfo_amd[1] => am.DATAB
lfo_amd[1] => Equal2.IN5
lfo_amd[1] => Add7.IN20
lfo_amd[1] => Add8.IN10
lfo_amd[1] => Decoder1.IN5
lfo_amd[2] => am.DATAB
lfo_amd[2] => Equal2.IN4
lfo_amd[2] => Add7.IN19
lfo_amd[2] => Add8.IN9
lfo_amd[2] => Decoder1.IN4
lfo_amd[3] => am.DATAB
lfo_amd[3] => Equal2.IN3
lfo_amd[3] => Add7.IN18
lfo_amd[3] => Add8.IN8
lfo_amd[3] => Decoder1.IN3
lfo_amd[4] => am.DATAB
lfo_amd[4] => Equal2.IN2
lfo_amd[4] => Add7.IN17
lfo_amd[4] => Add8.IN7
lfo_amd[4] => Decoder1.IN2
lfo_amd[5] => am.DATAB
lfo_amd[5] => Equal2.IN1
lfo_amd[5] => Add7.IN16
lfo_amd[5] => Add8.IN6
lfo_amd[5] => Decoder1.IN1
lfo_amd[6] => am.DATAB
lfo_amd[6] => Equal2.IN0
lfo_amd[6] => Add7.IN15
lfo_amd[6] => Add8.IN5
lfo_amd[6] => Decoder1.IN0
lfo_pmd[0] => pm.DATAB
lfo_pmd[0] => Equal4.IN7
lfo_pmd[0] => Add12.IN20
lfo_pmd[0] => Add13.IN10
lfo_pmd[0] => Decoder2.IN6
lfo_pmd[0] => Add2.IN14
lfo_pmd[1] => pm.DATAB
lfo_pmd[1] => Equal4.IN6
lfo_pmd[1] => Add12.IN19
lfo_pmd[1] => Add13.IN9
lfo_pmd[1] => Decoder2.IN5
lfo_pmd[1] => Add2.IN13
lfo_pmd[2] => pm.DATAB
lfo_pmd[2] => Equal4.IN5
lfo_pmd[2] => Add12.IN18
lfo_pmd[2] => Add13.IN8
lfo_pmd[2] => Decoder2.IN4
lfo_pmd[2] => Add2.IN12
lfo_pmd[3] => pm.DATAB
lfo_pmd[3] => Equal4.IN4
lfo_pmd[3] => Add12.IN17
lfo_pmd[3] => Add13.IN7
lfo_pmd[3] => Decoder2.IN3
lfo_pmd[3] => Add2.IN11
lfo_pmd[4] => pm.DATAB
lfo_pmd[4] => Equal4.IN3
lfo_pmd[4] => Add12.IN16
lfo_pmd[4] => Add13.IN6
lfo_pmd[4] => Decoder2.IN2
lfo_pmd[4] => Add2.IN10
lfo_pmd[5] => pm.DATAB
lfo_pmd[5] => Equal4.IN2
lfo_pmd[5] => Add12.IN15
lfo_pmd[5] => Add13.IN5
lfo_pmd[5] => Decoder2.IN1
lfo_pmd[5] => Add2.IN9
lfo_pmd[6] => pm.DATAB
lfo_pmd[6] => Equal4.IN1
lfo_pmd[6] => Add12.IN14
lfo_pmd[6] => Add13.IN4
lfo_pmd[6] => Decoder2.IN0
lfo_pmd[6] => Add2.IN8
lfo_w[0] => Mux1.IN5
lfo_w[0] => Mux2.IN5
lfo_w[0] => Mux3.IN5
lfo_w[0] => Mux4.IN5
lfo_w[0] => Mux5.IN5
lfo_w[0] => Mux6.IN5
lfo_w[0] => Mux7.IN5
lfo_w[0] => Mux8.IN5
lfo_w[0] => Mux9.IN5
lfo_w[0] => Mux10.IN5
lfo_w[0] => Mux11.IN5
lfo_w[0] => Mux12.IN5
lfo_w[0] => Mux13.IN5
lfo_w[0] => Mux14.IN5
lfo_w[0] => Mux15.IN5
lfo_w[0] => Mux16.IN3
lfo_w[0] => Mux17.IN3
lfo_w[0] => Mux18.IN3
lfo_w[0] => Mux19.IN3
lfo_w[0] => Mux20.IN3
lfo_w[0] => Mux21.IN3
lfo_w[0] => Mux22.IN3
lfo_w[0] => Mux23.IN3
lfo_w[0] => Mux24.IN3
lfo_w[0] => Mux25.IN3
lfo_w[0] => Mux26.IN3
lfo_w[0] => Decoder3.IN1
lfo_w[0] => Mux27.IN3
lfo_w[0] => Mux28.IN3
lfo_w[0] => Mux29.IN3
lfo_w[0] => Mux30.IN3
lfo_w[0] => Mux31.IN3
lfo_w[0] => Mux32.IN3
lfo_w[0] => Mux33.IN3
lfo_w[0] => Mux34.IN3
lfo_w[0] => Mux35.IN3
lfo_w[0] => Mux36.IN3
lfo_w[0] => Equal0.IN1
lfo_w[1] => Mux1.IN4
lfo_w[1] => Mux2.IN4
lfo_w[1] => Mux3.IN4
lfo_w[1] => Mux4.IN4
lfo_w[1] => Mux5.IN4
lfo_w[1] => Mux6.IN4
lfo_w[1] => Mux7.IN4
lfo_w[1] => Mux8.IN4
lfo_w[1] => Mux9.IN4
lfo_w[1] => Mux10.IN4
lfo_w[1] => Mux11.IN4
lfo_w[1] => Mux12.IN4
lfo_w[1] => Mux13.IN4
lfo_w[1] => Mux14.IN4
lfo_w[1] => Mux15.IN4
lfo_w[1] => Mux16.IN2
lfo_w[1] => Mux17.IN2
lfo_w[1] => Mux18.IN2
lfo_w[1] => Mux19.IN2
lfo_w[1] => Mux20.IN2
lfo_w[1] => Mux21.IN2
lfo_w[1] => Mux22.IN2
lfo_w[1] => Mux23.IN2
lfo_w[1] => Mux24.IN2
lfo_w[1] => Mux25.IN2
lfo_w[1] => Mux26.IN2
lfo_w[1] => Decoder3.IN0
lfo_w[1] => Mux27.IN2
lfo_w[1] => Mux28.IN2
lfo_w[1] => Mux29.IN2
lfo_w[1] => Mux30.IN2
lfo_w[1] => Mux31.IN2
lfo_w[1] => Mux32.IN2
lfo_w[1] => Mux33.IN2
lfo_w[1] => Mux34.IN2
lfo_w[1] => Mux35.IN2
lfo_w[1] => Mux36.IN2
lfo_w[1] => Equal0.IN0
am[0] <= am[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am[1] <= am[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am[2] <= am[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am[3] <= am[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am[4] <= am[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am[5] <= am[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am[6] <= am[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_u[0] <= pm_u.DB_MAX_OUTPUT_PORT_TYPE
pm_u[1] <= pm_u.DB_MAX_OUTPUT_PORT_TYPE
pm_u[2] <= pm_u.DB_MAX_OUTPUT_PORT_TYPE
pm_u[3] <= pm_u.DB_MAX_OUTPUT_PORT_TYPE
pm_u[4] <= pm_u.DB_MAX_OUTPUT_PORT_TYPE
pm_u[5] <= pm_u.DB_MAX_OUTPUT_PORT_TYPE
pm_u[6] <= pm_u.DB_MAX_OUTPUT_PORT_TYPE
pm_u[7] <= pm[7].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => last_base.OUTPUTSELECT
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
base => always0.IN1
base => last_base.DATAA
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => last_base.OUTPUTSELECT
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
base => always0.IN1
base => last_base.DATAA
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => last_base.OUTPUTSELECT
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
base => always0.IN1
base => last_base.DATAA
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => last_base.OUTPUTSELECT
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
base => always0.IN1
base => last_base.DATAA
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => last_base.OUTPUTSELECT
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
base => always0.IN1
base => last_base.DATAA
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => last_base.OUTPUTSELECT
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
base => always0.IN1
base => last_base.DATAA
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => last_base.OUTPUTSELECT
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
base => always0.IN1
base => last_base.DATAA
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => last_base.OUTPUTSELECT
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
base => always0.IN1
base => last_base.DATAA
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => last_base.OUTPUTSELECT
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
base => always0.IN1
base => last_base.DATAA
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => last_base.OUTPUTSELECT
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
base => always0.IN1
base => last_base.DATAA
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => last_base.OUTPUTSELECT
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
base => always0.IN1
base => last_base.DATAA
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => last_base.OUTPUTSELECT
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
base => always0.IN1
base => last_base.DATAA
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => last_base.OUTPUTSELECT
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
base => always0.IN1
base => last_base.DATAA
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => last_base.OUTPUTSELECT
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
base => always0.IN1
base => last_base.DATAA
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => last_base.OUTPUTSELECT
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
base => always0.IN1
base => last_base.DATAA
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg
clk => clk.IN2
zero => ~NO_FANOUT~
kc_I[0] => kc_I[0].IN1
kc_I[1] => kc_I[1].IN1
kc_I[2] => kc_I[2].IN1
kc_I[3] => kc_I[3].IN1
kc_I[4] => kc_I[4].IN1
kc_I[5] => kc_I[5].IN1
kc_I[6] => kc_I[6].IN1
kf_I[0] => kf_I[0].IN1
kf_I[1] => kf_I[1].IN1
kf_I[2] => kf_I[2].IN1
kf_I[3] => kf_I[3].IN1
kf_I[4] => kf_I[4].IN1
kf_I[5] => kf_I[5].IN1
mul_VI[0] => Mult0.IN3
mul_VI[0] => Equal2.IN3
mul_VI[1] => Mult0.IN2
mul_VI[1] => Equal2.IN2
mul_VI[2] => Mult0.IN1
mul_VI[2] => Equal2.IN1
mul_VI[3] => Mult0.IN0
mul_VI[3] => Equal2.IN0
dt1_II[0] => Mux22.IN4
dt1_II[0] => Mux23.IN4
dt1_II[0] => Mux24.IN4
dt1_II[0] => Mux25.IN3
dt1_II[0] => dt1_III[0].DATAIN
dt1_II[1] => Mux22.IN3
dt1_II[1] => Mux23.IN3
dt1_II[1] => Mux24.IN3
dt1_II[1] => Mux25.IN2
dt1_II[1] => dt1_III[1].DATAIN
dt1_II[2] => dt1_III[2].DATAIN
dt2_I[0] => Mux13.IN5
dt2_I[0] => Mux14.IN5
dt2_I[0] => Mux15.IN5
dt2_I[0] => Mux16.IN5
dt2_I[0] => Mux17.IN5
dt2_I[0] => Mux18.IN5
dt2_I[0] => Mux19.IN5
dt2_I[0] => Mux20.IN5
dt2_I[0] => Mux21.IN3
dt2_I[0] => Decoder4.IN1
dt2_I[1] => Mux13.IN4
dt2_I[1] => Mux14.IN4
dt2_I[1] => Mux15.IN4
dt2_I[1] => Mux16.IN4
dt2_I[1] => Mux17.IN4
dt2_I[1] => Mux18.IN4
dt2_I[1] => Mux19.IN4
dt2_I[1] => Mux20.IN4
dt2_I[1] => Mux21.IN2
dt2_I[1] => Decoder4.IN0
pm[0] => Mux10.IN7
pm[0] => Mux11.IN7
pm[1] => Mux9.IN7
pm[1] => Mux10.IN6
pm[1] => Mux12.IN7
pm[2] => Mux8.IN7
pm[2] => Mux9.IN6
pm[2] => Mux11.IN6
pm[2] => Mux12.IN6
pm[3] => Mux7.IN7
pm[3] => Mux8.IN6
pm[3] => Mux10.IN5
pm[3] => Mux11.IN5
pm[3] => Mux12.IN5
pm[4] => Mux6.IN7
pm[4] => Mux7.IN6
pm[4] => Mux9.IN5
pm[4] => Mux10.IN4
pm[4] => Mux11.IN4
pm[4] => Mux12.IN4
pm[5] => Mux5.IN7
pm[5] => Mux6.IN6
pm[5] => Mux8.IN5
pm[5] => Mux9.IN4
pm[5] => Mux10.IN3
pm[5] => Mux11.IN3
pm[5] => Mux12.IN3
pm[6] => mod_I.DATAB
pm[6] => Mux5.IN6
pm[6] => Mux7.IN5
pm[6] => Mux8.IN4
pm[6] => Mux9.IN3
pm[6] => Mux10.IN2
pm[6] => Mux11.IN2
pm[7] => _.IN1
pms_I[0] => Decoder3.IN2
pms_I[0] => Mux5.IN10
pms_I[0] => Mux6.IN10
pms_I[0] => Mux7.IN10
pms_I[0] => Mux8.IN10
pms_I[0] => Mux9.IN10
pms_I[0] => Mux10.IN10
pms_I[0] => Mux11.IN10
pms_I[0] => Mux12.IN10
pms_I[1] => Decoder3.IN1
pms_I[1] => Mux5.IN9
pms_I[1] => Mux6.IN9
pms_I[1] => Mux7.IN9
pms_I[1] => Mux8.IN9
pms_I[1] => Mux9.IN9
pms_I[1] => Mux10.IN9
pms_I[1] => Mux11.IN9
pms_I[1] => Mux12.IN9
pms_I[2] => Decoder3.IN0
pms_I[2] => Mux5.IN8
pms_I[2] => Mux6.IN8
pms_I[2] => Mux7.IN8
pms_I[2] => Mux8.IN8
pms_I[2] => Mux9.IN8
pms_I[2] => Mux10.IN8
pms_I[2] => Mux11.IN8
pms_I[2] => Mux12.IN8
pg_rst_III => pg_rst_III.IN1
keycode_III[0] <= keycode_III[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_III[1] <= keycode_III[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_III[2] <= keycode_III[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_III[3] <= keycode_III[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_III[4] <= keycode_III[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[0] <= ph_X[10].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[1] <= ph_X[11].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[2] <= ph_X[12].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[3] <= ph_X[13].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[4] <= ph_X[14].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[5] <= ph_X[15].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[6] <= ph_X[16].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[7] <= ph_X[17].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[8] <= ph_X[18].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[9] <= ph_X[19].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_phinc_rom:u_phinctable
keycode[0] => Ram0.RADDR
keycode[1] => Ram0.RADDR1
keycode[2] => Ram0.RADDR2
keycode[3] => Ram0.RADDR3
keycode[4] => Ram0.RADDR4
keycode[5] => Ram0.RADDR5
keycode[6] => Ram0.RADDR6
keycode[7] => Ram0.RADDR7
keycode[8] => Ram0.RADDR8
keycode[9] => Ram0.RADDR9
phinc[0] <= Ram0.DATAOUT
phinc[1] <= Ram0.DATAOUT1
phinc[2] <= Ram0.DATAOUT2
phinc[3] <= Ram0.DATAOUT3
phinc[4] <= Ram0.DATAOUT4
phinc[5] <= Ram0.DATAOUT5
phinc[6] <= Ram0.DATAOUT6
phinc[7] <= Ram0.DATAOUT7
phinc[8] <= Ram0.DATAOUT8
phinc[9] <= Ram0.DATAOUT9
phinc[10] <= Ram0.DATAOUT10
phinc[11] <= Ram0.DATAOUT11


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm
kc_I[0] => Add0.IN14
kc_I[0] => kcin[0].DATAA
kc_I[0] => Equal0.IN1
kc_I[1] => Add0.IN13
kc_I[1] => kcin[1].DATAA
kc_I[1] => Equal0.IN0
kc_I[2] => Add0.IN12
kc_I[2] => kcin[2].DATAA
kc_I[3] => Add0.IN11
kc_I[3] => kcin[3].DATAA
kc_I[4] => Add0.IN10
kc_I[4] => kcin[4].DATAA
kc_I[5] => Add0.IN9
kc_I[5] => kcin[5].DATAA
kc_I[6] => Add0.IN8
kc_I[6] => kcin[6].DATAA
kf_I[0] => Add1.IN9
kf_I[0] => Add3.IN19
kf_I[0] => Add7.IN28
kf_I[0] => Add5.IN9
kf_I[1] => Add1.IN8
kf_I[1] => Add3.IN18
kf_I[1] => Add7.IN27
kf_I[1] => Add5.IN8
kf_I[2] => Add1.IN7
kf_I[2] => Add3.IN17
kf_I[2] => Add7.IN26
kf_I[2] => Add5.IN7
kf_I[3] => Add1.IN6
kf_I[3] => Add3.IN16
kf_I[3] => Add7.IN25
kf_I[3] => Add5.IN6
kf_I[4] => Add1.IN5
kf_I[4] => Add3.IN15
kf_I[4] => Add7.IN24
kf_I[4] => Add5.IN5
kf_I[5] => Add1.IN4
kf_I[5] => Add3.IN14
kf_I[5] => Add7.IN23
kf_I[5] => Add5.IN4
mod_I[0] => Add1.IN18
mod_I[0] => Add3.IN28
mod_I[0] => Add5.IN18
mod_I[0] => Add7.IN22
mod_I[1] => Add1.IN17
mod_I[1] => Add3.IN27
mod_I[1] => Add5.IN17
mod_I[1] => Add7.IN21
mod_I[2] => Add1.IN16
mod_I[2] => Add3.IN26
mod_I[2] => Add5.IN16
mod_I[2] => Add7.IN20
mod_I[3] => Add1.IN15
mod_I[3] => Add3.IN25
mod_I[3] => Add5.IN15
mod_I[3] => Add7.IN19
mod_I[4] => Add1.IN14
mod_I[4] => Add3.IN24
mod_I[4] => Add5.IN14
mod_I[4] => Add7.IN18
mod_I[5] => Add1.IN13
mod_I[5] => Add3.IN23
mod_I[5] => Add5.IN13
mod_I[5] => Add7.IN17
mod_I[6] => Add1.IN12
mod_I[6] => Add3.IN22
mod_I[6] => Add5.IN12
mod_I[6] => Add7.IN16
mod_I[7] => Add1.IN11
mod_I[7] => Add3.IN21
mod_I[7] => Add5.IN11
mod_I[7] => Add7.IN15
mod_I[8] => Add1.IN10
mod_I[8] => Add3.IN20
mod_I[8] => Add5.IN10
mod_I[8] => Add7.IN14
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
kcex[0] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[1] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[2] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[3] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[4] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[5] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[6] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[7] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[8] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[9] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[10] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[11] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[12] <= kcex.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh
clk => bits[19][0].CLK
clk => bits[19][1].CLK
clk => bits[19][2].CLK
clk => bits[19][3].CLK
clk => bits[19][4].CLK
clk => bits[19][5].CLK
clk => bits[19][6].CLK
clk => bits[19][7].CLK
clk => bits[19][8].CLK
clk => bits[19][9].CLK
clk => bits[19][10].CLK
clk => bits[19][11].CLK
clk => bits[19][12].CLK
clk => bits[19][13].CLK
clk => bits[19][14].CLK
clk => bits[19][15].CLK
clk => bits[19][16].CLK
clk => bits[19][17].CLK
clk => bits[19][18].CLK
clk => bits[19][19].CLK
clk => bits[19][20].CLK
clk => bits[19][21].CLK
clk => bits[19][22].CLK
clk => bits[19][23].CLK
clk => bits[19][24].CLK
clk => bits[19][25].CLK
clk => bits[19][26].CLK
clk => bits[19][27].CLK
clk => bits[19][28].CLK
clk => bits[18][0].CLK
clk => bits[18][1].CLK
clk => bits[18][2].CLK
clk => bits[18][3].CLK
clk => bits[18][4].CLK
clk => bits[18][5].CLK
clk => bits[18][6].CLK
clk => bits[18][7].CLK
clk => bits[18][8].CLK
clk => bits[18][9].CLK
clk => bits[18][10].CLK
clk => bits[18][11].CLK
clk => bits[18][12].CLK
clk => bits[18][13].CLK
clk => bits[18][14].CLK
clk => bits[18][15].CLK
clk => bits[18][16].CLK
clk => bits[18][17].CLK
clk => bits[18][18].CLK
clk => bits[18][19].CLK
clk => bits[18][20].CLK
clk => bits[18][21].CLK
clk => bits[18][22].CLK
clk => bits[18][23].CLK
clk => bits[18][24].CLK
clk => bits[18][25].CLK
clk => bits[18][26].CLK
clk => bits[18][27].CLK
clk => bits[18][28].CLK
clk => bits[17][0].CLK
clk => bits[17][1].CLK
clk => bits[17][2].CLK
clk => bits[17][3].CLK
clk => bits[17][4].CLK
clk => bits[17][5].CLK
clk => bits[17][6].CLK
clk => bits[17][7].CLK
clk => bits[17][8].CLK
clk => bits[17][9].CLK
clk => bits[17][10].CLK
clk => bits[17][11].CLK
clk => bits[17][12].CLK
clk => bits[17][13].CLK
clk => bits[17][14].CLK
clk => bits[17][15].CLK
clk => bits[17][16].CLK
clk => bits[17][17].CLK
clk => bits[17][18].CLK
clk => bits[17][19].CLK
clk => bits[17][20].CLK
clk => bits[17][21].CLK
clk => bits[17][22].CLK
clk => bits[17][23].CLK
clk => bits[17][24].CLK
clk => bits[17][25].CLK
clk => bits[17][26].CLK
clk => bits[17][27].CLK
clk => bits[17][28].CLK
clk => bits[16][0].CLK
clk => bits[16][1].CLK
clk => bits[16][2].CLK
clk => bits[16][3].CLK
clk => bits[16][4].CLK
clk => bits[16][5].CLK
clk => bits[16][6].CLK
clk => bits[16][7].CLK
clk => bits[16][8].CLK
clk => bits[16][9].CLK
clk => bits[16][10].CLK
clk => bits[16][11].CLK
clk => bits[16][12].CLK
clk => bits[16][13].CLK
clk => bits[16][14].CLK
clk => bits[16][15].CLK
clk => bits[16][16].CLK
clk => bits[16][17].CLK
clk => bits[16][18].CLK
clk => bits[16][19].CLK
clk => bits[16][20].CLK
clk => bits[16][21].CLK
clk => bits[16][22].CLK
clk => bits[16][23].CLK
clk => bits[16][24].CLK
clk => bits[16][25].CLK
clk => bits[16][26].CLK
clk => bits[16][27].CLK
clk => bits[16][28].CLK
clk => bits[15][0].CLK
clk => bits[15][1].CLK
clk => bits[15][2].CLK
clk => bits[15][3].CLK
clk => bits[15][4].CLK
clk => bits[15][5].CLK
clk => bits[15][6].CLK
clk => bits[15][7].CLK
clk => bits[15][8].CLK
clk => bits[15][9].CLK
clk => bits[15][10].CLK
clk => bits[15][11].CLK
clk => bits[15][12].CLK
clk => bits[15][13].CLK
clk => bits[15][14].CLK
clk => bits[15][15].CLK
clk => bits[15][16].CLK
clk => bits[15][17].CLK
clk => bits[15][18].CLK
clk => bits[15][19].CLK
clk => bits[15][20].CLK
clk => bits[15][21].CLK
clk => bits[15][22].CLK
clk => bits[15][23].CLK
clk => bits[15][24].CLK
clk => bits[15][25].CLK
clk => bits[15][26].CLK
clk => bits[15][27].CLK
clk => bits[15][28].CLK
clk => bits[14][0].CLK
clk => bits[14][1].CLK
clk => bits[14][2].CLK
clk => bits[14][3].CLK
clk => bits[14][4].CLK
clk => bits[14][5].CLK
clk => bits[14][6].CLK
clk => bits[14][7].CLK
clk => bits[14][8].CLK
clk => bits[14][9].CLK
clk => bits[14][10].CLK
clk => bits[14][11].CLK
clk => bits[14][12].CLK
clk => bits[14][13].CLK
clk => bits[14][14].CLK
clk => bits[14][15].CLK
clk => bits[14][16].CLK
clk => bits[14][17].CLK
clk => bits[14][18].CLK
clk => bits[14][19].CLK
clk => bits[14][20].CLK
clk => bits[14][21].CLK
clk => bits[14][22].CLK
clk => bits[14][23].CLK
clk => bits[14][24].CLK
clk => bits[14][25].CLK
clk => bits[14][26].CLK
clk => bits[14][27].CLK
clk => bits[14][28].CLK
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[13][6].CLK
clk => bits[13][7].CLK
clk => bits[13][8].CLK
clk => bits[13][9].CLK
clk => bits[13][10].CLK
clk => bits[13][11].CLK
clk => bits[13][12].CLK
clk => bits[13][13].CLK
clk => bits[13][14].CLK
clk => bits[13][15].CLK
clk => bits[13][16].CLK
clk => bits[13][17].CLK
clk => bits[13][18].CLK
clk => bits[13][19].CLK
clk => bits[13][20].CLK
clk => bits[13][21].CLK
clk => bits[13][22].CLK
clk => bits[13][23].CLK
clk => bits[13][24].CLK
clk => bits[13][25].CLK
clk => bits[13][26].CLK
clk => bits[13][27].CLK
clk => bits[13][28].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[12][6].CLK
clk => bits[12][7].CLK
clk => bits[12][8].CLK
clk => bits[12][9].CLK
clk => bits[12][10].CLK
clk => bits[12][11].CLK
clk => bits[12][12].CLK
clk => bits[12][13].CLK
clk => bits[12][14].CLK
clk => bits[12][15].CLK
clk => bits[12][16].CLK
clk => bits[12][17].CLK
clk => bits[12][18].CLK
clk => bits[12][19].CLK
clk => bits[12][20].CLK
clk => bits[12][21].CLK
clk => bits[12][22].CLK
clk => bits[12][23].CLK
clk => bits[12][24].CLK
clk => bits[12][25].CLK
clk => bits[12][26].CLK
clk => bits[12][27].CLK
clk => bits[12][28].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[11][6].CLK
clk => bits[11][7].CLK
clk => bits[11][8].CLK
clk => bits[11][9].CLK
clk => bits[11][10].CLK
clk => bits[11][11].CLK
clk => bits[11][12].CLK
clk => bits[11][13].CLK
clk => bits[11][14].CLK
clk => bits[11][15].CLK
clk => bits[11][16].CLK
clk => bits[11][17].CLK
clk => bits[11][18].CLK
clk => bits[11][19].CLK
clk => bits[11][20].CLK
clk => bits[11][21].CLK
clk => bits[11][22].CLK
clk => bits[11][23].CLK
clk => bits[11][24].CLK
clk => bits[11][25].CLK
clk => bits[11][26].CLK
clk => bits[11][27].CLK
clk => bits[11][28].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[10][8].CLK
clk => bits[10][9].CLK
clk => bits[10][10].CLK
clk => bits[10][11].CLK
clk => bits[10][12].CLK
clk => bits[10][13].CLK
clk => bits[10][14].CLK
clk => bits[10][15].CLK
clk => bits[10][16].CLK
clk => bits[10][17].CLK
clk => bits[10][18].CLK
clk => bits[10][19].CLK
clk => bits[10][20].CLK
clk => bits[10][21].CLK
clk => bits[10][22].CLK
clk => bits[10][23].CLK
clk => bits[10][24].CLK
clk => bits[10][25].CLK
clk => bits[10][26].CLK
clk => bits[10][27].CLK
clk => bits[10][28].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[9][8].CLK
clk => bits[9][9].CLK
clk => bits[9][10].CLK
clk => bits[9][11].CLK
clk => bits[9][12].CLK
clk => bits[9][13].CLK
clk => bits[9][14].CLK
clk => bits[9][15].CLK
clk => bits[9][16].CLK
clk => bits[9][17].CLK
clk => bits[9][18].CLK
clk => bits[9][19].CLK
clk => bits[9][20].CLK
clk => bits[9][21].CLK
clk => bits[9][22].CLK
clk => bits[9][23].CLK
clk => bits[9][24].CLK
clk => bits[9][25].CLK
clk => bits[9][26].CLK
clk => bits[9][27].CLK
clk => bits[9][28].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[8][8].CLK
clk => bits[8][9].CLK
clk => bits[8][10].CLK
clk => bits[8][11].CLK
clk => bits[8][12].CLK
clk => bits[8][13].CLK
clk => bits[8][14].CLK
clk => bits[8][15].CLK
clk => bits[8][16].CLK
clk => bits[8][17].CLK
clk => bits[8][18].CLK
clk => bits[8][19].CLK
clk => bits[8][20].CLK
clk => bits[8][21].CLK
clk => bits[8][22].CLK
clk => bits[8][23].CLK
clk => bits[8][24].CLK
clk => bits[8][25].CLK
clk => bits[8][26].CLK
clk => bits[8][27].CLK
clk => bits[8][28].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[7][8].CLK
clk => bits[7][9].CLK
clk => bits[7][10].CLK
clk => bits[7][11].CLK
clk => bits[7][12].CLK
clk => bits[7][13].CLK
clk => bits[7][14].CLK
clk => bits[7][15].CLK
clk => bits[7][16].CLK
clk => bits[7][17].CLK
clk => bits[7][18].CLK
clk => bits[7][19].CLK
clk => bits[7][20].CLK
clk => bits[7][21].CLK
clk => bits[7][22].CLK
clk => bits[7][23].CLK
clk => bits[7][24].CLK
clk => bits[7][25].CLK
clk => bits[7][26].CLK
clk => bits[7][27].CLK
clk => bits[7][28].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[6][8].CLK
clk => bits[6][9].CLK
clk => bits[6][10].CLK
clk => bits[6][11].CLK
clk => bits[6][12].CLK
clk => bits[6][13].CLK
clk => bits[6][14].CLK
clk => bits[6][15].CLK
clk => bits[6][16].CLK
clk => bits[6][17].CLK
clk => bits[6][18].CLK
clk => bits[6][19].CLK
clk => bits[6][20].CLK
clk => bits[6][21].CLK
clk => bits[6][22].CLK
clk => bits[6][23].CLK
clk => bits[6][24].CLK
clk => bits[6][25].CLK
clk => bits[6][26].CLK
clk => bits[6][27].CLK
clk => bits[6][28].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[5][8].CLK
clk => bits[5][9].CLK
clk => bits[5][10].CLK
clk => bits[5][11].CLK
clk => bits[5][12].CLK
clk => bits[5][13].CLK
clk => bits[5][14].CLK
clk => bits[5][15].CLK
clk => bits[5][16].CLK
clk => bits[5][17].CLK
clk => bits[5][18].CLK
clk => bits[5][19].CLK
clk => bits[5][20].CLK
clk => bits[5][21].CLK
clk => bits[5][22].CLK
clk => bits[5][23].CLK
clk => bits[5][24].CLK
clk => bits[5][25].CLK
clk => bits[5][26].CLK
clk => bits[5][27].CLK
clk => bits[5][28].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[4][8].CLK
clk => bits[4][9].CLK
clk => bits[4][10].CLK
clk => bits[4][11].CLK
clk => bits[4][12].CLK
clk => bits[4][13].CLK
clk => bits[4][14].CLK
clk => bits[4][15].CLK
clk => bits[4][16].CLK
clk => bits[4][17].CLK
clk => bits[4][18].CLK
clk => bits[4][19].CLK
clk => bits[4][20].CLK
clk => bits[4][21].CLK
clk => bits[4][22].CLK
clk => bits[4][23].CLK
clk => bits[4][24].CLK
clk => bits[4][25].CLK
clk => bits[4][26].CLK
clk => bits[4][27].CLK
clk => bits[4][28].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[3][8].CLK
clk => bits[3][9].CLK
clk => bits[3][10].CLK
clk => bits[3][11].CLK
clk => bits[3][12].CLK
clk => bits[3][13].CLK
clk => bits[3][14].CLK
clk => bits[3][15].CLK
clk => bits[3][16].CLK
clk => bits[3][17].CLK
clk => bits[3][18].CLK
clk => bits[3][19].CLK
clk => bits[3][20].CLK
clk => bits[3][21].CLK
clk => bits[3][22].CLK
clk => bits[3][23].CLK
clk => bits[3][24].CLK
clk => bits[3][25].CLK
clk => bits[3][26].CLK
clk => bits[3][27].CLK
clk => bits[3][28].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[2][8].CLK
clk => bits[2][9].CLK
clk => bits[2][10].CLK
clk => bits[2][11].CLK
clk => bits[2][12].CLK
clk => bits[2][13].CLK
clk => bits[2][14].CLK
clk => bits[2][15].CLK
clk => bits[2][16].CLK
clk => bits[2][17].CLK
clk => bits[2][18].CLK
clk => bits[2][19].CLK
clk => bits[2][20].CLK
clk => bits[2][21].CLK
clk => bits[2][22].CLK
clk => bits[2][23].CLK
clk => bits[2][24].CLK
clk => bits[2][25].CLK
clk => bits[2][26].CLK
clk => bits[2][27].CLK
clk => bits[2][28].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[1][8].CLK
clk => bits[1][9].CLK
clk => bits[1][10].CLK
clk => bits[1][11].CLK
clk => bits[1][12].CLK
clk => bits[1][13].CLK
clk => bits[1][14].CLK
clk => bits[1][15].CLK
clk => bits[1][16].CLK
clk => bits[1][17].CLK
clk => bits[1][18].CLK
clk => bits[1][19].CLK
clk => bits[1][20].CLK
clk => bits[1][21].CLK
clk => bits[1][22].CLK
clk => bits[1][23].CLK
clk => bits[1][24].CLK
clk => bits[1][25].CLK
clk => bits[1][26].CLK
clk => bits[1][27].CLK
clk => bits[1][28].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk => bits[0][24].CLK
clk => bits[0][25].CLK
clk => bits[0][26].CLK
clk => bits[0][27].CLK
clk => bits[0][28].CLK
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
din[14] => bits[14][0].DATAIN
din[15] => bits[15][0].DATAIN
din[16] => bits[16][0].DATAIN
din[17] => bits[17][0].DATAIN
din[18] => bits[18][0].DATAIN
din[19] => bits[19][0].DATAIN
drop[0] <= bits[0][28].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][28].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][28].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][28].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][28].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][28].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][28].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][28].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][28].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][28].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][28].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][28].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][28].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][28].DB_MAX_OUTPUT_PORT_TYPE
drop[14] <= bits[14][28].DB_MAX_OUTPUT_PORT_TYPE
drop[15] <= bits[15][28].DB_MAX_OUTPUT_PORT_TYPE
drop[16] <= bits[16][28].DB_MAX_OUTPUT_PORT_TYPE
drop[17] <= bits[17][28].DB_MAX_OUTPUT_PORT_TYPE
drop[18] <= bits[18][28].DB_MAX_OUTPUT_PORT_TYPE
drop[19] <= bits[19][28].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
din[0] => bits[0][0].DATAIN
drop[0] <= bits[0][3].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg
rst => eg_cnt_base.OUTPUTSELECT
rst => eg_cnt_base.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
clk => clk.IN7
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt_base.OUTPUTSELECT
zero => eg_cnt_base.OUTPUTSELECT
keycode_III[0] => Mux1.IN3
keycode_III[1] => Mux1.IN2
keycode_III[1] => Selector2.IN7
keycode_III[2] => Mux1.IN1
keycode_III[2] => Selector1.IN7
keycode_III[2] => Selector2.IN6
keycode_III[3] => Mux1.IN0
keycode_III[3] => Selector0.IN5
keycode_III[3] => Selector1.IN6
keycode_III[3] => Selector2.IN5
keycode_III[4] => comb.DATAB
keycode_III[4] => Selector0.IN4
keycode_III[4] => Selector1.IN5
keycode_III[4] => Selector2.IN4
arate_II[0] => cfg_III.DATAA
arate_II[0] => cfg_III.DATAB
arate_II[0] => Equal8.IN4
arate_II[1] => cfg_III.DATAA
arate_II[1] => cfg_III.DATAB
arate_II[1] => Equal8.IN3
arate_II[2] => cfg_III.DATAA
arate_II[2] => cfg_III.DATAB
arate_II[2] => Equal8.IN2
arate_II[3] => cfg_III.DATAA
arate_II[3] => cfg_III.DATAB
arate_II[3] => Equal8.IN1
arate_II[4] => cfg_III.DATAA
arate_II[4] => cfg_III.DATAB
arate_II[4] => Equal8.IN0
rate1_II[0] => cfg_III.DATAB
rate1_II[0] => cfg_III.DATAA
rate1_II[1] => cfg_III.DATAB
rate1_II[1] => cfg_III.DATAA
rate1_II[2] => cfg_III.DATAB
rate1_II[2] => cfg_III.DATAA
rate1_II[3] => cfg_III.DATAB
rate1_II[3] => cfg_III.DATAA
rate1_II[4] => cfg_III.DATAB
rate1_II[4] => cfg_III.DATAA
rate2_II[0] => cfg_III.DATAB
rate2_II[0] => Mux7.IN3
rate2_II[1] => cfg_III.DATAB
rate2_II[1] => Mux6.IN2
rate2_II[2] => cfg_III.DATAB
rate2_II[2] => Mux5.IN2
rate2_II[3] => cfg_III.DATAB
rate2_II[3] => Mux4.IN2
rate2_II[4] => cfg_III.DATAB
rate2_II[4] => Mux3.IN2
rrate_II[0] => Mux6.IN3
rrate_II[0] => cfg_III.DATAB
rrate_II[1] => Mux5.IN3
rrate_II[1] => cfg_III.DATAB
rrate_II[2] => Mux4.IN3
rrate_II[2] => cfg_III.DATAB
rrate_II[3] => Mux3.IN3
rrate_II[3] => cfg_III.DATAB
d1l_I[0] => d1level_II.DATAA
d1l_I[0] => Equal7.IN3
d1l_I[1] => d1level_II.DATAA
d1l_I[1] => Equal7.IN2
d1l_I[2] => d1level_II.DATAA
d1l_I[2] => Equal7.IN1
d1l_I[3] => d1level_II.DATAA
d1l_I[3] => Equal7.IN0
ks_III[0] => Mux0.IN5
ks_III[0] => Mux1.IN5
ks_III[0] => Decoder0.IN1
ks_III[1] => Mux0.IN4
ks_III[1] => Mux1.IN4
ks_III[1] => Decoder0.IN0
keyon_II => keyon_II.IN1
pg_rst_III <= pg_rst_III~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_VII[0] => Add11.IN7
tl_VII[1] => Add11.IN6
tl_VII[2] => Add11.IN5
tl_VII[3] => Add11.IN4
tl_VII[4] => Add11.IN3
tl_VII[5] => Add11.IN2
tl_VII[6] => Add11.IN1
am[0] => Mux38.IN7
am[0] => Mux39.IN7
am[0] => am_final_VII[0].DATAB
am[1] => Mux37.IN7
am[1] => Mux38.IN6
am[1] => Mux39.IN6
am[2] => Mux36.IN7
am[2] => Mux37.IN6
am[2] => Mux38.IN5
am[3] => Mux35.IN7
am[3] => Mux36.IN6
am[3] => Mux37.IN5
am[4] => Mux34.IN7
am[4] => Mux35.IN6
am[4] => Mux36.IN5
am[5] => Mux33.IN7
am[5] => Mux34.IN6
am[5] => Mux35.IN5
am[6] => am_final_VII[8].DATAB
am[6] => Mux33.IN6
am[6] => Mux34.IN5
ams_VII[0] => Decoder4.IN1
ams_VII[0] => Mux33.IN9
ams_VII[0] => Mux34.IN9
ams_VII[0] => Mux35.IN9
ams_VII[0] => Mux36.IN9
ams_VII[0] => Mux37.IN9
ams_VII[0] => Mux38.IN9
ams_VII[0] => Mux39.IN9
ams_VII[1] => Decoder4.IN0
ams_VII[1] => Mux33.IN8
ams_VII[1] => Mux34.IN8
ams_VII[1] => Mux35.IN8
ams_VII[1] => Mux36.IN8
ams_VII[1] => Mux37.IN8
ams_VII[1] => Mux38.IN8
ams_VII[1] => Mux39.IN8
amsen_VII => Decoder4.IN2
amsen_VII => Mux33.IN10
amsen_VII => Mux34.IN10
amsen_VII => Mux35.IN10
amsen_VII => Mux36.IN10
amsen_VII => Mux37.IN10
amsen_VII => Mux38.IN10
amsen_VII => Mux39.IN10
eg_XI[0] <= jt51_sh:u_egpadding.drop
eg_XI[1] <= jt51_sh:u_egpadding.drop
eg_XI[2] <= jt51_sh:u_egpadding.drop
eg_XI[3] <= jt51_sh:u_egpadding.drop
eg_XI[4] <= jt51_sh:u_egpadding.drop
eg_XI[5] <= jt51_sh:u_egpadding.drop
eg_XI[6] <= jt51_sh:u_egpadding.drop
eg_XI[7] <= jt51_sh:u_egpadding.drop
eg_XI[8] <= jt51_sh:u_egpadding.drop
eg_XI[9] <= jt51_sh:u_egpadding.drop


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_egpadding
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
drop[0] <= bits[0][2].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][2].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][2].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][2].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][2].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][2].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][2].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][2].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][2].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][2].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[9][8].CLK
clk => bits[9][9].CLK
clk => bits[9][10].CLK
clk => bits[9][11].CLK
clk => bits[9][12].CLK
clk => bits[9][13].CLK
clk => bits[9][14].CLK
clk => bits[9][15].CLK
clk => bits[9][16].CLK
clk => bits[9][17].CLK
clk => bits[9][18].CLK
clk => bits[9][19].CLK
clk => bits[9][20].CLK
clk => bits[9][21].CLK
clk => bits[9][22].CLK
clk => bits[9][23].CLK
clk => bits[9][24].CLK
clk => bits[9][25].CLK
clk => bits[9][26].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[8][8].CLK
clk => bits[8][9].CLK
clk => bits[8][10].CLK
clk => bits[8][11].CLK
clk => bits[8][12].CLK
clk => bits[8][13].CLK
clk => bits[8][14].CLK
clk => bits[8][15].CLK
clk => bits[8][16].CLK
clk => bits[8][17].CLK
clk => bits[8][18].CLK
clk => bits[8][19].CLK
clk => bits[8][20].CLK
clk => bits[8][21].CLK
clk => bits[8][22].CLK
clk => bits[8][23].CLK
clk => bits[8][24].CLK
clk => bits[8][25].CLK
clk => bits[8][26].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[7][8].CLK
clk => bits[7][9].CLK
clk => bits[7][10].CLK
clk => bits[7][11].CLK
clk => bits[7][12].CLK
clk => bits[7][13].CLK
clk => bits[7][14].CLK
clk => bits[7][15].CLK
clk => bits[7][16].CLK
clk => bits[7][17].CLK
clk => bits[7][18].CLK
clk => bits[7][19].CLK
clk => bits[7][20].CLK
clk => bits[7][21].CLK
clk => bits[7][22].CLK
clk => bits[7][23].CLK
clk => bits[7][24].CLK
clk => bits[7][25].CLK
clk => bits[7][26].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[6][8].CLK
clk => bits[6][9].CLK
clk => bits[6][10].CLK
clk => bits[6][11].CLK
clk => bits[6][12].CLK
clk => bits[6][13].CLK
clk => bits[6][14].CLK
clk => bits[6][15].CLK
clk => bits[6][16].CLK
clk => bits[6][17].CLK
clk => bits[6][18].CLK
clk => bits[6][19].CLK
clk => bits[6][20].CLK
clk => bits[6][21].CLK
clk => bits[6][22].CLK
clk => bits[6][23].CLK
clk => bits[6][24].CLK
clk => bits[6][25].CLK
clk => bits[6][26].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[5][8].CLK
clk => bits[5][9].CLK
clk => bits[5][10].CLK
clk => bits[5][11].CLK
clk => bits[5][12].CLK
clk => bits[5][13].CLK
clk => bits[5][14].CLK
clk => bits[5][15].CLK
clk => bits[5][16].CLK
clk => bits[5][17].CLK
clk => bits[5][18].CLK
clk => bits[5][19].CLK
clk => bits[5][20].CLK
clk => bits[5][21].CLK
clk => bits[5][22].CLK
clk => bits[5][23].CLK
clk => bits[5][24].CLK
clk => bits[5][25].CLK
clk => bits[5][26].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[4][8].CLK
clk => bits[4][9].CLK
clk => bits[4][10].CLK
clk => bits[4][11].CLK
clk => bits[4][12].CLK
clk => bits[4][13].CLK
clk => bits[4][14].CLK
clk => bits[4][15].CLK
clk => bits[4][16].CLK
clk => bits[4][17].CLK
clk => bits[4][18].CLK
clk => bits[4][19].CLK
clk => bits[4][20].CLK
clk => bits[4][21].CLK
clk => bits[4][22].CLK
clk => bits[4][23].CLK
clk => bits[4][24].CLK
clk => bits[4][25].CLK
clk => bits[4][26].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[3][8].CLK
clk => bits[3][9].CLK
clk => bits[3][10].CLK
clk => bits[3][11].CLK
clk => bits[3][12].CLK
clk => bits[3][13].CLK
clk => bits[3][14].CLK
clk => bits[3][15].CLK
clk => bits[3][16].CLK
clk => bits[3][17].CLK
clk => bits[3][18].CLK
clk => bits[3][19].CLK
clk => bits[3][20].CLK
clk => bits[3][21].CLK
clk => bits[3][22].CLK
clk => bits[3][23].CLK
clk => bits[3][24].CLK
clk => bits[3][25].CLK
clk => bits[3][26].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[2][8].CLK
clk => bits[2][9].CLK
clk => bits[2][10].CLK
clk => bits[2][11].CLK
clk => bits[2][12].CLK
clk => bits[2][13].CLK
clk => bits[2][14].CLK
clk => bits[2][15].CLK
clk => bits[2][16].CLK
clk => bits[2][17].CLK
clk => bits[2][18].CLK
clk => bits[2][19].CLK
clk => bits[2][20].CLK
clk => bits[2][21].CLK
clk => bits[2][22].CLK
clk => bits[2][23].CLK
clk => bits[2][24].CLK
clk => bits[2][25].CLK
clk => bits[2][26].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[1][8].CLK
clk => bits[1][9].CLK
clk => bits[1][10].CLK
clk => bits[1][11].CLK
clk => bits[1][12].CLK
clk => bits[1][13].CLK
clk => bits[1][14].CLK
clk => bits[1][15].CLK
clk => bits[1][16].CLK
clk => bits[1][17].CLK
clk => bits[1][18].CLK
clk => bits[1][19].CLK
clk => bits[1][20].CLK
clk => bits[1][21].CLK
clk => bits[1][22].CLK
clk => bits[1][23].CLK
clk => bits[1][24].CLK
clk => bits[1][25].CLK
clk => bits[1][26].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk => bits[0][24].CLK
clk => bits[0][25].CLK
clk => bits[0][26].CLK
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
drop[0] <= bits[0][26].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][26].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][26].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][26].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][26].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][26].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][26].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][26].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][26].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][26].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
drop[0] <= bits[0][3].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][3].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][3].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][3].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][3].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][3].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][3].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][3].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][3].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][3].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_aroffsh
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
din[0] => bits[0][0].DATAIN
drop[0] <= bits[0][3].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_konsh
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk => bits[0][24].CLK
clk => bits[0][25].CLK
clk => bits[0][26].CLK
clk => bits[0][27].CLK
clk => bits[0][28].CLK
clk => bits[0][29].CLK
clk => bits[0][30].CLK
clk => bits[0][31].CLK
din[0] => bits[0][0].DATAIN
drop[0] <= bits[0][31].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk => bits[0][24].CLK
clk => bits[0][25].CLK
clk => bits[0][26].CLK
clk => bits[0][27].CLK
clk => bits[0][28].CLK
clk => bits[0][29].CLK
clk => bits[0][30].CLK
clk => bits[0][31].CLK
din[0] => bits[0][0].DATAIN
drop[0] <= bits[0][31].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[1][8].CLK
clk => bits[1][9].CLK
clk => bits[1][10].CLK
clk => bits[1][11].CLK
clk => bits[1][12].CLK
clk => bits[1][13].CLK
clk => bits[1][14].CLK
clk => bits[1][15].CLK
clk => bits[1][16].CLK
clk => bits[1][17].CLK
clk => bits[1][18].CLK
clk => bits[1][19].CLK
clk => bits[1][20].CLK
clk => bits[1][21].CLK
clk => bits[1][22].CLK
clk => bits[1][23].CLK
clk => bits[1][24].CLK
clk => bits[1][25].CLK
clk => bits[1][26].CLK
clk => bits[1][27].CLK
clk => bits[1][28].CLK
clk => bits[1][29].CLK
clk => bits[1][30].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk => bits[0][24].CLK
clk => bits[0][25].CLK
clk => bits[0][26].CLK
clk => bits[0][27].CLK
clk => bits[0][28].CLK
clk => bits[0][29].CLK
clk => bits[0][30].CLK
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
drop[0] <= bits[0][30].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][30].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op
clk => clk.IN8
pg_phase_X[0] => Add1.IN10
pg_phase_X[1] => Add1.IN9
pg_phase_X[2] => Add1.IN8
pg_phase_X[3] => Add1.IN7
pg_phase_X[4] => Add1.IN6
pg_phase_X[5] => Add1.IN5
pg_phase_X[6] => Add1.IN4
pg_phase_X[7] => Add1.IN3
pg_phase_X[8] => Add1.IN2
pg_phase_X[9] => Add1.IN1
con_I[0] => ~NO_FANOUT~
con_I[1] => ~NO_FANOUT~
con_I[2] => ~NO_FANOUT~
fb_II[0] => Mux0.IN3
fb_II[0] => Mux1.IN3
fb_II[0] => Mux2.IN3
fb_II[0] => Mux3.IN3
fb_II[0] => Mux4.IN3
fb_II[0] => Mux5.IN3
fb_II[0] => Mux6.IN3
fb_II[0] => Mux7.IN3
fb_II[0] => Mux8.IN3
fb_II[0] => Mux9.IN3
fb_II[1] => Mux0.IN2
fb_II[1] => Mux1.IN2
fb_II[1] => Mux2.IN2
fb_II[1] => Mux3.IN2
fb_II[1] => Mux4.IN2
fb_II[1] => Mux5.IN2
fb_II[1] => Mux6.IN2
fb_II[1] => Mux7.IN2
fb_II[1] => Mux8.IN2
fb_II[1] => Mux9.IN2
fb_II[2] => Mux0.IN1
fb_II[2] => Mux1.IN1
fb_II[2] => Mux2.IN1
fb_II[2] => Mux3.IN1
fb_II[2] => Mux4.IN1
fb_II[2] => Mux5.IN1
fb_II[2] => Mux6.IN1
fb_II[2] => Mux7.IN1
fb_II[2] => Mux8.IN1
fb_II[2] => Mux9.IN1
eg_atten_XI[0] => Add3.IN10
eg_atten_XI[1] => Add3.IN9
eg_atten_XI[2] => Add3.IN8
eg_atten_XI[3] => Add3.IN7
eg_atten_XI[4] => Add3.IN6
eg_atten_XI[5] => Add3.IN5
eg_atten_XI[6] => Add3.IN4
eg_atten_XI[7] => Add3.IN3
eg_atten_XI[8] => Add3.IN2
eg_atten_XI[9] => Add3.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
test_214 => op_XIII.IN1
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => m1_II.DATAIN
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
op_XVII[0] <= jt51_sh:out_padding.drop
op_XVII[1] <= jt51_sh:out_padding.drop
op_XVII[2] <= jt51_sh:out_padding.drop
op_XVII[3] <= jt51_sh:out_padding.drop
op_XVII[4] <= jt51_sh:out_padding.drop
op_XVII[5] <= jt51_sh:out_padding.drop
op_XVII[6] <= jt51_sh:out_padding.drop
op_XVII[7] <= jt51_sh:out_padding.drop
op_XVII[8] <= jt51_sh:out_padding.drop
op_XVII[9] <= jt51_sh:out_padding.drop
op_XVII[10] <= jt51_sh:out_padding.drop
op_XVII[11] <= jt51_sh:out_padding.drop
op_XVII[12] <= jt51_sh:out_padding.drop
op_XVII[13] <= jt51_sh:out_padding.drop


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev1_buffer
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[13][6].CLK
clk => bits[13][7].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[12][6].CLK
clk => bits[12][7].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[11][6].CLK
clk => bits[11][7].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
drop[0] <= bits[0][7].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][7].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][7].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][7].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][7].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][7].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][7].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][7].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][7].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][7].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][7].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][7].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][7].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][7].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prevprev1_buffer
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[13][6].CLK
clk => bits[13][7].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[12][6].CLK
clk => bits[12][7].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[11][6].CLK
clk => bits[11][7].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
drop[0] <= bits[0][7].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][7].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][7].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][7].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][7].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][7].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][7].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][7].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][7].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][7].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][7].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][7].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][7].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][7].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev2_buffer
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[13][6].CLK
clk => bits[13][7].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[12][6].CLK
clk => bits[12][7].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[11][6].CLK
clk => bits[11][7].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
drop[0] <= bits[0][7].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][7].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][7].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][7].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][7].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][7].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][7].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][7].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][7].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][7].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][7].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][7].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][7].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][7].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
drop[0] <= bits[0][7].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][7].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][7].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][7].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][7].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][7].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][7].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][7].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][7].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][7].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom
addr[0] => sinetable.RADDR
addr[1] => sinetable.RADDR1
addr[2] => sinetable.RADDR2
addr[3] => sinetable.RADDR3
addr[4] => sinetable.RADDR4
clk => ph[0]~reg0.CLK
clk => ph[1]~reg0.CLK
clk => ph[2]~reg0.CLK
clk => ph[3]~reg0.CLK
clk => ph[4]~reg0.CLK
clk => ph[5]~reg0.CLK
clk => ph[6]~reg0.CLK
clk => ph[7]~reg0.CLK
clk => ph[8]~reg0.CLK
clk => ph[9]~reg0.CLK
clk => ph[10]~reg0.CLK
clk => ph[11]~reg0.CLK
clk => ph[12]~reg0.CLK
clk => ph[13]~reg0.CLK
clk => ph[14]~reg0.CLK
clk => ph[15]~reg0.CLK
clk => ph[16]~reg0.CLK
clk => ph[17]~reg0.CLK
clk => ph[18]~reg0.CLK
clk => ph[19]~reg0.CLK
clk => ph[20]~reg0.CLK
clk => ph[21]~reg0.CLK
clk => ph[22]~reg0.CLK
clk => ph[23]~reg0.CLK
clk => ph[24]~reg0.CLK
clk => ph[25]~reg0.CLK
clk => ph[26]~reg0.CLK
clk => ph[27]~reg0.CLK
clk => ph[28]~reg0.CLK
clk => ph[29]~reg0.CLK
clk => ph[30]~reg0.CLK
clk => ph[31]~reg0.CLK
clk => ph[32]~reg0.CLK
clk => ph[33]~reg0.CLK
clk => ph[34]~reg0.CLK
clk => ph[35]~reg0.CLK
clk => ph[36]~reg0.CLK
clk => ph[37]~reg0.CLK
clk => ph[38]~reg0.CLK
clk => ph[39]~reg0.CLK
clk => ph[40]~reg0.CLK
clk => ph[41]~reg0.CLK
clk => ph[42]~reg0.CLK
clk => ph[43]~reg0.CLK
clk => ph[44]~reg0.CLK
clk => ph[45]~reg0.CLK
ph[0] <= ph[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[1] <= ph[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[2] <= ph[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[3] <= ph[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[4] <= ph[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[5] <= ph[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[6] <= ph[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[7] <= ph[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[8] <= ph[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[9] <= ph[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[10] <= ph[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[11] <= ph[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[12] <= ph[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[13] <= ph[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[14] <= ph[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[15] <= ph[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[16] <= ph[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[17] <= ph[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[18] <= ph[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[19] <= ph[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[20] <= ph[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[21] <= ph[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[22] <= ph[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[23] <= ph[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[24] <= ph[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[25] <= ph[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[26] <= ph[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[27] <= ph[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[28] <= ph[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[29] <= ph[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[30] <= ph[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[31] <= ph[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[32] <= ph[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[33] <= ph[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[34] <= ph[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[35] <= ph[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[36] <= ph[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[37] <= ph[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[38] <= ph[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[39] <= ph[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[40] <= ph[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[41] <= ph[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[42] <= ph[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[43] <= ph[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[44] <= ph[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[45] <= ph[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom
addr[0] => explut.RADDR
addr[1] => explut.RADDR1
addr[2] => explut.RADDR2
addr[3] => explut.RADDR3
addr[4] => explut.RADDR4
clk => exp[0]~reg0.CLK
clk => exp[1]~reg0.CLK
clk => exp[2]~reg0.CLK
clk => exp[3]~reg0.CLK
clk => exp[4]~reg0.CLK
clk => exp[5]~reg0.CLK
clk => exp[6]~reg0.CLK
clk => exp[7]~reg0.CLK
clk => exp[8]~reg0.CLK
clk => exp[9]~reg0.CLK
clk => exp[10]~reg0.CLK
clk => exp[11]~reg0.CLK
clk => exp[12]~reg0.CLK
clk => exp[13]~reg0.CLK
clk => exp[14]~reg0.CLK
clk => exp[15]~reg0.CLK
clk => exp[16]~reg0.CLK
clk => exp[17]~reg0.CLK
clk => exp[18]~reg0.CLK
clk => exp[19]~reg0.CLK
clk => exp[20]~reg0.CLK
clk => exp[21]~reg0.CLK
clk => exp[22]~reg0.CLK
clk => exp[23]~reg0.CLK
clk => exp[24]~reg0.CLK
clk => exp[25]~reg0.CLK
clk => exp[26]~reg0.CLK
clk => exp[27]~reg0.CLK
clk => exp[28]~reg0.CLK
clk => exp[29]~reg0.CLK
clk => exp[30]~reg0.CLK
clk => exp[31]~reg0.CLK
clk => exp[32]~reg0.CLK
clk => exp[33]~reg0.CLK
clk => exp[34]~reg0.CLK
clk => exp[35]~reg0.CLK
clk => exp[36]~reg0.CLK
clk => exp[37]~reg0.CLK
clk => exp[38]~reg0.CLK
clk => exp[39]~reg0.CLK
clk => exp[40]~reg0.CLK
clk => exp[41]~reg0.CLK
clk => exp[42]~reg0.CLK
clk => exp[43]~reg0.CLK
clk => exp[44]~reg0.CLK
exp[0] <= exp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[1] <= exp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[2] <= exp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[3] <= exp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[4] <= exp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[5] <= exp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[6] <= exp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[7] <= exp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[8] <= exp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[9] <= exp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[10] <= exp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[11] <= exp[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[12] <= exp[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[13] <= exp[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[14] <= exp[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[15] <= exp[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[16] <= exp[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[17] <= exp[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[18] <= exp[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[19] <= exp[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[20] <= exp[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[21] <= exp[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[22] <= exp[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[23] <= exp[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[24] <= exp[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[25] <= exp[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[26] <= exp[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[27] <= exp[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[28] <= exp[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[29] <= exp[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[30] <= exp[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[31] <= exp[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[32] <= exp[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[33] <= exp[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[34] <= exp[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[35] <= exp[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[36] <= exp[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[37] <= exp[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[38] <= exp[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[39] <= exp[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[40] <= exp[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[41] <= exp[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[42] <= exp[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[43] <= exp[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[44] <= exp[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
drop[0] <= bits[0][3].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][3].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][3].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][3].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][3].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][3].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][3].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][3].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][3].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][3].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][3].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][3].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][3].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][3].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
din[0] => bits[0][0].DATAIN
drop[0] <= bits[0][2].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise
rst => rst.IN1
clk => clk.IN1
nfrq[0] => ~NO_FANOUT~
nfrq[1] => cnt.DATAB
nfrq[2] => cnt.DATAB
nfrq[3] => cnt.DATAB
nfrq[4] => cnt.DATAB
eg[0] => out.IN1
eg[1] => out.IN1
eg[2] => out.IN1
eg[3] => out.IN1
eg[4] => out.IN1
eg[5] => out.IN1
eg[6] => out.IN1
eg[7] => out.IN1
eg[8] => out.IN1
eg[9] => out.IN1
op31_no => cnt.OUTPUTSELECT
op31_no => cnt.OUTPUTSELECT
op31_no => cnt.OUTPUTSELECT
op31_no => cnt.OUTPUTSELECT
op31_no => base.OUTPUTSELECT
op31_no => out[0]~reg0.ENA
op31_no => out[1]~reg0.ENA
op31_no => out[2]~reg0.ENA
op31_no => out[3]~reg0.ENA
op31_no => out[4]~reg0.ENA
op31_no => out[5]~reg0.ENA
op31_no => out[6]~reg0.ENA
op31_no => out[7]~reg0.ENA
op31_no => out[8]~reg0.ENA
op31_no => out[9]~reg0.ENA
op31_no => out[10]~reg0.ENA
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
rst => bb.OUTPUTSELECT
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
out <= bb[16].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc
rst => sum_all.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xleft.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => xright.OUTPUTSELECT
rst => pre_left[0].ENA
rst => pre_left[1].ENA
rst => pre_left[2].ENA
rst => pre_left[3].ENA
rst => pre_left[4].ENA
rst => pre_left[5].ENA
rst => pre_left[6].ENA
rst => pre_left[7].ENA
rst => pre_left[8].ENA
rst => pre_left[9].ENA
rst => pre_left[10].ENA
rst => pre_left[11].ENA
rst => pre_left[12].ENA
rst => pre_left[13].ENA
rst => pre_left[14].ENA
rst => pre_left[15].ENA
rst => pre_right[0].ENA
rst => pre_right[1].ENA
rst => pre_right[2].ENA
rst => pre_right[3].ENA
rst => pre_right[4].ENA
rst => pre_right[5].ENA
rst => pre_right[6].ENA
rst => pre_right[7].ENA
rst => pre_right[8].ENA
rst => pre_right[9].ENA
rst => pre_right[10].ENA
rst => pre_right[11].ENA
rst => pre_right[12].ENA
rst => pre_right[13].ENA
rst => pre_right[14].ENA
rst => pre_right[15].ENA
clk => clk.IN1
m1_enters => sum_en.IN0
m2_enters => sum_en.IN1
m2_enters => Mux0.IN4
m2_enters => Mux0.IN5
m2_enters => Mux0.IN6
m2_enters => Mux0.IN7
c1_enters => sum_all.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => Mux0.IN2
c1_enters => Mux0.IN3
c2_enters => sum_all.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
op31_acc => always0.IN0
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
con_I[0] => Mux0.IN10
con_I[1] => Mux0.IN9
con_I[2] => Mux0.IN8
op_out[0] => op_val[0].DATAA
op_out[1] => op_val[1].DATAA
op_out[2] => op_val[2].DATAA
op_out[3] => op_val[3].DATAA
op_out[4] => op_val[4].DATAA
op_out[5] => op_val[5].DATAA
op_out[6] => op_val[6].DATAA
op_out[7] => op_val[7].DATAA
op_out[8] => op_val[8].DATAA
op_out[9] => op_val[9].DATAA
op_out[10] => op_val[10].DATAA
op_out[11] => op_val[11].DATAA
op_out[12] => op_val[12].DATAA
op_out[13] => op_val[13].DATAA
ne => always0.IN1
noise[0] => op_val[1].DATAB
noise[1] => op_val[2].DATAB
noise[2] => op_val[3].DATAB
noise[3] => op_val[4].DATAB
noise[4] => op_val[5].DATAB
noise[5] => op_val[6].DATAB
noise[6] => op_val[7].DATAB
noise[7] => op_val[8].DATAB
noise[8] => op_val[9].DATAB
noise[9] => op_val[10].DATAB
noise[10] => op_val[13].DATAB
noise[10] => op_val[12].DATAB
noise[10] => op_val[11].DATAB
left[0] <= jt51_exp2lin:left_reconstruct.lin
left[1] <= jt51_exp2lin:left_reconstruct.lin
left[2] <= jt51_exp2lin:left_reconstruct.lin
left[3] <= jt51_exp2lin:left_reconstruct.lin
left[4] <= jt51_exp2lin:left_reconstruct.lin
left[5] <= jt51_exp2lin:left_reconstruct.lin
left[6] <= jt51_exp2lin:left_reconstruct.lin
left[7] <= jt51_exp2lin:left_reconstruct.lin
left[8] <= jt51_exp2lin:left_reconstruct.lin
left[9] <= jt51_exp2lin:left_reconstruct.lin
left[10] <= jt51_exp2lin:left_reconstruct.lin
left[11] <= jt51_exp2lin:left_reconstruct.lin
left[12] <= jt51_exp2lin:left_reconstruct.lin
left[13] <= jt51_exp2lin:left_reconstruct.lin
left[14] <= jt51_exp2lin:left_reconstruct.lin
left[15] <= jt51_exp2lin:left_reconstruct.lin
right[0] <= jt51_exp2lin:right_reconstruct.lin
right[1] <= jt51_exp2lin:right_reconstruct.lin
right[2] <= jt51_exp2lin:right_reconstruct.lin
right[3] <= jt51_exp2lin:right_reconstruct.lin
right[4] <= jt51_exp2lin:right_reconstruct.lin
right[5] <= jt51_exp2lin:right_reconstruct.lin
right[6] <= jt51_exp2lin:right_reconstruct.lin
right[7] <= jt51_exp2lin:right_reconstruct.lin
right[8] <= jt51_exp2lin:right_reconstruct.lin
right[9] <= jt51_exp2lin:right_reconstruct.lin
right[10] <= jt51_exp2lin:right_reconstruct.lin
right[11] <= jt51_exp2lin:right_reconstruct.lin
right[12] <= jt51_exp2lin:right_reconstruct.lin
right[13] <= jt51_exp2lin:right_reconstruct.lin
right[14] <= jt51_exp2lin:right_reconstruct.lin
right[15] <= jt51_exp2lin:right_reconstruct.lin
xleft[0] <= xleft[0].DB_MAX_OUTPUT_PORT_TYPE
xleft[1] <= xleft[1].DB_MAX_OUTPUT_PORT_TYPE
xleft[2] <= xleft[2].DB_MAX_OUTPUT_PORT_TYPE
xleft[3] <= xleft[3].DB_MAX_OUTPUT_PORT_TYPE
xleft[4] <= xleft[4].DB_MAX_OUTPUT_PORT_TYPE
xleft[5] <= xleft[5].DB_MAX_OUTPUT_PORT_TYPE
xleft[6] <= xleft[6].DB_MAX_OUTPUT_PORT_TYPE
xleft[7] <= xleft[7].DB_MAX_OUTPUT_PORT_TYPE
xleft[8] <= xleft[8].DB_MAX_OUTPUT_PORT_TYPE
xleft[9] <= xleft[9].DB_MAX_OUTPUT_PORT_TYPE
xleft[10] <= xleft[10].DB_MAX_OUTPUT_PORT_TYPE
xleft[11] <= xleft[11].DB_MAX_OUTPUT_PORT_TYPE
xleft[12] <= xleft[12].DB_MAX_OUTPUT_PORT_TYPE
xleft[13] <= xleft[13].DB_MAX_OUTPUT_PORT_TYPE
xleft[14] <= xleft[14].DB_MAX_OUTPUT_PORT_TYPE
xleft[15] <= xleft[15].DB_MAX_OUTPUT_PORT_TYPE
xright[0] <= xright[0].DB_MAX_OUTPUT_PORT_TYPE
xright[1] <= xright[1].DB_MAX_OUTPUT_PORT_TYPE
xright[2] <= xright[2].DB_MAX_OUTPUT_PORT_TYPE
xright[3] <= xright[3].DB_MAX_OUTPUT_PORT_TYPE
xright[4] <= xright[4].DB_MAX_OUTPUT_PORT_TYPE
xright[5] <= xright[5].DB_MAX_OUTPUT_PORT_TYPE
xright[6] <= xright[6].DB_MAX_OUTPUT_PORT_TYPE
xright[7] <= xright[7].DB_MAX_OUTPUT_PORT_TYPE
xright[8] <= xright[8].DB_MAX_OUTPUT_PORT_TYPE
xright[9] <= xright[9].DB_MAX_OUTPUT_PORT_TYPE
xright[10] <= xright[10].DB_MAX_OUTPUT_PORT_TYPE
xright[11] <= xright[11].DB_MAX_OUTPUT_PORT_TYPE
xright[12] <= xright[12].DB_MAX_OUTPUT_PORT_TYPE
xright[13] <= xright[13].DB_MAX_OUTPUT_PORT_TYPE
xright[14] <= xright[14].DB_MAX_OUTPUT_PORT_TYPE
xright[15] <= xright[15].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc
clk => bits[15][0].CLK
clk => bits[15][1].CLK
clk => bits[15][2].CLK
clk => bits[15][3].CLK
clk => bits[15][4].CLK
clk => bits[15][5].CLK
clk => bits[15][6].CLK
clk => bits[15][7].CLK
clk => bits[14][0].CLK
clk => bits[14][1].CLK
clk => bits[14][2].CLK
clk => bits[14][3].CLK
clk => bits[14][4].CLK
clk => bits[14][5].CLK
clk => bits[14][6].CLK
clk => bits[14][7].CLK
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[13][6].CLK
clk => bits[13][7].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[12][6].CLK
clk => bits[12][7].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[11][6].CLK
clk => bits[11][7].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
din[14] => bits[14][0].DATAIN
din[15] => bits[15][0].DATAIN
drop[0] <= bits[0][7].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][7].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][7].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][7].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][7].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][7].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][7].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][7].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][7].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][7].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][7].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][7].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][7].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][7].DB_MAX_OUTPUT_PORT_TYPE
drop[14] <= bits[14][7].DB_MAX_OUTPUT_PORT_TYPE
drop[15] <= bits[15][7].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_exp2lin:left_reconstruct
lin[0] <= lin.DB_MAX_OUTPUT_PORT_TYPE
lin[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
lin[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
lin[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
lin[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
lin[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
lin[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
lin[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
lin[8] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
lin[9] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
lin[10] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
lin[11] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
lin[12] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
lin[13] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
lin[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
lin[15] <= lin.DB_MAX_OUTPUT_PORT_TYPE
man[0] => Mux8.IN7
man[0] => Mux9.IN7
man[0] => Mux10.IN7
man[0] => Mux11.IN7
man[0] => Mux12.IN7
man[0] => Mux13.IN7
man[0] => lin.DATAB
man[1] => Mux7.IN7
man[1] => Mux8.IN6
man[1] => Mux9.IN6
man[1] => Mux10.IN6
man[1] => Mux11.IN6
man[1] => Mux12.IN6
man[1] => Mux13.IN6
man[2] => Mux6.IN7
man[2] => Mux7.IN6
man[2] => Mux8.IN5
man[2] => Mux9.IN5
man[2] => Mux10.IN5
man[2] => Mux11.IN5
man[2] => Mux12.IN5
man[3] => Mux5.IN7
man[3] => Mux6.IN6
man[3] => Mux7.IN5
man[3] => Mux8.IN4
man[3] => Mux9.IN4
man[3] => Mux10.IN4
man[3] => Mux11.IN4
man[4] => Mux4.IN7
man[4] => Mux5.IN6
man[4] => Mux6.IN5
man[4] => Mux7.IN4
man[4] => Mux8.IN3
man[4] => Mux9.IN3
man[4] => Mux10.IN3
man[5] => Mux3.IN7
man[5] => Mux4.IN6
man[5] => Mux5.IN5
man[5] => Mux6.IN4
man[5] => Mux7.IN3
man[5] => Mux8.IN2
man[5] => Mux9.IN2
man[6] => Mux2.IN7
man[6] => Mux3.IN6
man[6] => Mux4.IN5
man[6] => Mux5.IN4
man[6] => Mux6.IN3
man[6] => Mux7.IN2
man[6] => Mux8.IN1
man[7] => Mux1.IN7
man[7] => Mux2.IN6
man[7] => Mux3.IN5
man[7] => Mux4.IN4
man[7] => Mux5.IN3
man[7] => Mux6.IN2
man[7] => Mux7.IN1
man[8] => Mux0.IN7
man[8] => Mux1.IN6
man[8] => Mux2.IN5
man[8] => Mux3.IN4
man[8] => Mux4.IN3
man[8] => Mux5.IN2
man[8] => Mux6.IN1
man[9] => lin.DATAA
man[9] => Mux0.IN1
man[9] => Mux0.IN2
man[9] => Mux0.IN3
man[9] => Mux0.IN4
man[9] => Mux0.IN5
man[9] => Mux0.IN6
man[9] => Mux1.IN1
man[9] => Mux1.IN2
man[9] => Mux1.IN3
man[9] => Mux1.IN4
man[9] => Mux1.IN5
man[9] => Mux2.IN1
man[9] => Mux2.IN2
man[9] => Mux2.IN3
man[9] => Mux2.IN4
man[9] => Mux3.IN1
man[9] => Mux3.IN2
man[9] => Mux3.IN3
man[9] => Mux4.IN1
man[9] => Mux4.IN2
man[9] => Mux5.IN1
exp[0] => Decoder0.IN2
exp[0] => Mux0.IN10
exp[0] => Mux1.IN10
exp[0] => Mux2.IN10
exp[0] => Mux3.IN10
exp[0] => Mux4.IN10
exp[0] => Mux5.IN10
exp[0] => Mux6.IN10
exp[0] => Mux7.IN10
exp[0] => Mux8.IN10
exp[0] => Mux9.IN10
exp[0] => Mux10.IN10
exp[0] => Mux11.IN10
exp[0] => Mux12.IN10
exp[0] => Mux13.IN10
exp[1] => Decoder0.IN1
exp[1] => Mux0.IN9
exp[1] => Mux1.IN9
exp[1] => Mux2.IN9
exp[1] => Mux3.IN9
exp[1] => Mux4.IN9
exp[1] => Mux5.IN9
exp[1] => Mux6.IN9
exp[1] => Mux7.IN9
exp[1] => Mux8.IN9
exp[1] => Mux9.IN9
exp[1] => Mux10.IN9
exp[1] => Mux11.IN9
exp[1] => Mux12.IN9
exp[1] => Mux13.IN9
exp[2] => Decoder0.IN0
exp[2] => Mux0.IN8
exp[2] => Mux1.IN8
exp[2] => Mux2.IN8
exp[2] => Mux3.IN8
exp[2] => Mux4.IN8
exp[2] => Mux5.IN8
exp[2] => Mux6.IN8
exp[2] => Mux7.IN8
exp[2] => Mux8.IN8
exp[2] => Mux9.IN8
exp[2] => Mux10.IN8
exp[2] => Mux11.IN8
exp[2] => Mux12.IN8
exp[2] => Mux13.IN8


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_exp2lin:right_reconstruct
lin[0] <= lin.DB_MAX_OUTPUT_PORT_TYPE
lin[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
lin[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
lin[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
lin[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
lin[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
lin[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
lin[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
lin[8] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
lin[9] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
lin[10] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
lin[11] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
lin[12] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
lin[13] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
lin[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
lin[15] <= lin.DB_MAX_OUTPUT_PORT_TYPE
man[0] => Mux8.IN7
man[0] => Mux9.IN7
man[0] => Mux10.IN7
man[0] => Mux11.IN7
man[0] => Mux12.IN7
man[0] => Mux13.IN7
man[0] => lin.DATAB
man[1] => Mux7.IN7
man[1] => Mux8.IN6
man[1] => Mux9.IN6
man[1] => Mux10.IN6
man[1] => Mux11.IN6
man[1] => Mux12.IN6
man[1] => Mux13.IN6
man[2] => Mux6.IN7
man[2] => Mux7.IN6
man[2] => Mux8.IN5
man[2] => Mux9.IN5
man[2] => Mux10.IN5
man[2] => Mux11.IN5
man[2] => Mux12.IN5
man[3] => Mux5.IN7
man[3] => Mux6.IN6
man[3] => Mux7.IN5
man[3] => Mux8.IN4
man[3] => Mux9.IN4
man[3] => Mux10.IN4
man[3] => Mux11.IN4
man[4] => Mux4.IN7
man[4] => Mux5.IN6
man[4] => Mux6.IN5
man[4] => Mux7.IN4
man[4] => Mux8.IN3
man[4] => Mux9.IN3
man[4] => Mux10.IN3
man[5] => Mux3.IN7
man[5] => Mux4.IN6
man[5] => Mux5.IN5
man[5] => Mux6.IN4
man[5] => Mux7.IN3
man[5] => Mux8.IN2
man[5] => Mux9.IN2
man[6] => Mux2.IN7
man[6] => Mux3.IN6
man[6] => Mux4.IN5
man[6] => Mux5.IN4
man[6] => Mux6.IN3
man[6] => Mux7.IN2
man[6] => Mux8.IN1
man[7] => Mux1.IN7
man[7] => Mux2.IN6
man[7] => Mux3.IN5
man[7] => Mux4.IN4
man[7] => Mux5.IN3
man[7] => Mux6.IN2
man[7] => Mux7.IN1
man[8] => Mux0.IN7
man[8] => Mux1.IN6
man[8] => Mux2.IN5
man[8] => Mux3.IN4
man[8] => Mux4.IN3
man[8] => Mux5.IN2
man[8] => Mux6.IN1
man[9] => lin.DATAA
man[9] => Mux0.IN1
man[9] => Mux0.IN2
man[9] => Mux0.IN3
man[9] => Mux0.IN4
man[9] => Mux0.IN5
man[9] => Mux0.IN6
man[9] => Mux1.IN1
man[9] => Mux1.IN2
man[9] => Mux1.IN3
man[9] => Mux1.IN4
man[9] => Mux1.IN5
man[9] => Mux2.IN1
man[9] => Mux2.IN2
man[9] => Mux2.IN3
man[9] => Mux2.IN4
man[9] => Mux3.IN1
man[9] => Mux3.IN2
man[9] => Mux3.IN3
man[9] => Mux4.IN1
man[9] => Mux4.IN2
man[9] => Mux5.IN1
exp[0] => Decoder0.IN2
exp[0] => Mux0.IN10
exp[0] => Mux1.IN10
exp[0] => Mux2.IN10
exp[0] => Mux3.IN10
exp[0] => Mux4.IN10
exp[0] => Mux5.IN10
exp[0] => Mux6.IN10
exp[0] => Mux7.IN10
exp[0] => Mux8.IN10
exp[0] => Mux9.IN10
exp[0] => Mux10.IN10
exp[0] => Mux11.IN10
exp[0] => Mux12.IN10
exp[0] => Mux13.IN10
exp[1] => Decoder0.IN1
exp[1] => Mux0.IN9
exp[1] => Mux1.IN9
exp[1] => Mux2.IN9
exp[1] => Mux3.IN9
exp[1] => Mux4.IN9
exp[1] => Mux5.IN9
exp[1] => Mux6.IN9
exp[1] => Mux7.IN9
exp[1] => Mux8.IN9
exp[1] => Mux9.IN9
exp[1] => Mux10.IN9
exp[1] => Mux11.IN9
exp[1] => Mux12.IN9
exp[1] => Mux13.IN9
exp[2] => Decoder0.IN0
exp[2] => Mux0.IN8
exp[2] => Mux1.IN8
exp[2] => Mux2.IN8
exp[2] => Mux3.IN8
exp[2] => Mux4.IN8
exp[2] => Mux5.IN8
exp[2] => Mux6.IN8
exp[2] => Mux7.IN8
exp[2] => Mux8.IN8
exp[2] => Mux9.IN8
exp[2] => Mux10.IN8
exp[2] => Mux11.IN8
exp[2] => Mux12.IN8
exp[2] => Mux13.IN8


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_lin2exp:left2exp
lin[0] => Selector9.IN13
lin[1] => Selector8.IN13
lin[1] => Selector9.IN12
lin[2] => Selector7.IN13
lin[2] => Selector8.IN12
lin[2] => Selector9.IN11
lin[3] => Selector6.IN13
lin[3] => Selector7.IN12
lin[3] => Selector8.IN11
lin[3] => Selector9.IN10
lin[4] => Selector5.IN13
lin[4] => Selector6.IN12
lin[4] => Selector7.IN11
lin[4] => Selector8.IN10
lin[4] => Selector9.IN9
lin[5] => Selector4.IN13
lin[5] => Selector5.IN12
lin[5] => Selector6.IN11
lin[5] => Selector7.IN10
lin[5] => Selector8.IN9
lin[5] => Selector9.IN8
lin[6] => Selector3.IN13
lin[6] => Selector4.IN12
lin[6] => Selector5.IN11
lin[6] => Selector6.IN10
lin[6] => Selector7.IN9
lin[6] => Selector8.IN8
lin[6] => Selector9.IN7
lin[7] => Selector2.IN13
lin[7] => Selector3.IN12
lin[7] => Selector4.IN11
lin[7] => Selector5.IN10
lin[7] => Selector6.IN9
lin[7] => Selector7.IN8
lin[7] => Selector8.IN7
lin[8] => Selector1.IN13
lin[8] => Selector2.IN12
lin[8] => Selector3.IN11
lin[8] => Selector4.IN10
lin[8] => Selector5.IN9
lin[8] => Selector6.IN8
lin[8] => Selector7.IN7
lin[9] => Decoder0.IN6
lin[9] => Selector0.IN13
lin[9] => Selector1.IN12
lin[9] => Selector2.IN11
lin[9] => Selector3.IN10
lin[9] => Selector4.IN9
lin[9] => Selector5.IN8
lin[9] => Selector6.IN7
lin[10] => Decoder0.IN5
lin[10] => Selector0.IN12
lin[10] => Selector1.IN11
lin[10] => Selector2.IN10
lin[10] => Selector3.IN9
lin[10] => Selector4.IN8
lin[10] => Selector5.IN7
lin[11] => Decoder0.IN4
lin[11] => Selector0.IN11
lin[11] => Selector1.IN10
lin[11] => Selector2.IN9
lin[11] => Selector3.IN8
lin[11] => Selector4.IN7
lin[12] => Decoder0.IN3
lin[12] => Selector0.IN10
lin[12] => Selector1.IN9
lin[12] => Selector2.IN8
lin[12] => Selector3.IN7
lin[13] => Decoder0.IN2
lin[13] => Selector0.IN9
lin[13] => Selector1.IN8
lin[13] => Selector2.IN7
lin[14] => Decoder0.IN1
lin[14] => Selector0.IN8
lin[14] => Selector1.IN7
lin[15] => Decoder0.IN0
lin[15] => Selector0.IN7
man[0] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
man[1] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
man[2] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
man[3] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
man[4] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
man[5] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
man[6] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
man[7] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
man[8] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
man[9] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
exp[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
exp[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
exp[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_lin2exp:right2exp
lin[0] => Selector9.IN13
lin[1] => Selector8.IN13
lin[1] => Selector9.IN12
lin[2] => Selector7.IN13
lin[2] => Selector8.IN12
lin[2] => Selector9.IN11
lin[3] => Selector6.IN13
lin[3] => Selector7.IN12
lin[3] => Selector8.IN11
lin[3] => Selector9.IN10
lin[4] => Selector5.IN13
lin[4] => Selector6.IN12
lin[4] => Selector7.IN11
lin[4] => Selector8.IN10
lin[4] => Selector9.IN9
lin[5] => Selector4.IN13
lin[5] => Selector5.IN12
lin[5] => Selector6.IN11
lin[5] => Selector7.IN10
lin[5] => Selector8.IN9
lin[5] => Selector9.IN8
lin[6] => Selector3.IN13
lin[6] => Selector4.IN12
lin[6] => Selector5.IN11
lin[6] => Selector6.IN10
lin[6] => Selector7.IN9
lin[6] => Selector8.IN8
lin[6] => Selector9.IN7
lin[7] => Selector2.IN13
lin[7] => Selector3.IN12
lin[7] => Selector4.IN11
lin[7] => Selector5.IN10
lin[7] => Selector6.IN9
lin[7] => Selector7.IN8
lin[7] => Selector8.IN7
lin[8] => Selector1.IN13
lin[8] => Selector2.IN12
lin[8] => Selector3.IN11
lin[8] => Selector4.IN10
lin[8] => Selector5.IN9
lin[8] => Selector6.IN8
lin[8] => Selector7.IN7
lin[9] => Decoder0.IN6
lin[9] => Selector0.IN13
lin[9] => Selector1.IN12
lin[9] => Selector2.IN11
lin[9] => Selector3.IN10
lin[9] => Selector4.IN9
lin[9] => Selector5.IN8
lin[9] => Selector6.IN7
lin[10] => Decoder0.IN5
lin[10] => Selector0.IN12
lin[10] => Selector1.IN11
lin[10] => Selector2.IN10
lin[10] => Selector3.IN9
lin[10] => Selector4.IN8
lin[10] => Selector5.IN7
lin[11] => Decoder0.IN4
lin[11] => Selector0.IN11
lin[11] => Selector1.IN10
lin[11] => Selector2.IN9
lin[11] => Selector3.IN8
lin[11] => Selector4.IN7
lin[12] => Decoder0.IN3
lin[12] => Selector0.IN10
lin[12] => Selector1.IN9
lin[12] => Selector2.IN8
lin[12] => Selector3.IN7
lin[13] => Decoder0.IN2
lin[13] => Selector0.IN9
lin[13] => Selector1.IN8
lin[13] => Selector2.IN7
lin[14] => Decoder0.IN1
lin[14] => Selector0.IN8
lin[14] => Selector1.IN7
lin[15] => Decoder0.IN0
lin[15] => Selector0.IN7
man[0] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
man[1] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
man[2] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
man[3] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
man[4] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
man[5] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
man[6] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
man[7] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
man[8] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
man[9] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
exp[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
exp[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
exp[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr
rst => rst.IN1
clk => clk.IN1
d_in[0] => lfo_amd.DATAB
d_in[0] => lfo_pmd.DATAA
d_in[0] => lfo_w.DATAB
d_in[0] => lfo_freq.DATAB
d_in[0] => load_A.DATAB
d_in[0] => set_run_A.DATAB
d_in[0] => value_B.DATAB
d_in[0] => value_A.DATAB
d_in[0] => value_A.DATAB
d_in[0] => nfrq.DATAB
d_in[0] => selected_register.DATAB
d_in[0] => din_latch.DATAA
d_in[0] => clr_run_A.DATAB
d_in[1] => lfo_amd.DATAB
d_in[1] => lfo_pmd.DATAA
d_in[1] => lfo_w.DATAB
d_in[1] => lfo_freq.DATAB
d_in[1] => load_B.DATAB
d_in[1] => set_run_B.DATAB
d_in[1] => value_B.DATAB
d_in[1] => value_A.DATAB
d_in[1] => value_A.DATAB
d_in[1] => nfrq.DATAB
d_in[1] => selected_register.DATAB
d_in[1] => din_latch.DATAA
d_in[1] => clr_run_B.DATAB
d_in[2] => lfo_amd.DATAB
d_in[2] => lfo_pmd.DATAA
d_in[2] => lfo_freq.DATAB
d_in[2] => enable_irq_A.DATAB
d_in[2] => value_B.DATAB
d_in[2] => value_A.DATAB
d_in[2] => nfrq.DATAB
d_in[2] => selected_register.DATAB
d_in[2] => din_latch.DATAA
d_in[3] => lfo_amd.DATAB
d_in[3] => lfo_pmd.DATAA
d_in[3] => lfo_freq.DATAB
d_in[3] => enable_irq_B.DATAB
d_in[3] => value_B.DATAB
d_in[3] => value_A.DATAB
d_in[3] => nfrq.DATAB
d_in[3] => selected_register.DATAB
d_in[3] => din_latch.DATAA
d_in[4] => lfo_amd.DATAB
d_in[4] => lfo_pmd.DATAA
d_in[4] => lfo_freq.DATAB
d_in[4] => clr_flag_A.DATAB
d_in[4] => value_B.DATAB
d_in[4] => value_A.DATAB
d_in[4] => nfrq.DATAB
d_in[4] => selected_register.DATAB
d_in[4] => din_latch.DATAA
d_in[5] => lfo_amd.DATAB
d_in[5] => lfo_pmd.DATAA
d_in[5] => lfo_freq.DATAB
d_in[5] => clr_flag_B.DATAB
d_in[5] => value_B.DATAB
d_in[5] => value_A.DATAB
d_in[5] => selected_register.DATAB
d_in[5] => din_latch.DATAA
d_in[6] => lfo_amd.DATAB
d_in[6] => lfo_pmd.DATAA
d_in[6] => ct1.DATAB
d_in[6] => lfo_freq.DATAB
d_in[6] => value_B.DATAB
d_in[6] => value_A.DATAB
d_in[6] => selected_register.DATAB
d_in[6] => din_latch.DATAA
d_in[7] => ct2.DATAB
d_in[7] => lfo_freq.DATAB
d_in[7] => csm.DATAB
d_in[7] => value_B.DATAB
d_in[7] => value_A.DATAB
d_in[7] => ne.DATAB
d_in[7] => selected_register.DATAB
d_in[7] => din_latch.DATAA
d_in[7] => lfo_amd.OUTPUTSELECT
d_in[7] => lfo_amd.OUTPUTSELECT
d_in[7] => lfo_amd.OUTPUTSELECT
d_in[7] => lfo_amd.OUTPUTSELECT
d_in[7] => lfo_amd.OUTPUTSELECT
d_in[7] => lfo_amd.OUTPUTSELECT
d_in[7] => lfo_amd.OUTPUTSELECT
d_in[7] => lfo_pmd.OUTPUTSELECT
d_in[7] => lfo_pmd.OUTPUTSELECT
d_in[7] => lfo_pmd.OUTPUTSELECT
d_in[7] => lfo_pmd.OUTPUTSELECT
d_in[7] => lfo_pmd.OUTPUTSELECT
d_in[7] => lfo_pmd.OUTPUTSELECT
d_in[7] => lfo_pmd.OUTPUTSELECT
write => always0.IN1
a0 => selected_register.OUTPUTSELECT
a0 => selected_register.OUTPUTSELECT
a0 => selected_register.OUTPUTSELECT
a0 => selected_register.OUTPUTSELECT
a0 => selected_register.OUTPUTSELECT
a0 => selected_register.OUTPUTSELECT
a0 => selected_register.OUTPUTSELECT
a0 => selected_register.OUTPUTSELECT
a0 => din_latch.OUTPUTSELECT
a0 => din_latch.OUTPUTSELECT
a0 => din_latch.OUTPUTSELECT
a0 => din_latch.OUTPUTSELECT
a0 => din_latch.OUTPUTSELECT
a0 => din_latch.OUTPUTSELECT
a0 => din_latch.OUTPUTSELECT
a0 => din_latch.OUTPUTSELECT
a0 => ct2.OUTPUTSELECT
a0 => ct1.OUTPUTSELECT
a0 => lfo_w.OUTPUTSELECT
a0 => lfo_w.OUTPUTSELECT
a0 => lfo_amd.OUTPUTSELECT
a0 => lfo_amd.OUTPUTSELECT
a0 => lfo_amd.OUTPUTSELECT
a0 => lfo_amd.OUTPUTSELECT
a0 => lfo_amd.OUTPUTSELECT
a0 => lfo_amd.OUTPUTSELECT
a0 => lfo_amd.OUTPUTSELECT
a0 => lfo_pmd.OUTPUTSELECT
a0 => lfo_pmd.OUTPUTSELECT
a0 => lfo_pmd.OUTPUTSELECT
a0 => lfo_pmd.OUTPUTSELECT
a0 => lfo_pmd.OUTPUTSELECT
a0 => lfo_pmd.OUTPUTSELECT
a0 => lfo_pmd.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => csm.OUTPUTSELECT
a0 => clr_flag_B.OUTPUTSELECT
a0 => clr_flag_A.OUTPUTSELECT
a0 => enable_irq_B.OUTPUTSELECT
a0 => enable_irq_A.OUTPUTSELECT
a0 => load_B.OUTPUTSELECT
a0 => load_A.OUTPUTSELECT
a0 => clr_run_A.OUTPUTSELECT
a0 => set_run_A.OUTPUTSELECT
a0 => clr_run_B.OUTPUTSELECT
a0 => set_run_B.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => ne.OUTPUTSELECT
a0 => nfrq.OUTPUTSELECT
a0 => nfrq.OUTPUTSELECT
a0 => nfrq.OUTPUTSELECT
a0 => nfrq.OUTPUTSELECT
a0 => nfrq.OUTPUTSELECT
a0 => up_keyon.OUTPUTSELECT
a0 => lfo_rst.OUTPUTSELECT
a0 => up_pms.OUTPUTSELECT
a0 => up_kf.OUTPUTSELECT
a0 => up_kc.OUTPUTSELECT
a0 => up_rl.OUTPUTSELECT
a0 => up_d1l.OUTPUTSELECT
a0 => up_dt2.OUTPUTSELECT
a0 => up_amsen.OUTPUTSELECT
a0 => up_ks.OUTPUTSELECT
a0 => up_tl.OUTPUTSELECT
a0 => up_dt1.OUTPUTSELECT
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
ct1 <= ct1~reg0.DB_MAX_OUTPUT_PORT_TYPE
ct2 <= ct2~reg0.DB_MAX_OUTPUT_PORT_TYPE
ne <= ne~reg0.DB_MAX_OUTPUT_PORT_TYPE
nfrq[0] <= nfrq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nfrq[1] <= nfrq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nfrq[2] <= nfrq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nfrq[3] <= nfrq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nfrq[4] <= nfrq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[0] <= lfo_freq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[1] <= lfo_freq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[2] <= lfo_freq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[3] <= lfo_freq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[4] <= lfo_freq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[5] <= lfo_freq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[6] <= lfo_freq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[7] <= lfo_freq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_w[0] <= lfo_w[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_w[1] <= lfo_w[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_amd[0] <= lfo_amd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_amd[1] <= lfo_amd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_amd[2] <= lfo_amd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_amd[3] <= lfo_amd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_amd[4] <= lfo_amd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_amd[5] <= lfo_amd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_amd[6] <= lfo_amd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_pmd[0] <= lfo_pmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_pmd[1] <= lfo_pmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_pmd[2] <= lfo_pmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_pmd[3] <= lfo_pmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_pmd[4] <= lfo_pmd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_pmd[5] <= lfo_pmd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_pmd[6] <= lfo_pmd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_rst <= lfo_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[0] <= value_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[1] <= value_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[2] <= value_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[3] <= value_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[4] <= value_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[5] <= value_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[6] <= value_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[7] <= value_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[8] <= value_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[9] <= value_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[0] <= value_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[1] <= value_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[2] <= value_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[3] <= value_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[4] <= value_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[5] <= value_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[6] <= value_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[7] <= value_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_A <= load_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_B <= load_B~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_irq_A <= enable_irq_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_irq_B <= enable_irq_B~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_flag_A <= clr_flag_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_flag_B <= clr_flag_B~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_run_A <= clr_run_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_run_B <= clr_run_B~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_run_A <= set_run_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_run_B <= set_run_B~reg0.DB_MAX_OUTPUT_PORT_TYPE
overflow_A => overflow_A.IN1
rl_I[0] <= jt51_reg:u_reg.rl_I
rl_I[1] <= jt51_reg:u_reg.rl_I
fb_II[0] <= jt51_reg:u_reg.fb_II
fb_II[1] <= jt51_reg:u_reg.fb_II
fb_II[2] <= jt51_reg:u_reg.fb_II
con_I[0] <= jt51_reg:u_reg.con_I
con_I[1] <= jt51_reg:u_reg.con_I
con_I[2] <= jt51_reg:u_reg.con_I
kc_I[0] <= jt51_reg:u_reg.kc_I
kc_I[1] <= jt51_reg:u_reg.kc_I
kc_I[2] <= jt51_reg:u_reg.kc_I
kc_I[3] <= jt51_reg:u_reg.kc_I
kc_I[4] <= jt51_reg:u_reg.kc_I
kc_I[5] <= jt51_reg:u_reg.kc_I
kc_I[6] <= jt51_reg:u_reg.kc_I
kf_I[0] <= jt51_reg:u_reg.kf_I
kf_I[1] <= jt51_reg:u_reg.kf_I
kf_I[2] <= jt51_reg:u_reg.kf_I
kf_I[3] <= jt51_reg:u_reg.kf_I
kf_I[4] <= jt51_reg:u_reg.kf_I
kf_I[5] <= jt51_reg:u_reg.kf_I
pms_I[0] <= jt51_reg:u_reg.pms_I
pms_I[1] <= jt51_reg:u_reg.pms_I
pms_I[2] <= jt51_reg:u_reg.pms_I
ams_VII[0] <= jt51_reg:u_reg.ams_VII
ams_VII[1] <= jt51_reg:u_reg.ams_VII
dt1_II[0] <= jt51_reg:u_reg.dt1_II
dt1_II[1] <= jt51_reg:u_reg.dt1_II
dt1_II[2] <= jt51_reg:u_reg.dt1_II
mul_VI[0] <= jt51_reg:u_reg.mul_VI
mul_VI[1] <= jt51_reg:u_reg.mul_VI
mul_VI[2] <= jt51_reg:u_reg.mul_VI
mul_VI[3] <= jt51_reg:u_reg.mul_VI
tl_VII[0] <= jt51_reg:u_reg.tl_VII
tl_VII[1] <= jt51_reg:u_reg.tl_VII
tl_VII[2] <= jt51_reg:u_reg.tl_VII
tl_VII[3] <= jt51_reg:u_reg.tl_VII
tl_VII[4] <= jt51_reg:u_reg.tl_VII
tl_VII[5] <= jt51_reg:u_reg.tl_VII
tl_VII[6] <= jt51_reg:u_reg.tl_VII
ks_III[0] <= jt51_reg:u_reg.ks_III
ks_III[1] <= jt51_reg:u_reg.ks_III
arate_II[0] <= jt51_reg:u_reg.arate_II
arate_II[1] <= jt51_reg:u_reg.arate_II
arate_II[2] <= jt51_reg:u_reg.arate_II
arate_II[3] <= jt51_reg:u_reg.arate_II
arate_II[4] <= jt51_reg:u_reg.arate_II
amsen_VII <= jt51_reg:u_reg.amsen_VII
rate1_II[0] <= jt51_reg:u_reg.rate1_II
rate1_II[1] <= jt51_reg:u_reg.rate1_II
rate1_II[2] <= jt51_reg:u_reg.rate1_II
rate1_II[3] <= jt51_reg:u_reg.rate1_II
rate1_II[4] <= jt51_reg:u_reg.rate1_II
dt2_I[0] <= jt51_reg:u_reg.dt2_I
dt2_I[1] <= jt51_reg:u_reg.dt2_I
rate2_II[0] <= jt51_reg:u_reg.rate2_II
rate2_II[1] <= jt51_reg:u_reg.rate2_II
rate2_II[2] <= jt51_reg:u_reg.rate2_II
rate2_II[3] <= jt51_reg:u_reg.rate2_II
rate2_II[4] <= jt51_reg:u_reg.rate2_II
d1l_I[0] <= jt51_reg:u_reg.d1l_I
d1l_I[1] <= jt51_reg:u_reg.d1l_I
d1l_I[2] <= jt51_reg:u_reg.d1l_I
d1l_I[3] <= jt51_reg:u_reg.d1l_I
rrate_II[0] <= jt51_reg:u_reg.rrate_II
rrate_II[1] <= jt51_reg:u_reg.rrate_II
rrate_II[2] <= jt51_reg:u_reg.rrate_II
rrate_II[3] <= jt51_reg:u_reg.rrate_II
keyon_II <= jt51_reg:u_reg.keyon_II
cur_op[0] <= jt51_reg:u_reg.cur_op
cur_op[1] <= jt51_reg:u_reg.cur_op
op31_no <= jt51_reg:u_reg.op31_no
op31_acc <= jt51_reg:u_reg.op31_acc
zero <= jt51_reg:u_reg.zero
m1_enters <= jt51_reg:u_reg.m1_enters
m2_enters <= jt51_reg:u_reg.m2_enters
c1_enters <= jt51_reg:u_reg.c1_enters
c2_enters <= jt51_reg:u_reg.c2_enters
use_prevprev1 <= jt51_reg:u_reg.use_prevprev1
use_internal_x <= jt51_reg:u_reg.use_internal_x
use_internal_y <= jt51_reg:u_reg.use_internal_y
use_prev2 <= jt51_reg:u_reg.use_prev2
use_prev1 <= jt51_reg:u_reg.use_prev1


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg
rst => rst.IN1
clk => clk.IN1
d_in[0] => keyon_ch[0].IN1
d_in[1] => keyon_ch[1].IN1
d_in[2] => keyon_ch[2].IN1
d_in[3] => keyon_op[0].IN1
d_in[4] => keyon_op[1].IN1
d_in[5] => keyon_op[2].IN1
d_in[6] => keyon_op[3].IN1
d_in[7] => reg_ch_in[25].DATAB
d_in[7] => reg_ch_in[10].DATAB
d_in[7] => reg_in[27].DATAB
d_in[7] => reg_in[25].DATAB
d_in[7] => reg_in[24].DATAB
d_in[7] => reg_in[22].DATAB
up_rl => comb.IN0
up_rl => up_rl_ch.IN1
up_rl => up_fb_ch.IN1
up_rl => up_con_ch.IN1
up_kc => comb.IN1
up_kc => up_kc_ch.IN1
up_kf => comb.IN1
up_kf => up_kf_ch.IN1
up_pms => comb.IN1
up_pms => up_pms_ch.IN1
up_pms => up_ams_ch.IN1
up_dt1 => comb.IN1
up_dt1 => up_dt1_op.IN1
up_dt1 => up_mul_op.IN1
up_tl => comb.IN1
up_tl => up_tl_op.IN1
up_ks => comb.IN1
up_ks => up_ks_op.IN1
up_ks => up_ar_op.IN1
up_amsen => comb.IN1
up_amsen => up_amsen_op.IN1
up_amsen => up_d1r_op.IN1
up_dt2 => comb.IN1
up_dt2 => up_dt2_op.IN1
up_dt2 => up_d2r_op.IN1
up_d1l => comb.IN1
up_d1l => up_d1l_op.IN1
up_d1l => up_rr_op.IN1
up_keyon => up.IN1
up_keyon => comb.IN1
op[0] => Add0.IN7
op[0] => Equal6.IN6
op[1] => Add0.IN6
op[1] => Equal6.IN5
ch[0] => Add0.IN10
ch[0] => Equal6.IN9
ch[1] => Add0.IN9
ch[1] => Equal6.IN8
ch[2] => Add0.IN8
ch[2] => Equal6.IN7
csm => csm.IN1
overflow_A => overflow_A.IN1
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rl_I[0] <= reg_ch_out[24].DB_MAX_OUTPUT_PORT_TYPE
rl_I[1] <= reg_ch_out[25].DB_MAX_OUTPUT_PORT_TYPE
fb_II[0] <= reg_ch_out[21].DB_MAX_OUTPUT_PORT_TYPE
fb_II[1] <= reg_ch_out[22].DB_MAX_OUTPUT_PORT_TYPE
fb_II[2] <= reg_ch_out[23].DB_MAX_OUTPUT_PORT_TYPE
con_I[0] <= con_I[0].DB_MAX_OUTPUT_PORT_TYPE
con_I[1] <= con_I[1].DB_MAX_OUTPUT_PORT_TYPE
con_I[2] <= con_I[2].DB_MAX_OUTPUT_PORT_TYPE
kc_I[0] <= reg_ch_out[11].DB_MAX_OUTPUT_PORT_TYPE
kc_I[1] <= reg_ch_out[12].DB_MAX_OUTPUT_PORT_TYPE
kc_I[2] <= reg_ch_out[13].DB_MAX_OUTPUT_PORT_TYPE
kc_I[3] <= reg_ch_out[14].DB_MAX_OUTPUT_PORT_TYPE
kc_I[4] <= reg_ch_out[15].DB_MAX_OUTPUT_PORT_TYPE
kc_I[5] <= reg_ch_out[16].DB_MAX_OUTPUT_PORT_TYPE
kc_I[6] <= reg_ch_out[17].DB_MAX_OUTPUT_PORT_TYPE
kf_I[0] <= reg_ch_out[5].DB_MAX_OUTPUT_PORT_TYPE
kf_I[1] <= reg_ch_out[6].DB_MAX_OUTPUT_PORT_TYPE
kf_I[2] <= reg_ch_out[7].DB_MAX_OUTPUT_PORT_TYPE
kf_I[3] <= reg_ch_out[8].DB_MAX_OUTPUT_PORT_TYPE
kf_I[4] <= reg_ch_out[9].DB_MAX_OUTPUT_PORT_TYPE
kf_I[5] <= reg_ch_out[10].DB_MAX_OUTPUT_PORT_TYPE
pms_I[0] <= reg_ch_out[0].DB_MAX_OUTPUT_PORT_TYPE
pms_I[1] <= reg_ch_out[1].DB_MAX_OUTPUT_PORT_TYPE
pms_I[2] <= reg_ch_out[2].DB_MAX_OUTPUT_PORT_TYPE
ams_VII[0] <= reg_ch_out[3].DB_MAX_OUTPUT_PORT_TYPE
ams_VII[1] <= reg_ch_out[4].DB_MAX_OUTPUT_PORT_TYPE
dt1_II[0] <= reg_out[39].DB_MAX_OUTPUT_PORT_TYPE
dt1_II[1] <= reg_out[40].DB_MAX_OUTPUT_PORT_TYPE
dt1_II[2] <= reg_out[41].DB_MAX_OUTPUT_PORT_TYPE
mul_VI[0] <= reg_out[35].DB_MAX_OUTPUT_PORT_TYPE
mul_VI[1] <= reg_out[36].DB_MAX_OUTPUT_PORT_TYPE
mul_VI[2] <= reg_out[37].DB_MAX_OUTPUT_PORT_TYPE
mul_VI[3] <= reg_out[38].DB_MAX_OUTPUT_PORT_TYPE
tl_VII[0] <= reg_out[28].DB_MAX_OUTPUT_PORT_TYPE
tl_VII[1] <= reg_out[29].DB_MAX_OUTPUT_PORT_TYPE
tl_VII[2] <= reg_out[30].DB_MAX_OUTPUT_PORT_TYPE
tl_VII[3] <= reg_out[31].DB_MAX_OUTPUT_PORT_TYPE
tl_VII[4] <= reg_out[32].DB_MAX_OUTPUT_PORT_TYPE
tl_VII[5] <= reg_out[33].DB_MAX_OUTPUT_PORT_TYPE
tl_VII[6] <= reg_out[34].DB_MAX_OUTPUT_PORT_TYPE
ks_III[0] <= reg_out[26].DB_MAX_OUTPUT_PORT_TYPE
ks_III[1] <= reg_out[27].DB_MAX_OUTPUT_PORT_TYPE
amsen_VII <= reg_out[25].DB_MAX_OUTPUT_PORT_TYPE
arate_II[0] <= reg_out[14].DB_MAX_OUTPUT_PORT_TYPE
arate_II[1] <= reg_out[15].DB_MAX_OUTPUT_PORT_TYPE
arate_II[2] <= reg_out[16].DB_MAX_OUTPUT_PORT_TYPE
arate_II[3] <= reg_out[17].DB_MAX_OUTPUT_PORT_TYPE
arate_II[4] <= reg_out[18].DB_MAX_OUTPUT_PORT_TYPE
rate1_II[0] <= reg_out[9].DB_MAX_OUTPUT_PORT_TYPE
rate1_II[1] <= reg_out[10].DB_MAX_OUTPUT_PORT_TYPE
rate1_II[2] <= reg_out[11].DB_MAX_OUTPUT_PORT_TYPE
rate1_II[3] <= reg_out[12].DB_MAX_OUTPUT_PORT_TYPE
rate1_II[4] <= reg_out[13].DB_MAX_OUTPUT_PORT_TYPE
rate2_II[0] <= reg_out[4].DB_MAX_OUTPUT_PORT_TYPE
rate2_II[1] <= reg_out[5].DB_MAX_OUTPUT_PORT_TYPE
rate2_II[2] <= reg_out[6].DB_MAX_OUTPUT_PORT_TYPE
rate2_II[3] <= reg_out[7].DB_MAX_OUTPUT_PORT_TYPE
rate2_II[4] <= reg_out[8].DB_MAX_OUTPUT_PORT_TYPE
rrate_II[0] <= reg_out[0].DB_MAX_OUTPUT_PORT_TYPE
rrate_II[1] <= reg_out[1].DB_MAX_OUTPUT_PORT_TYPE
rrate_II[2] <= reg_out[2].DB_MAX_OUTPUT_PORT_TYPE
rrate_II[3] <= reg_out[3].DB_MAX_OUTPUT_PORT_TYPE
dt2_I[0] <= reg_out[23].DB_MAX_OUTPUT_PORT_TYPE
dt2_I[1] <= reg_out[24].DB_MAX_OUTPUT_PORT_TYPE
d1l_I[0] <= reg_out[19].DB_MAX_OUTPUT_PORT_TYPE
d1l_I[1] <= reg_out[20].DB_MAX_OUTPUT_PORT_TYPE
d1l_I[2] <= reg_out[21].DB_MAX_OUTPUT_PORT_TYPE
d1l_I[3] <= reg_out[22].DB_MAX_OUTPUT_PORT_TYPE
keyon_II <= jt51_kon:u_kon.keyon_II
zero <= zero~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_enters <= m1_enters.DB_MAX_OUTPUT_PORT_TYPE
m2_enters <= m2_enters.DB_MAX_OUTPUT_PORT_TYPE
c1_enters <= c1_enters.DB_MAX_OUTPUT_PORT_TYPE
c2_enters <= c2_enters.DB_MAX_OUTPUT_PORT_TYPE
use_prevprev1 <= jt51_mod:u_mod.use_prevprev1
use_internal_x <= jt51_mod:u_mod.use_internal_x
use_internal_y <= jt51_mod:u_mod.use_internal_y
use_prev2 <= jt51_mod:u_mod.use_prev2
use_prev1 <= jt51_mod:u_mod.use_prev1
cur_op[0] <= cur_op[0].DB_MAX_OUTPUT_PORT_TYPE
cur_op[1] <= cur_op[1].DB_MAX_OUTPUT_PORT_TYPE
op31_no <= op31_no~reg0.DB_MAX_OUTPUT_PORT_TYPE
op31_acc <= op31_acc~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon
rst => ~NO_FANOUT~
clk => clk.IN1
keyon_op[0] => din.IN1
keyon_op[1] => din.IN1
keyon_op[2] => din.IN1
keyon_op[3] => din.IN1
keyon_ch[0] => Equal0.IN2
keyon_ch[1] => Equal0.IN1
keyon_ch[2] => Equal0.IN0
cur_op[0] => Decoder0.IN1
cur_op[0] => Decoder1.IN1
cur_op[0] => Decoder2.IN1
cur_op[0] => Decoder3.IN1
cur_op[1] => Decoder0.IN0
cur_op[1] => Decoder1.IN0
cur_op[1] => Decoder2.IN0
cur_op[1] => Decoder3.IN0
cur_ch[0] => Equal0.IN5
cur_ch[1] => Equal0.IN4
cur_ch[2] => Equal0.IN3
up_keyon => din.IN1
csm => keyon_II.IN0
overflow_A => keyon_II.IN1
keyon_II <= keyon_II~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon|jt51_sh:u_konch
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk => bits[0][24].CLK
clk => bits[0][25].CLK
clk => bits[0][26].CLK
clk => bits[0][27].CLK
clk => bits[0][28].CLK
clk => bits[0][29].CLK
clk => bits[0][30].CLK
clk => bits[0][31].CLK
din[0] => bits[0][0].DATAIN
drop[0] <= bits[0][31].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_mod:u_mod
m1_enters => use_prevprev1.IN1
m1_enters => use_prev1.IN1
m2_enters => use_prevprev1.IN1
m2_enters => use_prev2.IN1
m2_enters => use_prev1.IN1
c1_enters => use_prev1.IN1
c2_enters => use_prev2.IN1
c2_enters => use_internal_x.IN1
c2_enters => use_internal_y.IN1
c2_enters => use_prev1.IN1
alg_I[0] => Decoder0.IN2
alg_I[1] => Decoder0.IN1
alg_I[2] => Decoder0.IN0
use_prevprev1 <= use_prevprev1.DB_MAX_OUTPUT_PORT_TYPE
use_internal_x <= use_internal_x.DB_MAX_OUTPUT_PORT_TYPE
use_internal_y <= use_internal_y.DB_MAX_OUTPUT_PORT_TYPE
use_prev2 <= use_prev2.DB_MAX_OUTPUT_PORT_TYPE
use_prev1 <= use_prev1.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1
clock_i => slotcounter:s0.clk
clock_i => oplldat[0].CLK
clock_i => oplldat[1].CLK
clock_i => oplldat[2].CLK
clock_i => oplldat[3].CLK
clock_i => oplldat[4].CLK
clock_i => oplldat[5].CLK
clock_i => oplldat[6].CLK
clock_i => oplldat[7].CLK
clock_i => opllptr[0].CLK
clock_i => opllptr[1].CLK
clock_i => opllptr[2].CLK
clock_i => opllptr[3].CLK
clock_i => opllptr[4].CLK
clock_i => opllptr[5].CLK
clock_i => opllptr[6].CLK
clock_i => opllptr[7].CLK
clock_i => opllwr.CLK
clock_i => slotcounter:s2.clk
clock_i => slotcounter:s5.clk
clock_i => slotcounter:s8.clk
clock_i => controller:ct.clk
clock_i => envelopegenerator:eg.clk
clock_i => phasegenerator:pg.clk
clock_i => operator:op.clk
clock_i => outputgenerator:og.clk
clock_i => summixer:sm.clk
clock_en_i => oplldat.OUTPUTSELECT
clock_en_i => oplldat.OUTPUTSELECT
clock_en_i => oplldat.OUTPUTSELECT
clock_en_i => oplldat.OUTPUTSELECT
clock_en_i => oplldat.OUTPUTSELECT
clock_en_i => oplldat.OUTPUTSELECT
clock_en_i => oplldat.OUTPUTSELECT
clock_en_i => oplldat.OUTPUTSELECT
clock_en_i => slotcounter:s0.clkena
clock_en_i => slotcounter:s2.clkena
clock_en_i => slotcounter:s5.clkena
clock_en_i => slotcounter:s8.clkena
clock_en_i => controller:ct.clkena
clock_en_i => envelopegenerator:eg.clkena
clock_en_i => phasegenerator:pg.clkena
clock_en_i => operator:op.clkena
clock_en_i => outputgenerator:og.clkena
clock_en_i => summixer:sm.clkena
clock_en_i => opllwr.ENA
clock_en_i => opllptr[7].ENA
clock_en_i => opllptr[6].ENA
clock_en_i => opllptr[5].ENA
clock_en_i => opllptr[4].ENA
clock_en_i => opllptr[3].ENA
clock_en_i => opllptr[2].ENA
clock_en_i => opllptr[1].ENA
clock_en_i => opllptr[0].ENA
reset_i => slotcounter:s0.reset
reset_i => opllptr[0].ACLR
reset_i => opllptr[1].ACLR
reset_i => opllptr[2].ACLR
reset_i => opllptr[3].ACLR
reset_i => opllptr[4].ACLR
reset_i => opllptr[5].ACLR
reset_i => opllptr[6].ACLR
reset_i => opllptr[7].ACLR
reset_i => opllwr.ACLR
reset_i => slotcounter:s2.reset
reset_i => slotcounter:s5.reset
reset_i => slotcounter:s8.reset
reset_i => controller:ct.reset
reset_i => envelopegenerator:eg.reset
reset_i => phasegenerator:pg.reset
reset_i => operator:op.reset
reset_i => outputgenerator:og.reset
reset_i => summixer:sm.reset
reset_i => oplldat[7].ENA
reset_i => oplldat[6].ENA
reset_i => oplldat[5].ENA
reset_i => oplldat[4].ENA
reset_i => oplldat[3].ENA
reset_i => oplldat[2].ENA
reset_i => oplldat[1].ENA
reset_i => oplldat[0].ENA
data_i[0] => opllptr.DATAB
data_i[0] => oplldat.DATAB
data_i[1] => opllptr.DATAB
data_i[1] => oplldat.DATAB
data_i[2] => opllptr.DATAB
data_i[2] => oplldat.DATAB
data_i[3] => opllptr.DATAB
data_i[3] => oplldat.DATAB
data_i[4] => opllptr.DATAB
data_i[4] => oplldat.DATAB
data_i[5] => opllptr.DATAB
data_i[5] => oplldat.DATAB
data_i[6] => opllptr.DATAB
data_i[6] => oplldat.DATAB
data_i[7] => opllptr.DATAB
data_i[7] => oplldat.DATAB
addr_i => process_0.IN1
addr_i => process_0.IN1
cs_n => process_0.IN0
we_n => process_0.IN1
melody_o[0] <= summixer:sm.melody_o[0]
melody_o[1] <= summixer:sm.melody_o[1]
melody_o[2] <= summixer:sm.melody_o[2]
melody_o[3] <= summixer:sm.melody_o[3]
melody_o[4] <= summixer:sm.melody_o[4]
melody_o[5] <= summixer:sm.melody_o[5]
melody_o[6] <= summixer:sm.melody_o[6]
melody_o[7] <= summixer:sm.melody_o[7]
melody_o[8] <= summixer:sm.melody_o[8]
melody_o[9] <= summixer:sm.melody_o[9]
melody_o[10] <= summixer:sm.melody_o[10]
melody_o[11] <= summixer:sm.melody_o[11]
melody_o[12] <= summixer:sm.melody_o[12]
rythm_o[0] <= summixer:sm.rhythm_o[0]
rythm_o[1] <= summixer:sm.rhythm_o[1]
rythm_o[2] <= summixer:sm.rhythm_o[2]
rythm_o[3] <= summixer:sm.rhythm_o[3]
rythm_o[4] <= summixer:sm.rhythm_o[4]
rythm_o[5] <= summixer:sm.rhythm_o[5]
rythm_o[6] <= summixer:sm.rhythm_o[6]
rythm_o[7] <= summixer:sm.rhythm_o[7]
rythm_o[8] <= summixer:sm.rhythm_o[8]
rythm_o[9] <= summixer:sm.rhythm_o[9]
rythm_o[10] <= summixer:sm.rhythm_o[10]
rythm_o[11] <= summixer:sm.rhythm_o[11]
rythm_o[12] <= summixer:sm.rhythm_o[12]


|Mister_top|OPLL:opll1|SlotCounter:s0
clk => ff_count[0].CLK
clk => ff_count[1].CLK
clk => ff_count[2].CLK
clk => ff_count[3].CLK
clk => ff_count[4].CLK
clk => ff_count[5].CLK
clk => ff_count[6].CLK
reset => ff_count[0].PRESET
reset => ff_count[1].PRESET
reset => ff_count[2].PRESET
reset => ff_count[3].ACLR
reset => ff_count[4].ACLR
reset => ff_count[5].ACLR
reset => ff_count[6].PRESET
clkena => ff_count[0].ENA
clkena => ff_count[6].ENA
clkena => ff_count[5].ENA
clkena => ff_count[4].ENA
clkena => ff_count[3].ENA
clkena => ff_count[2].ENA
clkena => ff_count[1].ENA
slot[0] <= ff_count[2].DB_MAX_OUTPUT_PORT_TYPE
slot[1] <= ff_count[3].DB_MAX_OUTPUT_PORT_TYPE
slot[2] <= ff_count[4].DB_MAX_OUTPUT_PORT_TYPE
slot[3] <= ff_count[5].DB_MAX_OUTPUT_PORT_TYPE
slot[4] <= ff_count[6].DB_MAX_OUTPUT_PORT_TYPE
stage[0] <= ff_count[0].DB_MAX_OUTPUT_PORT_TYPE
stage[1] <= ff_count[1].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|SlotCounter:s2
clk => ff_count[0].CLK
clk => ff_count[1].CLK
clk => ff_count[2].CLK
clk => ff_count[3].CLK
clk => ff_count[4].CLK
clk => ff_count[5].CLK
clk => ff_count[6].CLK
reset => ff_count[0].PRESET
reset => ff_count[1].ACLR
reset => ff_count[2].PRESET
reset => ff_count[3].ACLR
reset => ff_count[4].ACLR
reset => ff_count[5].ACLR
reset => ff_count[6].PRESET
clkena => ff_count[0].ENA
clkena => ff_count[6].ENA
clkena => ff_count[5].ENA
clkena => ff_count[4].ENA
clkena => ff_count[3].ENA
clkena => ff_count[2].ENA
clkena => ff_count[1].ENA
slot[0] <= ff_count[2].DB_MAX_OUTPUT_PORT_TYPE
slot[1] <= ff_count[3].DB_MAX_OUTPUT_PORT_TYPE
slot[2] <= ff_count[4].DB_MAX_OUTPUT_PORT_TYPE
slot[3] <= ff_count[5].DB_MAX_OUTPUT_PORT_TYPE
slot[4] <= ff_count[6].DB_MAX_OUTPUT_PORT_TYPE
stage[0] <= ff_count[0].DB_MAX_OUTPUT_PORT_TYPE
stage[1] <= ff_count[1].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|SlotCounter:s5
clk => ff_count[0].CLK
clk => ff_count[1].CLK
clk => ff_count[2].CLK
clk => ff_count[3].CLK
clk => ff_count[4].CLK
clk => ff_count[5].CLK
clk => ff_count[6].CLK
reset => ff_count[0].ACLR
reset => ff_count[1].PRESET
reset => ff_count[2].ACLR
reset => ff_count[3].ACLR
reset => ff_count[4].ACLR
reset => ff_count[5].ACLR
reset => ff_count[6].PRESET
clkena => ff_count[0].ENA
clkena => ff_count[6].ENA
clkena => ff_count[5].ENA
clkena => ff_count[4].ENA
clkena => ff_count[3].ENA
clkena => ff_count[2].ENA
clkena => ff_count[1].ENA
slot[0] <= ff_count[2].DB_MAX_OUTPUT_PORT_TYPE
slot[1] <= ff_count[3].DB_MAX_OUTPUT_PORT_TYPE
slot[2] <= ff_count[4].DB_MAX_OUTPUT_PORT_TYPE
slot[3] <= ff_count[5].DB_MAX_OUTPUT_PORT_TYPE
slot[4] <= ff_count[6].DB_MAX_OUTPUT_PORT_TYPE
stage[0] <= ff_count[0].DB_MAX_OUTPUT_PORT_TYPE
stage[1] <= ff_count[1].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|SlotCounter:s8
clk => ff_count[0].CLK
clk => ff_count[1].CLK
clk => ff_count[2].CLK
clk => ff_count[3].CLK
clk => ff_count[4].CLK
clk => ff_count[5].CLK
clk => ff_count[6].CLK
reset => ff_count[0].PRESET
reset => ff_count[1].PRESET
reset => ff_count[2].PRESET
reset => ff_count[3].PRESET
reset => ff_count[4].PRESET
reset => ff_count[5].PRESET
reset => ff_count[6].ACLR
clkena => ff_count[0].ENA
clkena => ff_count[6].ENA
clkena => ff_count[5].ENA
clkena => ff_count[4].ENA
clkena => ff_count[3].ENA
clkena => ff_count[2].ENA
clkena => ff_count[1].ENA
slot[0] <= ff_count[2].DB_MAX_OUTPUT_PORT_TYPE
slot[1] <= ff_count[3].DB_MAX_OUTPUT_PORT_TYPE
slot[2] <= ff_count[4].DB_MAX_OUTPUT_PORT_TYPE
slot[3] <= ff_count[5].DB_MAX_OUTPUT_PORT_TYPE
slot[4] <= ff_count[6].DB_MAX_OUTPUT_PORT_TYPE
stage[0] <= ff_count[0].DB_MAX_OUTPUT_PORT_TYPE
stage[1] <= ff_count[1].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|controller:ct
clk => registermemory:u_register_memory.clk
clk => pm~reg0.CLK
clk => am~reg0.CLK
clk => inst_cache[8][0].CLK
clk => inst_cache[8][1].CLK
clk => inst_cache[8][2].CLK
clk => inst_cache[8][3].CLK
clk => inst_cache[7][0].CLK
clk => inst_cache[7][1].CLK
clk => inst_cache[7][2].CLK
clk => inst_cache[7][3].CLK
clk => inst_cache[6][0].CLK
clk => inst_cache[6][1].CLK
clk => inst_cache[6][2].CLK
clk => inst_cache[6][3].CLK
clk => inst_cache[5][0].CLK
clk => inst_cache[5][1].CLK
clk => inst_cache[5][2].CLK
clk => inst_cache[5][3].CLK
clk => inst_cache[4][0].CLK
clk => inst_cache[4][1].CLK
clk => inst_cache[4][2].CLK
clk => inst_cache[4][3].CLK
clk => inst_cache[3][0].CLK
clk => inst_cache[3][1].CLK
clk => inst_cache[3][2].CLK
clk => inst_cache[3][3].CLK
clk => inst_cache[2][0].CLK
clk => inst_cache[2][1].CLK
clk => inst_cache[2][2].CLK
clk => inst_cache[2][3].CLK
clk => inst_cache[1][0].CLK
clk => inst_cache[1][1].CLK
clk => inst_cache[1][2].CLK
clk => inst_cache[1][3].CLK
clk => inst_cache[0][0].CLK
clk => inst_cache[0][1].CLK
clk => inst_cache[0][2].CLK
clk => inst_cache[0][3].CLK
clk => regs_wdata[0].CLK
clk => regs_wdata[1].CLK
clk => regs_wdata[2].CLK
clk => regs_wdata[3].CLK
clk => regs_wdata[4].CLK
clk => regs_wdata[5].CLK
clk => regs_wdata[6].CLK
clk => regs_wdata[7].CLK
clk => regs_wdata[8].CLK
clk => regs_wdata[9].CLK
clk => regs_wdata[10].CLK
clk => regs_wdata[11].CLK
clk => regs_wdata[12].CLK
clk => regs_wdata[13].CLK
clk => regs_wdata[14].CLK
clk => regs_wdata[15].CLK
clk => regs_wdata[16].CLK
clk => regs_wdata[17].CLK
clk => regs_wdata[18].CLK
clk => regs_wdata[19].CLK
clk => regs_wdata[20].CLK
clk => regs_wdata[21].CLK
clk => regs_wdata[22].CLK
clk => regs_wdata[23].CLK
clk => user_voice_wdata.RR[0].CLK
clk => user_voice_wdata.RR[1].CLK
clk => user_voice_wdata.RR[2].CLK
clk => user_voice_wdata.RR[3].CLK
clk => user_voice_wdata.SL[0].CLK
clk => user_voice_wdata.SL[1].CLK
clk => user_voice_wdata.SL[2].CLK
clk => user_voice_wdata.SL[3].CLK
clk => user_voice_wdata.DR[0].CLK
clk => user_voice_wdata.DR[1].CLK
clk => user_voice_wdata.DR[2].CLK
clk => user_voice_wdata.DR[3].CLK
clk => user_voice_wdata.AR[0].CLK
clk => user_voice_wdata.AR[1].CLK
clk => user_voice_wdata.AR[2].CLK
clk => user_voice_wdata.AR[3].CLK
clk => user_voice_wdata.FB[0].CLK
clk => user_voice_wdata.FB[1].CLK
clk => user_voice_wdata.FB[2].CLK
clk => user_voice_wdata.WF.CLK
clk => user_voice_wdata.TL[0].CLK
clk => user_voice_wdata.TL[1].CLK
clk => user_voice_wdata.TL[2].CLK
clk => user_voice_wdata.TL[3].CLK
clk => user_voice_wdata.TL[4].CLK
clk => user_voice_wdata.TL[5].CLK
clk => user_voice_wdata.KL[0].CLK
clk => user_voice_wdata.KL[1].CLK
clk => user_voice_wdata.ML[0].CLK
clk => user_voice_wdata.ML[1].CLK
clk => user_voice_wdata.ML[2].CLK
clk => user_voice_wdata.ML[3].CLK
clk => user_voice_wdata.KR.CLK
clk => user_voice_wdata.EG.CLK
clk => user_voice_wdata.PM.CLK
clk => user_voice_wdata.AM.CLK
clk => rks[0]~reg0.CLK
clk => rks[1]~reg0.CLK
clk => rks[2]~reg0.CLK
clk => rks[3]~reg0.CLK
clk => blk[0]~reg0.CLK
clk => blk[1]~reg0.CLK
clk => blk[2]~reg0.CLK
clk => fnum[0]~reg0.CLK
clk => fnum[1]~reg0.CLK
clk => fnum[2]~reg0.CLK
clk => fnum[3]~reg0.CLK
clk => fnum[4]~reg0.CLK
clk => fnum[5]~reg0.CLK
clk => fnum[6]~reg0.CLK
clk => fnum[7]~reg0.CLK
clk => fnum[8]~reg0.CLK
clk => ml[0]~reg0.CLK
clk => ml[1]~reg0.CLK
clk => ml[2]~reg0.CLK
clk => ml[3]~reg0.CLK
clk => wf~reg0.CLK
clk => fb[0]~reg0.CLK
clk => fb[1]~reg0.CLK
clk => fb[2]~reg0.CLK
clk => tl[0]~reg0.CLK
clk => tl[1]~reg0.CLK
clk => tl[2]~reg0.CLK
clk => tl[3]~reg0.CLK
clk => tl[4]~reg0.CLK
clk => tl[5]~reg0.CLK
clk => tl[6]~reg0.CLK
clk => rr[0]~reg0.CLK
clk => rr[1]~reg0.CLK
clk => rr[2]~reg0.CLK
clk => rr[3]~reg0.CLK
clk => sl[0]~reg0.CLK
clk => sl[1]~reg0.CLK
clk => sl[2]~reg0.CLK
clk => sl[3]~reg0.CLK
clk => dr[0]~reg0.CLK
clk => dr[1]~reg0.CLK
clk => dr[2]~reg0.CLK
clk => dr[3]~reg0.CLK
clk => ar[0]~reg0.CLK
clk => ar[1]~reg0.CLK
clk => ar[2]~reg0.CLK
clk => ar[3]~reg0.CLK
clk => regs_wr.CLK
clk => user_voice_addr[0].CLK
clk => user_voice_addr[1].CLK
clk => user_voice_addr[2].CLK
clk => user_voice_addr[3].CLK
clk => user_voice_addr[4].CLK
clk => user_voice_addr[5].CLK
clk => user_voice_wr.CLK
clk => rflag[0].CLK
clk => rflag[1].CLK
clk => rflag[2].CLK
clk => rflag[3].CLK
clk => rflag[4].CLK
clk => rflag[5].CLK
clk => rhythm~reg0.CLK
clk => key~reg0.CLK
clk => vindex[0].CLK
clk => extra_mode.CLK
clk => kflag.CLK
clk => slot_voice_addr[0].CLK
clk => slot_voice_addr[1].CLK
clk => slot_voice_addr[2].CLK
clk => slot_voice_addr[3].CLK
clk => slot_voice_addr[4].CLK
clk => slot_voice_addr[5].CLK
clk => regs_addr[0].CLK
clk => regs_addr[1].CLK
clk => regs_addr[2].CLK
clk => regs_addr[3].CLK
clk => voicememory:vmem.clk
reset => registermemory:u_register_memory.reset
reset => rks[0]~reg0.ACLR
reset => rks[1]~reg0.ACLR
reset => rks[2]~reg0.ACLR
reset => rks[3]~reg0.ACLR
reset => blk[0]~reg0.ACLR
reset => blk[1]~reg0.ACLR
reset => blk[2]~reg0.ACLR
reset => fnum[0]~reg0.ACLR
reset => fnum[1]~reg0.ACLR
reset => fnum[2]~reg0.ACLR
reset => fnum[3]~reg0.ACLR
reset => fnum[4]~reg0.ACLR
reset => fnum[5]~reg0.ACLR
reset => fnum[6]~reg0.ACLR
reset => fnum[7]~reg0.ACLR
reset => fnum[8]~reg0.ACLR
reset => ml[0]~reg0.ACLR
reset => ml[1]~reg0.ACLR
reset => ml[2]~reg0.ACLR
reset => ml[3]~reg0.ACLR
reset => wf~reg0.ACLR
reset => fb[0]~reg0.ACLR
reset => fb[1]~reg0.ACLR
reset => fb[2]~reg0.ACLR
reset => tl[0]~reg0.ACLR
reset => tl[1]~reg0.ACLR
reset => tl[2]~reg0.ACLR
reset => tl[3]~reg0.ACLR
reset => tl[4]~reg0.ACLR
reset => tl[5]~reg0.ACLR
reset => tl[6]~reg0.ACLR
reset => rr[0]~reg0.ACLR
reset => rr[1]~reg0.ACLR
reset => rr[2]~reg0.ACLR
reset => rr[3]~reg0.ACLR
reset => sl[0]~reg0.ACLR
reset => sl[1]~reg0.ACLR
reset => sl[2]~reg0.ACLR
reset => sl[3]~reg0.ACLR
reset => dr[0]~reg0.ACLR
reset => dr[1]~reg0.ACLR
reset => dr[2]~reg0.ACLR
reset => dr[3]~reg0.ACLR
reset => ar[0]~reg0.ACLR
reset => ar[1]~reg0.ACLR
reset => ar[2]~reg0.ACLR
reset => ar[3]~reg0.ACLR
reset => regs_wr.ACLR
reset => user_voice_addr[0].ACLR
reset => user_voice_addr[1].ACLR
reset => user_voice_addr[2].ACLR
reset => user_voice_addr[3].ACLR
reset => user_voice_addr[4].ACLR
reset => user_voice_addr[5].ACLR
reset => user_voice_wr.ACLR
reset => rflag[0].ACLR
reset => rflag[1].ACLR
reset => rflag[2].ACLR
reset => rflag[3].ACLR
reset => rflag[4].ACLR
reset => rflag[5].ACLR
reset => rhythm~reg0.ACLR
reset => key~reg0.ACLR
reset => vindex[0].ACLR
reset => extra_mode.ACLR
reset => kflag.ACLR
reset => slot_voice_addr[0].ACLR
reset => slot_voice_addr[1].ACLR
reset => slot_voice_addr[2].ACLR
reset => slot_voice_addr[3].ACLR
reset => slot_voice_addr[4].ACLR
reset => slot_voice_addr[5].ACLR
reset => regs_addr[0].ACLR
reset => regs_addr[1].ACLR
reset => regs_addr[2].ACLR
reset => regs_addr[3].ACLR
reset => voicememory:vmem.reset
reset => pm~reg0.ENA
reset => user_voice_wdata.AM.ENA
reset => user_voice_wdata.PM.ENA
reset => user_voice_wdata.EG.ENA
reset => user_voice_wdata.KR.ENA
reset => user_voice_wdata.ML[3].ENA
reset => user_voice_wdata.ML[2].ENA
reset => user_voice_wdata.ML[1].ENA
reset => user_voice_wdata.ML[0].ENA
reset => user_voice_wdata.KL[1].ENA
reset => user_voice_wdata.KL[0].ENA
reset => user_voice_wdata.TL[5].ENA
reset => user_voice_wdata.TL[4].ENA
reset => user_voice_wdata.TL[3].ENA
reset => user_voice_wdata.TL[2].ENA
reset => user_voice_wdata.TL[1].ENA
reset => user_voice_wdata.TL[0].ENA
reset => user_voice_wdata.WF.ENA
reset => user_voice_wdata.FB[2].ENA
reset => user_voice_wdata.FB[1].ENA
reset => user_voice_wdata.FB[0].ENA
reset => user_voice_wdata.AR[3].ENA
reset => user_voice_wdata.AR[2].ENA
reset => user_voice_wdata.AR[1].ENA
reset => user_voice_wdata.AR[0].ENA
reset => user_voice_wdata.DR[3].ENA
reset => user_voice_wdata.DR[2].ENA
reset => user_voice_wdata.DR[1].ENA
reset => user_voice_wdata.DR[0].ENA
reset => user_voice_wdata.SL[3].ENA
reset => user_voice_wdata.SL[2].ENA
reset => user_voice_wdata.SL[1].ENA
reset => user_voice_wdata.SL[0].ENA
reset => user_voice_wdata.RR[3].ENA
reset => user_voice_wdata.RR[2].ENA
reset => user_voice_wdata.RR[1].ENA
reset => user_voice_wdata.RR[0].ENA
reset => regs_wdata[23].ENA
reset => regs_wdata[22].ENA
reset => regs_wdata[21].ENA
reset => regs_wdata[20].ENA
reset => regs_wdata[19].ENA
reset => regs_wdata[18].ENA
reset => regs_wdata[17].ENA
reset => regs_wdata[16].ENA
reset => regs_wdata[15].ENA
reset => regs_wdata[14].ENA
reset => regs_wdata[13].ENA
reset => regs_wdata[12].ENA
reset => regs_wdata[11].ENA
reset => regs_wdata[10].ENA
reset => regs_wdata[9].ENA
reset => regs_wdata[8].ENA
reset => regs_wdata[7].ENA
reset => regs_wdata[6].ENA
reset => regs_wdata[5].ENA
reset => regs_wdata[4].ENA
reset => regs_wdata[3].ENA
reset => regs_wdata[2].ENA
reset => regs_wdata[1].ENA
reset => regs_wdata[0].ENA
reset => inst_cache[0][3].ENA
reset => inst_cache[0][2].ENA
reset => inst_cache[0][1].ENA
reset => inst_cache[0][0].ENA
reset => inst_cache[1][3].ENA
reset => inst_cache[1][2].ENA
reset => inst_cache[1][1].ENA
reset => inst_cache[1][0].ENA
reset => inst_cache[2][3].ENA
reset => inst_cache[2][2].ENA
reset => inst_cache[2][1].ENA
reset => inst_cache[2][0].ENA
reset => inst_cache[3][3].ENA
reset => inst_cache[3][2].ENA
reset => inst_cache[3][1].ENA
reset => inst_cache[3][0].ENA
reset => inst_cache[4][3].ENA
reset => inst_cache[4][2].ENA
reset => inst_cache[4][1].ENA
reset => inst_cache[4][0].ENA
reset => inst_cache[5][3].ENA
reset => inst_cache[5][2].ENA
reset => inst_cache[5][1].ENA
reset => inst_cache[5][0].ENA
reset => inst_cache[6][3].ENA
reset => inst_cache[6][2].ENA
reset => inst_cache[6][1].ENA
reset => inst_cache[6][0].ENA
reset => inst_cache[7][3].ENA
reset => inst_cache[7][2].ENA
reset => inst_cache[7][1].ENA
reset => inst_cache[7][0].ENA
reset => inst_cache[8][3].ENA
reset => inst_cache[8][2].ENA
reset => inst_cache[8][1].ENA
reset => inst_cache[8][0].ENA
reset => am~reg0.ENA
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => am.OUTPUTSELECT
clkena => pm.OUTPUTSELECT
clkena => regs_addr[3].ENA
clkena => regs_addr[2].ENA
clkena => regs_addr[1].ENA
clkena => regs_addr[0].ENA
clkena => slot_voice_addr[5].ENA
clkena => slot_voice_addr[4].ENA
clkena => slot_voice_addr[3].ENA
clkena => slot_voice_addr[2].ENA
clkena => slot_voice_addr[1].ENA
clkena => slot_voice_addr[0].ENA
clkena => kflag.ENA
clkena => extra_mode.ENA
clkena => vindex[0].ENA
clkena => key~reg0.ENA
clkena => rhythm~reg0.ENA
clkena => rflag[5].ENA
clkena => rflag[4].ENA
clkena => rflag[3].ENA
clkena => rflag[2].ENA
clkena => rflag[1].ENA
clkena => rflag[0].ENA
clkena => user_voice_wr.ENA
clkena => user_voice_addr[5].ENA
clkena => user_voice_addr[4].ENA
clkena => user_voice_addr[3].ENA
clkena => user_voice_addr[2].ENA
clkena => user_voice_addr[1].ENA
clkena => user_voice_addr[0].ENA
clkena => regs_wr.ENA
clkena => ar[3]~reg0.ENA
clkena => ar[2]~reg0.ENA
clkena => ar[1]~reg0.ENA
clkena => ar[0]~reg0.ENA
clkena => dr[3]~reg0.ENA
clkena => dr[2]~reg0.ENA
clkena => dr[1]~reg0.ENA
clkena => dr[0]~reg0.ENA
clkena => sl[3]~reg0.ENA
clkena => sl[2]~reg0.ENA
clkena => sl[1]~reg0.ENA
clkena => sl[0]~reg0.ENA
clkena => rr[3]~reg0.ENA
clkena => rr[2]~reg0.ENA
clkena => rr[1]~reg0.ENA
clkena => rr[0]~reg0.ENA
clkena => tl[6]~reg0.ENA
clkena => tl[5]~reg0.ENA
clkena => tl[4]~reg0.ENA
clkena => tl[3]~reg0.ENA
clkena => tl[2]~reg0.ENA
clkena => tl[1]~reg0.ENA
clkena => tl[0]~reg0.ENA
clkena => fb[2]~reg0.ENA
clkena => fb[1]~reg0.ENA
clkena => fb[0]~reg0.ENA
clkena => wf~reg0.ENA
clkena => ml[3]~reg0.ENA
clkena => ml[2]~reg0.ENA
clkena => ml[1]~reg0.ENA
clkena => ml[0]~reg0.ENA
clkena => fnum[8]~reg0.ENA
clkena => fnum[7]~reg0.ENA
clkena => fnum[6]~reg0.ENA
clkena => fnum[5]~reg0.ENA
clkena => fnum[4]~reg0.ENA
clkena => fnum[3]~reg0.ENA
clkena => fnum[2]~reg0.ENA
clkena => fnum[1]~reg0.ENA
clkena => fnum[0]~reg0.ENA
clkena => blk[2]~reg0.ENA
clkena => blk[1]~reg0.ENA
clkena => blk[0]~reg0.ENA
clkena => rks[3]~reg0.ENA
clkena => rks[2]~reg0.ENA
clkena => rks[1]~reg0.ENA
clkena => rks[0]~reg0.ENA
slot[0] => slot_voice_addr.DATAB
slot[0] => LessThan4.IN10
slot[0] => Mux64.IN4
slot[0] => Equal6.IN9
slot[0] => Equal7.IN9
slot[0] => LessThan5.IN10
slot[0] => Mux71.IN0
slot[0] => Mux77.IN0
slot[0] => tll.OUTPUTSELECT
slot[0] => tll.OUTPUTSELECT
slot[0] => tll.OUTPUTSELECT
slot[0] => tll.OUTPUTSELECT
slot[0] => tll.OUTPUTSELECT
slot[0] => tll.OUTPUTSELECT
slot[0] => process_2.IN1
slot[1] => regs_addr.DATAB
slot[1] => Mux0.IN10
slot[1] => Mux1.IN10
slot[1] => Mux2.IN10
slot[1] => Mux3.IN10
slot[1] => slot_voice_addr.DATAB
slot[1] => Equal2.IN3
slot[1] => Decoder0.IN3
slot[1] => LessThan4.IN9
slot[1] => Mux64.IN3
slot[1] => Equal6.IN8
slot[1] => Equal7.IN8
slot[1] => LessThan5.IN9
slot[1] => LessThan6.IN8
slot[1] => LessThan0.IN8
slot[2] => regs_addr.DATAB
slot[2] => Add0.IN6
slot[2] => Mux0.IN9
slot[2] => Mux1.IN9
slot[2] => Mux2.IN9
slot[2] => Mux3.IN9
slot[2] => Equal2.IN2
slot[2] => Decoder0.IN2
slot[2] => LessThan4.IN8
slot[2] => Mux64.IN2
slot[2] => Equal6.IN7
slot[2] => Equal7.IN7
slot[2] => LessThan5.IN8
slot[2] => LessThan6.IN7
slot[2] => LessThan0.IN7
slot[3] => regs_addr.DATAB
slot[3] => Add0.IN5
slot[3] => Mux0.IN8
slot[3] => Mux1.IN8
slot[3] => Mux2.IN8
slot[3] => Mux3.IN8
slot[3] => Equal2.IN1
slot[3] => Decoder0.IN1
slot[3] => LessThan4.IN7
slot[3] => Mux64.IN1
slot[3] => Equal6.IN6
slot[3] => Equal7.IN6
slot[3] => LessThan5.IN7
slot[3] => LessThan6.IN6
slot[3] => LessThan0.IN6
slot[4] => regs_addr.DATAB
slot[4] => Add0.IN4
slot[4] => Mux0.IN7
slot[4] => Mux1.IN7
slot[4] => Mux2.IN7
slot[4] => Mux3.IN7
slot[4] => Equal2.IN0
slot[4] => Decoder0.IN0
slot[4] => LessThan4.IN6
slot[4] => Mux64.IN0
slot[4] => Equal6.IN5
slot[4] => Equal7.IN5
slot[4] => LessThan5.IN6
slot[4] => LessThan6.IN5
slot[4] => LessThan0.IN5
stage[0] => Equal0.IN3
stage[0] => Mux71.IN2
stage[0] => Mux72.IN2
stage[0] => Mux73.IN2
stage[0] => Mux74.IN2
stage[0] => Mux75.IN2
stage[0] => Mux76.IN2
stage[0] => Mux77.IN2
stage[0] => Mux78.IN3
stage[0] => Mux79.IN3
stage[0] => Mux80.IN2
stage[0] => Mux81.IN2
stage[0] => Mux82.IN2
stage[0] => Mux83.IN2
stage[0] => Mux84.IN2
stage[0] => Mux85.IN2
stage[0] => Mux86.IN2
stage[0] => Mux87.IN2
stage[0] => Mux88.IN2
stage[0] => Mux89.IN2
stage[0] => Mux90.IN2
stage[0] => Mux91.IN2
stage[0] => Mux92.IN2
stage[0] => Mux93.IN2
stage[0] => Mux94.IN2
stage[0] => Mux95.IN2
stage[0] => Mux96.IN2
stage[0] => Mux97.IN2
stage[0] => Mux98.IN2
stage[0] => Mux99.IN2
stage[0] => Mux100.IN2
stage[0] => Mux101.IN2
stage[0] => Mux102.IN2
stage[0] => Mux103.IN2
stage[0] => Mux104.IN2
stage[0] => Mux105.IN2
stage[0] => Mux106.IN2
stage[0] => Mux107.IN2
stage[0] => Mux108.IN2
stage[0] => Mux109.IN2
stage[0] => Mux110.IN2
stage[0] => Mux111.IN2
stage[0] => Mux112.IN2
stage[0] => Mux113.IN2
stage[0] => Mux114.IN2
stage[0] => Mux115.IN2
stage[0] => Mux116.IN2
stage[0] => Mux117.IN2
stage[0] => Mux118.IN2
stage[0] => Mux119.IN2
stage[0] => Mux120.IN2
stage[0] => Mux121.IN2
stage[0] => Mux122.IN2
stage[0] => Mux123.IN2
stage[0] => Mux124.IN2
stage[0] => Mux125.IN2
stage[0] => Mux126.IN2
stage[0] => Mux127.IN2
stage[0] => Mux128.IN2
stage[0] => Mux129.IN2
stage[0] => Mux130.IN2
stage[0] => Mux131.IN2
stage[0] => Mux132.IN2
stage[0] => Mux133.IN2
stage[0] => Mux134.IN2
stage[0] => Mux135.IN2
stage[0] => Mux136.IN2
stage[0] => Mux137.IN2
stage[0] => Mux138.IN2
stage[0] => Mux139.IN2
stage[0] => Mux140.IN2
stage[0] => Mux141.IN2
stage[0] => Mux142.IN2
stage[0] => Mux143.IN2
stage[0] => Mux144.IN2
stage[0] => Mux145.IN2
stage[0] => Mux146.IN2
stage[0] => Mux147.IN2
stage[0] => Mux148.IN2
stage[0] => Mux149.IN2
stage[0] => Mux150.IN2
stage[0] => Mux151.IN2
stage[0] => Mux152.IN2
stage[0] => Mux153.IN2
stage[0] => Mux154.IN2
stage[0] => Mux155.IN2
stage[0] => Mux156.IN2
stage[0] => Mux157.IN2
stage[0] => Mux158.IN2
stage[0] => Mux159.IN2
stage[0] => Mux160.IN2
stage[0] => Mux161.IN2
stage[0] => Mux162.IN2
stage[0] => Mux163.IN2
stage[0] => Mux164.IN2
stage[0] => Mux165.IN2
stage[0] => Mux166.IN2
stage[0] => Mux167.IN2
stage[0] => Mux168.IN2
stage[0] => Mux169.IN2
stage[0] => Mux170.IN2
stage[0] => Mux171.IN2
stage[0] => Mux172.IN2
stage[0] => Mux173.IN2
stage[0] => Mux174.IN2
stage[0] => Mux175.IN2
stage[0] => Mux176.IN2
stage[0] => Mux177.IN2
stage[0] => Mux178.IN2
stage[0] => Mux179.IN2
stage[0] => Mux180.IN2
stage[0] => Mux181.IN2
stage[0] => Mux182.IN2
stage[0] => Mux183.IN1
stage[0] => Mux184.IN2
stage[0] => Mux185.IN2
stage[0] => Mux186.IN2
stage[0] => Mux187.IN2
stage[0] => Mux188.IN2
stage[0] => Mux189.IN2
stage[0] => Mux190.IN2
stage[0] => Mux191.IN2
stage[0] => Mux192.IN1
stage[0] => Mux193.IN1
stage[0] => Mux194.IN1
stage[0] => Mux195.IN1
stage[0] => Mux196.IN1
stage[0] => Mux197.IN1
stage[0] => Mux198.IN1
stage[0] => Mux199.IN1
stage[0] => Mux200.IN1
stage[0] => Mux201.IN1
stage[0] => Mux202.IN1
stage[0] => Mux203.IN1
stage[0] => Mux204.IN2
stage[0] => Mux205.IN2
stage[0] => Mux206.IN2
stage[0] => Mux207.IN2
stage[0] => Mux208.IN2
stage[0] => Mux209.IN1
stage[0] => Mux210.IN1
stage[0] => Mux211.IN1
stage[0] => Mux212.IN1
stage[0] => Mux213.IN1
stage[0] => Mux214.IN1
stage[0] => Mux215.IN1
stage[0] => Mux216.IN1
stage[0] => Mux217.IN1
stage[0] => Mux218.IN1
stage[0] => Mux219.IN1
stage[0] => Mux220.IN1
stage[0] => Mux221.IN1
stage[0] => Mux222.IN1
stage[0] => Mux223.IN1
stage[0] => Mux224.IN1
stage[0] => Mux225.IN1
stage[0] => Mux226.IN1
stage[0] => Mux227.IN1
stage[0] => Mux228.IN1
stage[0] => Mux229.IN1
stage[0] => Mux230.IN1
stage[0] => Mux231.IN2
stage[0] => Mux232.IN2
stage[0] => Mux233.IN2
stage[0] => Mux234.IN2
stage[1] => Equal0.IN2
stage[1] => Mux71.IN1
stage[1] => Mux72.IN1
stage[1] => Mux73.IN1
stage[1] => Mux74.IN1
stage[1] => Mux75.IN1
stage[1] => Mux76.IN1
stage[1] => Mux77.IN1
stage[1] => Mux78.IN2
stage[1] => Mux79.IN2
stage[1] => Mux80.IN1
stage[1] => Mux81.IN1
stage[1] => Mux82.IN1
stage[1] => Mux83.IN1
stage[1] => Mux84.IN1
stage[1] => Mux85.IN1
stage[1] => Mux86.IN1
stage[1] => Mux87.IN1
stage[1] => Mux88.IN1
stage[1] => Mux89.IN1
stage[1] => Mux90.IN1
stage[1] => Mux91.IN1
stage[1] => Mux92.IN1
stage[1] => Mux93.IN1
stage[1] => Mux94.IN1
stage[1] => Mux95.IN1
stage[1] => Mux96.IN1
stage[1] => Mux97.IN1
stage[1] => Mux98.IN1
stage[1] => Mux99.IN1
stage[1] => Mux100.IN1
stage[1] => Mux101.IN1
stage[1] => Mux102.IN1
stage[1] => Mux103.IN1
stage[1] => Mux104.IN1
stage[1] => Mux105.IN1
stage[1] => Mux106.IN1
stage[1] => Mux107.IN1
stage[1] => Mux108.IN1
stage[1] => Mux109.IN1
stage[1] => Mux110.IN1
stage[1] => Mux111.IN1
stage[1] => Mux112.IN1
stage[1] => Mux113.IN1
stage[1] => Mux114.IN1
stage[1] => Mux115.IN1
stage[1] => Mux116.IN1
stage[1] => Mux117.IN1
stage[1] => Mux118.IN1
stage[1] => Mux119.IN1
stage[1] => Mux120.IN1
stage[1] => Mux121.IN1
stage[1] => Mux122.IN1
stage[1] => Mux123.IN1
stage[1] => Mux124.IN1
stage[1] => Mux125.IN1
stage[1] => Mux126.IN1
stage[1] => Mux127.IN1
stage[1] => Mux128.IN1
stage[1] => Mux129.IN1
stage[1] => Mux130.IN1
stage[1] => Mux131.IN1
stage[1] => Mux132.IN1
stage[1] => Mux133.IN1
stage[1] => Mux134.IN1
stage[1] => Mux135.IN1
stage[1] => Mux136.IN1
stage[1] => Mux137.IN1
stage[1] => Mux138.IN1
stage[1] => Mux139.IN1
stage[1] => Mux140.IN1
stage[1] => Mux141.IN1
stage[1] => Mux142.IN1
stage[1] => Mux143.IN1
stage[1] => Mux144.IN1
stage[1] => Mux145.IN1
stage[1] => Mux146.IN1
stage[1] => Mux147.IN1
stage[1] => Mux148.IN1
stage[1] => Mux149.IN1
stage[1] => Mux150.IN1
stage[1] => Mux151.IN1
stage[1] => Mux152.IN1
stage[1] => Mux153.IN1
stage[1] => Mux154.IN1
stage[1] => Mux155.IN1
stage[1] => Mux156.IN1
stage[1] => Mux157.IN1
stage[1] => Mux158.IN1
stage[1] => Mux159.IN1
stage[1] => Mux160.IN1
stage[1] => Mux161.IN1
stage[1] => Mux162.IN1
stage[1] => Mux163.IN1
stage[1] => Mux164.IN1
stage[1] => Mux165.IN1
stage[1] => Mux166.IN1
stage[1] => Mux167.IN1
stage[1] => Mux168.IN1
stage[1] => Mux169.IN1
stage[1] => Mux170.IN1
stage[1] => Mux171.IN1
stage[1] => Mux172.IN1
stage[1] => Mux173.IN1
stage[1] => Mux174.IN1
stage[1] => Mux175.IN1
stage[1] => Mux176.IN1
stage[1] => Mux177.IN1
stage[1] => Mux178.IN1
stage[1] => Mux179.IN1
stage[1] => Mux180.IN1
stage[1] => Mux181.IN1
stage[1] => Mux182.IN1
stage[1] => Mux183.IN0
stage[1] => Mux184.IN1
stage[1] => Mux185.IN1
stage[1] => Mux186.IN1
stage[1] => Mux187.IN1
stage[1] => Mux188.IN1
stage[1] => Mux189.IN1
stage[1] => Mux190.IN1
stage[1] => Mux191.IN1
stage[1] => Mux192.IN0
stage[1] => Mux193.IN0
stage[1] => Mux194.IN0
stage[1] => Mux195.IN0
stage[1] => Mux196.IN0
stage[1] => Mux197.IN0
stage[1] => Mux198.IN0
stage[1] => Mux199.IN0
stage[1] => Mux200.IN0
stage[1] => Mux201.IN0
stage[1] => Mux202.IN0
stage[1] => Mux203.IN0
stage[1] => Mux204.IN1
stage[1] => Mux205.IN1
stage[1] => Mux206.IN1
stage[1] => Mux207.IN1
stage[1] => Mux208.IN1
stage[1] => Mux209.IN0
stage[1] => Mux210.IN0
stage[1] => Mux211.IN0
stage[1] => Mux212.IN0
stage[1] => Mux213.IN0
stage[1] => Mux214.IN0
stage[1] => Mux215.IN0
stage[1] => Mux216.IN0
stage[1] => Mux217.IN0
stage[1] => Mux218.IN0
stage[1] => Mux219.IN0
stage[1] => Mux220.IN0
stage[1] => Mux221.IN0
stage[1] => Mux222.IN0
stage[1] => Mux223.IN0
stage[1] => Mux224.IN0
stage[1] => Mux225.IN0
stage[1] => Mux226.IN0
stage[1] => Mux227.IN0
stage[1] => Mux228.IN0
stage[1] => Mux229.IN0
stage[1] => Mux230.IN0
stage[1] => Mux231.IN1
stage[1] => Mux232.IN1
stage[1] => Mux233.IN1
stage[1] => Mux234.IN1
wr => user_voice_wr.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => rflag.OUTPUTSELECT
wr => rflag.OUTPUTSELECT
wr => rflag.OUTPUTSELECT
wr => rflag.OUTPUTSELECT
wr => rflag.OUTPUTSELECT
wr => rflag.OUTPUTSELECT
wr => regs_wr.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => extra_mode.OUTPUTSELECT
addr[0] => LessThan1.IN16
addr[0] => process_2.IN1
addr[0] => process_2.IN1
addr[0] => process_2.IN1
addr[0] => LessThan2.IN16
addr[0] => LessThan3.IN16
addr[0] => Equal2.IN7
addr[0] => process_2.IN1
addr[0] => Equal1.IN4
addr[0] => Equal3.IN3
addr[1] => LessThan1.IN15
addr[1] => Mux4.IN2
addr[1] => Mux5.IN2
addr[1] => Mux6.IN2
addr[1] => Mux7.IN2
addr[1] => Mux8.IN2
addr[1] => Mux9.IN2
addr[1] => Mux10.IN2
addr[1] => Mux11.IN2
addr[1] => Mux12.IN2
addr[1] => Mux13.IN2
addr[1] => Mux14.IN2
addr[1] => Mux15.IN2
addr[1] => Mux16.IN2
addr[1] => Mux17.IN2
addr[1] => Mux18.IN2
addr[1] => Mux19.IN2
addr[1] => Mux20.IN2
addr[1] => Mux21.IN2
addr[1] => Mux22.IN2
addr[1] => Mux23.IN2
addr[1] => Mux24.IN2
addr[1] => Mux25.IN2
addr[1] => Mux26.IN2
addr[1] => Mux27.IN2
addr[1] => Mux28.IN2
addr[1] => Mux29.IN2
addr[1] => Mux30.IN2
addr[1] => Mux31.IN2
addr[1] => Mux32.IN2
addr[1] => Mux33.IN2
addr[1] => Mux34.IN2
addr[1] => Mux35.IN2
addr[1] => Mux36.IN2
addr[1] => Mux37.IN2
addr[1] => Mux38.IN2
addr[1] => Mux39.IN2
addr[1] => Mux40.IN5
addr[1] => LessThan2.IN15
addr[1] => LessThan3.IN15
addr[1] => Equal2.IN6
addr[1] => Equal1.IN7
addr[1] => Equal3.IN2
addr[2] => LessThan1.IN14
addr[2] => Mux4.IN1
addr[2] => Mux5.IN1
addr[2] => Mux6.IN1
addr[2] => Mux7.IN1
addr[2] => Mux8.IN1
addr[2] => Mux9.IN1
addr[2] => Mux10.IN1
addr[2] => Mux11.IN1
addr[2] => Mux12.IN1
addr[2] => Mux13.IN1
addr[2] => Mux14.IN1
addr[2] => Mux15.IN1
addr[2] => Mux16.IN1
addr[2] => Mux17.IN1
addr[2] => Mux18.IN1
addr[2] => Mux19.IN1
addr[2] => Mux20.IN1
addr[2] => Mux21.IN1
addr[2] => Mux22.IN1
addr[2] => Mux23.IN1
addr[2] => Mux24.IN1
addr[2] => Mux25.IN1
addr[2] => Mux26.IN1
addr[2] => Mux27.IN1
addr[2] => Mux28.IN1
addr[2] => Mux29.IN1
addr[2] => Mux30.IN1
addr[2] => Mux31.IN1
addr[2] => Mux32.IN1
addr[2] => Mux33.IN1
addr[2] => Mux34.IN1
addr[2] => Mux35.IN1
addr[2] => Mux36.IN1
addr[2] => Mux37.IN1
addr[2] => Mux38.IN1
addr[2] => Mux39.IN1
addr[2] => Mux40.IN4
addr[2] => LessThan2.IN14
addr[2] => LessThan3.IN14
addr[2] => Equal2.IN5
addr[2] => Equal1.IN6
addr[2] => Equal3.IN1
addr[3] => LessThan1.IN13
addr[3] => LessThan2.IN13
addr[3] => LessThan3.IN13
addr[3] => Equal2.IN4
addr[3] => Equal1.IN5
addr[3] => Equal3.IN0
addr[4] => LessThan1.IN12
addr[4] => LessThan2.IN12
addr[4] => LessThan3.IN12
addr[4] => Mux41.IN1
addr[4] => Mux42.IN1
addr[4] => Mux43.IN1
addr[4] => Mux44.IN1
addr[4] => Mux45.IN1
addr[4] => Mux46.IN1
addr[4] => Mux47.IN1
addr[4] => Mux48.IN1
addr[4] => Mux49.IN1
addr[4] => Mux50.IN1
addr[4] => Mux51.IN1
addr[4] => Mux52.IN1
addr[4] => Mux53.IN1
addr[4] => Mux54.IN1
addr[4] => Mux55.IN1
addr[4] => Mux56.IN1
addr[4] => Mux57.IN1
addr[4] => Mux58.IN1
addr[4] => Mux59.IN1
addr[4] => Mux60.IN1
addr[4] => Mux61.IN1
addr[4] => Mux62.IN1
addr[4] => Mux63.IN4
addr[4] => Equal1.IN3
addr[4] => Equal3.IN7
addr[5] => LessThan1.IN11
addr[5] => LessThan2.IN11
addr[5] => LessThan3.IN11
addr[5] => Mux41.IN0
addr[5] => Mux42.IN0
addr[5] => Mux43.IN0
addr[5] => Mux44.IN0
addr[5] => Mux45.IN0
addr[5] => Mux46.IN0
addr[5] => Mux47.IN0
addr[5] => Mux48.IN0
addr[5] => Mux49.IN0
addr[5] => Mux50.IN0
addr[5] => Mux51.IN0
addr[5] => Mux52.IN0
addr[5] => Mux53.IN0
addr[5] => Mux54.IN0
addr[5] => Mux55.IN0
addr[5] => Mux56.IN0
addr[5] => Mux57.IN0
addr[5] => Mux58.IN0
addr[5] => Mux59.IN0
addr[5] => Mux60.IN0
addr[5] => Mux61.IN0
addr[5] => Mux62.IN0
addr[5] => Mux63.IN3
addr[5] => Equal1.IN2
addr[5] => Equal3.IN6
addr[6] => LessThan1.IN10
addr[6] => LessThan2.IN10
addr[6] => LessThan3.IN10
addr[6] => Equal1.IN1
addr[6] => Equal3.IN5
addr[7] => LessThan1.IN9
addr[7] => LessThan2.IN9
addr[7] => LessThan3.IN9
addr[7] => Equal1.IN0
addr[7] => Equal3.IN4
data[0] => user_voice_tmp.DATAB
data[0] => user_voice_tmp.DATAB
data[0] => user_voice_tmp.DATAB
data[0] => user_voice_tmp.DATAB
data[0] => user_voice_tmp.DATAB
data[0] => Mux48.IN2
data[0] => Mux54.IN2
data[0] => Mux62.IN2
data[0] => Equal4.IN15
data[0] => rflag.DATAB
data[1] => user_voice_tmp.DATAB
data[1] => user_voice_tmp.DATAB
data[1] => user_voice_tmp.DATAB
data[1] => user_voice_tmp.DATAB
data[1] => user_voice_tmp.DATAB
data[1] => Mux47.IN2
data[1] => Mux53.IN2
data[1] => Mux61.IN2
data[1] => Equal4.IN14
data[1] => rflag.DATAB
data[2] => user_voice_tmp.DATAB
data[2] => user_voice_tmp.DATAB
data[2] => user_voice_tmp.DATAB
data[2] => user_voice_tmp.DATAB
data[2] => user_voice_tmp.DATAB
data[2] => Mux46.IN2
data[2] => Mux52.IN2
data[2] => Mux60.IN2
data[2] => Equal4.IN13
data[2] => rflag.DATAB
data[3] => user_voice_tmp.DATAB
data[3] => user_voice_tmp.DATAB
data[3] => user_voice_tmp.DATAB
data[3] => user_voice_tmp.DATAB
data[3] => user_voice_tmp.DATAB
data[3] => Mux45.IN2
data[3] => Mux51.IN2
data[3] => Mux59.IN2
data[3] => Equal4.IN12
data[3] => rflag.DATAB
data[4] => user_voice_tmp.DATAB
data[4] => user_voice_tmp.DATAB
data[4] => user_voice_tmp.DATAB
data[4] => user_voice_tmp.DATAB
data[4] => user_voice_tmp.DATAB
data[4] => Mux44.IN2
data[4] => Mux50.IN2
data[4] => Mux58.IN2
data[4] => Equal4.IN11
data[4] => rflag.DATAB
data[5] => user_voice_tmp.DATAB
data[5] => user_voice_tmp.DATAB
data[5] => user_voice_tmp.DATAB
data[5] => user_voice_tmp.DATAB
data[5] => Mux43.IN2
data[5] => Mux49.IN2
data[5] => Mux57.IN2
data[5] => Equal4.IN10
data[5] => rflag.DATAB
data[6] => user_voice_tmp.DATAB
data[6] => user_voice_tmp.DATAB
data[6] => user_voice_tmp.DATAB
data[6] => user_voice_tmp.DATAB
data[6] => user_voice_tmp.DATAB
data[6] => Mux42.IN2
data[6] => Mux56.IN2
data[6] => Equal4.IN9
data[7] => user_voice_tmp.DATAB
data[7] => user_voice_tmp.DATAB
data[7] => user_voice_tmp.DATAB
data[7] => user_voice_tmp.DATAB
data[7] => user_voice_tmp.DATAB
data[7] => Mux41.IN2
data[7] => Mux55.IN2
data[7] => Equal4.IN8
am <= am~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm <= pm~reg0.DB_MAX_OUTPUT_PORT_TYPE
wf <= wf~reg0.DB_MAX_OUTPUT_PORT_TYPE
ml[0] <= ml[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ml[1] <= ml[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ml[2] <= ml[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ml[3] <= ml[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl[0] <= tl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl[1] <= tl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl[2] <= tl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl[3] <= tl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl[4] <= tl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl[5] <= tl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl[6] <= tl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb[0] <= fb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb[1] <= fb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb[2] <= fb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[0] <= ar[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[1] <= ar[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[2] <= ar[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[3] <= ar[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dr[0] <= dr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dr[1] <= dr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dr[2] <= dr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dr[3] <= dr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sl[0] <= sl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sl[1] <= sl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sl[2] <= sl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sl[3] <= sl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rr[0] <= rr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rr[1] <= rr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rr[2] <= rr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rr[3] <= rr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blk[0] <= blk[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blk[1] <= blk[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blk[2] <= blk[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[0] <= fnum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[1] <= fnum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[2] <= fnum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[3] <= fnum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[4] <= fnum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[5] <= fnum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[6] <= fnum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[7] <= fnum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[8] <= fnum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rks[0] <= rks[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rks[1] <= rks[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rks[2] <= rks[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rks[3] <= rks[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key <= key~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhythm <= rhythm~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|controller:ct|RegisterMemory:u_register_memory
clk => regs_array~28.CLK
clk => regs_array~0.CLK
clk => regs_array~1.CLK
clk => regs_array~2.CLK
clk => regs_array~3.CLK
clk => regs_array~4.CLK
clk => regs_array~5.CLK
clk => regs_array~6.CLK
clk => regs_array~7.CLK
clk => regs_array~8.CLK
clk => regs_array~9.CLK
clk => regs_array~10.CLK
clk => regs_array~11.CLK
clk => regs_array~12.CLK
clk => regs_array~13.CLK
clk => regs_array~14.CLK
clk => regs_array~15.CLK
clk => regs_array~16.CLK
clk => regs_array~17.CLK
clk => regs_array~18.CLK
clk => regs_array~19.CLK
clk => regs_array~20.CLK
clk => regs_array~21.CLK
clk => regs_array~22.CLK
clk => regs_array~23.CLK
clk => regs_array~24.CLK
clk => regs_array~25.CLK
clk => regs_array~26.CLK
clk => regs_array~27.CLK
clk => odata[0]~reg0.CLK
clk => odata[1]~reg0.CLK
clk => odata[2]~reg0.CLK
clk => odata[3]~reg0.CLK
clk => odata[4]~reg0.CLK
clk => odata[5]~reg0.CLK
clk => odata[6]~reg0.CLK
clk => odata[7]~reg0.CLK
clk => odata[8]~reg0.CLK
clk => odata[9]~reg0.CLK
clk => odata[10]~reg0.CLK
clk => odata[11]~reg0.CLK
clk => odata[12]~reg0.CLK
clk => odata[13]~reg0.CLK
clk => odata[14]~reg0.CLK
clk => odata[15]~reg0.CLK
clk => odata[16]~reg0.CLK
clk => odata[17]~reg0.CLK
clk => odata[18]~reg0.CLK
clk => odata[19]~reg0.CLK
clk => odata[20]~reg0.CLK
clk => odata[21]~reg0.CLK
clk => odata[22]~reg0.CLK
clk => odata[23]~reg0.CLK
clk => init_state[0].CLK
clk => init_state[1].CLK
clk => init_state[2].CLK
clk => init_state[3].CLK
clk => regs_array.CLK0
reset => regs_array.OUTPUTSELECT
reset => init_state[0].ACLR
reset => init_state[1].ACLR
reset => init_state[2].ACLR
reset => init_state[3].ACLR
reset => odata[0]~reg0.ENA
reset => odata[23]~reg0.ENA
reset => odata[22]~reg0.ENA
reset => odata[21]~reg0.ENA
reset => odata[20]~reg0.ENA
reset => odata[19]~reg0.ENA
reset => odata[18]~reg0.ENA
reset => odata[17]~reg0.ENA
reset => odata[16]~reg0.ENA
reset => odata[15]~reg0.ENA
reset => odata[14]~reg0.ENA
reset => odata[13]~reg0.ENA
reset => odata[12]~reg0.ENA
reset => odata[11]~reg0.ENA
reset => odata[10]~reg0.ENA
reset => odata[9]~reg0.ENA
reset => odata[8]~reg0.ENA
reset => odata[7]~reg0.ENA
reset => odata[6]~reg0.ENA
reset => odata[5]~reg0.ENA
reset => odata[4]~reg0.ENA
reset => odata[3]~reg0.ENA
reset => odata[2]~reg0.ENA
reset => odata[1]~reg0.ENA
addr[0] => mem_addr_s[0].DATAA
addr[0] => regs_array.RADDR
addr[1] => mem_addr_s[1].DATAA
addr[1] => regs_array.RADDR1
addr[2] => mem_addr_s[2].DATAA
addr[2] => regs_array.RADDR2
addr[3] => mem_addr_s[3].DATAA
addr[3] => regs_array.RADDR3
wr => mem_wr_s.DATAA
idata[0] => mem_data_s[0].DATAA
idata[1] => mem_data_s[1].DATAA
idata[2] => mem_data_s[2].DATAA
idata[3] => mem_data_s[3].DATAA
idata[4] => mem_data_s[4].DATAA
idata[5] => mem_data_s[5].DATAA
idata[6] => mem_data_s[6].DATAA
idata[7] => mem_data_s[7].DATAA
idata[8] => mem_data_s[8].DATAA
idata[9] => mem_data_s[9].DATAA
idata[10] => mem_data_s[10].DATAA
idata[11] => mem_data_s[11].DATAA
idata[12] => mem_data_s[12].DATAA
idata[13] => mem_data_s[13].DATAA
idata[14] => mem_data_s[14].DATAA
idata[15] => mem_data_s[15].DATAA
idata[16] => mem_data_s[16].DATAA
idata[17] => mem_data_s[17].DATAA
idata[18] => mem_data_s[18].DATAA
idata[19] => mem_data_s[19].DATAA
idata[20] => mem_data_s[20].DATAA
idata[21] => mem_data_s[21].DATAA
idata[22] => mem_data_s[22].DATAA
idata[23] => mem_data_s[23].DATAA
odata[0] <= odata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= odata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= odata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= odata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= odata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= odata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= odata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= odata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[8] <= odata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[9] <= odata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[10] <= odata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[11] <= odata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[12] <= odata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[13] <= odata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[14] <= odata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[15] <= odata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[16] <= odata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[17] <= odata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[18] <= odata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[19] <= odata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[20] <= odata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[21] <= odata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[22] <= odata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[23] <= odata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|controller:ct|VoiceMemory:vmem
clk => voicerom:ROM2413.clk
clk => voices~42.CLK
clk => voices~0.CLK
clk => voices~1.CLK
clk => voices~2.CLK
clk => voices~3.CLK
clk => voices~4.CLK
clk => voices~5.CLK
clk => voices~6.CLK
clk => voices~7.CLK
clk => voices~8.CLK
clk => voices~9.CLK
clk => voices~10.CLK
clk => voices~11.CLK
clk => voices~12.CLK
clk => voices~13.CLK
clk => voices~14.CLK
clk => voices~15.CLK
clk => voices~16.CLK
clk => voices~17.CLK
clk => voices~18.CLK
clk => voices~19.CLK
clk => voices~20.CLK
clk => voices~21.CLK
clk => voices~22.CLK
clk => voices~23.CLK
clk => voices~24.CLK
clk => voices~25.CLK
clk => voices~26.CLK
clk => voices~27.CLK
clk => voices~28.CLK
clk => voices~29.CLK
clk => voices~30.CLK
clk => voices~31.CLK
clk => voices~32.CLK
clk => voices~33.CLK
clk => voices~34.CLK
clk => voices~35.CLK
clk => voices~36.CLK
clk => voices~37.CLK
clk => voices~38.CLK
clk => voices~39.CLK
clk => voices~40.CLK
clk => voices~41.CLK
clk => rodata.RR[0]~reg0.CLK
clk => rodata.RR[1]~reg0.CLK
clk => rodata.RR[2]~reg0.CLK
clk => rodata.RR[3]~reg0.CLK
clk => rodata.SL[0]~reg0.CLK
clk => rodata.SL[1]~reg0.CLK
clk => rodata.SL[2]~reg0.CLK
clk => rodata.SL[3]~reg0.CLK
clk => rodata.DR[0]~reg0.CLK
clk => rodata.DR[1]~reg0.CLK
clk => rodata.DR[2]~reg0.CLK
clk => rodata.DR[3]~reg0.CLK
clk => rodata.AR[0]~reg0.CLK
clk => rodata.AR[1]~reg0.CLK
clk => rodata.AR[2]~reg0.CLK
clk => rodata.AR[3]~reg0.CLK
clk => rodata.FB[0]~reg0.CLK
clk => rodata.FB[1]~reg0.CLK
clk => rodata.FB[2]~reg0.CLK
clk => rodata.WF~reg0.CLK
clk => rodata.TL[0]~reg0.CLK
clk => rodata.TL[1]~reg0.CLK
clk => rodata.TL[2]~reg0.CLK
clk => rodata.TL[3]~reg0.CLK
clk => rodata.TL[4]~reg0.CLK
clk => rodata.TL[5]~reg0.CLK
clk => rodata.KL[0]~reg0.CLK
clk => rodata.KL[1]~reg0.CLK
clk => rodata.ML[0]~reg0.CLK
clk => rodata.ML[1]~reg0.CLK
clk => rodata.ML[2]~reg0.CLK
clk => rodata.ML[3]~reg0.CLK
clk => rodata.KR~reg0.CLK
clk => rodata.EG~reg0.CLK
clk => rodata.PM~reg0.CLK
clk => rodata.AM~reg0.CLK
clk => odata.RR[0]~reg0.CLK
clk => odata.RR[1]~reg0.CLK
clk => odata.RR[2]~reg0.CLK
clk => odata.RR[3]~reg0.CLK
clk => odata.SL[0]~reg0.CLK
clk => odata.SL[1]~reg0.CLK
clk => odata.SL[2]~reg0.CLK
clk => odata.SL[3]~reg0.CLK
clk => odata.DR[0]~reg0.CLK
clk => odata.DR[1]~reg0.CLK
clk => odata.DR[2]~reg0.CLK
clk => odata.DR[3]~reg0.CLK
clk => odata.AR[0]~reg0.CLK
clk => odata.AR[1]~reg0.CLK
clk => odata.AR[2]~reg0.CLK
clk => odata.AR[3]~reg0.CLK
clk => odata.FB[0]~reg0.CLK
clk => odata.FB[1]~reg0.CLK
clk => odata.FB[2]~reg0.CLK
clk => odata.WF~reg0.CLK
clk => odata.TL[0]~reg0.CLK
clk => odata.TL[1]~reg0.CLK
clk => odata.TL[2]~reg0.CLK
clk => odata.TL[3]~reg0.CLK
clk => odata.TL[4]~reg0.CLK
clk => odata.TL[5]~reg0.CLK
clk => odata.KL[0]~reg0.CLK
clk => odata.KL[1]~reg0.CLK
clk => odata.ML[0]~reg0.CLK
clk => odata.ML[1]~reg0.CLK
clk => odata.ML[2]~reg0.CLK
clk => odata.ML[3]~reg0.CLK
clk => odata.KR~reg0.CLK
clk => odata.EG~reg0.CLK
clk => odata.PM~reg0.CLK
clk => odata.AM~reg0.CLK
clk => rom_addr[0].CLK
clk => rom_addr[1].CLK
clk => rom_addr[2].CLK
clk => rom_addr[3].CLK
clk => rom_addr[4].CLK
clk => rom_addr[5].CLK
clk => ram_wr_s.CLK
clk => rstate[0].CLK
clk => rstate[1].CLK
clk => init_id[0].CLK
clk => init_id[1].CLK
clk => init_id[2].CLK
clk => init_id[3].CLK
clk => init_id[4].CLK
clk => init_id[5].CLK
clk => voices.CLK0
reset => ram_wr_s.ACLR
reset => rstate[0].ACLR
reset => rstate[1].ACLR
reset => init_id[0].ACLR
reset => init_id[1].ACLR
reset => init_id[2].ACLR
reset => init_id[3].ACLR
reset => init_id[4].ACLR
reset => init_id[5].ACLR
reset => rom_addr[5].ENA
reset => rom_addr[4].ENA
reset => rom_addr[3].ENA
reset => rom_addr[2].ENA
reset => rom_addr[1].ENA
reset => rom_addr[0].ENA
idata.RR[0] => mem_data_s[0].DATAA
idata.RR[1] => mem_data_s[1].DATAA
idata.RR[2] => mem_data_s[2].DATAA
idata.RR[3] => mem_data_s[3].DATAA
idata.SL[0] => mem_data_s[4].DATAA
idata.SL[1] => mem_data_s[5].DATAA
idata.SL[2] => mem_data_s[6].DATAA
idata.SL[3] => mem_data_s[7].DATAA
idata.DR[0] => mem_data_s[8].DATAA
idata.DR[1] => mem_data_s[9].DATAA
idata.DR[2] => mem_data_s[10].DATAA
idata.DR[3] => mem_data_s[11].DATAA
idata.AR[0] => mem_data_s[12].DATAA
idata.AR[1] => mem_data_s[13].DATAA
idata.AR[2] => mem_data_s[14].DATAA
idata.AR[3] => mem_data_s[15].DATAA
idata.FB[0] => mem_data_s[16].DATAA
idata.FB[1] => mem_data_s[17].DATAA
idata.FB[2] => mem_data_s[18].DATAA
idata.WF => mem_data_s[19].DATAA
idata.TL[0] => mem_data_s[20].DATAA
idata.TL[1] => mem_data_s[21].DATAA
idata.TL[2] => mem_data_s[22].DATAA
idata.TL[3] => mem_data_s[23].DATAA
idata.TL[4] => mem_data_s[24].DATAA
idata.TL[5] => mem_data_s[25].DATAA
idata.KL[0] => mem_data_s[26].DATAA
idata.KL[1] => mem_data_s[27].DATAA
idata.ML[0] => mem_data_s[28].DATAA
idata.ML[1] => mem_data_s[29].DATAA
idata.ML[2] => mem_data_s[30].DATAA
idata.ML[3] => mem_data_s[31].DATAA
idata.KR => mem_data_s[32].DATAA
idata.EG => mem_data_s[33].DATAA
idata.PM => mem_data_s[34].DATAA
idata.AM => mem_data_s[35].DATAA
wr => mem_wr_s.DATAA
rwaddr[0] => mem_addr_s[0].DATAA
rwaddr[0] => voices.RADDR
rwaddr[1] => mem_addr_s[1].DATAA
rwaddr[1] => voices.RADDR1
rwaddr[2] => mem_addr_s[2].DATAA
rwaddr[2] => voices.RADDR2
rwaddr[3] => mem_addr_s[3].DATAA
rwaddr[3] => voices.RADDR3
rwaddr[4] => mem_addr_s[4].DATAA
rwaddr[4] => voices.RADDR4
rwaddr[5] => mem_addr_s[5].DATAA
rwaddr[5] => voices.RADDR5
roaddr[0] => voices.PORTBRADDR
roaddr[1] => voices.PORTBRADDR1
roaddr[2] => voices.PORTBRADDR2
roaddr[3] => voices.PORTBRADDR3
roaddr[4] => voices.PORTBRADDR4
roaddr[5] => voices.PORTBRADDR5
odata.RR[0] <= odata.RR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.RR[1] <= odata.RR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.RR[2] <= odata.RR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.RR[3] <= odata.RR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.SL[0] <= odata.SL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.SL[1] <= odata.SL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.SL[2] <= odata.SL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.SL[3] <= odata.SL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.DR[0] <= odata.DR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.DR[1] <= odata.DR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.DR[2] <= odata.DR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.DR[3] <= odata.DR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.AR[0] <= odata.AR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.AR[1] <= odata.AR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.AR[2] <= odata.AR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.AR[3] <= odata.AR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.FB[0] <= odata.FB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.FB[1] <= odata.FB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.FB[2] <= odata.FB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.WF <= odata.WF~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.TL[0] <= odata.TL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.TL[1] <= odata.TL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.TL[2] <= odata.TL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.TL[3] <= odata.TL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.TL[4] <= odata.TL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.TL[5] <= odata.TL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.KL[0] <= odata.KL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.KL[1] <= odata.KL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.ML[0] <= odata.ML[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.ML[1] <= odata.ML[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.ML[2] <= odata.ML[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.ML[3] <= odata.ML[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.KR <= odata.KR~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.EG <= odata.EG~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.PM <= odata.PM~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.AM <= odata.AM~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.RR[0] <= rodata.RR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.RR[1] <= rodata.RR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.RR[2] <= rodata.RR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.RR[3] <= rodata.RR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.SL[0] <= rodata.SL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.SL[1] <= rodata.SL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.SL[2] <= rodata.SL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.SL[3] <= rodata.SL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.DR[0] <= rodata.DR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.DR[1] <= rodata.DR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.DR[2] <= rodata.DR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.DR[3] <= rodata.DR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.AR[0] <= rodata.AR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.AR[1] <= rodata.AR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.AR[2] <= rodata.AR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.AR[3] <= rodata.AR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.FB[0] <= rodata.FB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.FB[1] <= rodata.FB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.FB[2] <= rodata.FB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.WF <= rodata.WF~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.TL[0] <= rodata.TL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.TL[1] <= rodata.TL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.TL[2] <= rodata.TL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.TL[3] <= rodata.TL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.TL[4] <= rodata.TL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.TL[5] <= rodata.TL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.KL[0] <= rodata.KL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.KL[1] <= rodata.KL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.ML[0] <= rodata.ML[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.ML[1] <= rodata.ML[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.ML[2] <= rodata.ML[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.ML[3] <= rodata.ML[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.KR <= rodata.KR~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.EG <= rodata.EG~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.PM <= rodata.PM~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.AM <= rodata.AM~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|VoiceRom:ROM2413
clk => data.RR[0]~reg0.CLK
clk => data.RR[1]~reg0.CLK
clk => data.RR[2]~reg0.CLK
clk => data.RR[3]~reg0.CLK
clk => data.SL[0]~reg0.CLK
clk => data.SL[1]~reg0.CLK
clk => data.SL[2]~reg0.CLK
clk => data.SL[3]~reg0.CLK
clk => data.DR[0]~reg0.CLK
clk => data.DR[1]~reg0.CLK
clk => data.DR[2]~reg0.CLK
clk => data.DR[3]~reg0.CLK
clk => data.AR[0]~reg0.CLK
clk => data.AR[1]~reg0.CLK
clk => data.AR[2]~reg0.CLK
clk => data.AR[3]~reg0.CLK
clk => data.FB[0]~reg0.CLK
clk => data.FB[1]~reg0.CLK
clk => data.FB[2]~reg0.CLK
clk => data.WF~reg0.CLK
clk => data.TL[0]~reg0.CLK
clk => data.TL[1]~reg0.CLK
clk => data.TL[2]~reg0.CLK
clk => data.TL[3]~reg0.CLK
clk => data.TL[4]~reg0.CLK
clk => data.TL[5]~reg0.CLK
clk => data.KL[0]~reg0.CLK
clk => data.KL[1]~reg0.CLK
clk => data.ML[0]~reg0.CLK
clk => data.ML[1]~reg0.CLK
clk => data.ML[2]~reg0.CLK
clk => data.ML[3]~reg0.CLK
clk => data.KR~reg0.CLK
clk => data.EG~reg0.CLK
clk => data.PM~reg0.CLK
clk => data.AM~reg0.CLK
addr[0] => Mux1.IN69
addr[0] => Mux2.IN69
addr[0] => Mux3.IN69
addr[0] => Mux4.IN69
addr[0] => Mux5.IN69
addr[0] => Mux6.IN69
addr[0] => Mux7.IN36
addr[0] => Mux8.IN36
addr[0] => Mux9.IN19
addr[0] => Mux10.IN69
addr[0] => Mux11.IN69
addr[0] => Mux12.IN69
addr[0] => Mux13.IN69
addr[0] => Mux14.IN69
addr[0] => Mux15.IN69
addr[0] => Mux16.IN69
addr[0] => Mux17.IN69
addr[0] => Mux18.IN69
addr[0] => Mux19.IN69
addr[0] => Mux20.IN69
addr[0] => Mux21.IN69
addr[0] => Mux22.IN69
addr[0] => Mux23.IN69
addr[0] => Mux24.IN69
addr[0] => Mux25.IN69
addr[0] => Mux26.IN69
addr[0] => Mux27.IN69
addr[0] => Mux28.IN69
addr[0] => Mux29.IN69
addr[0] => Mux30.IN69
addr[0] => Mux31.IN69
addr[0] => Mux32.IN69
addr[0] => Mux33.IN69
addr[0] => Mux34.IN69
addr[1] => Mux0.IN19
addr[1] => Mux1.IN68
addr[1] => Mux2.IN68
addr[1] => Mux3.IN68
addr[1] => Mux4.IN68
addr[1] => Mux5.IN68
addr[1] => Mux6.IN68
addr[1] => Mux7.IN35
addr[1] => Mux8.IN35
addr[1] => Mux9.IN18
addr[1] => Mux10.IN68
addr[1] => Mux11.IN68
addr[1] => Mux12.IN68
addr[1] => Mux13.IN68
addr[1] => Mux14.IN68
addr[1] => Mux15.IN68
addr[1] => Mux16.IN68
addr[1] => Mux17.IN68
addr[1] => Mux18.IN68
addr[1] => Mux19.IN68
addr[1] => Mux20.IN68
addr[1] => Mux21.IN68
addr[1] => Mux22.IN68
addr[1] => Mux23.IN68
addr[1] => Mux24.IN68
addr[1] => Mux25.IN68
addr[1] => Mux26.IN68
addr[1] => Mux27.IN68
addr[1] => Mux28.IN68
addr[1] => Mux29.IN68
addr[1] => Mux30.IN68
addr[1] => Mux31.IN68
addr[1] => Mux32.IN68
addr[1] => Mux33.IN68
addr[1] => Mux34.IN68
addr[2] => Mux0.IN18
addr[2] => Mux1.IN67
addr[2] => Mux2.IN67
addr[2] => Mux3.IN67
addr[2] => Mux4.IN67
addr[2] => Mux5.IN67
addr[2] => Mux6.IN67
addr[2] => Mux7.IN34
addr[2] => Mux8.IN34
addr[2] => Mux9.IN17
addr[2] => Mux10.IN67
addr[2] => Mux11.IN67
addr[2] => Mux12.IN67
addr[2] => Mux13.IN67
addr[2] => Mux14.IN67
addr[2] => Mux15.IN67
addr[2] => Mux16.IN67
addr[2] => Mux17.IN67
addr[2] => Mux18.IN67
addr[2] => Mux19.IN67
addr[2] => Mux20.IN67
addr[2] => Mux21.IN67
addr[2] => Mux22.IN67
addr[2] => Mux23.IN67
addr[2] => Mux24.IN67
addr[2] => Mux25.IN67
addr[2] => Mux26.IN67
addr[2] => Mux27.IN67
addr[2] => Mux28.IN67
addr[2] => Mux29.IN67
addr[2] => Mux30.IN67
addr[2] => Mux31.IN67
addr[2] => Mux32.IN67
addr[2] => Mux33.IN67
addr[2] => Mux34.IN67
addr[3] => Mux0.IN17
addr[3] => Mux1.IN66
addr[3] => Mux2.IN66
addr[3] => Mux3.IN66
addr[3] => Mux4.IN66
addr[3] => Mux5.IN66
addr[3] => Mux6.IN66
addr[3] => Mux7.IN33
addr[3] => Mux8.IN33
addr[3] => Mux10.IN66
addr[3] => Mux11.IN66
addr[3] => Mux12.IN66
addr[3] => Mux13.IN66
addr[3] => Mux14.IN66
addr[3] => Mux15.IN66
addr[3] => Mux16.IN66
addr[3] => Mux17.IN66
addr[3] => Mux18.IN66
addr[3] => Mux19.IN66
addr[3] => Mux20.IN66
addr[3] => Mux21.IN66
addr[3] => Mux22.IN66
addr[3] => Mux23.IN66
addr[3] => Mux24.IN66
addr[3] => Mux25.IN66
addr[3] => Mux26.IN66
addr[3] => Mux27.IN66
addr[3] => Mux28.IN66
addr[3] => Mux29.IN66
addr[3] => Mux30.IN66
addr[3] => Mux31.IN66
addr[3] => Mux32.IN66
addr[3] => Mux33.IN66
addr[3] => Mux34.IN66
addr[4] => Mux0.IN16
addr[4] => Mux1.IN65
addr[4] => Mux2.IN65
addr[4] => Mux3.IN65
addr[4] => Mux4.IN65
addr[4] => Mux5.IN65
addr[4] => Mux6.IN65
addr[4] => Mux7.IN32
addr[4] => Mux8.IN32
addr[4] => Mux9.IN16
addr[4] => Mux10.IN65
addr[4] => Mux11.IN65
addr[4] => Mux12.IN65
addr[4] => Mux13.IN65
addr[4] => Mux14.IN65
addr[4] => Mux15.IN65
addr[4] => Mux16.IN65
addr[4] => Mux17.IN65
addr[4] => Mux18.IN65
addr[4] => Mux19.IN65
addr[4] => Mux20.IN65
addr[4] => Mux21.IN65
addr[4] => Mux22.IN65
addr[4] => Mux23.IN65
addr[4] => Mux24.IN65
addr[4] => Mux25.IN65
addr[4] => Mux26.IN65
addr[4] => Mux27.IN65
addr[4] => Mux28.IN65
addr[4] => Mux29.IN65
addr[4] => Mux30.IN65
addr[4] => Mux31.IN65
addr[4] => Mux32.IN65
addr[4] => Mux33.IN65
addr[4] => Mux34.IN65
addr[5] => Mux1.IN64
addr[5] => Mux2.IN64
addr[5] => Mux3.IN64
addr[5] => Mux4.IN64
addr[5] => Mux5.IN64
addr[5] => Mux6.IN64
addr[5] => Mux10.IN64
addr[5] => Mux11.IN64
addr[5] => Mux12.IN64
addr[5] => Mux13.IN64
addr[5] => Mux14.IN64
addr[5] => Mux15.IN64
addr[5] => Mux16.IN64
addr[5] => Mux17.IN64
addr[5] => Mux18.IN64
addr[5] => Mux19.IN64
addr[5] => Mux20.IN64
addr[5] => Mux21.IN64
addr[5] => Mux22.IN64
addr[5] => Mux23.IN64
addr[5] => Mux24.IN64
addr[5] => Mux25.IN64
addr[5] => Mux26.IN64
addr[5] => Mux27.IN64
addr[5] => Mux28.IN64
addr[5] => Mux29.IN64
addr[5] => Mux30.IN64
addr[5] => Mux31.IN64
addr[5] => Mux32.IN64
addr[5] => Mux33.IN64
addr[5] => Mux34.IN64
data.RR[0] <= data.RR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.RR[1] <= data.RR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.RR[2] <= data.RR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.RR[3] <= data.RR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.SL[0] <= data.SL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.SL[1] <= data.SL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.SL[2] <= data.SL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.SL[3] <= data.SL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.DR[0] <= data.DR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.DR[1] <= data.DR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.DR[2] <= data.DR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.DR[3] <= data.DR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.AR[0] <= data.AR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.AR[1] <= data.AR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.AR[2] <= data.AR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.AR[3] <= data.AR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.FB[0] <= data.FB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.FB[1] <= data.FB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.FB[2] <= data.FB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.WF <= data.WF~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.TL[0] <= data.TL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.TL[1] <= data.TL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.TL[2] <= data.TL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.TL[3] <= data.TL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.TL[4] <= data.TL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.TL[5] <= data.TL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.KL[0] <= data.KL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.KL[1] <= data.KL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.ML[0] <= data.ML[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.ML[1] <= data.ML[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.ML[2] <= data.ML[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.ML[3] <= data.ML[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.KR <= data.KR~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.EG <= data.EG~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.PM <= data.PM~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.AM <= data.AM~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|EnvelopeGenerator:eg
clk => attacktable:u_attack_table.clk
clk => memin.phase[0].CLK
clk => memin.phase[1].CLK
clk => memin.phase[2].CLK
clk => memin.phase[3].CLK
clk => memin.phase[4].CLK
clk => memin.phase[5].CLK
clk => memin.phase[6].CLK
clk => memin.phase[7].CLK
clk => memin.phase[8].CLK
clk => memin.phase[9].CLK
clk => memin.phase[10].CLK
clk => memin.phase[11].CLK
clk => memin.phase[12].CLK
clk => memin.phase[13].CLK
clk => memin.phase[14].CLK
clk => memin.phase[15].CLK
clk => memin.phase[16].CLK
clk => memin.phase[17].CLK
clk => memin.phase[18].CLK
clk => memin.phase[19].CLK
clk => memin.phase[20].CLK
clk => memin.phase[21].CLK
clk => memin.phase[22].CLK
clk => memin.state[0].CLK
clk => memin.state[1].CLK
clk => egout[0]~reg0.CLK
clk => egout[1]~reg0.CLK
clk => egout[2]~reg0.CLK
clk => egout[3]~reg0.CLK
clk => egout[4]~reg0.CLK
clk => egout[5]~reg0.CLK
clk => egout[6]~reg0.CLK
clk => egout[7]~reg0.CLK
clk => egout[8]~reg0.CLK
clk => egout[9]~reg0.CLK
clk => egout[10]~reg0.CLK
clk => egout[11]~reg0.CLK
clk => egout[12]~reg0.CLK
clk => aridx[0].CLK
clk => aridx[1].CLK
clk => aridx[2].CLK
clk => aridx[3].CLK
clk => aridx[4].CLK
clk => aridx[5].CLK
clk => aridx[6].CLK
clk => aridx[7].CLK
clk => aridx[8].CLK
clk => aridx[9].CLK
clk => aridx[10].CLK
clk => aridx[11].CLK
clk => aridx[12].CLK
clk => aridx[13].CLK
clk => aridx[14].CLK
clk => aridx[15].CLK
clk => aridx[16].CLK
clk => aridx[17].CLK
clk => aridx[18].CLK
clk => aridx[19].CLK
clk => aridx[20].CLK
clk => aridx[21].CLK
clk => memwr.CLK
clk => amphase[0].CLK
clk => amphase[1].CLK
clk => amphase[2].CLK
clk => amphase[3].CLK
clk => amphase[4].CLK
clk => amphase[5].CLK
clk => amphase[6].CLK
clk => amphase[7].CLK
clk => amphase[8].CLK
clk => amphase[9].CLK
clk => amphase[10].CLK
clk => amphase[11].CLK
clk => amphase[12].CLK
clk => amphase[13].CLK
clk => amphase[14].CLK
clk => amphase[15].CLK
clk => amphase[16].CLK
clk => amphase[17].CLK
clk => amphase[18].CLK
clk => amphase[19].CLK
clk => ntable[0].CLK
clk => ntable[1].CLK
clk => ntable[2].CLK
clk => ntable[3].CLK
clk => ntable[4].CLK
clk => ntable[5].CLK
clk => ntable[6].CLK
clk => ntable[7].CLK
clk => ntable[8].CLK
clk => ntable[9].CLK
clk => ntable[10].CLK
clk => ntable[11].CLK
clk => ntable[12].CLK
clk => ntable[13].CLK
clk => ntable[14].CLK
clk => ntable[15].CLK
clk => ntable[16].CLK
clk => egphase[0].CLK
clk => egphase[1].CLK
clk => egphase[2].CLK
clk => egphase[3].CLK
clk => egphase[4].CLK
clk => egphase[5].CLK
clk => egphase[6].CLK
clk => egphase[7].CLK
clk => egphase[8].CLK
clk => egphase[9].CLK
clk => egphase[10].CLK
clk => egphase[11].CLK
clk => egphase[12].CLK
clk => egphase[13].CLK
clk => egphase[14].CLK
clk => egphase[15].CLK
clk => egphase[16].CLK
clk => egphase[17].CLK
clk => egphase[18].CLK
clk => egphase[19].CLK
clk => egphase[20].CLK
clk => egphase[21].CLK
clk => egphase[22].CLK
clk => egstate[0].CLK
clk => egstate[1].CLK
clk => lastkey[0].CLK
clk => lastkey[1].CLK
clk => lastkey[2].CLK
clk => lastkey[3].CLK
clk => lastkey[4].CLK
clk => lastkey[5].CLK
clk => lastkey[6].CLK
clk => lastkey[7].CLK
clk => lastkey[8].CLK
clk => lastkey[9].CLK
clk => lastkey[10].CLK
clk => lastkey[11].CLK
clk => lastkey[12].CLK
clk => lastkey[13].CLK
clk => lastkey[14].CLK
clk => lastkey[15].CLK
clk => lastkey[16].CLK
clk => lastkey[17].CLK
clk => rm[0].CLK
clk => rm[1].CLK
clk => rm[2].CLK
clk => rm[3].CLK
clk => rm[4].CLK
clk => rslot[0].CLK
clk => rslot[1].CLK
clk => rslot[2].CLK
clk => rslot[3].CLK
clk => rslot[4].CLK
clk => envelopememory:u_envelope_memory.clk
reset => envelopememory:u_envelope_memory.reset
reset => memwr.ACLR
reset => amphase[0].ACLR
reset => amphase[1].ACLR
reset => amphase[2].ACLR
reset => amphase[3].ACLR
reset => amphase[4].ACLR
reset => amphase[5].ACLR
reset => amphase[6].ACLR
reset => amphase[7].ACLR
reset => amphase[8].ACLR
reset => amphase[9].ACLR
reset => amphase[10].ACLR
reset => amphase[11].ACLR
reset => amphase[12].ACLR
reset => amphase[13].ACLR
reset => amphase[14].ACLR
reset => amphase[15].PRESET
reset => amphase[16].ACLR
reset => amphase[17].ACLR
reset => amphase[18].ACLR
reset => amphase[19].ACLR
reset => ntable[0].PRESET
reset => ntable[1].PRESET
reset => ntable[2].PRESET
reset => ntable[3].PRESET
reset => ntable[4].PRESET
reset => ntable[5].PRESET
reset => ntable[6].PRESET
reset => ntable[7].PRESET
reset => ntable[8].PRESET
reset => ntable[9].PRESET
reset => ntable[10].PRESET
reset => ntable[11].PRESET
reset => ntable[12].PRESET
reset => ntable[13].PRESET
reset => ntable[14].PRESET
reset => ntable[15].PRESET
reset => ntable[16].PRESET
reset => egphase[0].ACLR
reset => egphase[1].ACLR
reset => egphase[2].ACLR
reset => egphase[3].ACLR
reset => egphase[4].ACLR
reset => egphase[5].ACLR
reset => egphase[6].ACLR
reset => egphase[7].ACLR
reset => egphase[8].ACLR
reset => egphase[9].ACLR
reset => egphase[10].ACLR
reset => egphase[11].ACLR
reset => egphase[12].ACLR
reset => egphase[13].ACLR
reset => egphase[14].ACLR
reset => egphase[15].ACLR
reset => egphase[16].ACLR
reset => egphase[17].ACLR
reset => egphase[18].ACLR
reset => egphase[19].ACLR
reset => egphase[20].ACLR
reset => egphase[21].ACLR
reset => egphase[22].ACLR
reset => egstate[0].ACLR
reset => egstate[1].ACLR
reset => lastkey[0].ACLR
reset => lastkey[1].ACLR
reset => lastkey[2].ACLR
reset => lastkey[3].ACLR
reset => lastkey[4].ACLR
reset => lastkey[5].ACLR
reset => lastkey[6].ACLR
reset => lastkey[7].ACLR
reset => lastkey[8].ACLR
reset => lastkey[9].ACLR
reset => lastkey[10].ACLR
reset => lastkey[11].ACLR
reset => lastkey[12].ACLR
reset => lastkey[13].ACLR
reset => lastkey[14].ACLR
reset => lastkey[15].ACLR
reset => lastkey[16].ACLR
reset => lastkey[17].ACLR
reset => rm[0].ACLR
reset => rm[1].ACLR
reset => rm[2].ACLR
reset => rm[3].ACLR
reset => rm[4].ACLR
reset => rslot[0].ACLR
reset => rslot[1].ACLR
reset => rslot[2].ACLR
reset => rslot[3].ACLR
reset => rslot[4].ACLR
reset => memin.phase[0].ENA
reset => aridx[21].ENA
reset => aridx[20].ENA
reset => aridx[19].ENA
reset => aridx[18].ENA
reset => aridx[17].ENA
reset => aridx[16].ENA
reset => aridx[15].ENA
reset => aridx[14].ENA
reset => aridx[13].ENA
reset => aridx[12].ENA
reset => aridx[11].ENA
reset => aridx[10].ENA
reset => aridx[9].ENA
reset => aridx[8].ENA
reset => aridx[7].ENA
reset => aridx[6].ENA
reset => aridx[5].ENA
reset => aridx[4].ENA
reset => aridx[3].ENA
reset => aridx[2].ENA
reset => aridx[1].ENA
reset => aridx[0].ENA
reset => egout[12]~reg0.ENA
reset => egout[11]~reg0.ENA
reset => egout[10]~reg0.ENA
reset => egout[9]~reg0.ENA
reset => egout[8]~reg0.ENA
reset => egout[7]~reg0.ENA
reset => egout[6]~reg0.ENA
reset => egout[5]~reg0.ENA
reset => egout[4]~reg0.ENA
reset => egout[3]~reg0.ENA
reset => egout[2]~reg0.ENA
reset => egout[1]~reg0.ENA
reset => egout[0]~reg0.ENA
reset => memin.state[1].ENA
reset => memin.state[0].ENA
reset => memin.phase[22].ENA
reset => memin.phase[21].ENA
reset => memin.phase[20].ENA
reset => memin.phase[19].ENA
reset => memin.phase[18].ENA
reset => memin.phase[17].ENA
reset => memin.phase[16].ENA
reset => memin.phase[15].ENA
reset => memin.phase[14].ENA
reset => memin.phase[13].ENA
reset => memin.phase[12].ENA
reset => memin.phase[11].ENA
reset => memin.phase[10].ENA
reset => memin.phase[9].ENA
reset => memin.phase[8].ENA
reset => memin.phase[7].ENA
reset => memin.phase[6].ENA
reset => memin.phase[5].ENA
reset => memin.phase[4].ENA
reset => memin.phase[3].ENA
reset => memin.phase[2].ENA
reset => memin.phase[1].ENA
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => attacktable:u_attack_table.clkena
clkena => rslot[4].ENA
clkena => rslot[3].ENA
clkena => rslot[2].ENA
clkena => rslot[1].ENA
clkena => rslot[0].ENA
clkena => rm[4].ENA
clkena => rm[3].ENA
clkena => rm[2].ENA
clkena => rm[1].ENA
clkena => rm[0].ENA
clkena => lastkey[17].ENA
clkena => lastkey[16].ENA
clkena => lastkey[15].ENA
clkena => lastkey[14].ENA
clkena => lastkey[13].ENA
clkena => lastkey[12].ENA
clkena => lastkey[11].ENA
clkena => lastkey[10].ENA
clkena => lastkey[9].ENA
clkena => lastkey[8].ENA
clkena => lastkey[7].ENA
clkena => lastkey[6].ENA
clkena => lastkey[5].ENA
clkena => lastkey[4].ENA
clkena => lastkey[3].ENA
clkena => lastkey[2].ENA
clkena => lastkey[1].ENA
clkena => lastkey[0].ENA
clkena => egstate[1].ENA
clkena => egstate[0].ENA
clkena => egphase[22].ENA
clkena => egphase[21].ENA
clkena => egphase[20].ENA
clkena => egphase[19].ENA
clkena => egphase[18].ENA
clkena => egphase[17].ENA
clkena => egphase[16].ENA
clkena => egphase[15].ENA
clkena => egphase[14].ENA
clkena => egphase[13].ENA
clkena => egphase[12].ENA
clkena => egphase[11].ENA
clkena => egphase[10].ENA
clkena => egphase[9].ENA
clkena => egphase[8].ENA
clkena => egphase[7].ENA
clkena => egphase[6].ENA
clkena => egphase[5].ENA
clkena => egphase[4].ENA
clkena => egphase[3].ENA
clkena => egphase[2].ENA
clkena => egphase[1].ENA
clkena => egphase[0].ENA
clkena => ntable[16].ENA
clkena => ntable[15].ENA
clkena => ntable[14].ENA
clkena => ntable[13].ENA
clkena => ntable[12].ENA
clkena => ntable[11].ENA
clkena => ntable[10].ENA
clkena => ntable[9].ENA
clkena => ntable[8].ENA
clkena => ntable[7].ENA
clkena => ntable[6].ENA
clkena => ntable[5].ENA
clkena => ntable[4].ENA
clkena => ntable[3].ENA
clkena => ntable[2].ENA
clkena => ntable[1].ENA
clkena => ntable[0].ENA
clkena => amphase[19].ENA
clkena => amphase[18].ENA
clkena => amphase[17].ENA
clkena => amphase[16].ENA
clkena => amphase[15].ENA
clkena => amphase[14].ENA
clkena => amphase[13].ENA
clkena => amphase[12].ENA
clkena => amphase[11].ENA
clkena => amphase[10].ENA
clkena => amphase[9].ENA
clkena => amphase[8].ENA
clkena => amphase[7].ENA
clkena => amphase[6].ENA
clkena => amphase[5].ENA
clkena => amphase[4].ENA
clkena => amphase[3].ENA
clkena => amphase[2].ENA
clkena => amphase[1].ENA
clkena => amphase[0].ENA
clkena => memwr.ENA
slot[0] => Equal1.IN9
slot[0] => Add0.IN10
slot[0] => Mux67.IN18
slot[0] => Decoder0.IN4
slot[0] => envelopememory:u_envelope_memory.waddr[0]
slot[1] => Equal1.IN8
slot[1] => Add0.IN9
slot[1] => Mux67.IN17
slot[1] => Decoder0.IN3
slot[1] => envelopememory:u_envelope_memory.waddr[1]
slot[1] => Equal6.IN3
slot[2] => Equal1.IN7
slot[2] => Add0.IN8
slot[2] => Mux67.IN16
slot[2] => Decoder0.IN2
slot[2] => envelopememory:u_envelope_memory.waddr[2]
slot[2] => Equal6.IN2
slot[3] => Equal1.IN6
slot[3] => Add0.IN7
slot[3] => Mux67.IN15
slot[3] => Decoder0.IN1
slot[3] => envelopememory:u_envelope_memory.waddr[3]
slot[3] => Equal6.IN1
slot[4] => Equal1.IN5
slot[4] => Add0.IN6
slot[4] => Mux67.IN14
slot[4] => Decoder0.IN0
slot[4] => envelopememory:u_envelope_memory.waddr[4]
slot[4] => Equal6.IN0
stage[0] => Equal0.IN3
stage[0] => Equal3.IN5
stage[0] => Equal4.IN5
stage[0] => Equal5.IN5
stage[0] => Equal10.IN5
stage[1] => Equal0.IN2
stage[1] => Equal3.IN4
stage[1] => Equal4.IN4
stage[1] => Equal5.IN4
stage[1] => Equal10.IN4
rhythm => process_1.IN1
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
tl[0] => Add2.IN7
tl[0] => Add3.IN7
tl[1] => Add2.IN6
tl[1] => Add3.IN6
tl[2] => Add2.IN5
tl[2] => Add3.IN5
tl[3] => Add2.IN4
tl[3] => Add3.IN4
tl[4] => Add2.IN3
tl[4] => Add3.IN3
tl[5] => Add2.IN2
tl[5] => Add3.IN2
tl[6] => Add2.IN1
tl[6] => Add3.IN1
ar[0] => Mux4.IN0
ar[1] => Mux3.IN0
ar[2] => Mux2.IN0
ar[3] => Mux1.IN0
dr[0] => Mux4.IN1
dr[1] => Mux3.IN1
dr[2] => Mux2.IN1
dr[3] => Mux1.IN1
sl[0] => LessThan0.IN10
sl[1] => LessThan0.IN9
sl[2] => LessThan0.IN8
sl[3] => LessThan0.IN7
rr[0] => Mux4.IN2
rr[1] => Mux3.IN2
rr[2] => Mux2.IN2
rr[3] => Mux1.IN2
rks[0] => Add10.IN4
rks[0] => ShiftLeft0.IN27
rks[0] => ShiftLeft1.IN27
rks[1] => Add10.IN2
rks[1] => Add10.IN3
rks[1] => ShiftLeft1.IN26
rks[2] => Add9.IN10
rks[3] => Add9.IN9
key => process_1.IN1
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => process_1.IN1
egout[0] <= egout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[1] <= egout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[2] <= egout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[3] <= egout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[4] <= egout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[5] <= egout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[6] <= egout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[7] <= egout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[8] <= egout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[9] <= egout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[10] <= egout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[11] <= egout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[12] <= egout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
clk => ff_w[0].CLK
clk => ff_w[1].CLK
clk => ff_w[2].CLK
clk => ff_w[3].CLK
clk => ff_w[4].CLK
clk => ff_w[5].CLK
clk => ff_w[6].CLK
clk => ff_w[7].CLK
clk => ff_d2[0].CLK
clk => ff_d2[1].CLK
clk => ff_d2[2].CLK
clk => ff_d2[3].CLK
clk => ff_d2[4].CLK
clk => ff_d2[5].CLK
clk => ff_d2[6].CLK
clk => ff_d1[0].CLK
clk => ff_d1[1].CLK
clk => ff_d1[2].CLK
clk => ff_d1[3].CLK
clk => ff_d1[4].CLK
clk => ff_d1[5].CLK
clk => ff_d1[6].CLK
clkena => data[3]~reg0.ENA
clkena => data[2]~reg0.ENA
clkena => data[1]~reg0.ENA
clkena => data[0]~reg0.ENA
clkena => ff_d2[0].ENA
clkena => ff_w[0].ENA
clkena => data[4]~reg0.ENA
clkena => data[5]~reg0.ENA
clkena => data[6]~reg0.ENA
clkena => data[7]~reg0.ENA
clkena => data[8]~reg0.ENA
clkena => data[9]~reg0.ENA
clkena => data[10]~reg0.ENA
clkena => data[11]~reg0.ENA
clkena => data[12]~reg0.ENA
clkena => ff_w[1].ENA
clkena => ff_w[2].ENA
clkena => ff_w[3].ENA
clkena => ff_w[4].ENA
clkena => ff_w[5].ENA
clkena => ff_w[6].ENA
clkena => ff_w[7].ENA
clkena => ff_d2[1].ENA
clkena => ff_d2[2].ENA
clkena => ff_d2[3].ENA
clkena => ff_d2[4].ENA
clkena => ff_d2[5].ENA
clkena => ff_d2[6].ENA
clkena => ff_d1[0].ENA
clkena => ff_d1[1].ENA
clkena => ff_d1[2].ENA
clkena => ff_d1[3].ENA
clkena => ff_d1[4].ENA
clkena => ff_d1[5].ENA
clkena => ff_d1[6].ENA
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ff_w[0].DATAIN
addr[8] => ff_w[1].DATAIN
addr[9] => ff_w[2].DATAIN
addr[10] => ff_w[3].DATAIN
addr[11] => ff_w[4].DATAIN
addr[12] => ff_w[5].DATAIN
addr[13] => ff_w[6].DATAIN
addr[14] => ff_w[7].DATAIN
addr[15] => Add0.IN14
addr[15] => Mux2.IN134
addr[15] => Mux3.IN134
addr[15] => Mux4.IN134
addr[15] => Mux5.IN134
addr[15] => Mux6.IN134
addr[15] => Equal0.IN13
addr[16] => Add0.IN13
addr[16] => Mux1.IN69
addr[16] => Mux2.IN133
addr[16] => Mux3.IN133
addr[16] => Mux4.IN133
addr[16] => Mux5.IN133
addr[16] => Mux6.IN133
addr[16] => Equal0.IN12
addr[17] => Add0.IN12
addr[17] => Mux0.IN36
addr[17] => Mux1.IN68
addr[17] => Mux2.IN132
addr[17] => Mux3.IN132
addr[17] => Mux4.IN132
addr[17] => Mux5.IN132
addr[17] => Mux6.IN132
addr[17] => Equal0.IN11
addr[18] => Add0.IN11
addr[18] => Mux0.IN35
addr[18] => Mux1.IN67
addr[18] => Mux2.IN131
addr[18] => Mux3.IN131
addr[18] => Mux4.IN131
addr[18] => Mux5.IN131
addr[18] => Mux6.IN131
addr[18] => Equal0.IN10
addr[19] => Add0.IN10
addr[19] => Mux0.IN34
addr[19] => Mux1.IN66
addr[19] => Mux2.IN130
addr[19] => Mux3.IN130
addr[19] => Mux4.IN130
addr[19] => Mux5.IN130
addr[19] => Mux6.IN130
addr[19] => Equal0.IN9
addr[20] => Add0.IN9
addr[20] => Mux0.IN33
addr[20] => Mux1.IN65
addr[20] => Mux2.IN129
addr[20] => Mux3.IN129
addr[20] => Mux4.IN129
addr[20] => Mux5.IN129
addr[20] => Mux6.IN129
addr[20] => Equal0.IN8
addr[21] => Add0.IN8
addr[21] => Mux0.IN32
addr[21] => Mux1.IN64
addr[21] => Mux2.IN128
addr[21] => Mux3.IN128
addr[21] => Mux4.IN128
addr[21] => Mux5.IN128
addr[21] => Mux6.IN128
addr[21] => Equal0.IN7
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul
i0[0] => Mult0.IN8
i0[1] => Mult0.IN7
i0[2] => Mult0.IN6
i0[3] => Mult0.IN5
i0[4] => Mult0.IN4
i0[5] => Mult0.IN3
i0[6] => Mult0.IN2
i0[7] => Mult0.IN1
i1[0] => Mult0.IN16
i1[1] => Mult0.IN15
i1[2] => Mult0.IN14
i1[3] => Mult0.IN13
i1[4] => Mult0.IN12
i1[5] => Mult0.IN11
i1[6] => Mult0.IN10
i1[7] => Mult0.IN9
o[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory
clk => egdata_set~30.CLK
clk => egdata_set~0.CLK
clk => egdata_set~1.CLK
clk => egdata_set~2.CLK
clk => egdata_set~3.CLK
clk => egdata_set~4.CLK
clk => egdata_set~5.CLK
clk => egdata_set~6.CLK
clk => egdata_set~7.CLK
clk => egdata_set~8.CLK
clk => egdata_set~9.CLK
clk => egdata_set~10.CLK
clk => egdata_set~11.CLK
clk => egdata_set~12.CLK
clk => egdata_set~13.CLK
clk => egdata_set~14.CLK
clk => egdata_set~15.CLK
clk => egdata_set~16.CLK
clk => egdata_set~17.CLK
clk => egdata_set~18.CLK
clk => egdata_set~19.CLK
clk => egdata_set~20.CLK
clk => egdata_set~21.CLK
clk => egdata_set~22.CLK
clk => egdata_set~23.CLK
clk => egdata_set~24.CLK
clk => egdata_set~25.CLK
clk => egdata_set~26.CLK
clk => egdata_set~27.CLK
clk => egdata_set~28.CLK
clk => egdata_set~29.CLK
clk => rdata.phase[0]~reg0.CLK
clk => rdata.phase[1]~reg0.CLK
clk => rdata.phase[2]~reg0.CLK
clk => rdata.phase[3]~reg0.CLK
clk => rdata.phase[4]~reg0.CLK
clk => rdata.phase[5]~reg0.CLK
clk => rdata.phase[6]~reg0.CLK
clk => rdata.phase[7]~reg0.CLK
clk => rdata.phase[8]~reg0.CLK
clk => rdata.phase[9]~reg0.CLK
clk => rdata.phase[10]~reg0.CLK
clk => rdata.phase[11]~reg0.CLK
clk => rdata.phase[12]~reg0.CLK
clk => rdata.phase[13]~reg0.CLK
clk => rdata.phase[14]~reg0.CLK
clk => rdata.phase[15]~reg0.CLK
clk => rdata.phase[16]~reg0.CLK
clk => rdata.phase[17]~reg0.CLK
clk => rdata.phase[18]~reg0.CLK
clk => rdata.phase[19]~reg0.CLK
clk => rdata.phase[20]~reg0.CLK
clk => rdata.phase[21]~reg0.CLK
clk => rdata.phase[22]~reg0.CLK
clk => rdata.state[0]~reg0.CLK
clk => rdata.state[1]~reg0.CLK
clk => init_slot[0].CLK
clk => init_slot[1].CLK
clk => init_slot[2].CLK
clk => init_slot[3].CLK
clk => init_slot[4].CLK
clk => egdata_set.CLK0
reset => egdata_set.OUTPUTSELECT
reset => init_slot[0].ACLR
reset => init_slot[1].ACLR
reset => init_slot[2].ACLR
reset => init_slot[3].ACLR
reset => init_slot[4].ACLR
reset => rdata.phase[0]~reg0.ENA
reset => rdata.state[1]~reg0.ENA
reset => rdata.state[0]~reg0.ENA
reset => rdata.phase[22]~reg0.ENA
reset => rdata.phase[21]~reg0.ENA
reset => rdata.phase[20]~reg0.ENA
reset => rdata.phase[19]~reg0.ENA
reset => rdata.phase[18]~reg0.ENA
reset => rdata.phase[17]~reg0.ENA
reset => rdata.phase[16]~reg0.ENA
reset => rdata.phase[15]~reg0.ENA
reset => rdata.phase[14]~reg0.ENA
reset => rdata.phase[13]~reg0.ENA
reset => rdata.phase[12]~reg0.ENA
reset => rdata.phase[11]~reg0.ENA
reset => rdata.phase[10]~reg0.ENA
reset => rdata.phase[9]~reg0.ENA
reset => rdata.phase[8]~reg0.ENA
reset => rdata.phase[7]~reg0.ENA
reset => rdata.phase[6]~reg0.ENA
reset => rdata.phase[5]~reg0.ENA
reset => rdata.phase[4]~reg0.ENA
reset => rdata.phase[3]~reg0.ENA
reset => rdata.phase[2]~reg0.ENA
reset => rdata.phase[1]~reg0.ENA
waddr[0] => mem_addr_s[0].DATAA
waddr[1] => mem_addr_s[1].DATAA
waddr[2] => mem_addr_s[2].DATAA
waddr[3] => mem_addr_s[3].DATAA
waddr[4] => mem_addr_s[4].DATAA
wr => mem_wr_s.DATAA
wdata.phase[0] => mem_data_s[0].DATAA
wdata.phase[1] => mem_data_s[1].DATAA
wdata.phase[2] => mem_data_s[2].DATAA
wdata.phase[3] => mem_data_s[3].DATAA
wdata.phase[4] => mem_data_s[4].DATAA
wdata.phase[5] => mem_data_s[5].DATAA
wdata.phase[6] => mem_data_s[6].DATAA
wdata.phase[7] => mem_data_s[7].DATAA
wdata.phase[8] => mem_data_s[8].DATAA
wdata.phase[9] => mem_data_s[9].DATAA
wdata.phase[10] => mem_data_s[10].DATAA
wdata.phase[11] => mem_data_s[11].DATAA
wdata.phase[12] => mem_data_s[12].DATAA
wdata.phase[13] => mem_data_s[13].DATAA
wdata.phase[14] => mem_data_s[14].DATAA
wdata.phase[15] => mem_data_s[15].DATAA
wdata.phase[16] => mem_data_s[16].DATAA
wdata.phase[17] => mem_data_s[17].DATAA
wdata.phase[18] => mem_data_s[18].DATAA
wdata.phase[19] => mem_data_s[19].DATAA
wdata.phase[20] => mem_data_s[20].DATAA
wdata.phase[21] => mem_data_s[21].DATAA
wdata.phase[22] => mem_data_s[22].DATAA
wdata.state[0] => mem_data_s[23].DATAA
wdata.state[1] => mem_data_s[24].DATAA
raddr[0] => egdata_set.RADDR
raddr[1] => egdata_set.RADDR1
raddr[2] => egdata_set.RADDR2
raddr[3] => egdata_set.RADDR3
raddr[4] => egdata_set.RADDR4
rdata.phase[0] <= rdata.phase[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[1] <= rdata.phase[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[2] <= rdata.phase[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[3] <= rdata.phase[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[4] <= rdata.phase[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[5] <= rdata.phase[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[6] <= rdata.phase[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[7] <= rdata.phase[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[8] <= rdata.phase[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[9] <= rdata.phase[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[10] <= rdata.phase[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[11] <= rdata.phase[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[12] <= rdata.phase[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[13] <= rdata.phase[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[14] <= rdata.phase[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[15] <= rdata.phase[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[16] <= rdata.phase[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[17] <= rdata.phase[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[18] <= rdata.phase[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[19] <= rdata.phase[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[20] <= rdata.phase[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[21] <= rdata.phase[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[22] <= rdata.phase[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.state[0] <= rdata.state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.state[1] <= rdata.state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|PhaseGenerator:pg
clk => phasememory:MEM.clk
clk => pgout[0]~reg0.CLK
clk => pgout[1]~reg0.CLK
clk => pgout[2]~reg0.CLK
clk => pgout[3]~reg0.CLK
clk => pgout[4]~reg0.CLK
clk => pgout[5]~reg0.CLK
clk => pgout[6]~reg0.CLK
clk => pgout[7]~reg0.CLK
clk => pgout[8]~reg0.CLK
clk => pgout[9]~reg0.CLK
clk => pgout[10]~reg0.CLK
clk => pgout[11]~reg0.CLK
clk => pgout[12]~reg0.CLK
clk => pgout[13]~reg0.CLK
clk => pgout[14]~reg0.CLK
clk => pgout[15]~reg0.CLK
clk => pgout[16]~reg0.CLK
clk => pgout[17]~reg0.CLK
clk => memin[0].CLK
clk => memin[1].CLK
clk => memin[2].CLK
clk => memin[3].CLK
clk => memin[4].CLK
clk => memin[5].CLK
clk => memin[6].CLK
clk => memin[7].CLK
clk => memin[8].CLK
clk => memin[9].CLK
clk => memin[10].CLK
clk => memin[11].CLK
clk => memin[12].CLK
clk => memin[13].CLK
clk => memin[14].CLK
clk => memin[15].CLK
clk => memin[16].CLK
clk => memin[17].CLK
clk => noise~reg0.CLK
clk => memwr.CLK
clk => pmcount[0].CLK
clk => pmcount[1].CLK
clk => pmcount[2].CLK
clk => pmcount[3].CLK
clk => pmcount[4].CLK
clk => pmcount[5].CLK
clk => pmcount[6].CLK
clk => pmcount[7].CLK
clk => pmcount[8].CLK
clk => pmcount[9].CLK
clk => pmcount[10].CLK
clk => pmcount[11].CLK
clk => pmcount[12].CLK
clk => noise17.CLK
clk => noise14.CLK
clk => lastkey[0].CLK
clk => lastkey[1].CLK
clk => lastkey[2].CLK
clk => lastkey[3].CLK
clk => lastkey[4].CLK
clk => lastkey[5].CLK
clk => lastkey[6].CLK
clk => lastkey[7].CLK
clk => lastkey[8].CLK
clk => lastkey[9].CLK
clk => lastkey[10].CLK
clk => lastkey[11].CLK
clk => lastkey[12].CLK
clk => lastkey[13].CLK
clk => lastkey[14].CLK
clk => lastkey[15].CLK
clk => lastkey[16].CLK
clk => lastkey[17].CLK
reset => phasememory:MEM.reset
reset => memwr.ACLR
reset => pmcount[0].ACLR
reset => pmcount[1].ACLR
reset => pmcount[2].ACLR
reset => pmcount[3].ACLR
reset => pmcount[4].ACLR
reset => pmcount[5].ACLR
reset => pmcount[6].ACLR
reset => pmcount[7].ACLR
reset => pmcount[8].ACLR
reset => pmcount[9].ACLR
reset => pmcount[10].ACLR
reset => pmcount[11].ACLR
reset => pmcount[12].ACLR
reset => noise17.ACLR
reset => noise14.ACLR
reset => lastkey[0].ACLR
reset => lastkey[1].ACLR
reset => lastkey[2].ACLR
reset => lastkey[3].ACLR
reset => lastkey[4].ACLR
reset => lastkey[5].ACLR
reset => lastkey[6].ACLR
reset => lastkey[7].ACLR
reset => lastkey[8].ACLR
reset => lastkey[9].ACLR
reset => lastkey[10].ACLR
reset => lastkey[11].ACLR
reset => lastkey[12].ACLR
reset => lastkey[13].ACLR
reset => lastkey[14].ACLR
reset => lastkey[15].ACLR
reset => lastkey[16].ACLR
reset => lastkey[17].ACLR
reset => pgout[0]~reg0.ENA
reset => noise~reg0.ENA
reset => memin[17].ENA
reset => memin[16].ENA
reset => memin[15].ENA
reset => memin[14].ENA
reset => memin[13].ENA
reset => memin[12].ENA
reset => memin[11].ENA
reset => memin[10].ENA
reset => memin[9].ENA
reset => memin[8].ENA
reset => memin[7].ENA
reset => memin[6].ENA
reset => memin[5].ENA
reset => memin[4].ENA
reset => memin[3].ENA
reset => memin[2].ENA
reset => memin[1].ENA
reset => memin[0].ENA
reset => pgout[17]~reg0.ENA
reset => pgout[16]~reg0.ENA
reset => pgout[15]~reg0.ENA
reset => pgout[14]~reg0.ENA
reset => pgout[13]~reg0.ENA
reset => pgout[12]~reg0.ENA
reset => pgout[11]~reg0.ENA
reset => pgout[10]~reg0.ENA
reset => pgout[9]~reg0.ENA
reset => pgout[8]~reg0.ENA
reset => pgout[7]~reg0.ENA
reset => pgout[6]~reg0.ENA
reset => pgout[5]~reg0.ENA
reset => pgout[4]~reg0.ENA
reset => pgout[3]~reg0.ENA
reset => pgout[2]~reg0.ENA
reset => pgout[1]~reg0.ENA
clkena => noise.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => lastkey[17].ENA
clkena => lastkey[16].ENA
clkena => lastkey[15].ENA
clkena => lastkey[14].ENA
clkena => lastkey[13].ENA
clkena => lastkey[12].ENA
clkena => lastkey[11].ENA
clkena => lastkey[10].ENA
clkena => lastkey[9].ENA
clkena => lastkey[8].ENA
clkena => lastkey[7].ENA
clkena => lastkey[6].ENA
clkena => lastkey[5].ENA
clkena => lastkey[4].ENA
clkena => lastkey[3].ENA
clkena => lastkey[2].ENA
clkena => lastkey[1].ENA
clkena => lastkey[0].ENA
clkena => noise14.ENA
clkena => noise17.ENA
clkena => pmcount[12].ENA
clkena => pmcount[11].ENA
clkena => pmcount[10].ENA
clkena => pmcount[9].ENA
clkena => pmcount[8].ENA
clkena => pmcount[7].ENA
clkena => pmcount[6].ENA
clkena => pmcount[5].ENA
clkena => pmcount[4].ENA
clkena => pmcount[3].ENA
clkena => pmcount[2].ENA
clkena => pmcount[1].ENA
clkena => pmcount[0].ENA
clkena => memwr.ENA
slot[0] => Equal3.IN11
slot[0] => Mux20.IN18
slot[0] => Decoder0.IN4
slot[0] => Equal4.IN9
slot[0] => Equal5.IN9
slot[0] => phasememory:MEM.slot[0]
slot[1] => Equal3.IN10
slot[1] => Mux20.IN17
slot[1] => Decoder0.IN3
slot[1] => Equal4.IN8
slot[1] => Equal5.IN8
slot[1] => phasememory:MEM.slot[1]
slot[2] => Equal3.IN9
slot[2] => Mux20.IN16
slot[2] => Decoder0.IN2
slot[2] => Equal4.IN7
slot[2] => Equal5.IN7
slot[2] => phasememory:MEM.slot[2]
slot[3] => Equal3.IN8
slot[3] => Mux20.IN15
slot[3] => Decoder0.IN1
slot[3] => Equal4.IN6
slot[3] => Equal5.IN6
slot[3] => phasememory:MEM.slot[3]
slot[4] => Equal3.IN7
slot[4] => Mux20.IN14
slot[4] => Decoder0.IN0
slot[4] => Equal4.IN5
slot[4] => Equal5.IN5
slot[4] => phasememory:MEM.slot[4]
stage[0] => Equal0.IN5
stage[0] => Equal1.IN5
stage[0] => Equal2.IN5
stage[0] => Equal6.IN5
stage[1] => Equal0.IN4
stage[1] => Equal1.IN4
stage[1] => Equal2.IN4
stage[1] => Equal6.IN4
rhythm => process_0.IN1
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
ml[0] => Mux0.IN19
ml[0] => Mux1.IN19
ml[1] => Mux0.IN18
ml[1] => Mux1.IN18
ml[1] => Mult0.IN4
ml[2] => Mux0.IN17
ml[2] => Mux1.IN17
ml[2] => Mult0.IN3
ml[3] => Mux0.IN16
ml[3] => Mux1.IN16
ml[3] => Mult0.IN2
blk[0] => ShiftLeft0.IN25
blk[1] => ShiftLeft0.IN24
blk[2] => ShiftLeft0.IN23
fnum[0] => Mult0.IN13
fnum[1] => Mult0.IN12
fnum[2] => Mult0.IN11
fnum[3] => Mult0.IN10
fnum[4] => Mult0.IN9
fnum[5] => Mult0.IN8
fnum[6] => Mult0.IN7
fnum[7] => Mult0.IN6
fnum[8] => Mult0.IN5
key => process_0.IN1
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
noise <= noise~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[0] <= pgout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[1] <= pgout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[2] <= pgout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[3] <= pgout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[4] <= pgout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[5] <= pgout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[6] <= pgout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[7] <= pgout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[8] <= pgout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[9] <= pgout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[10] <= pgout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[11] <= pgout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[12] <= pgout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[13] <= pgout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[14] <= pgout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[15] <= pgout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[16] <= pgout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[17] <= pgout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM
clk => phase_array~23.CLK
clk => phase_array~0.CLK
clk => phase_array~1.CLK
clk => phase_array~2.CLK
clk => phase_array~3.CLK
clk => phase_array~4.CLK
clk => phase_array~5.CLK
clk => phase_array~6.CLK
clk => phase_array~7.CLK
clk => phase_array~8.CLK
clk => phase_array~9.CLK
clk => phase_array~10.CLK
clk => phase_array~11.CLK
clk => phase_array~12.CLK
clk => phase_array~13.CLK
clk => phase_array~14.CLK
clk => phase_array~15.CLK
clk => phase_array~16.CLK
clk => phase_array~17.CLK
clk => phase_array~18.CLK
clk => phase_array~19.CLK
clk => phase_array~20.CLK
clk => phase_array~21.CLK
clk => phase_array~22.CLK
clk => memout[0]~reg0.CLK
clk => memout[1]~reg0.CLK
clk => memout[2]~reg0.CLK
clk => memout[3]~reg0.CLK
clk => memout[4]~reg0.CLK
clk => memout[5]~reg0.CLK
clk => memout[6]~reg0.CLK
clk => memout[7]~reg0.CLK
clk => memout[8]~reg0.CLK
clk => memout[9]~reg0.CLK
clk => memout[10]~reg0.CLK
clk => memout[11]~reg0.CLK
clk => memout[12]~reg0.CLK
clk => memout[13]~reg0.CLK
clk => memout[14]~reg0.CLK
clk => memout[15]~reg0.CLK
clk => memout[16]~reg0.CLK
clk => memout[17]~reg0.CLK
clk => init_slot[0].CLK
clk => init_slot[1].CLK
clk => init_slot[2].CLK
clk => init_slot[3].CLK
clk => init_slot[4].CLK
clk => phase_array.CLK0
reset => phase_array.OUTPUTSELECT
reset => init_slot[0].ACLR
reset => init_slot[1].ACLR
reset => init_slot[2].ACLR
reset => init_slot[3].ACLR
reset => init_slot[4].ACLR
reset => memout[0]~reg0.ENA
reset => memout[17]~reg0.ENA
reset => memout[16]~reg0.ENA
reset => memout[15]~reg0.ENA
reset => memout[14]~reg0.ENA
reset => memout[13]~reg0.ENA
reset => memout[12]~reg0.ENA
reset => memout[11]~reg0.ENA
reset => memout[10]~reg0.ENA
reset => memout[9]~reg0.ENA
reset => memout[8]~reg0.ENA
reset => memout[7]~reg0.ENA
reset => memout[6]~reg0.ENA
reset => memout[5]~reg0.ENA
reset => memout[4]~reg0.ENA
reset => memout[3]~reg0.ENA
reset => memout[2]~reg0.ENA
reset => memout[1]~reg0.ENA
slot[0] => mem_addr_s[0].DATAA
slot[0] => phase_array.RADDR
slot[1] => mem_addr_s[1].DATAA
slot[1] => phase_array.RADDR1
slot[2] => mem_addr_s[2].DATAA
slot[2] => phase_array.RADDR2
slot[3] => mem_addr_s[3].DATAA
slot[3] => phase_array.RADDR3
slot[4] => mem_addr_s[4].DATAA
slot[4] => phase_array.RADDR4
memwr => mem_wr_s.DATAA
memout[0] <= memout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[1] <= memout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[2] <= memout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[3] <= memout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[4] <= memout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[5] <= memout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[6] <= memout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[7] <= memout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[8] <= memout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[9] <= memout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[10] <= memout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[11] <= memout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[12] <= memout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[13] <= memout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[14] <= memout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[15] <= memout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[16] <= memout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[17] <= memout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memin[0] => mem_data_s[0].DATAA
memin[1] => mem_data_s[1].DATAA
memin[2] => mem_data_s[2].DATAA
memin[3] => mem_data_s[3].DATAA
memin[4] => mem_data_s[4].DATAA
memin[5] => mem_data_s[5].DATAA
memin[6] => mem_data_s[6].DATAA
memin[7] => mem_data_s[7].DATAA
memin[8] => mem_data_s[8].DATAA
memin[9] => mem_data_s[9].DATAA
memin[10] => mem_data_s[10].DATAA
memin[11] => mem_data_s[11].DATAA
memin[12] => mem_data_s[12].DATAA
memin[13] => mem_data_s[13].DATAA
memin[14] => mem_data_s[14].DATAA
memin[15] => mem_data_s[15].DATAA
memin[16] => mem_data_s[16].DATAA
memin[17] => mem_data_s[17].DATAA


|Mister_top|OPLL:opll1|Operator:op
clk => sinetable:u_sine_table.clk
clk => faddr[0]~reg0.CLK
clk => faddr[1]~reg0.CLK
clk => faddr[2]~reg0.CLK
clk => faddr[3]~reg0.CLK
clk => addr[0].CLK
clk => addr[1].CLK
clk => addr[2].CLK
clk => addr[3].CLK
clk => addr[4].CLK
clk => addr[5].CLK
clk => addr[6].CLK
clk => addr[7].CLK
clk => addr[8].CLK
clk => addr[9].CLK
clk => addr[10].CLK
clk => addr[11].CLK
clk => addr[12].CLK
clk => addr[13].CLK
clk => addr[14].CLK
clk => addr[15].CLK
clk => addr[16].CLK
clk => addr[17].CLK
clk => ff_egout[0].CLK
clk => ff_egout[1].CLK
clk => ff_egout[2].CLK
clk => ff_egout[3].CLK
clk => ff_egout[4].CLK
clk => ff_egout[5].CLK
clk => ff_egout[6].CLK
clk => ff_egout[7].CLK
clk => ff_egout[8].CLK
clk => ff_egout[9].CLK
clk => ff_egout[10].CLK
clk => ff_egout[11].CLK
clk => ff_egout[12].CLK
clk => opout[0]~reg0.CLK
clk => opout[1]~reg0.CLK
clk => opout[2]~reg0.CLK
clk => opout[3]~reg0.CLK
clk => opout[4]~reg0.CLK
clk => opout[5]~reg0.CLK
clk => opout[6]~reg0.CLK
clk => opout[7]~reg0.CLK
clk => opout[8]~reg0.CLK
clk => opout[9]~reg0.CLK
clk => opout[10]~reg0.CLK
clk => opout[11]~reg0.CLK
clk => opout[12]~reg0.CLK
clk => opout[13]~reg0.CLK
reset => ff_egout[0].ACLR
reset => ff_egout[1].ACLR
reset => ff_egout[2].ACLR
reset => ff_egout[3].ACLR
reset => ff_egout[4].ACLR
reset => ff_egout[5].ACLR
reset => ff_egout[6].ACLR
reset => ff_egout[7].ACLR
reset => ff_egout[8].ACLR
reset => ff_egout[9].ACLR
reset => ff_egout[10].ACLR
reset => ff_egout[11].ACLR
reset => ff_egout[12].ACLR
reset => opout[0]~reg0.ACLR
reset => opout[1]~reg0.ACLR
reset => opout[2]~reg0.ACLR
reset => opout[3]~reg0.ACLR
reset => opout[4]~reg0.ACLR
reset => opout[5]~reg0.ACLR
reset => opout[6]~reg0.ACLR
reset => opout[7]~reg0.ACLR
reset => opout[8]~reg0.ACLR
reset => opout[9]~reg0.ACLR
reset => opout[10]~reg0.ACLR
reset => opout[11]~reg0.ACLR
reset => opout[12]~reg0.ACLR
reset => opout[13]~reg0.ACLR
reset => faddr[0]~reg0.ENA
reset => addr[17].ENA
reset => addr[16].ENA
reset => addr[15].ENA
reset => addr[14].ENA
reset => addr[13].ENA
reset => addr[12].ENA
reset => addr[11].ENA
reset => addr[10].ENA
reset => addr[9].ENA
reset => addr[8].ENA
reset => addr[7].ENA
reset => addr[6].ENA
reset => addr[5].ENA
reset => addr[4].ENA
reset => addr[3].ENA
reset => addr[2].ENA
reset => addr[1].ENA
reset => addr[0].ENA
reset => faddr[3]~reg0.ENA
reset => faddr[2]~reg0.ENA
reset => faddr[1]~reg0.ENA
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => faddr.OUTPUTSELECT
clkena => faddr.OUTPUTSELECT
clkena => faddr.OUTPUTSELECT
clkena => faddr.OUTPUTSELECT
clkena => sinetable:u_sine_table.clkena
clkena => opout[13]~reg0.ENA
clkena => opout[12]~reg0.ENA
clkena => opout[11]~reg0.ENA
clkena => opout[10]~reg0.ENA
clkena => opout[9]~reg0.ENA
clkena => opout[8]~reg0.ENA
clkena => opout[7]~reg0.ENA
clkena => opout[6]~reg0.ENA
clkena => opout[5]~reg0.ENA
clkena => opout[4]~reg0.ENA
clkena => opout[3]~reg0.ENA
clkena => opout[2]~reg0.ENA
clkena => opout[1]~reg0.ENA
clkena => opout[0]~reg0.ENA
clkena => ff_egout[12].ENA
clkena => ff_egout[11].ENA
clkena => ff_egout[10].ENA
clkena => ff_egout[9].ENA
clkena => ff_egout[8].ENA
clkena => ff_egout[7].ENA
clkena => ff_egout[6].ENA
clkena => ff_egout[5].ENA
clkena => ff_egout[4].ENA
clkena => ff_egout[3].ENA
clkena => ff_egout[2].ENA
clkena => ff_egout[1].ENA
clkena => ff_egout[0].ENA
slot[0] => w_modula[17].OUTPUTSELECT
slot[0] => w_modula[16].OUTPUTSELECT
slot[0] => w_modula[15].OUTPUTSELECT
slot[0] => w_modula[14].OUTPUTSELECT
slot[0] => w_modula[13].OUTPUTSELECT
slot[0] => w_modula[12].OUTPUTSELECT
slot[0] => w_modula[11].OUTPUTSELECT
slot[0] => w_modula[10].OUTPUTSELECT
slot[0] => w_modula[9].OUTPUTSELECT
slot[0] => w_modula[8].OUTPUTSELECT
slot[0] => w_modula[7].OUTPUTSELECT
slot[0] => w_modula[6].OUTPUTSELECT
slot[0] => w_modula[5].OUTPUTSELECT
slot[0] => w_modula[4].OUTPUTSELECT
slot[0] => w_modula[3].OUTPUTSELECT
slot[0] => w_modula[2].OUTPUTSELECT
slot[0] => w_modula[1].OUTPUTSELECT
slot[0] => w_modula[0].OUTPUTSELECT
slot[0] => Equal2.IN11
slot[0] => Equal3.IN11
slot[0] => Equal4.IN11
slot[0] => Equal5.IN11
slot[0] => faddr.OUTPUTSELECT
slot[0] => faddr.OUTPUTSELECT
slot[0] => faddr.OUTPUTSELECT
slot[0] => faddr.OUTPUTSELECT
slot[1] => Equal2.IN10
slot[1] => Equal3.IN10
slot[1] => Equal4.IN10
slot[1] => Equal5.IN10
slot[1] => Add2.IN8
slot[1] => Equal8.IN3
slot[2] => Equal2.IN9
slot[2] => Equal3.IN9
slot[2] => Equal4.IN9
slot[2] => Equal5.IN9
slot[2] => Add2.IN7
slot[2] => Equal8.IN2
slot[3] => Equal2.IN8
slot[3] => Equal3.IN8
slot[3] => Equal4.IN8
slot[3] => Equal5.IN8
slot[3] => Add2.IN6
slot[3] => Equal8.IN1
slot[4] => Equal2.IN7
slot[4] => Equal3.IN7
slot[4] => Equal4.IN7
slot[4] => Equal5.IN7
slot[4] => Add2.IN5
slot[4] => Equal8.IN0
stage[0] => Equal1.IN3
stage[0] => Equal6.IN3
stage[0] => Equal7.IN3
stage[0] => Equal9.IN3
stage[1] => Equal1.IN2
stage[1] => Equal6.IN2
stage[1] => Equal7.IN2
stage[1] => Equal9.IN2
rhythm => process_0.IN1
rhythm => process_0.IN1
rhythm => process_0.IN1
WF => sinetable:u_sine_table.wf
FB[0] => Equal0.IN5
FB[0] => ShiftRight0.IN12
FB[1] => Equal0.IN4
FB[1] => ShiftRight0.IN13
FB[2] => Equal0.IN3
FB[2] => ShiftRight0.IN14
noise => addr.DATAB
pgout[0] => Add0.IN18
pgout[0] => Add1.IN36
pgout[0] => addr.DATAB
pgout[1] => Add0.IN17
pgout[1] => Add1.IN35
pgout[1] => addr.DATAB
pgout[2] => Add0.IN16
pgout[2] => Add1.IN34
pgout[2] => addr.DATAB
pgout[3] => Add0.IN15
pgout[3] => Add1.IN33
pgout[3] => addr.DATAB
pgout[4] => Add0.IN14
pgout[4] => Add1.IN32
pgout[4] => addr.DATAB
pgout[5] => Add0.IN13
pgout[5] => Add1.IN31
pgout[5] => addr.DATAB
pgout[6] => Add0.IN12
pgout[6] => Add1.IN30
pgout[6] => addr.DATAB
pgout[7] => Add0.IN11
pgout[7] => Add1.IN29
pgout[7] => addr.DATAB
pgout[8] => Add0.IN10
pgout[8] => Add1.IN28
pgout[8] => addr.DATAB
pgout[9] => Add0.IN9
pgout[9] => Add1.IN27
pgout[9] => addr.DATAB
pgout[10] => Add0.IN8
pgout[10] => Add1.IN26
pgout[10] => addr.DATAB
pgout[11] => Add0.IN7
pgout[11] => Add1.IN25
pgout[11] => addr.DATAB
pgout[12] => Add0.IN6
pgout[12] => Add1.IN24
pgout[12] => addr.DATAB
pgout[13] => Add0.IN5
pgout[13] => Add1.IN23
pgout[13] => addr.DATAB
pgout[14] => Add0.IN4
pgout[14] => Add1.IN22
pgout[14] => addr.DATAB
pgout[15] => Add0.IN3
pgout[15] => Add1.IN21
pgout[15] => addr.DATAB
pgout[16] => Add0.IN2
pgout[16] => Add1.IN20
pgout[16] => addr.DATAB
pgout[17] => Add0.IN1
pgout[17] => Add1.IN19
pgout[17] => addr.DATAB
pgout[17] => addr.DATAB
egout[0] => ff_egout.DATAB
egout[1] => ff_egout.DATAB
egout[2] => ff_egout.DATAB
egout[3] => ff_egout.DATAB
egout[4] => ff_egout.DATAB
egout[5] => ff_egout.DATAB
egout[6] => ff_egout.DATAB
egout[7] => ff_egout.DATAB
egout[8] => ff_egout.DATAB
egout[9] => ff_egout.DATAB
egout[10] => ff_egout.DATAB
egout[11] => ff_egout.DATAB
egout[12] => ff_egout.DATAB
faddr[0] <= faddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
faddr[1] <= faddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
faddr[2] <= faddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
faddr[3] <= faddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fdata.value[0] => w_modula[11].DATAB
fdata.value[0] => ShiftRight0.IN23
fdata.value[1] => w_modula[12].DATAB
fdata.value[1] => ShiftRight0.IN22
fdata.value[2] => w_modula[13].DATAB
fdata.value[2] => ShiftRight0.IN21
fdata.value[3] => w_modula[14].DATAB
fdata.value[3] => ShiftRight0.IN20
fdata.value[4] => w_modula[15].DATAB
fdata.value[4] => ShiftRight0.IN19
fdata.value[5] => w_modula[16].DATAB
fdata.value[5] => ShiftRight0.IN18
fdata.value[6] => w_modula[17].DATAB
fdata.value[6] => ShiftRight0.IN17
fdata.value[7] => ShiftRight0.IN16
fdata.value[8] => ShiftRight0.IN15
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
opout[0] <= opout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[1] <= opout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[2] <= opout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[3] <= opout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[4] <= opout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[5] <= opout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[6] <= opout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[7] <= opout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[8] <= opout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[9] <= opout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[10] <= opout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[11] <= opout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[12] <= opout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[13] <= opout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|Operator:op|SineTable:u_sine_table
clk => ff_data[0].CLK
clk => ff_data[1].CLK
clk => ff_data[2].CLK
clk => ff_data[3].CLK
clk => ff_data[4].CLK
clk => ff_data[5].CLK
clk => ff_data[6].CLK
clk => ff_data[7].CLK
clk => ff_data[8].CLK
clk => ff_data[9].CLK
clk => ff_data[10].CLK
clk => ff_data[11].CLK
clk => ff_data[12].CLK
clk => ff_data[13].CLK
clk => ff_weight[0].CLK
clk => ff_weight[1].CLK
clk => ff_weight[2].CLK
clk => ff_weight[3].CLK
clk => ff_weight[4].CLK
clk => ff_weight[5].CLK
clk => ff_weight[6].CLK
clk => ff_weight[7].CLK
clk => ff_weight[8].CLK
clk => ff_wf.CLK
clk => ff_sign.CLK
clk => ff_data1[0].CLK
clk => ff_data1[1].CLK
clk => ff_data1[2].CLK
clk => ff_data1[3].CLK
clk => ff_data1[4].CLK
clk => ff_data1[5].CLK
clk => ff_data1[6].CLK
clk => ff_data1[7].CLK
clk => ff_data1[8].CLK
clk => ff_data1[9].CLK
clk => ff_data1[10].CLK
clk => ff_data0[0].CLK
clk => ff_data0[1].CLK
clk => ff_data0[2].CLK
clk => ff_data0[3].CLK
clk => ff_data0[4].CLK
clk => ff_data0[5].CLK
clk => ff_data0[6].CLK
clk => ff_data0[7].CLK
clk => ff_data0[8].CLK
clk => ff_data0[9].CLK
clk => ff_data0[10].CLK
clkena => ff_data[2].ENA
clkena => ff_data[1].ENA
clkena => ff_data[0].ENA
clkena => ff_data1[0].ENA
clkena => ff_weight[0].ENA
clkena => ff_data[3].ENA
clkena => ff_data[4].ENA
clkena => ff_data[5].ENA
clkena => ff_data[6].ENA
clkena => ff_data[7].ENA
clkena => ff_data[8].ENA
clkena => ff_data[9].ENA
clkena => ff_data[10].ENA
clkena => ff_data[11].ENA
clkena => ff_data[12].ENA
clkena => ff_data[13].ENA
clkena => ff_weight[1].ENA
clkena => ff_weight[2].ENA
clkena => ff_weight[3].ENA
clkena => ff_weight[4].ENA
clkena => ff_weight[5].ENA
clkena => ff_weight[6].ENA
clkena => ff_weight[7].ENA
clkena => ff_weight[8].ENA
clkena => ff_wf.ENA
clkena => ff_sign.ENA
clkena => ff_data1[1].ENA
clkena => ff_data1[2].ENA
clkena => ff_data1[3].ENA
clkena => ff_data1[4].ENA
clkena => ff_data1[5].ENA
clkena => ff_data1[6].ENA
clkena => ff_data1[7].ENA
clkena => ff_data1[8].ENA
clkena => ff_data1[9].ENA
clkena => ff_data1[10].ENA
clkena => ff_data0[0].ENA
clkena => ff_data0[1].ENA
clkena => ff_data0[2].ENA
clkena => ff_data0[3].ENA
clkena => ff_data0[4].ENA
clkena => ff_data0[5].ENA
clkena => ff_data0[6].ENA
clkena => ff_data0[7].ENA
clkena => ff_data0[8].ENA
clkena => ff_data0[9].ENA
clkena => ff_data0[10].ENA
wf => ff_wf.IN0
addr[0] => ff_weight[0].DATAIN
addr[1] => ff_weight[1].DATAIN
addr[2] => ff_weight[2].DATAIN
addr[3] => ff_weight[3].DATAIN
addr[4] => ff_weight[4].DATAIN
addr[5] => ff_weight[5].DATAIN
addr[6] => ff_weight[6].DATAIN
addr[7] => ff_weight[7].DATAIN
addr[8] => ff_weight[8].DATAIN
addr[9] => w_xaddr[0].IN0
addr[9] => Add0.IN14
addr[9] => Equal0.IN13
addr[10] => w_xaddr[1].IN0
addr[10] => Add0.IN13
addr[10] => Equal0.IN12
addr[11] => w_xaddr[2].IN0
addr[11] => Add0.IN12
addr[11] => Equal0.IN11
addr[12] => w_xaddr[3].IN0
addr[12] => Add0.IN11
addr[12] => Equal0.IN10
addr[13] => w_xaddr[4].IN0
addr[13] => Add0.IN10
addr[13] => Equal0.IN9
addr[14] => w_xaddr[5].IN0
addr[14] => Add0.IN9
addr[14] => Equal0.IN8
addr[15] => w_xaddr[6].IN0
addr[15] => Add0.IN8
addr[15] => Equal0.IN7
addr[16] => w_xaddr[6].IN1
addr[16] => w_addr1.IN1
addr[16] => w_xaddr[5].IN1
addr[16] => w_addr1.IN1
addr[16] => w_xaddr[4].IN1
addr[16] => w_addr1.IN1
addr[16] => w_xaddr[3].IN1
addr[16] => w_addr1.IN1
addr[16] => w_xaddr[2].IN1
addr[16] => w_addr1.IN1
addr[16] => w_xaddr[1].IN1
addr[16] => w_addr1.IN1
addr[16] => w_xaddr[0].IN1
addr[16] => w_addr1.IN1
addr[16] => w_addr1[6].DATAB
addr[16] => w_addr1[5].DATAB
addr[16] => w_addr1[4].DATAB
addr[16] => w_addr1[3].DATAB
addr[16] => w_addr1[2].DATAB
addr[16] => w_addr1[1].DATAB
addr[16] => w_addr1[0].DATAB
addr[17] => ff_wf.IN1
addr[17] => ff_sign.DATAIN
data[0] <= ff_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= ff_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= ff_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= ff_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= ff_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= ff_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= ff_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= ff_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= ff_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= ff_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= ff_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= ff_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= ff_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= ff_data[13].DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul
i0[0] => Mult0.IN9
i0[1] => Mult0.IN8
i0[2] => Mult0.IN7
i0[3] => Mult0.IN6
i0[4] => Mult0.IN5
i0[5] => Mult0.IN4
i0[6] => Mult0.IN3
i0[7] => Mult0.IN2
i0[8] => Mult0.IN1
i1[0] => Mult0.IN21
i1[1] => Mult0.IN20
i1[2] => Mult0.IN19
i1[3] => Mult0.IN18
i1[4] => Mult0.IN17
i1[5] => Mult0.IN16
i1[6] => Mult0.IN15
i1[7] => Mult0.IN14
i1[8] => Mult0.IN13
i1[9] => Mult0.IN12
i1[10] => Mult0.IN11
i1[11] => Mult0.IN10
o[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|OutputGenerator:og
clk => feedbackmemory:Fmem.clk
clk => mo_wdata.value[0].CLK
clk => mo_wdata.value[1].CLK
clk => mo_wdata.value[2].CLK
clk => mo_wdata.value[3].CLK
clk => mo_wdata.value[4].CLK
clk => mo_wdata.value[5].CLK
clk => mo_wdata.value[6].CLK
clk => mo_wdata.value[7].CLK
clk => mo_wdata.value[8].CLK
clk => mo_wdata.sign.CLK
clk => fb_wdata.value[0].CLK
clk => fb_wdata.value[1].CLK
clk => fb_wdata.value[2].CLK
clk => fb_wdata.value[3].CLK
clk => fb_wdata.value[4].CLK
clk => fb_wdata.value[5].CLK
clk => fb_wdata.value[6].CLK
clk => fb_wdata.value[7].CLK
clk => fb_wdata.value[8].CLK
clk => fb_wdata.sign.CLK
clk => fb_addr[0].CLK
clk => fb_addr[1].CLK
clk => fb_addr[2].CLK
clk => fb_addr[3].CLK
clk => mo_addr[0].CLK
clk => mo_addr[1].CLK
clk => mo_addr[2].CLK
clk => mo_addr[3].CLK
clk => mo_addr[4].CLK
clk => fb_wr.CLK
clk => mo_wr.CLK
clk => outputmemory:Mmem.clk
clk => lineartable:Ltbl.clk
reset => feedbackmemory:Fmem.reset
reset => fb_wr.ACLR
reset => mo_wr.ACLR
reset => outputmemory:Mmem.reset
reset => lineartable:Ltbl.reset
reset => mo_wdata.value[0].ENA
reset => mo_addr[4].ENA
reset => mo_addr[3].ENA
reset => mo_addr[2].ENA
reset => mo_addr[1].ENA
reset => mo_addr[0].ENA
reset => fb_addr[3].ENA
reset => fb_addr[2].ENA
reset => fb_addr[1].ENA
reset => fb_addr[0].ENA
reset => fb_wdata.sign.ENA
reset => fb_wdata.value[8].ENA
reset => fb_wdata.value[7].ENA
reset => fb_wdata.value[6].ENA
reset => fb_wdata.value[5].ENA
reset => fb_wdata.value[4].ENA
reset => fb_wdata.value[3].ENA
reset => fb_wdata.value[2].ENA
reset => fb_wdata.value[1].ENA
reset => fb_wdata.value[0].ENA
reset => mo_wdata.sign.ENA
reset => mo_wdata.value[8].ENA
reset => mo_wdata.value[7].ENA
reset => mo_wdata.value[6].ENA
reset => mo_wdata.value[5].ENA
reset => mo_wdata.value[4].ENA
reset => mo_wdata.value[3].ENA
reset => mo_wdata.value[2].ENA
reset => mo_wdata.value[1].ENA
clkena => mo_addr.OUTPUTSELECT
clkena => mo_addr.OUTPUTSELECT
clkena => mo_addr.OUTPUTSELECT
clkena => mo_addr.OUTPUTSELECT
clkena => mo_addr.OUTPUTSELECT
clkena => fb_addr.OUTPUTSELECT
clkena => fb_addr.OUTPUTSELECT
clkena => fb_addr.OUTPUTSELECT
clkena => fb_addr.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wr.ENA
clkena => fb_wr.ENA
slot[0] => mo_addr.DATAB
slot[0] => fb_addr.OUTPUTSELECT
slot[0] => fb_addr.OUTPUTSELECT
slot[0] => fb_addr.OUTPUTSELECT
slot[0] => fb_addr.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wr.OUTPUTSELECT
slot[1] => fb_addr.DATAB
slot[1] => mo_addr.DATAB
slot[2] => fb_addr.DATAB
slot[2] => mo_addr.DATAB
slot[3] => fb_addr.DATAB
slot[3] => mo_addr.DATAB
slot[4] => fb_addr.DATAB
slot[4] => mo_addr.DATAB
stage[0] => Equal0.IN5
stage[0] => Equal1.IN5
stage[0] => Equal2.IN5
stage[0] => Equal3.IN5
stage[1] => Equal0.IN4
stage[1] => Equal1.IN4
stage[1] => Equal2.IN4
stage[1] => Equal3.IN4
rhythm => ~NO_FANOUT~
opout[0] => lineartable:Ltbl.addr[0]
opout[1] => lineartable:Ltbl.addr[1]
opout[2] => lineartable:Ltbl.addr[2]
opout[3] => lineartable:Ltbl.addr[3]
opout[4] => lineartable:Ltbl.addr[4]
opout[5] => lineartable:Ltbl.addr[5]
opout[6] => lineartable:Ltbl.addr[6]
opout[7] => lineartable:Ltbl.addr[7]
opout[8] => lineartable:Ltbl.addr[8]
opout[9] => lineartable:Ltbl.addr[9]
opout[10] => lineartable:Ltbl.addr[10]
opout[11] => lineartable:Ltbl.addr[11]
opout[12] => lineartable:Ltbl.addr[12]
opout[13] => lineartable:Ltbl.addr[13]
faddr[0] => feedbackmemory:Fmem.raddr[0]
faddr[1] => feedbackmemory:Fmem.raddr[1]
faddr[2] => feedbackmemory:Fmem.raddr[2]
faddr[3] => feedbackmemory:Fmem.raddr[3]
fdata.value[0] <= feedbackmemory:Fmem.rdata.value[0]
fdata.value[1] <= feedbackmemory:Fmem.rdata.value[1]
fdata.value[2] <= feedbackmemory:Fmem.rdata.value[2]
fdata.value[3] <= feedbackmemory:Fmem.rdata.value[3]
fdata.value[4] <= feedbackmemory:Fmem.rdata.value[4]
fdata.value[5] <= feedbackmemory:Fmem.rdata.value[5]
fdata.value[6] <= feedbackmemory:Fmem.rdata.value[6]
fdata.value[7] <= feedbackmemory:Fmem.rdata.value[7]
fdata.value[8] <= feedbackmemory:Fmem.rdata.value[8]
fdata.sign <= feedbackmemory:Fmem.rdata.sign
maddr[0] => outputmemory:Mmem.addr2[0]
maddr[1] => outputmemory:Mmem.addr2[1]
maddr[2] => outputmemory:Mmem.addr2[2]
maddr[3] => outputmemory:Mmem.addr2[3]
maddr[4] => outputmemory:Mmem.addr2[4]
mdata.value[0] <= outputmemory:Mmem.rdata2.value[0]
mdata.value[1] <= outputmemory:Mmem.rdata2.value[1]
mdata.value[2] <= outputmemory:Mmem.rdata2.value[2]
mdata.value[3] <= outputmemory:Mmem.rdata2.value[3]
mdata.value[4] <= outputmemory:Mmem.rdata2.value[4]
mdata.value[5] <= outputmemory:Mmem.rdata2.value[5]
mdata.value[6] <= outputmemory:Mmem.rdata2.value[6]
mdata.value[7] <= outputmemory:Mmem.rdata2.value[7]
mdata.value[8] <= outputmemory:Mmem.rdata2.value[8]
mdata.sign <= outputmemory:Mmem.rdata2.sign


|Mister_top|OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem
clk => data_array~14.CLK
clk => data_array~0.CLK
clk => data_array~1.CLK
clk => data_array~2.CLK
clk => data_array~3.CLK
clk => data_array~4.CLK
clk => data_array~5.CLK
clk => data_array~6.CLK
clk => data_array~7.CLK
clk => data_array~8.CLK
clk => data_array~9.CLK
clk => data_array~10.CLK
clk => data_array~11.CLK
clk => data_array~12.CLK
clk => data_array~13.CLK
clk => rdata.value[0]~reg0.CLK
clk => rdata.value[1]~reg0.CLK
clk => rdata.value[2]~reg0.CLK
clk => rdata.value[3]~reg0.CLK
clk => rdata.value[4]~reg0.CLK
clk => rdata.value[5]~reg0.CLK
clk => rdata.value[6]~reg0.CLK
clk => rdata.value[7]~reg0.CLK
clk => rdata.value[8]~reg0.CLK
clk => rdata.sign~reg0.CLK
clk => init_ch[0].CLK
clk => init_ch[1].CLK
clk => init_ch[2].CLK
clk => init_ch[3].CLK
clk => data_array.CLK0
reset => data_array.OUTPUTSELECT
reset => init_ch[0].ACLR
reset => init_ch[1].ACLR
reset => init_ch[2].ACLR
reset => init_ch[3].ACLR
reset => rdata.value[0]~reg0.ENA
reset => rdata.sign~reg0.ENA
reset => rdata.value[8]~reg0.ENA
reset => rdata.value[7]~reg0.ENA
reset => rdata.value[6]~reg0.ENA
reset => rdata.value[5]~reg0.ENA
reset => rdata.value[4]~reg0.ENA
reset => rdata.value[3]~reg0.ENA
reset => rdata.value[2]~reg0.ENA
reset => rdata.value[1]~reg0.ENA
wr => mem_wr_s.DATAA
waddr[0] => mem_addr_s[0].DATAA
waddr[1] => mem_addr_s[1].DATAA
waddr[2] => mem_addr_s[2].DATAA
waddr[3] => mem_addr_s[3].DATAA
wdata.value[0] => mem_data_s[0].DATAA
wdata.value[1] => mem_data_s[1].DATAA
wdata.value[2] => mem_data_s[2].DATAA
wdata.value[3] => mem_data_s[3].DATAA
wdata.value[4] => mem_data_s[4].DATAA
wdata.value[5] => mem_data_s[5].DATAA
wdata.value[6] => mem_data_s[6].DATAA
wdata.value[7] => mem_data_s[7].DATAA
wdata.value[8] => mem_data_s[8].DATAA
wdata.sign => mem_data_s[9].DATAA
raddr[0] => data_array.RADDR
raddr[1] => data_array.RADDR1
raddr[2] => data_array.RADDR2
raddr[3] => data_array.RADDR3
rdata.value[0] <= rdata.value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[1] <= rdata.value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[2] <= rdata.value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[3] <= rdata.value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[4] <= rdata.value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[5] <= rdata.value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[6] <= rdata.value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[7] <= rdata.value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[8] <= rdata.value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.sign <= rdata.sign~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem
clk => data_array~15.CLK
clk => data_array~0.CLK
clk => data_array~1.CLK
clk => data_array~2.CLK
clk => data_array~3.CLK
clk => data_array~4.CLK
clk => data_array~5.CLK
clk => data_array~6.CLK
clk => data_array~7.CLK
clk => data_array~8.CLK
clk => data_array~9.CLK
clk => data_array~10.CLK
clk => data_array~11.CLK
clk => data_array~12.CLK
clk => data_array~13.CLK
clk => data_array~14.CLK
clk => rdata2.value[0]~reg0.CLK
clk => rdata2.value[1]~reg0.CLK
clk => rdata2.value[2]~reg0.CLK
clk => rdata2.value[3]~reg0.CLK
clk => rdata2.value[4]~reg0.CLK
clk => rdata2.value[5]~reg0.CLK
clk => rdata2.value[6]~reg0.CLK
clk => rdata2.value[7]~reg0.CLK
clk => rdata2.value[8]~reg0.CLK
clk => rdata2.sign~reg0.CLK
clk => rdata.value[0]~reg0.CLK
clk => rdata.value[1]~reg0.CLK
clk => rdata.value[2]~reg0.CLK
clk => rdata.value[3]~reg0.CLK
clk => rdata.value[4]~reg0.CLK
clk => rdata.value[5]~reg0.CLK
clk => rdata.value[6]~reg0.CLK
clk => rdata.value[7]~reg0.CLK
clk => rdata.value[8]~reg0.CLK
clk => rdata.sign~reg0.CLK
clk => init_ch[0].CLK
clk => init_ch[1].CLK
clk => init_ch[2].CLK
clk => init_ch[3].CLK
clk => init_ch[4].CLK
clk => data_array.CLK0
reset => data_array.OUTPUTSELECT
reset => init_ch[0].ACLR
reset => init_ch[1].ACLR
reset => init_ch[2].ACLR
reset => init_ch[3].ACLR
reset => init_ch[4].ACLR
reset => rdata2.value[0]~reg0.ENA
reset => rdata.sign~reg0.ENA
reset => rdata.value[8]~reg0.ENA
reset => rdata.value[7]~reg0.ENA
reset => rdata.value[6]~reg0.ENA
reset => rdata.value[5]~reg0.ENA
reset => rdata.value[4]~reg0.ENA
reset => rdata.value[3]~reg0.ENA
reset => rdata.value[2]~reg0.ENA
reset => rdata.value[1]~reg0.ENA
reset => rdata.value[0]~reg0.ENA
reset => rdata2.sign~reg0.ENA
reset => rdata2.value[8]~reg0.ENA
reset => rdata2.value[7]~reg0.ENA
reset => rdata2.value[6]~reg0.ENA
reset => rdata2.value[5]~reg0.ENA
reset => rdata2.value[4]~reg0.ENA
reset => rdata2.value[3]~reg0.ENA
reset => rdata2.value[2]~reg0.ENA
reset => rdata2.value[1]~reg0.ENA
wr => mem_wr_s.DATAA
addr[0] => mem_addr_s[0].DATAA
addr[0] => data_array.RADDR
addr[1] => mem_addr_s[1].DATAA
addr[1] => data_array.RADDR1
addr[2] => mem_addr_s[2].DATAA
addr[2] => data_array.RADDR2
addr[3] => mem_addr_s[3].DATAA
addr[3] => data_array.RADDR3
addr[4] => mem_addr_s[4].DATAA
addr[4] => data_array.RADDR4
wdata.value[0] => mem_data_s[0].DATAA
wdata.value[1] => mem_data_s[1].DATAA
wdata.value[2] => mem_data_s[2].DATAA
wdata.value[3] => mem_data_s[3].DATAA
wdata.value[4] => mem_data_s[4].DATAA
wdata.value[5] => mem_data_s[5].DATAA
wdata.value[6] => mem_data_s[6].DATAA
wdata.value[7] => mem_data_s[7].DATAA
wdata.value[8] => mem_data_s[8].DATAA
wdata.sign => mem_data_s[9].DATAA
rdata.value[0] <= rdata.value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[1] <= rdata.value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[2] <= rdata.value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[3] <= rdata.value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[4] <= rdata.value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[5] <= rdata.value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[6] <= rdata.value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[7] <= rdata.value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[8] <= rdata.value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.sign <= rdata.sign~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr2[0] => data_array.PORTBRADDR
addr2[1] => data_array.PORTBRADDR1
addr2[2] => data_array.PORTBRADDR2
addr2[3] => data_array.PORTBRADDR3
addr2[4] => data_array.PORTBRADDR4
rdata2.value[0] <= rdata2.value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[1] <= rdata2.value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[2] <= rdata2.value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[3] <= rdata2.value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[4] <= rdata2.value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[5] <= rdata2.value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[6] <= rdata2.value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[7] <= rdata2.value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[8] <= rdata2.value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.sign <= rdata2.sign~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl
clk => data.value[0]~reg0.CLK
clk => data.value[1]~reg0.CLK
clk => data.value[2]~reg0.CLK
clk => data.value[3]~reg0.CLK
clk => data.value[4]~reg0.CLK
clk => data.value[5]~reg0.CLK
clk => data.value[6]~reg0.CLK
clk => data.value[7]~reg0.CLK
clk => data.value[8]~reg0.CLK
clk => data.sign~reg0.CLK
clk => ff_weight[0].CLK
clk => ff_weight[1].CLK
clk => ff_weight[2].CLK
clk => ff_weight[3].CLK
clk => ff_weight[4].CLK
clk => ff_weight[5].CLK
clk => ff_sign.CLK
clk => ff_data1[0].CLK
clk => ff_data1[1].CLK
clk => ff_data1[2].CLK
clk => ff_data1[3].CLK
clk => ff_data1[4].CLK
clk => ff_data1[5].CLK
clk => ff_data1[6].CLK
clk => ff_data1[7].CLK
clk => ff_data1[8].CLK
clk => ff_data0[0].CLK
clk => ff_data0[1].CLK
clk => ff_data0[2].CLK
clk => ff_data0[3].CLK
clk => ff_data0[4].CLK
clk => ff_data0[5].CLK
clk => ff_data0[6].CLK
clk => ff_data0[7].CLK
clk => ff_data0[8].CLK
reset => ~NO_FANOUT~
addr[0] => ff_weight[0].DATAIN
addr[1] => ff_weight[1].DATAIN
addr[2] => ff_weight[2].DATAIN
addr[3] => ff_weight[3].DATAIN
addr[4] => ff_weight[4].DATAIN
addr[5] => ff_weight[5].DATAIN
addr[6] => Equal0.IN13
addr[6] => Add0.IN14
addr[6] => Mux0.IN134
addr[6] => Mux1.IN134
addr[6] => Mux2.IN134
addr[6] => Mux3.IN134
addr[6] => Mux4.IN134
addr[6] => Mux5.IN134
addr[6] => Mux6.IN134
addr[6] => Mux7.IN134
addr[6] => Mux8.IN134
addr[7] => Equal0.IN12
addr[7] => Add0.IN13
addr[7] => Mux0.IN133
addr[7] => Mux1.IN133
addr[7] => Mux2.IN133
addr[7] => Mux3.IN133
addr[7] => Mux4.IN133
addr[7] => Mux5.IN133
addr[7] => Mux6.IN133
addr[7] => Mux7.IN133
addr[7] => Mux8.IN133
addr[8] => Equal0.IN11
addr[8] => Add0.IN12
addr[8] => Mux0.IN132
addr[8] => Mux1.IN132
addr[8] => Mux2.IN132
addr[8] => Mux3.IN132
addr[8] => Mux4.IN132
addr[8] => Mux5.IN132
addr[8] => Mux6.IN132
addr[8] => Mux7.IN132
addr[8] => Mux8.IN132
addr[9] => Equal0.IN10
addr[9] => Add0.IN11
addr[9] => Mux0.IN131
addr[9] => Mux1.IN131
addr[9] => Mux2.IN131
addr[9] => Mux3.IN131
addr[9] => Mux4.IN131
addr[9] => Mux5.IN131
addr[9] => Mux6.IN131
addr[9] => Mux7.IN131
addr[9] => Mux8.IN131
addr[10] => Equal0.IN9
addr[10] => Add0.IN10
addr[10] => Mux0.IN130
addr[10] => Mux1.IN130
addr[10] => Mux2.IN130
addr[10] => Mux3.IN130
addr[10] => Mux4.IN130
addr[10] => Mux5.IN130
addr[10] => Mux6.IN130
addr[10] => Mux7.IN130
addr[10] => Mux8.IN130
addr[11] => Equal0.IN8
addr[11] => Add0.IN9
addr[11] => Mux0.IN129
addr[11] => Mux1.IN129
addr[11] => Mux2.IN129
addr[11] => Mux3.IN129
addr[11] => Mux4.IN129
addr[11] => Mux5.IN129
addr[11] => Mux6.IN129
addr[11] => Mux7.IN129
addr[11] => Mux8.IN129
addr[12] => Equal0.IN7
addr[12] => Add0.IN8
addr[12] => Mux0.IN128
addr[12] => Mux1.IN128
addr[12] => Mux2.IN128
addr[12] => Mux3.IN128
addr[12] => Mux4.IN128
addr[12] => Mux5.IN128
addr[12] => Mux6.IN128
addr[12] => Mux7.IN128
addr[12] => Mux8.IN128
addr[13] => ff_sign.DATAIN
data.value[0] <= data.value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[1] <= data.value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[2] <= data.value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[3] <= data.value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[4] <= data.value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[5] <= data.value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[6] <= data.value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[7] <= data.value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[8] <= data.value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.sign <= data.sign~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul
i0[0] => Mult0.IN6
i0[1] => Mult0.IN5
i0[2] => Mult0.IN4
i0[3] => Mult0.IN3
i0[4] => Mult0.IN2
i0[5] => Mult0.IN1
i1[0] => Mult0.IN16
i1[1] => Mult0.IN15
i1[2] => Mult0.IN14
i1[3] => Mult0.IN13
i1[4] => Mult0.IN12
i1[5] => Mult0.IN11
i1[6] => Mult0.IN10
i1[7] => Mult0.IN9
i1[8] => Mult0.IN8
i1[9] => Mult0.IN7
o[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|Mister_top|OPLL:opll1|SumMixer:sm
clk => sum_ro_s[0].CLK
clk => sum_ro_s[1].CLK
clk => sum_ro_s[2].CLK
clk => sum_ro_s[3].CLK
clk => sum_ro_s[4].CLK
clk => sum_ro_s[5].CLK
clk => sum_ro_s[6].CLK
clk => sum_ro_s[7].CLK
clk => sum_ro_s[8].CLK
clk => sum_ro_s[9].CLK
clk => sum_ro_s[10].CLK
clk => sum_ro_s[11].CLK
clk => sum_ro_s[12].CLK
clk => sum_mo_s[0].CLK
clk => sum_mo_s[1].CLK
clk => sum_mo_s[2].CLK
clk => sum_mo_s[3].CLK
clk => sum_mo_s[4].CLK
clk => sum_mo_s[5].CLK
clk => sum_mo_s[6].CLK
clk => sum_mo_s[7].CLK
clk => sum_mo_s[8].CLK
clk => sum_mo_s[9].CLK
clk => sum_mo_s[10].CLK
clk => sum_mo_s[11].CLK
clk => sum_mo_s[12].CLK
clk => rmute.CLK
clk => mmute.CLK
clk => maddr[0]~reg0.CLK
clk => maddr[1]~reg0.CLK
clk => maddr[2]~reg0.CLK
clk => maddr[3]~reg0.CLK
clk => maddr[4]~reg0.CLK
clk => rhythm_o[0]~reg0.CLK
clk => rhythm_o[1]~reg0.CLK
clk => rhythm_o[2]~reg0.CLK
clk => rhythm_o[3]~reg0.CLK
clk => rhythm_o[4]~reg0.CLK
clk => rhythm_o[5]~reg0.CLK
clk => rhythm_o[6]~reg0.CLK
clk => rhythm_o[7]~reg0.CLK
clk => rhythm_o[8]~reg0.CLK
clk => rhythm_o[9]~reg0.CLK
clk => rhythm_o[10]~reg0.CLK
clk => rhythm_o[11]~reg0.CLK
clk => rhythm_o[12]~reg0.CLK
clk => melody_o[0]~reg0.CLK
clk => melody_o[1]~reg0.CLK
clk => melody_o[2]~reg0.CLK
clk => melody_o[3]~reg0.CLK
clk => melody_o[4]~reg0.CLK
clk => melody_o[5]~reg0.CLK
clk => melody_o[6]~reg0.CLK
clk => melody_o[7]~reg0.CLK
clk => melody_o[8]~reg0.CLK
clk => melody_o[9]~reg0.CLK
clk => melody_o[10]~reg0.CLK
clk => melody_o[11]~reg0.CLK
clk => melody_o[12]~reg0.CLK
reset => sum_ro_s[0].ACLR
reset => sum_ro_s[1].ACLR
reset => sum_ro_s[2].ACLR
reset => sum_ro_s[3].ACLR
reset => sum_ro_s[4].ACLR
reset => sum_ro_s[5].ACLR
reset => sum_ro_s[6].ACLR
reset => sum_ro_s[7].ACLR
reset => sum_ro_s[8].ACLR
reset => sum_ro_s[9].ACLR
reset => sum_ro_s[10].ACLR
reset => sum_ro_s[11].ACLR
reset => sum_ro_s[12].ACLR
reset => sum_mo_s[0].ACLR
reset => sum_mo_s[1].ACLR
reset => sum_mo_s[2].ACLR
reset => sum_mo_s[3].ACLR
reset => sum_mo_s[4].ACLR
reset => sum_mo_s[5].ACLR
reset => sum_mo_s[6].ACLR
reset => sum_mo_s[7].ACLR
reset => sum_mo_s[8].ACLR
reset => sum_mo_s[9].ACLR
reset => sum_mo_s[10].ACLR
reset => sum_mo_s[11].ACLR
reset => sum_mo_s[12].ACLR
reset => rmute.PRESET
reset => mmute.PRESET
reset => maddr[0]~reg0.ACLR
reset => maddr[1]~reg0.ACLR
reset => maddr[2]~reg0.ACLR
reset => maddr[3]~reg0.ACLR
reset => maddr[4]~reg0.ACLR
reset => rhythm_o[0]~reg0.ACLR
reset => rhythm_o[1]~reg0.ACLR
reset => rhythm_o[2]~reg0.ACLR
reset => rhythm_o[3]~reg0.ACLR
reset => rhythm_o[4]~reg0.ACLR
reset => rhythm_o[5]~reg0.ACLR
reset => rhythm_o[6]~reg0.ACLR
reset => rhythm_o[7]~reg0.ACLR
reset => rhythm_o[8]~reg0.ACLR
reset => rhythm_o[9]~reg0.ACLR
reset => rhythm_o[10]~reg0.ACLR
reset => rhythm_o[11]~reg0.ACLR
reset => rhythm_o[12]~reg0.ACLR
reset => melody_o[0]~reg0.ACLR
reset => melody_o[1]~reg0.ACLR
reset => melody_o[2]~reg0.ACLR
reset => melody_o[3]~reg0.ACLR
reset => melody_o[4]~reg0.ACLR
reset => melody_o[5]~reg0.ACLR
reset => melody_o[6]~reg0.ACLR
reset => melody_o[7]~reg0.ACLR
reset => melody_o[8]~reg0.ACLR
reset => melody_o[9]~reg0.ACLR
reset => melody_o[10]~reg0.ACLR
reset => melody_o[11]~reg0.ACLR
reset => melody_o[12]~reg0.ACLR
clkena => sum_ro_s[0].ENA
clkena => melody_o[12]~reg0.ENA
clkena => melody_o[11]~reg0.ENA
clkena => melody_o[10]~reg0.ENA
clkena => melody_o[9]~reg0.ENA
clkena => melody_o[8]~reg0.ENA
clkena => melody_o[7]~reg0.ENA
clkena => melody_o[6]~reg0.ENA
clkena => melody_o[5]~reg0.ENA
clkena => melody_o[4]~reg0.ENA
clkena => melody_o[3]~reg0.ENA
clkena => melody_o[2]~reg0.ENA
clkena => melody_o[1]~reg0.ENA
clkena => melody_o[0]~reg0.ENA
clkena => rhythm_o[12]~reg0.ENA
clkena => rhythm_o[11]~reg0.ENA
clkena => rhythm_o[10]~reg0.ENA
clkena => rhythm_o[9]~reg0.ENA
clkena => rhythm_o[8]~reg0.ENA
clkena => rhythm_o[7]~reg0.ENA
clkena => rhythm_o[6]~reg0.ENA
clkena => rhythm_o[5]~reg0.ENA
clkena => rhythm_o[4]~reg0.ENA
clkena => rhythm_o[3]~reg0.ENA
clkena => rhythm_o[2]~reg0.ENA
clkena => rhythm_o[1]~reg0.ENA
clkena => rhythm_o[0]~reg0.ENA
clkena => maddr[4]~reg0.ENA
clkena => maddr[3]~reg0.ENA
clkena => maddr[2]~reg0.ENA
clkena => maddr[1]~reg0.ENA
clkena => maddr[0]~reg0.ENA
clkena => mmute.ENA
clkena => rmute.ENA
clkena => sum_mo_s[12].ENA
clkena => sum_mo_s[11].ENA
clkena => sum_mo_s[10].ENA
clkena => sum_mo_s[9].ENA
clkena => sum_mo_s[8].ENA
clkena => sum_mo_s[7].ENA
clkena => sum_mo_s[6].ENA
clkena => sum_mo_s[5].ENA
clkena => sum_mo_s[4].ENA
clkena => sum_mo_s[3].ENA
clkena => sum_mo_s[2].ENA
clkena => sum_mo_s[1].ENA
clkena => sum_mo_s[0].ENA
clkena => sum_ro_s[12].ENA
clkena => sum_ro_s[11].ENA
clkena => sum_ro_s[10].ENA
clkena => sum_ro_s[9].ENA
clkena => sum_ro_s[8].ENA
clkena => sum_ro_s[7].ENA
clkena => sum_ro_s[6].ENA
clkena => sum_ro_s[5].ENA
clkena => sum_ro_s[4].ENA
clkena => sum_ro_s[3].ENA
clkena => sum_ro_s[2].ENA
clkena => sum_ro_s[1].ENA
slot[0] => Mux0.IN13
slot[0] => Mux1.IN13
slot[0] => Mux2.IN13
slot[0] => Mux3.IN13
slot[0] => Mux4.IN13
slot[0] => Mux5.IN22
slot[0] => Mux6.IN20
slot[0] => Mux7.IN20
slot[0] => Mux8.IN20
slot[0] => Mux9.IN20
slot[0] => Mux10.IN20
slot[0] => Mux11.IN22
slot[0] => Mux12.IN22
slot[0] => Equal2.IN9
slot[1] => Mux0.IN12
slot[1] => Mux1.IN12
slot[1] => Mux2.IN12
slot[1] => Mux3.IN12
slot[1] => Mux4.IN12
slot[1] => Mux5.IN21
slot[1] => Mux6.IN19
slot[1] => Mux7.IN19
slot[1] => Mux8.IN19
slot[1] => Mux9.IN19
slot[1] => Mux10.IN19
slot[1] => Mux11.IN21
slot[1] => Mux12.IN21
slot[1] => Equal2.IN8
slot[2] => Mux0.IN11
slot[2] => Mux1.IN11
slot[2] => Mux2.IN11
slot[2] => Mux3.IN11
slot[2] => Mux4.IN11
slot[2] => Mux5.IN20
slot[2] => Mux6.IN18
slot[2] => Mux7.IN18
slot[2] => Mux8.IN18
slot[2] => Mux9.IN18
slot[2] => Mux10.IN18
slot[2] => Mux11.IN20
slot[2] => Mux12.IN20
slot[2] => Equal2.IN7
slot[3] => Mux0.IN10
slot[3] => Mux1.IN10
slot[3] => Mux2.IN10
slot[3] => Mux3.IN10
slot[3] => Mux4.IN10
slot[3] => Mux5.IN19
slot[3] => Mux6.IN17
slot[3] => Mux7.IN17
slot[3] => Mux8.IN17
slot[3] => Mux9.IN17
slot[3] => Mux10.IN17
slot[3] => Mux11.IN19
slot[3] => Mux12.IN19
slot[3] => Equal2.IN6
slot[4] => Mux0.IN9
slot[4] => Mux1.IN9
slot[4] => Mux2.IN9
slot[4] => Mux3.IN9
slot[4] => Mux4.IN9
slot[4] => Mux5.IN18
slot[4] => Mux6.IN16
slot[4] => Mux7.IN16
slot[4] => Mux8.IN16
slot[4] => Mux9.IN16
slot[4] => Mux10.IN16
slot[4] => Mux11.IN18
slot[4] => Mux12.IN18
slot[4] => Equal2.IN5
stage[0] => Equal0.IN5
stage[0] => Equal1.IN5
stage[1] => Equal0.IN4
stage[1] => Equal1.IN4
rhythm => maddr.OUTPUTSELECT
rhythm => maddr.OUTPUTSELECT
rhythm => maddr.OUTPUTSELECT
rhythm => maddr.OUTPUTSELECT
rhythm => maddr.OUTPUTSELECT
rhythm => mmute.OUTPUTSELECT
rhythm => rmute.OUTPUTSELECT
maddr[0] <= maddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[1] <= maddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[2] <= maddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[3] <= maddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[4] <= maddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdata.value[0] => Add0.IN13
mdata.value[0] => Add2.IN13
mdata.value[0] => Add3.IN13
mdata.value[0] => Add1.IN13
mdata.value[1] => Add0.IN12
mdata.value[1] => Add2.IN12
mdata.value[1] => Add3.IN12
mdata.value[1] => Add1.IN12
mdata.value[2] => Add0.IN11
mdata.value[2] => Add2.IN11
mdata.value[2] => Add3.IN11
mdata.value[2] => Add1.IN11
mdata.value[3] => Add0.IN10
mdata.value[3] => Add2.IN10
mdata.value[3] => Add3.IN10
mdata.value[3] => Add1.IN10
mdata.value[4] => Add0.IN9
mdata.value[4] => Add2.IN9
mdata.value[4] => Add3.IN9
mdata.value[4] => Add1.IN9
mdata.value[5] => Add0.IN8
mdata.value[5] => Add2.IN8
mdata.value[5] => Add3.IN8
mdata.value[5] => Add1.IN8
mdata.value[6] => Add0.IN7
mdata.value[6] => Add2.IN7
mdata.value[6] => Add3.IN7
mdata.value[6] => Add1.IN7
mdata.value[7] => Add0.IN6
mdata.value[7] => Add2.IN6
mdata.value[7] => Add3.IN6
mdata.value[7] => Add1.IN6
mdata.value[8] => Add0.IN5
mdata.value[8] => Add2.IN5
mdata.value[8] => Add3.IN5
mdata.value[8] => Add1.IN5
mdata.sign => sum_ro_s.OUTPUTSELECT
mdata.sign => sum_ro_s.OUTPUTSELECT
mdata.sign => sum_ro_s.OUTPUTSELECT
mdata.sign => sum_ro_s.OUTPUTSELECT
mdata.sign => sum_ro_s.OUTPUTSELECT
mdata.sign => sum_ro_s.OUTPUTSELECT
mdata.sign => sum_ro_s.OUTPUTSELECT
mdata.sign => sum_ro_s.OUTPUTSELECT
mdata.sign => sum_ro_s.OUTPUTSELECT
mdata.sign => sum_ro_s.OUTPUTSELECT
mdata.sign => sum_ro_s.OUTPUTSELECT
mdata.sign => sum_ro_s.OUTPUTSELECT
mdata.sign => sum_ro_s.OUTPUTSELECT
mdata.sign => sum_mo_s.OUTPUTSELECT
mdata.sign => sum_mo_s.OUTPUTSELECT
mdata.sign => sum_mo_s.OUTPUTSELECT
mdata.sign => sum_mo_s.OUTPUTSELECT
mdata.sign => sum_mo_s.OUTPUTSELECT
mdata.sign => sum_mo_s.OUTPUTSELECT
mdata.sign => sum_mo_s.OUTPUTSELECT
mdata.sign => sum_mo_s.OUTPUTSELECT
mdata.sign => sum_mo_s.OUTPUTSELECT
mdata.sign => sum_mo_s.OUTPUTSELECT
mdata.sign => sum_mo_s.OUTPUTSELECT
mdata.sign => sum_mo_s.OUTPUTSELECT
mdata.sign => sum_mo_s.OUTPUTSELECT
melody_o[0] <= melody_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
melody_o[1] <= melody_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
melody_o[2] <= melody_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
melody_o[3] <= melody_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
melody_o[4] <= melody_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
melody_o[5] <= melody_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
melody_o[6] <= melody_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
melody_o[7] <= melody_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
melody_o[8] <= melody_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
melody_o[9] <= melody_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
melody_o[10] <= melody_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
melody_o[11] <= melody_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
melody_o[12] <= melody_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhythm_o[0] <= rhythm_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhythm_o[1] <= rhythm_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhythm_o[2] <= rhythm_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhythm_o[3] <= rhythm_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhythm_o[4] <= rhythm_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhythm_o[5] <= rhythm_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhythm_o[6] <= rhythm_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhythm_o[7] <= rhythm_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhythm_o[8] <= rhythm_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhythm_o[9] <= rhythm_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhythm_o[10] <= rhythm_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhythm_o[11] <= rhythm_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhythm_o[12] <= rhythm_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


