/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [22:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [21:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  reg [13:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_43z;
  wire [12:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [25:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire celloutsig_0_87z;
  reg [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [22:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = celloutsig_0_17z ? celloutsig_0_39z[4] : celloutsig_0_38z;
  assign celloutsig_0_4z = celloutsig_0_0z[5] ? celloutsig_0_3z[10] : in_data[28];
  assign celloutsig_1_13z = celloutsig_1_6z ? celloutsig_1_2z : celloutsig_1_10z;
  assign celloutsig_0_19z = ~(celloutsig_0_5z[3] | celloutsig_0_1z);
  assign celloutsig_0_25z = ~(celloutsig_0_14z | celloutsig_0_14z);
  assign celloutsig_1_10z = ~celloutsig_1_2z;
  assign celloutsig_1_11z = ~celloutsig_1_4z[0];
  assign celloutsig_0_31z = ~((in_data[88] | celloutsig_0_6z[24]) & (celloutsig_0_26z[1] | celloutsig_0_17z));
  assign celloutsig_0_33z = celloutsig_0_6z[23] ^ in_data[53];
  assign celloutsig_0_37z = celloutsig_0_5z[5] ^ celloutsig_0_19z;
  assign celloutsig_0_86z = celloutsig_0_3z[1] ^ celloutsig_0_20z;
  assign celloutsig_1_18z = celloutsig_1_15z ^ celloutsig_1_16z;
  assign celloutsig_0_15z = celloutsig_0_0z[2] ^ in_data[55];
  assign celloutsig_0_17z = celloutsig_0_13z ^ celloutsig_0_2z[9];
  assign celloutsig_0_24z = celloutsig_0_14z ^ celloutsig_0_15z;
  assign celloutsig_0_27z = celloutsig_0_0z[1] ^ celloutsig_0_16z;
  assign celloutsig_0_32z = celloutsig_0_8z[0] ^ celloutsig_0_31z;
  assign celloutsig_0_5z = in_data[25:20] & { celloutsig_0_0z[6:3], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_14z = { celloutsig_1_3z[4:3], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z } & { celloutsig_1_5z[10:3], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_22z = celloutsig_0_7z[7:4] / { 1'h1, celloutsig_0_2z[17:16], celloutsig_0_16z };
  assign celloutsig_0_42z = celloutsig_0_6z[18:8] == { celloutsig_0_0z[5:4], celloutsig_0_35z, celloutsig_0_28z, celloutsig_0_41z, celloutsig_0_35z, celloutsig_0_15z, celloutsig_0_36z };
  assign celloutsig_1_7z = celloutsig_1_4z == { celloutsig_1_5z[2:1], celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_9z } === { celloutsig_0_2z[17:3], celloutsig_0_12z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z } > in_data[130:126];
  assign celloutsig_1_6z = celloutsig_1_5z[11:0] > in_data[185:174];
  assign celloutsig_1_16z = { celloutsig_1_14z[1:0], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_4z } > { celloutsig_1_12z[3:1], celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_1_1z = { in_data[144:133], celloutsig_1_0z } <= in_data[181:166];
  assign celloutsig_0_12z = { celloutsig_0_8z, celloutsig_0_5z } <= { celloutsig_0_3z[12:4], celloutsig_0_7z };
  assign celloutsig_0_14z = celloutsig_0_5z[4:2] <= { celloutsig_0_8z[10:9], celloutsig_0_10z };
  assign celloutsig_0_20z = { in_data[33:31], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_17z } <= { celloutsig_0_6z[6:0], celloutsig_0_19z };
  assign celloutsig_1_15z = ! celloutsig_1_5z[9:7];
  assign celloutsig_1_17z = { celloutsig_1_14z[14:13], celloutsig_1_16z } || { celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_0_13z = celloutsig_0_2z[14:8] || { in_data[87:85], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_36z = celloutsig_0_3z[9:6] % { 1'h1, celloutsig_0_8z[5:4], celloutsig_0_24z };
  assign celloutsig_0_2z = { in_data[91:86], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[31:12], celloutsig_0_1z };
  assign celloutsig_0_29z = { celloutsig_0_22z[2], celloutsig_0_20z, celloutsig_0_19z } % { 1'h1, celloutsig_0_2z[3:2] };
  assign celloutsig_0_43z = { celloutsig_0_41z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_32z } % { 1'h1, celloutsig_0_3z[3:0] };
  assign celloutsig_0_46z = { celloutsig_0_18z[5:0], celloutsig_0_43z, celloutsig_0_23z, celloutsig_0_42z } * { celloutsig_0_2z[16:5], celloutsig_0_24z };
  assign celloutsig_0_7z = celloutsig_0_6z[21:14] * celloutsig_0_0z;
  assign celloutsig_0_6z = - { celloutsig_0_5z[4:1], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_0z = - in_data[167:164];
  assign celloutsig_1_3z = - in_data[101:97];
  assign celloutsig_1_19z = - { celloutsig_1_14z[15:14], celloutsig_1_17z };
  assign celloutsig_0_9z = celloutsig_0_0z[4:2] !== celloutsig_0_0z[2:0];
  assign celloutsig_0_28z = { celloutsig_0_21z, celloutsig_0_26z } !== { celloutsig_0_5z[4:0], celloutsig_0_13z };
  assign celloutsig_0_35z = | { celloutsig_0_33z, celloutsig_0_25z, celloutsig_0_14z };
  assign celloutsig_0_38z = | { celloutsig_0_37z, celloutsig_0_36z, celloutsig_0_32z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_3z[4:2] };
  assign celloutsig_0_11z = | celloutsig_0_0z[6:2];
  assign celloutsig_0_1z = | { in_data[31], celloutsig_0_0z };
  assign celloutsig_0_23z = | celloutsig_0_0z[7:2];
  assign celloutsig_0_87z = ^ { celloutsig_0_46z[3:0], celloutsig_0_19z };
  assign celloutsig_0_10z = ^ celloutsig_0_2z[17:1];
  assign celloutsig_1_4z = celloutsig_1_0z[2:0] << { celloutsig_1_3z[1], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_21z = { in_data[35:34], celloutsig_0_19z } << celloutsig_0_6z[25:23];
  assign celloutsig_0_0z = in_data[50:43] >>> in_data[74:67];
  assign celloutsig_1_12z = { celloutsig_1_5z[3:1], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z } >>> { in_data[169], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_39z = { celloutsig_0_8z[6:2], celloutsig_0_24z, celloutsig_0_10z } ~^ { celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_11z };
  assign celloutsig_1_5z = in_data[161:148] ~^ in_data[167:154];
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_17z } ~^ { in_data[76:70], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_8z = 11'h000;
    else if (celloutsig_1_18z) celloutsig_0_8z = in_data[41:31];
  always_latch
    if (!clkin_data[0]) celloutsig_0_26z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_26z = { celloutsig_0_21z[2:1], celloutsig_0_23z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 14'h0000;
    else if (celloutsig_1_18z) celloutsig_0_3z = { celloutsig_0_2z[21:10], celloutsig_0_1z, celloutsig_0_1z };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
