module trigger (
    input  clk,             // Sample clock — this module reacts once per tick
    input  probe_in,  	 // The (synced) signal we're watching for an edge
	 input polarity,
	 input reset,
    output reg output_trigger  // Fires HIGH for exactly one tick when the edge happens
);

    reg prev_sample;   // The "sticky note" — holds what probe_in was ONE TICK AGO.
                        // Declared as reg (not wire) because it's written inside
                        // an always block. Lives outside the port list because
                        // nothing outside this module ever needs to see it —
                        // it's private, internal memory only.

 always @(posedge clk or posedge reset) begin
    if (reset) begin 
	 output_trigger <= 0;
	 prev_sample    <=0;
	 end else 
	 if (polarity) begin
        // polarity = 1 means "watch for rising edges"
        if ((!prev_sample) && probe_in)
            output_trigger <= 1;
        else
            output_trigger <= 0;
				prev_sample <= probe_in;     

    end else begin
        // polarity = 0 means "watch for falling edges"
        if (prev_sample&&(!probe_in))  
		  
            output_trigger <= 1;
        else
            output_trigger <= 0;
				prev_sample <= probe_in;      // moved in here

    end

end
      
 
endmodule
