

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Fri May 31 15:39:24 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Concat_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       3|      74|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done                    |   9|          2|    1|          2|
    |mul1_c_blk_n               |   9|          2|    1|          2|
    |mul2_c_blk_n               |   9|          2|    1|          2|
    |output_data_addr3_c_blk_n  |   9|          2|    1|          2|
    |outputs_c_blk_n            |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |shift1_c_blk_n             |   9|          2|    1|          2|
    |shift2_c_blk_n             |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  72|         16|    8|         16|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|           entry_proc|  return value|
|start_full_n                        |   in|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|           entry_proc|  return value|
|start_out                           |  out|    1|  ap_ctrl_hs|           entry_proc|  return value|
|start_write                         |  out|    1|  ap_ctrl_hs|           entry_proc|  return value|
|output_data_addr3                   |   in|   32|     ap_none|    output_data_addr3|        scalar|
|output_data_addr3_c_din             |  out|   32|     ap_fifo|  output_data_addr3_c|       pointer|
|output_data_addr3_c_num_data_valid  |   in|    3|     ap_fifo|  output_data_addr3_c|       pointer|
|output_data_addr3_c_fifo_cap        |   in|    3|     ap_fifo|  output_data_addr3_c|       pointer|
|output_data_addr3_c_full_n          |   in|    1|     ap_fifo|  output_data_addr3_c|       pointer|
|output_data_addr3_c_write           |  out|    1|     ap_fifo|  output_data_addr3_c|       pointer|
|mul1                                |   in|   32|     ap_none|                 mul1|        scalar|
|mul1_c_din                          |  out|   32|     ap_fifo|               mul1_c|       pointer|
|mul1_c_num_data_valid               |   in|    3|     ap_fifo|               mul1_c|       pointer|
|mul1_c_fifo_cap                     |   in|    3|     ap_fifo|               mul1_c|       pointer|
|mul1_c_full_n                       |   in|    1|     ap_fifo|               mul1_c|       pointer|
|mul1_c_write                        |  out|    1|     ap_fifo|               mul1_c|       pointer|
|shift1                              |   in|   32|     ap_none|               shift1|        scalar|
|shift1_c_din                        |  out|   32|     ap_fifo|             shift1_c|       pointer|
|shift1_c_num_data_valid             |   in|    3|     ap_fifo|             shift1_c|       pointer|
|shift1_c_fifo_cap                   |   in|    3|     ap_fifo|             shift1_c|       pointer|
|shift1_c_full_n                     |   in|    1|     ap_fifo|             shift1_c|       pointer|
|shift1_c_write                      |  out|    1|     ap_fifo|             shift1_c|       pointer|
|mul2                                |   in|   32|     ap_none|                 mul2|        scalar|
|mul2_c_din                          |  out|   32|     ap_fifo|               mul2_c|       pointer|
|mul2_c_num_data_valid               |   in|    3|     ap_fifo|               mul2_c|       pointer|
|mul2_c_fifo_cap                     |   in|    3|     ap_fifo|               mul2_c|       pointer|
|mul2_c_full_n                       |   in|    1|     ap_fifo|               mul2_c|       pointer|
|mul2_c_write                        |  out|    1|     ap_fifo|               mul2_c|       pointer|
|shift2                              |   in|   32|     ap_none|               shift2|        scalar|
|shift2_c_din                        |  out|   32|     ap_fifo|             shift2_c|       pointer|
|shift2_c_num_data_valid             |   in|    3|     ap_fifo|             shift2_c|       pointer|
|shift2_c_fifo_cap                   |   in|    3|     ap_fifo|             shift2_c|       pointer|
|shift2_c_full_n                     |   in|    1|     ap_fifo|             shift2_c|       pointer|
|shift2_c_write                      |  out|    1|     ap_fifo|             shift2_c|       pointer|
|outputs                             |   in|   64|     ap_none|              outputs|        scalar|
|outputs_c_din                       |  out|   64|     ap_fifo|            outputs_c|       pointer|
|outputs_c_num_data_valid            |   in|    3|     ap_fifo|            outputs_c|       pointer|
|outputs_c_fifo_cap                  |   in|    3|     ap_fifo|            outputs_c|       pointer|
|outputs_c_full_n                    |   in|    1|     ap_fifo|            outputs_c|       pointer|
|outputs_c_write                     |  out|    1|     ap_fifo|            outputs_c|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

