--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/XilinxISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MIPS_uC.twx MIPS_uC.ncd -o MIPS_uC.twr MIPS_uC.pcf -ucf
pins.ucf

Design file:              MIPS_uC.ncd
Physical constraint file: MIPS_uC.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Led<0>      |    2.781(R)|      SLOW  |   -1.761(R)|      FAST  |sys_clk           |   0.000|
Led<1>      |    2.977(R)|      SLOW  |   -1.884(R)|      FAST  |sys_clk           |   0.000|
Led<2>      |    2.982(R)|      SLOW  |   -1.898(R)|      FAST  |sys_clk           |   0.000|
Led<3>      |    2.675(R)|      SLOW  |   -1.687(R)|      FAST  |sys_clk           |   0.000|
Led<4>      |    2.382(R)|      SLOW  |   -1.503(R)|      FAST  |sys_clk           |   0.000|
Led<5>      |    2.153(R)|      SLOW  |   -1.320(R)|      FAST  |sys_clk           |   0.000|
Led<6>      |    2.378(R)|      SLOW  |   -1.417(R)|      FAST  |sys_clk           |   0.000|
Led<7>      |    2.274(R)|      SLOW  |   -1.403(R)|      FAST  |sys_clk           |   0.000|
port_io<0>  |    6.229(R)|      SLOW  |   -3.985(R)|      FAST  |sys_clk           |   0.000|
port_io<1>  |    5.447(R)|      SLOW  |   -3.346(R)|      FAST  |sys_clk           |   0.000|
port_io<2>  |    5.962(R)|      SLOW  |   -3.638(R)|      FAST  |sys_clk           |   0.000|
port_io<3>  |    2.843(R)|      SLOW  |   -1.748(R)|      FAST  |sys_clk           |   0.000|
port_io<4>  |    2.908(R)|      SLOW  |   -1.833(R)|      FAST  |sys_clk           |   0.000|
port_io<5>  |    3.055(R)|      SLOW  |   -1.891(R)|      FAST  |sys_clk           |   0.000|
port_io<6>  |    2.594(R)|      SLOW  |   -1.571(R)|      FAST  |sys_clk           |   0.000|
port_io<7>  |    2.662(R)|      SLOW  |   -1.646(R)|      FAST  |sys_clk           |   0.000|
port_io<8>  |    3.276(R)|      SLOW  |   -1.993(R)|      FAST  |sys_clk           |   0.000|
port_io<9>  |    3.380(R)|      SLOW  |   -2.078(R)|      FAST  |sys_clk           |   0.000|
port_io<10> |    3.280(R)|      SLOW  |   -2.016(R)|      FAST  |sys_clk           |   0.000|
port_io<11> |    2.672(R)|      SLOW  |   -1.701(R)|      FAST  |sys_clk           |   0.000|
port_io<12> |    2.981(R)|      SLOW  |   -1.803(R)|      FAST  |sys_clk           |   0.000|
port_io<13> |    3.128(R)|      SLOW  |   -1.916(R)|      FAST  |sys_clk           |   0.000|
port_io<14> |    2.849(R)|      SLOW  |   -1.723(R)|      FAST  |sys_clk           |   0.000|
port_io<15> |    3.193(R)|      SLOW  |   -1.964(R)|      FAST  |sys_clk           |   0.000|
rst         |    1.995(R)|      SLOW  |   -1.152(R)|      FAST  |sys_clk           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Led<0>      |         7.910(R)|      SLOW  |         4.198(R)|      FAST  |sys_clk           |   0.000|
Led<1>      |         7.615(R)|      SLOW  |         4.274(R)|      FAST  |sys_clk           |   0.000|
Led<2>      |         7.603(R)|      SLOW  |         4.466(R)|      FAST  |sys_clk           |   0.000|
Led<3>      |         7.725(R)|      SLOW  |         4.220(R)|      FAST  |sys_clk           |   0.000|
Led<4>      |         7.184(R)|      SLOW  |         4.035(R)|      FAST  |sys_clk           |   0.000|
Led<5>      |         6.927(R)|      SLOW  |         3.927(R)|      FAST  |sys_clk           |   0.000|
Led<6>      |         7.045(R)|      SLOW  |         3.916(R)|      FAST  |sys_clk           |   0.000|
Led<7>      |         6.965(R)|      SLOW  |         3.882(R)|      FAST  |sys_clk           |   0.000|
port_io<0>  |        10.432(R)|      SLOW  |         5.737(R)|      FAST  |sys_clk           |   0.000|
port_io<1>  |         9.932(R)|      SLOW  |         5.828(R)|      FAST  |sys_clk           |   0.000|
port_io<2>  |        10.117(R)|      SLOW  |         5.531(R)|      FAST  |sys_clk           |   0.000|
port_io<3>  |         7.966(R)|      SLOW  |         4.143(R)|      FAST  |sys_clk           |   0.000|
port_io<4>  |         7.621(R)|      SLOW  |         4.228(R)|      FAST  |sys_clk           |   0.000|
port_io<5>  |         8.240(R)|      SLOW  |         4.325(R)|      FAST  |sys_clk           |   0.000|
port_io<6>  |         7.731(R)|      SLOW  |         4.251(R)|      FAST  |sys_clk           |   0.000|
port_io<7>  |         8.429(R)|      SLOW  |         4.080(R)|      FAST  |sys_clk           |   0.000|
port_io<8>  |         7.935(R)|      SLOW  |         4.447(R)|      FAST  |sys_clk           |   0.000|
port_io<9>  |         7.748(R)|      SLOW  |         4.243(R)|      FAST  |sys_clk           |   0.000|
port_io<10> |         8.665(R)|      SLOW  |         4.758(R)|      FAST  |sys_clk           |   0.000|
port_io<11> |         8.758(R)|      SLOW  |         4.122(R)|      FAST  |sys_clk           |   0.000|
port_io<12> |        11.196(R)|      SLOW  |         4.466(R)|      FAST  |sys_clk           |   0.000|
port_io<13> |         7.369(R)|      SLOW  |         4.203(R)|      FAST  |sys_clk           |   0.000|
port_io<14> |         7.963(R)|      SLOW  |         4.134(R)|      FAST  |sys_clk           |   0.000|
port_io<15> |         8.967(R)|      SLOW  |         4.402(R)|      FAST  |sys_clk           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   27.076|    8.623|   19.462|    8.168|
---------------+---------+---------+---------+---------+


Analysis completed Fri May 16 02:10:23 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 438 MB



