Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b07dfcdc6dcc4e0994c75e023d8dce22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot cputb1_behav xil_defaultlib.cputb1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.bcd_sevenseg [bcd_sevenseg_default]
Compiling architecture behavioral of entity xil_defaultlib.sevenseg_mux [sevenseg_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture a of entity xil_defaultlib.alu [alu_default]
Compiling architecture a of entity xil_defaultlib.microram_sim [microram_sim_default]
Compiling architecture a of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavior of entity xil_defaultlib.cputb1
Built simulation snapshot cputb1_behav
