Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Jun 15 14:40:32 2022
| Host         : jiu-730QCJ-730QCR running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -file out/post_route_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.310   -31202.766                   8260                21224       -2.163      -58.853                     28                21224        1.000        0.000                       0                  7872  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
  pll_ser_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk         -14.310   -30840.354                   8010                18960        0.056        0.000                      0                18960        2.750        0.000                       0                  6807  
  pll_dac_clk_1x        0.077        0.000                      0                   45        0.175        0.000                      0                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk          -2.096       -6.548                      8                  272        0.136        0.000                      0                  272        1.500        0.000                       0                   143  
clk_fpga_3             -1.883      -82.147                    205                 1834        0.086        0.000                      0                 1834        1.000        0.000                       0                   866  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           5.940        0.000                      0                   28       -2.163      -58.853                     28                   28  
pll_adc_clk     pll_dac_clk_1x       -9.429     -248.944                     28                   28        0.188        0.000                      0                   28  
pll_adc_clk     pll_pwm_clk           0.607        0.000                      0                   48        0.120        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_adc_clk        pll_adc_clk             -2.871      -24.774                      9                   41        1.864        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :         8010  Failing Endpoints,  Worst Slack      -14.310ns,  Total Violation   -30840.354ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.310ns  (required time - arrival time)
  Source:                 adc_dat_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/i_lock_pid_block_B/psdsp_41/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        21.861ns  (logic 8.599ns (39.335%)  route 13.262ns (60.665%))
  Logic Levels:           35  (CARRY4=17 LUT1=1 LUT2=3 LUT3=4 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6826, routed)        1.777     6.011    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y1          FDRE (Prop_fdre_C_Q)         0.517     6.528 r  adc_dat_b_reg[1]/Q
                         net (fo=15, routed)          1.545     8.073    i_lock/in2[1]
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.180     8.253 r  i_lock/i_sat15_in1in2_i_18/O
                         net (fo=1, routed)           0.000     8.253    i_lock/i_sat15_in1in2_i_18_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  i_lock/i_sat15_in1in2_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.803    i_lock/i_sat15_in1in2_i_4_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  i_lock/i_sat15_in1in2_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.917    i_lock/i_sat15_in1in2_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  i_lock/i_sat15_in1in2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.031    i_lock/i_sat15_in1in2_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.365 r  i_lock/i_sat15_in1in2_i_1/O[1]
                         net (fo=14, routed)          0.547     9.912    i_lock/i_sat15_in1in2/in[13]
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.303    10.215 r  i_lock/i_sat15_in1in2/out[0]_INST_0/O
                         net (fo=9, routed)           0.318    10.533    i_lock/muxer_signal_i/in2[0]
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.657 f  i_lock/muxer_signal_i/xlnx_opt_LUT_out[0]_INST_0_2/O
                         net (fo=1, routed)           0.303    10.960    i_lock/muxer_signal_i/xlnx_opt_out[0]_1
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.124    11.084 r  i_lock/muxer_signal_i/xlnx_opt_LUT_out[0]_INST_0_3/O
                         net (fo=1, routed)           0.452    11.537    i_lock/muxer_signal_i/xlnx_opt_out[0]
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.124    11.661 r  i_lock/muxer_signal_i/xlnx_opt_LUT_out[0]_INST_0_4/O
                         net (fo=19, routed)          0.843    12.504    i_lock/i_sq_mult_sq_quad/in[0]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.160 r  i_lock/i_sq_mult_sq_quad/out[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.160    i_lock/i_sq_mult_sq_quad/out[3]_INST_0_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.274 r  i_lock/i_sq_mult_sq_quad/out[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.274    i_lock/i_sq_mult_sq_quad/out[7]_INST_0_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.388 r  i_lock/i_sq_mult_sq_quad/out[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.388    i_lock/i_sq_mult_sq_quad/out[11]_INST_0_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.722 r  i_lock/i_sq_mult_sq_quad/out[13]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.306    14.028    i_lock/i_sq_mult_sq_quad/minus_in[13]
    SLICE_X36Y30         LUT3 (Prop_lut3_I2_O)        0.303    14.331 r  i_lock/i_sq_mult_sq_quad/out[13]_INST_0/O
                         net (fo=10, routed)          0.330    14.661    i_lock/i_LP_filter_sq_quad_A/in[26]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.124    14.785 r  i_lock/i_LP_filter_sq_quad_A/out[25]_INST_0/O
                         net (fo=3, routed)           0.570    15.355    i_lock/i_LP_filter_sq_quad_B/in[25]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.124    15.479 r  i_lock/i_LP_filter_sq_quad_B/out[25]_INST_0/O
                         net (fo=4, routed)           0.854    16.333    i_lock/sq_quad_lpf2[25]
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.457 r  i_lock/i_satprotect_sqYo_37_i_33/O
                         net (fo=3, routed)           0.687    17.143    i_lock/i_satprotect_sqYo_37_i_33_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124    17.267 r  i_lock/i_satprotect_sqYo_37_i_4/O
                         net (fo=2, routed)           1.117    18.384    i_lock/i_satprotect_sqYo_37/in[33]
    SLICE_X29Y30         LUT6 (Prop_lut6_I3_O)        0.124    18.508 r  i_lock/i_satprotect_sqYo_37/out[26]_INST_0_i_1/O
                         net (fo=17, routed)          0.850    19.359    i_lock/i_satprotect_sqYo_37/out[26]_INST_0_i_1_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I1_O)        0.124    19.483 r  i_lock/i_satprotect_sqYo_37/out[11]_INST_0/O
                         net (fo=2, routed)           0.410    19.893    i_lock/i_satprotect_sqYo_37_n_16
    SLICE_X31Y31         LUT2 (Prop_lut2_I0_O)        0.124    20.017 r  i_lock/i_satprotect_sqYo_i_20/O
                         net (fo=1, routed)           0.000    20.017    i_lock/i_satprotect_sqYo_i_20_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.549 r  i_lock/i_satprotect_sqYo_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.549    i_lock/i_satprotect_sqYo_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  i_lock/i_satprotect_sqYo_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.663    i_lock/i_satprotect_sqYo_i_3_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  i_lock/i_satprotect_sqYo_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.777    i_lock/i_satprotect_sqYo_i_2_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.090 f  i_lock/i_satprotect_sqYo_i_1/O[3]
                         net (fo=19, routed)          0.701    21.791    i_lock/i_satprotect_sqYo/in[15]
    SLICE_X29Y33         LUT4 (Prop_lut4_I1_O)        0.306    22.097 r  i_lock/i_satprotect_sqYo/out[0]_INST_0/O
                         net (fo=6, routed)           0.695    22.793    i_lock/i_muxer5_pidB/in7[0]
    SLICE_X31Y36         LUT6 (Prop_lut6_I1_O)        0.124    22.917 f  i_lock/i_muxer5_pidB/out[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.603    23.520    i_lock/i_muxer5_pidB/out[0]_INST_0_i_1_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I1_O)        0.124    23.644 f  i_lock/i_muxer5_pidB/xlnx_opt_LUT_out[0]_INST_0_7/O
                         net (fo=6, routed)           0.616    24.261    i_lock/i_lock_pid_block_B/kp_mult_i_35_n_0
    SLICE_X33Y36         LUT1 (Prop_lut1_I0_O)        0.124    24.385 r  i_lock/i_lock_pid_block_B/kp_mult_i_39/O
                         net (fo=1, routed)           0.000    24.385    i_lock/i_lock_pid_block_B/kp_mult_i_39_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.917 r  i_lock/i_lock_pid_block_B/kp_mult_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.917    i_lock/i_lock_pid_block_B/kp_mult_i_24_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.031 r  i_lock/i_lock_pid_block_B/kp_mult_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.031    i_lock/i_lock_pid_block_B/kp_mult_i_23_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.145 r  i_lock/i_lock_pid_block_B/kp_mult_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.145    i_lock/i_lock_pid_block_B/kp_mult_i_22_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.479 r  i_lock/i_lock_pid_block_B/kp_mult_i_21/O[1]
                         net (fo=3, routed)           0.586    26.064    i_lock/i_lock_pid_block_B/kp_mult_i_21_n_6
    SLICE_X32Y39         LUT2 (Prop_lut2_I0_O)        0.303    26.367 r  i_lock/i_lock_pid_block_B/kp_mult_i_7/O
                         net (fo=1, routed)           0.000    26.367    i_lock/i_lock_pid_block_B/kp_mult_i_7_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.945 r  i_lock/i_lock_pid_block_B/kp_mult_i_1/O[2]
                         net (fo=32, routed)          0.926    27.872    i_lock/i_lock_pid_block_B/error00_out[14]
    SLICE_X35Y42         FDRE                                         r  i_lock/i_lock_pid_block_B/psdsp_41/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=6826, routed)        1.499    13.389    i_lock/i_lock_pid_block_B/clk_i
    SLICE_X35Y42         FDRE                                         r  i_lock/i_lock_pid_block_B/psdsp_41/C
                         clock pessimism              0.458    13.847    
                         clock uncertainty           -0.069    13.778    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)       -0.217    13.561    i_lock/i_lock_pid_block_B/psdsp_41
  -------------------------------------------------------------------
                         required time                         13.561    
                         arrival time                         -27.872    
  -------------------------------------------------------------------
                         slack                                -14.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=6826, routed)        0.566     1.981    i_scope/adc_clk_i
    SLICE_X8Y4           FDRE                                         r  i_scope/axi_a_dat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     2.145 r  i_scope/axi_a_dat_reg[15]/Q
                         net (fo=1, routed)           0.125     2.270    i_scope/i_wr0/wr_data_i[15]
    RAMB36_X0Y0          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=6826, routed)        0.877     2.418    i_scope/i_wr0/axi_clk_i
    RAMB36_X0Y0          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.359     2.060    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.155     2.215    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X0Y6      i_scope/i_dfilt1_cha/bb_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y4      i_ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.456ns (15.398%)  route 2.505ns (84.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.744     5.977    dac_clk_1x
    SLICE_X43Y51         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     6.433 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.505     8.938    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         f  oddr_dac_dat[10]/C
                         clock pessimism              0.457     9.883    
                         clock uncertainty           -0.069     9.814    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     9.016    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  0.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.141ns (20.831%)  route 0.536ns (79.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     2.006    dac_clk_1x
    SLICE_X43Y51         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.536     2.683    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X7Y44     dac_dat_b_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X27Y77    dac_dat_a_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            8  Failing Endpoints,  Worst Slack       -2.096ns,  Total Violation       -6.548ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.096ns  (required time - arrival time)
  Source:                 pwm[2]/v_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 1.374ns (27.381%)  route 3.644ns (72.619%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=141, routed)         1.738     5.971    pwm[2]/clk
    SLICE_X43Y64         FDRE                                         r  pwm[2]/v_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.419     6.390 r  pwm[2]/v_r_reg[1]/Q
                         net (fo=2, routed)           0.707     7.097    pwm[2]/v_r[1]
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.299     7.396 r  pwm[2]/pwm_o_i_10/O
                         net (fo=1, routed)           0.697     8.094    pwm[2]/pwm_o_i_10_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.750 r  pwm[2]/pwm_o_reg_i_2/CO[3]
                         net (fo=1, routed)           2.240    10.989    pwm[2]/p_1_in
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=141, routed)         1.557     9.447    pwm[2]/clk
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.343     9.790    
                         clock uncertainty           -0.063     9.727    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -0.834     8.893    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                 -2.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 pwm[2]/v_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/v_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=141, routed)         0.587     2.002    pwm[2]/clk
    SLICE_X40Y62         FDRE                                         r  pwm[2]/v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  pwm[2]/v_reg[7]/Q
                         net (fo=1, routed)           0.054     2.197    pwm[2]/v_reg_n_0_[7]
    SLICE_X41Y62         LUT6 (Prop_lut6_I0_O)        0.045     2.242 r  pwm[2]/v_r[7]_i_1/O
                         net (fo=1, routed)           0.000     2.242    pwm[2]/v_r[7]_i_1_n_0
    SLICE_X41Y62         FDRE                                         r  pwm[2]/v_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=141, routed)         0.856     2.397    pwm[2]/clk
    SLICE_X41Y62         FDRE                                         r  pwm[2]/v_r_reg[7]/C
                         clock pessimism             -0.382     2.015    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.091     2.106    pwm[2]/v_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_pwm_clk/I
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y73    pwm[0]/vcnt_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X39Y69    pwm[0]/vcnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :          205  Failing Endpoints,  Worst Slack       -1.883ns,  Total Violation      -82.147ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.883ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 2.967ns (45.731%)  route 3.521ns (54.269%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, routed)         1.700     3.008    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/ACLK
    SLICE_X4Y72          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.518     3.526 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          1.000     4.526    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst[1]
    SLICE_X3Y77          LUT3 (Prop_lut3_I1_O)        0.124     4.650 f  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/next_pending_INST_0/O
                         net (fo=4, routed)           0.775     5.425    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X1Y73          LUT5 (Prop_lut5_I0_O)        0.118     5.543 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_INST_0/O
                         net (fo=26, routed)          0.664     6.206    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y73          LUT4 (Prop_lut4_I1_O)        0.326     6.532 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_11/O
                         net (fo=1, routed)           0.000     6.532    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_11_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.064 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.064    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.286 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[0]
                         net (fo=1, routed)           0.458     7.744    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[4]
    SLICE_X4Y74          LUT3 (Prop_lut3_I0_O)        0.299     8.043 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     8.043    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.556 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     8.565    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.880 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.616     9.496    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, routed)         1.524     7.716    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X5Y75          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230     7.946    
                         clock uncertainty           -0.083     7.863    
    SLICE_X5Y75          FDRE (Setup_fdre_C_D)       -0.250     7.613    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.613    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                 -1.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.859%)  route 0.160ns (53.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, routed)         0.579     0.920    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/clk
    SLICE_X5Y65          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     1.061 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.160     1.221    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/din[3]
    SLICE_X0Y64          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, routed)         0.845     1.215    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/clk
    SLICE_X0Y64          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.263     0.952    
    SLICE_X0Y64          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.135    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y58  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y62  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.940ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.163ns,  Total Violation      -58.853ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     3.888    adc_dat_a_i_IBUF[7]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=6826, routed)        0.580     9.995    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.001     9.828    adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  5.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.163ns  (arrival time - required time)
  Source:                 adc_dat_b_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_b_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_b_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     4.205    adc_dat_b_i_IBUF[3]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6826, routed)        1.777     6.011    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.192     6.368    adc_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.368    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.163    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :           28  Failing Endpoints,  Worst Slack       -9.429ns,  Total Violation     -248.944ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.429ns  (required time - arrival time)
  Source:                 i_lock/i_lock_pid_block_B/int_shr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        16.923ns  (logic 6.364ns (37.605%)  route 10.559ns (62.395%))
  Logic Levels:           29  (CARRY4=16 LUT1=1 LUT3=2 LUT4=3 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.961ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6826, routed)        1.728     5.961    i_lock/i_lock_pid_block_B/clk_i
    SLICE_X36Y70         FDRE                                         r  i_lock/i_lock_pid_block_B/int_shr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.456     6.417 r  i_lock/i_lock_pid_block_B/int_shr_reg_reg[11]/Q
                         net (fo=2, routed)           1.056     7.473    i_lock/i_lock_pid_block_B/int_shr_reg_reg_n_0_[11]
    SLICE_X35Y68         LUT3 (Prop_lut3_I0_O)        0.149     7.622 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_77/O
                         net (fo=2, routed)           0.817     8.439    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_77_n_0
    SLICE_X35Y69         LUT4 (Prop_lut4_I3_O)        0.332     8.771 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_81/O
                         net (fo=1, routed)           0.000     8.771    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_81_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.303 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.303    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_12_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.417    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_11_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.531    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_10_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.645    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_9_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.759    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_8_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_7/CO[3]
                         net (fo=1, routed)           0.009     9.882    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_7_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.996 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.996    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_6_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.110    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.224    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.338 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.338    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_3_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.452 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.452    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_2_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.691 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_i_1/O[2]
                         net (fo=2, routed)           1.039    11.730    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum/in[58]
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.302    12.032 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum/xlnx_opt_LUT_out[12]_INST_0_i_2_1/O
                         net (fo=1, routed)           0.611    12.643    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum/xlnx_opt_out[12]_INST_0_i_2_n_0_1
    SLICE_X36Y79         LUT4 (Prop_lut4_I2_O)        0.124    12.767 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum/xlnx_opt_LUT_out[12]_INST_0_i_2_3/O
                         net (fo=13, routed)          1.134    13.900    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum/out[12]_INST_0_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.024 r  i_lock/i_lock_pid_block_B/i_satprotect_pid_sum/out[0]_INST_0/O
                         net (fo=2, routed)           0.605    14.630    i_lock/i_lock_pid_block_B/i_satprotect_pid_sum_n_13
    SLICE_X34Y60         LUT3 (Prop_lut3_I1_O)        0.124    14.754 r  i_lock/i_lock_pid_block_B/dat_o[0]_INST_0/O
                         net (fo=6, routed)           1.496    16.250    i_lock/pidB_out_cache[0]
    SLICE_X18Y37         LUT5 (Prop_lut5_I0_O)        0.118    16.368 r  i_lock/i_satprotect_ctrl_B_i_29/O
                         net (fo=2, routed)           0.484    16.851    i_lock/i_satprotect_ctrl_B_i_29_n_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I0_O)        0.326    17.177 r  i_lock/i_satprotect_ctrl_B_i_32/O
                         net (fo=1, routed)           0.000    17.177    i_lock/i_satprotect_ctrl_B_i_32_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.727 r  i_lock/i_satprotect_ctrl_B_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.727    i_lock/i_satprotect_ctrl_B_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  i_lock/i_satprotect_ctrl_B_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.841    i_lock/i_satprotect_ctrl_B_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  i_lock/i_satprotect_ctrl_B_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.955    i_lock/i_satprotect_ctrl_B_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    18.284 r  i_lock/i_satprotect_ctrl_B_i_1/O[3]
                         net (fo=20, routed)          0.780    19.064    i_lock/i_satprotect_ctrl_B/in[15]
    SLICE_X17Y38         LUT4 (Prop_lut4_I1_O)        0.332    19.396 f  i_lock/i_satprotect_ctrl_B/out[5]_INST_0/O
                         net (fo=7, routed)           0.752    20.148    i_lock/out1_sw_m/in13[5]
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.332    20.480 f  i_lock/out1_sw_m/out[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    20.480    i_lock/out1_sw_m/out[5]_INST_0_i_6_n_0
    SLICE_X21Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    20.697 f  i_lock/out1_sw_m/out[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.697    i_lock/out1_sw_m/out[5]_INST_0_i_2_n_0
    SLICE_X21Y36         MUXF8 (Prop_muxf8_I1_O)      0.094    20.791 f  i_lock/out1_sw_m/out[5]_INST_0/O
                         net (fo=2, routed)           1.778    22.568    i_lock_n_8
    SLICE_X40Y77         LUT1 (Prop_lut1_I0_O)        0.316    22.884 r  dac_dat_a[5]_i_1/O
                         net (fo=1, routed)           0.000    22.884    dac_dat_a[5]_i_1_n_0
    SLICE_X40Y77         FDRE                                         r  dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.552    13.442    dac_clk_1x
    SLICE_X40Y77         FDRE                                         r  dac_dat_a_reg[5]/C
                         clock pessimism              0.173    13.615    
                         clock uncertainty           -0.189    13.426    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.029    13.455    dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                         -22.884    
  -------------------------------------------------------------------
                         slack                                 -9.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 i_lock/out2_sw_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.333ns (42.357%)  route 0.453ns (57.643%))
  Logic Levels:           2  (LUT1=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=6826, routed)        0.557     1.972    i_lock/clk
    SLICE_X15Y32         FDRE                                         r  i_lock/out2_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.141     2.113 r  i_lock/out2_sw_reg[2]/Q
                         net (fo=15, routed)          0.213     2.326    i_lock/out2_sw_m/sel[2]
    SLICE_X14Y34         MUXF8 (Prop_muxf8_S_O)       0.080     2.406 f  i_lock/out2_sw_m/out[1]_INST_0/O
                         net (fo=2, routed)           0.240     2.646    i_lock_n_26
    SLICE_X21Y34         LUT1 (Prop_lut1_I0_O)        0.112     2.758 r  dac_dat_b[1]_i_1/O
                         net (fo=1, routed)           0.000     2.758    p_1_out[1]
    SLICE_X21Y34         FDRE                                         r  dac_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.824     2.365    dac_clk_1x
    SLICE_X21Y34         FDRE                                         r  dac_dat_b_reg[1]/C
                         clock pessimism             -0.075     2.290    
                         clock uncertainty            0.189     2.479    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.092     2.571    dac_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 i_lock/pwm_cfg_d_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.580ns (20.562%)  route 2.241ns (79.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 9.445 - 4.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6826, routed)        1.721     5.954    i_lock/clk
    SLICE_X39Y74         FDRE                                         r  i_lock/pwm_cfg_d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.456     6.410 r  i_lock/pwm_cfg_d_reg[15]/Q
                         net (fo=1, routed)           1.624     8.034    pwm[3]/cfg[15]
    SLICE_X40Y70         LUT5 (Prop_lut5_I0_O)        0.124     8.158 r  pwm[3]/b[15]_i_2/O
                         net (fo=1, routed)           0.617     8.775    pwm[3]/b[15]_i_2_n_0
    SLICE_X41Y70         FDRE                                         r  pwm[3]/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=141, routed)         1.555     9.445    pwm[3]/clk
    SLICE_X41Y70         FDRE                                         r  pwm[3]/b_reg[15]/C
                         clock pessimism              0.173     9.618    
                         clock uncertainty           -0.189     9.429    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)       -0.047     9.382    pwm[3]/b_reg[15]
  -------------------------------------------------------------------
                         required time                          9.382    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  0.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_lock/pwm_cfg_c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.878%)  route 0.533ns (74.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=6826, routed)        0.584     1.999    i_lock/clk
    SLICE_X43Y67         FDRE                                         r  i_lock/pwm_cfg_c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_lock/pwm_cfg_c_reg[4]/Q
                         net (fo=1, routed)           0.533     2.673    pwm[2]/cfg[4]
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.045     2.718 r  pwm[2]/b[4]_i_1/O
                         net (fo=1, routed)           0.000     2.718    pwm[2]/b[4]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  pwm[2]/b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=141, routed)         0.851     2.392    pwm[2]/clk
    SLICE_X39Y66         FDRE                                         r  pwm[2]/b_reg[4]/C
                         clock pessimism             -0.075     2.317    
                         clock uncertainty            0.189     2.506    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.092     2.598    pwm[2]/b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :            9  Failing Endpoints,  Worst Slack       -2.871ns,  Total Violation      -24.774ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.864ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.871ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/i_debounce_out_of_lock/q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        9.991ns  (logic 0.602ns (6.025%)  route 9.389ns (93.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 13.429 - 8.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6826, routed)        1.741     5.974    adc_clk
    SLICE_X39Y54         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     6.430 r  adc_rstn_reg/Q
                         net (fo=907, routed)         7.986    14.417    adc_rstn
    SLICE_X8Y34          LUT1 (Prop_lut1_I0_O)        0.146    14.563 f  i_lock_i_1_replica_2/O
                         net (fo=410, routed)         1.403    15.965    i_lock/i_debounce_out_of_lock/i_lock_i_1_n_0_repN_2_alias
    SLICE_X1Y17          FDCE                                         f  i_lock/i_debounce_out_of_lock/q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=6826, routed)        1.539    13.429    i_lock/i_debounce_out_of_lock/clk
    SLICE_X1Y17          FDCE                                         r  i_lock/i_debounce_out_of_lock/q_reg_reg[0]/C
                         clock pessimism              0.343    13.773    
                         clock uncertainty           -0.069    13.704    
    SLICE_X1Y17          FDCE (Recov_fdce_C_CLR)     -0.609    13.095    i_lock/i_debounce_out_of_lock/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                         -15.965    
  -------------------------------------------------------------------
                         slack                                 -2.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.864ns  (arrival time - required time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/i_lock_ctrl/cnt_reg[16]/CLR
                            (removal check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.184ns (9.315%)  route 1.791ns (90.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=6826, routed)        0.588     2.003    adc_clk
    SLICE_X39Y54         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  adc_rstn_reg/Q
                         net (fo=907, routed)         0.908     3.052    adc_rstn
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.043     3.095 f  i_lock_i_1_replica/O
                         net (fo=439, routed)         0.883     3.979    i_lock/i_lock_ctrl/i_lock_i_1_n_0_repN_alias
    SLICE_X30Y43         FDCE                                         f  i_lock/i_lock_ctrl/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=6826, routed)        0.831     2.372    i_lock/i_lock_ctrl/clk
    SLICE_X30Y43         FDCE                                         r  i_lock/i_lock_ctrl/cnt_reg[16]/C
                         clock pessimism             -0.125     2.247    
    SLICE_X30Y43         FDCE (Remov_fdce_C_CLR)     -0.132     2.115    i_lock/i_lock_ctrl/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           3.979    
  -------------------------------------------------------------------
                         slack                                  1.864    





