// Seed: 2418266689
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  always @(id_2 or negedge id_2) $signed(87);
  ;
  wire [-1 : 1] id_4;
  nmos ((-1) - id_2, -1, -1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
  logic [1 : 1] id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8
  );
endmodule
